// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "06/06/2017 10:54:06"

// 
// Device: Altera 10M50DAF484I7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module adc_mic_lcd (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	ADC_CLK_10,
	MAX10_CLK1_50,
	MAX10_CLK2_50,
	MAX10_CLK3_50,
	FPGA_RESET_n,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	AUDIO_BCLK,
	AUDIO_DIN_MFP1,
	AUDIO_DOUT_MFP2,
	AUDIO_GPIO_MFP5,
	AUDIO_MCLK,
	AUDIO_MISO_MFP4,
	AUDIO_RESET_n,
	AUDIO_SCL_SS_n,
	AUDIO_SCLK_MFP3,
	AUDIO_SDA_MOSI,
	AUDIO_SPI_SELECT,
	AUDIO_WCLK,
	DAC_DATA,
	DAC_SCLK,
	DAC_SYNC_n,
	MTL2_B,
	MTL2_BL_ON_n,
	MTL2_DCLK,
	MTL2_G,
	MTL2_HSD,
	MTL2_I2C_SCL,
	MTL2_I2C_SDA,
	MTL2_INT,
	MTL2_R,
	MTL2_VSD,
	GPIO);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	ADC_CLK_10;
input 	MAX10_CLK1_50;
input 	MAX10_CLK2_50;
input 	MAX10_CLK3_50;
input 	FPGA_RESET_n;
input 	[4:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
inout 	AUDIO_BCLK;
output 	AUDIO_DIN_MFP1;
input 	AUDIO_DOUT_MFP2;
inout 	AUDIO_GPIO_MFP5;
output 	AUDIO_MCLK;
input 	AUDIO_MISO_MFP4;
inout 	AUDIO_RESET_n;
output 	AUDIO_SCL_SS_n;
output 	AUDIO_SCLK_MFP3;
inout 	AUDIO_SDA_MOSI;
output 	AUDIO_SPI_SELECT;
inout 	AUDIO_WCLK;
inout 	DAC_DATA;
output 	DAC_SCLK;
output 	DAC_SYNC_n;
output 	[7:0] MTL2_B;
output 	MTL2_BL_ON_n;
output 	MTL2_DCLK;
output 	[7:0] MTL2_G;
output 	MTL2_HSD;
output 	MTL2_I2C_SCL;
inout 	MTL2_I2C_SDA;
input 	MTL2_INT;
output 	[7:0] MTL2_R;
output 	MTL2_VSD;
output 	[7:0] GPIO;

// Design Ports Information
// ADC_CLK_10	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_U22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA21,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// KEY[4]	=>  Location: PIN_R22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// SW[3]	=>  Location: PIN_L22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_J22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_H22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_J21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_G19,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_H21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUDIO_DIN_MFP1	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_DOUT_MFP2	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_MCLK	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_MISO_MFP4	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_SCL_SS_n	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_SCLK_MFP3	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_SPI_SELECT	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_SCLK	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_SYNC_n	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_B[0]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_B[1]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_B[2]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_B[3]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_B[4]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_B[5]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_B[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_B[7]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_BL_ON_n	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_DCLK	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_G[0]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_G[1]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_G[2]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_G[3]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_G[4]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_G[5]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_G[6]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_G[7]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_HSD	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_I2C_SCL	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_INT	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MTL2_R[0]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_R[1]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_R[2]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_R[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_R[4]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_R[5]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_R[6]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_R[7]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_VSD	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MTL2_I2C_SDA	=>  Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUDIO_BCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_GPIO_MFP5	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_RESET_n	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_SDA_MOSI	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_WCLK	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DATA	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MAX10_CLK1_50	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_n	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK2_50	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK3_50	=>  Location: PIN_N14,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_M22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_N21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_T22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \ADC_CLK_10~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \KEY[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \AUDIO_DOUT_MFP2~input_o ;
wire \AUDIO_MISO_MFP4~input_o ;
wire \MTL2_INT~input_o ;
wire \MTL2_I2C_SDA~input_o ;
wire \AUDIO_GPIO_MFP5~input_o ;
wire \AUDIO_RESET_n~input_o ;
wire \AUDIO_SDA_MOSI~input_o ;
wire \DAC_DATA~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_ADC1IN1~~ibuf_o ;
wire \~ALTERA_ADC1IN1~~padout ;
wire \~ALTERA_ADC2IN1~~ibuf_o ;
wire \~ALTERA_ADC2IN1~~padout ;
wire \~ALTERA_ADC1IN2~~ibuf_o ;
wire \~ALTERA_ADC1IN2~~padout ;
wire \~ALTERA_ADC2IN8~~ibuf_o ;
wire \~ALTERA_ADC2IN8~~padout ;
wire \~ALTERA_ADC1IN3~~ibuf_o ;
wire \~ALTERA_ADC1IN3~~padout ;
wire \~ALTERA_ADC2IN3~~ibuf_o ;
wire \~ALTERA_ADC2IN3~~padout ;
wire \~ALTERA_ADC1IN4~~ibuf_o ;
wire \~ALTERA_ADC1IN4~~padout ;
wire \~ALTERA_ADC2IN4~~ibuf_o ;
wire \~ALTERA_ADC2IN4~~padout ;
wire \~ALTERA_ADC1IN5~~ibuf_o ;
wire \~ALTERA_ADC1IN5~~padout ;
wire \~ALTERA_ADC2IN5~~ibuf_o ;
wire \~ALTERA_ADC2IN5~~padout ;
wire \~ALTERA_ADC1IN6~~ibuf_o ;
wire \~ALTERA_ADC1IN6~~padout ;
wire \~ALTERA_ADC2IN6~~ibuf_o ;
wire \~ALTERA_ADC2IN6~~padout ;
wire \~ALTERA_ADC1IN7~~ibuf_o ;
wire \~ALTERA_ADC1IN7~~padout ;
wire \~ALTERA_ADC2IN7~~ibuf_o ;
wire \~ALTERA_ADC2IN7~~padout ;
wire \~ALTERA_ADC1IN8~~ibuf_o ;
wire \~ALTERA_ADC1IN8~~padout ;
wire \~ALTERA_ADC2IN2~~ibuf_o ;
wire \~ALTERA_ADC2IN2~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \MAX10_CLK2_50~input_o ;
wire \MAX10_CLK2_50~inputclkctrl_outclk ;
wire \DELAY_CNT[0]~32_combout ;
wire \FPGA_RESET_n~input_o ;
wire \LessThan0~1_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~5_combout ;
wire \DELAY_CNT[16]~65 ;
wire \DELAY_CNT[17]~66_combout ;
wire \DELAY_CNT[17]~67 ;
wire \DELAY_CNT[18]~68_combout ;
wire \DELAY_CNT[18]~69 ;
wire \DELAY_CNT[19]~70_combout ;
wire \DELAY_CNT[19]~71 ;
wire \DELAY_CNT[20]~72_combout ;
wire \DELAY_CNT[20]~73 ;
wire \DELAY_CNT[21]~74_combout ;
wire \DELAY_CNT[21]~75 ;
wire \DELAY_CNT[22]~76_combout ;
wire \DELAY_CNT[22]~77 ;
wire \DELAY_CNT[23]~78_combout ;
wire \LessThan0~6_combout ;
wire \DELAY_CNT[23]~79 ;
wire \DELAY_CNT[24]~80_combout ;
wire \DELAY_CNT[24]~81 ;
wire \DELAY_CNT[25]~82_combout ;
wire \DELAY_CNT[25]~83 ;
wire \DELAY_CNT[26]~84_combout ;
wire \DELAY_CNT[26]~85 ;
wire \DELAY_CNT[27]~86_combout ;
wire \DELAY_CNT[27]~87 ;
wire \DELAY_CNT[28]~88_combout ;
wire \DELAY_CNT[28]~89 ;
wire \DELAY_CNT[29]~90_combout ;
wire \DELAY_CNT[29]~91 ;
wire \DELAY_CNT[30]~92_combout ;
wire \DELAY_CNT[30]~93 ;
wire \DELAY_CNT[31]~94_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~10_combout ;
wire \DELAY_CNT[0]~33 ;
wire \DELAY_CNT[1]~34_combout ;
wire \DELAY_CNT[1]~35 ;
wire \DELAY_CNT[2]~36_combout ;
wire \DELAY_CNT[2]~37 ;
wire \DELAY_CNT[3]~38_combout ;
wire \DELAY_CNT[3]~39 ;
wire \DELAY_CNT[4]~40_combout ;
wire \DELAY_CNT[4]~41 ;
wire \DELAY_CNT[5]~42_combout ;
wire \DELAY_CNT[5]~43 ;
wire \DELAY_CNT[6]~44_combout ;
wire \DELAY_CNT[6]~45 ;
wire \DELAY_CNT[7]~46_combout ;
wire \DELAY_CNT[7]~47 ;
wire \DELAY_CNT[8]~48_combout ;
wire \DELAY_CNT[8]~49 ;
wire \DELAY_CNT[9]~50_combout ;
wire \DELAY_CNT[9]~51 ;
wire \DELAY_CNT[10]~52_combout ;
wire \DELAY_CNT[10]~53 ;
wire \DELAY_CNT[11]~54_combout ;
wire \DELAY_CNT[11]~55 ;
wire \DELAY_CNT[12]~56_combout ;
wire \DELAY_CNT[12]~57 ;
wire \DELAY_CNT[13]~58_combout ;
wire \DELAY_CNT[13]~59 ;
wire \DELAY_CNT[14]~60_combout ;
wire \DELAY_CNT[14]~61 ;
wire \DELAY_CNT[15]~62_combout ;
wire \DELAY_CNT[15]~63 ;
wire \DELAY_CNT[16]~64_combout ;
wire \LessThan0~0_combout ;
wire \RESET_DELAY_n~0_combout ;
wire \RESET_DELAY_n~feeder_combout ;
wire \RESET_DELAY_n~q ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \u1|CLK_DELAY[0]~16_combout ;
wire \u1|CLK_DELAY[1]~19 ;
wire \u1|CLK_DELAY[2]~20_combout ;
wire \u1|CLK_DELAY[2]~21 ;
wire \u1|CLK_DELAY[3]~22_combout ;
wire \u1|CLK_DELAY[3]~23 ;
wire \u1|CLK_DELAY[4]~24_combout ;
wire \u1|CLK_DELAY[4]~25 ;
wire \u1|CLK_DELAY[5]~26_combout ;
wire \u1|CLK_DELAY[5]~27 ;
wire \u1|CLK_DELAY[6]~28_combout ;
wire \u1|CLK_DELAY[6]~29 ;
wire \u1|CLK_DELAY[7]~30_combout ;
wire \u1|CLK_DELAY[7]~31 ;
wire \u1|CLK_DELAY[8]~32_combout ;
wire \u1|CLK_DELAY[8]~33 ;
wire \u1|CLK_DELAY[9]~34_combout ;
wire \u1|CLK_DELAY[9]~35 ;
wire \u1|CLK_DELAY[10]~36_combout ;
wire \u1|CLK_DELAY[10]~37 ;
wire \u1|CLK_DELAY[11]~38_combout ;
wire \u1|CLK_DELAY[11]~39 ;
wire \u1|CLK_DELAY[12]~40_combout ;
wire \u1|CLK_DELAY[12]~41 ;
wire \u1|CLK_DELAY[13]~42_combout ;
wire \u1|CLK_DELAY[13]~43 ;
wire \u1|CLK_DELAY[14]~44_combout ;
wire \u1|CLK_DELAY[14]~45 ;
wire \u1|CLK_DELAY[15]~46_combout ;
wire \u1|LessThan0~5_combout ;
wire \u1|CLK_DELAY[0]~17 ;
wire \u1|CLK_DELAY[1]~18_combout ;
wire \u1|LessThan0~2_combout ;
wire \u1|LessThan0~3_combout ;
wire \u1|LessThan0~0_combout ;
wire \u1|LessThan0~1_combout ;
wire \u1|LessThan0~4_combout ;
wire \u1|CLK_1M~0_combout ;
wire \u1|CLK_1M~feeder_combout ;
wire \u1|CLK_1M~q ;
wire \u1|CLK_1M~clkctrl_outclk ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \~GND~combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~1_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~9_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \u1|COUNTER[0]~8_combout ;
wire \u1|Selector40~0_combout ;
wire \u1|COUNTER[1]~14 ;
wire \u1|COUNTER[2]~15_combout ;
wire \u1|Decoder0~5_combout ;
wire \u1|WideOr2~0_combout ;
wire \u1|Selector2~0_combout ;
wire \u1|Selector13~0_combout ;
wire \u1|COUNTER[7]~11_combout ;
wire \u1|Decoder0~7_combout ;
wire \u1|Decoder0~8_combout ;
wire \u1|Selector22~0_combout ;
wire \u1|W_R~q ;
wire \u1|SCLK~0_combout ;
wire \u1|COUNTER[7]~12_combout ;
wire \u1|COUNTER[2]~16 ;
wire \u1|COUNTER[3]~17_combout ;
wire \u1|COUNTER[3]~18 ;
wire \u1|COUNTER[4]~19_combout ;
wire \u1|COUNTER[4]~20 ;
wire \u1|COUNTER[5]~21_combout ;
wire \u1|COUNTER[5]~22 ;
wire \u1|COUNTER[6]~23_combout ;
wire \u1|COUNTER[6]~24 ;
wire \u1|COUNTER[7]~25_combout ;
wire \u1|Equal0~1_combout ;
wire \u1|Selector3~0_combout ;
wire \u1|WideOr18~0_combout ;
wire \u1|Selector50~0_combout ;
wire \u1|Add2~1_combout ;
wire \u1|Selector56~0_combout ;
wire \u1|Add2~2 ;
wire \u1|Add2~3_combout ;
wire \u1|Selector55~0_combout ;
wire \u1|Add2~4 ;
wire \u1|Add2~5_combout ;
wire \u1|Selector54~0_combout ;
wire \u1|Add2~6 ;
wire \u1|Add2~7_combout ;
wire \u1|Selector53~0_combout ;
wire \u1|Equal5~1_combout ;
wire \u1|Selector3~1_combout ;
wire \u1|Selector3~2_combout ;
wire \u1|Selector3~3_combout ;
wire \u1|COUNTER[4]~10_combout ;
wire \u1|COUNTER[0]~9 ;
wire \u1|COUNTER[1]~13_combout ;
wire \u1|Equal0~0_combout ;
wire \u1|Add2~0_combout ;
wire \u1|Add2~8 ;
wire \u1|Add2~9_combout ;
wire \u1|Selector52~0_combout ;
wire \u1|Add2~10 ;
wire \u1|Add2~11_combout ;
wire \u1|Selector51~0_combout ;
wire \u1|Add2~12 ;
wire \u1|Add2~13_combout ;
wire \u1|Selector50~1_combout ;
wire \u1|Add2~14 ;
wire \u1|Add2~15_combout ;
wire \u1|Selector49~0_combout ;
wire \u1|Equal5~0_combout ;
wire \u1|Selector4~1_combout ;
wire \u1|Selector4~2_combout ;
wire \u1|Selector4~0_combout ;
wire \u1|Selector4~3_combout ;
wire \u1|Decoder0~3_combout ;
wire \u1|Decoder0~4_combout ;
wire \u1|Decoder0~2_combout ;
wire \u1|Selector5~1_combout ;
wire \u1|Decoder0~1_combout ;
wire \u1|Decoder0~0_combout ;
wire \u1|Selector5~0_combout ;
wire \u1|Selector5~2_combout ;
wire \u1|Decoder0~6_combout ;
wire \u1|Selector0~0_combout ;
wire \u1|ROM_CK~feeder_combout ;
wire \u1|ROM_CK~q ;
wire \u1|ROM_CK~clkctrl_outclk ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~13 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \u1|W_REG_DATA_T[14]~feeder_combout ;
wire \u1|W_REG_DATA_T[14]~0_combout ;
wire \u1|W_REG_DATA_R[15]~feeder_combout ;
wire \u1|W_REG_DATA_R[15]~0_combout ;
wire \u1|W_REG_DATA_T[12]~feeder_combout ;
wire \u1|W_REG_DATA_T[10]~feeder_combout ;
wire \u1|W_REG_DATA_R[11]~feeder_combout ;
wire \u1|W_REG_DATA_T[9]~feeder_combout ;
wire \u1|W_REG_DATA_T[8]~feeder_combout ;
wire \u1|Selector21~0_combout ;
wire \u1|Selector21~1_combout ;
wire \u1|Selector21~2_combout ;
wire \u1|Selector20~0_combout ;
wire \u1|W_REG_DATA_T[1]~feeder_combout ;
wire \u1|W_REG_DATA[15]~0_combout ;
wire \u1|W_REG_DATA[15]~1_combout ;
wire \u1|Selector19~0_combout ;
wire \u1|W_REG_DATA_T[2]~feeder_combout ;
wire \u1|Selector18~0_combout ;
wire \u1|W_REG_DATA_T[3]~feeder_combout ;
wire \u1|Selector17~0_combout ;
wire \u1|W_REG_DATA_T[4]~feeder_combout ;
wire \u1|Selector16~0_combout ;
wire \u1|W_REG_DATA_T[5]~feeder_combout ;
wire \u1|Selector15~0_combout ;
wire \u1|W_REG_DATA_T[6]~feeder_combout ;
wire \u1|Selector14~0_combout ;
wire \u1|W_REG_DATA_T[7]~feeder_combout ;
wire \u1|Selector13~1_combout ;
wire \u1|Selector13~3_combout ;
wire \u1|Selector13~2_combout ;
wire \u1|Selector13~4_combout ;
wire \u1|Selector13~5_combout ;
wire \u1|Selector12~0_combout ;
wire \u1|Selector11~0_combout ;
wire \u1|Selector10~0_combout ;
wire \u1|W_REG_DATA_T[11]~feeder_combout ;
wire \u1|W_REG_DATA_R[12]~feeder_combout ;
wire \u1|Selector9~0_combout ;
wire \u1|Selector8~0_combout ;
wire \u1|W_REG_DATA_T[13]~feeder_combout ;
wire \u1|Selector7~0_combout ;
wire \u1|Selector6~0_combout ;
wire \u1|DIN~0_combout ;
wire \u1|DIN~q ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \dac1|SYS_CLK~0_combout ;
wire \dac1|SYS_CLK~feeder_combout ;
wire \dac1|SYS_CLK~q ;
wire \dac1|SYS_CLK~clkctrl_outclk ;
wire \dac1|DELAY[0]~8_combout ;
wire \dac1|DELAY[5]~10_combout ;
wire \dac1|DELAY[0]~9 ;
wire \dac1|DELAY[1]~15_combout ;
wire \dac1|DELAY[7]~13_combout ;
wire \dac1|DELAY[7]~12_combout ;
wire \dac1|DELAY[7]~14_combout ;
wire \dac1|DELAY[1]~16 ;
wire \dac1|DELAY[2]~17_combout ;
wire \dac1|DELAY[2]~18 ;
wire \dac1|DELAY[3]~19_combout ;
wire \dac1|DELAY[3]~20 ;
wire \dac1|DELAY[4]~21_combout ;
wire \dac1|DELAY[4]~22 ;
wire \dac1|DELAY[5]~23_combout ;
wire \dac1|DELAY[5]~24 ;
wire \dac1|DELAY[6]~25_combout ;
wire \dac1|DELAY[6]~26 ;
wire \dac1|DELAY[7]~27_combout ;
wire \dac1|Equal1~1_combout ;
wire \dac1|ST[0]~5_combout ;
wire \dac1|DELAY[5]~11_combout ;
wire \dac1|Equal1~0_combout ;
wire \dac1|Selector6~0_combout ;
wire \dac1|Selector6~1_combout ;
wire \dac1|Decoder0~0_combout ;
wire \dac1|WideOr5~0_combout ;
wire \dac1|Add0~0_combout ;
wire \dac1|Selector26~0_combout ;
wire \dac1|Add0~1 ;
wire \dac1|Add0~2_combout ;
wire \dac1|Selector25~0_combout ;
wire \dac1|Add0~3 ;
wire \dac1|Add0~4_combout ;
wire \dac1|Selector24~0_combout ;
wire \dac1|Add0~5 ;
wire \dac1|Add0~6_combout ;
wire \dac1|Selector23~0_combout ;
wire \dac1|Add0~7 ;
wire \dac1|Add0~8_combout ;
wire \dac1|Selector22~0_combout ;
wire \dac1|Add0~9 ;
wire \dac1|Add0~10_combout ;
wire \dac1|Selector21~0_combout ;
wire \dac1|Add0~11 ;
wire \dac1|Add0~12_combout ;
wire \dac1|Selector20~0_combout ;
wire \dac1|Add0~13 ;
wire \dac1|Add0~14_combout ;
wire \dac1|Selector19~0_combout ;
wire \dac1|Equal0~0_combout ;
wire \dac1|Equal0~1_combout ;
wire \dac1|ST[0]~1_combout ;
wire \dac1|ST[2]~8_combout ;
wire \dac1|ST[2]~9_combout ;
wire \dac1|ST[2]~10_combout ;
wire \AUDIO_WCLK~input_o ;
wire \i2s|audi2|Decoder0~0_combout ;
wire \i2s|rAUDIO_WCLK~1_combout ;
wire \i2s|rAUDIO_WCLK~3_combout ;
wire \i2s|rAUDIO_WCLK~_emulated_q ;
wire \i2s|rAUDIO_WCLK~2_combout ;
wire \i2s|audi2|ST[2]~0_combout ;
wire \i2s|audi2|ST[0]~3_combout ;
wire \i2s|audi2|ST[1]~2_combout ;
wire \i2s|audi2|ST[2]~1_combout ;
wire \i2s|audi2|Selector8~0_combout ;
wire \i2s|audi2|ROM_CK~q ;
wire \dac1|ST[0]~3_combout ;
wire \dac1|ST[0]~4_combout ;
wire \dac1|ST[0]~6_combout ;
wire \dac1|Selector7~0_combout ;
wire \dac1|Selector7~1_combout ;
wire \dac1|ST[0]~0_combout ;
wire \dac1|ST[0]~2_combout ;
wire \dac1|ST[0]~7_combout ;
wire \dac1|Selector17~1_combout ;
wire \dac1|Selector17~2_combout ;
wire \dac1|Selector17~4_combout ;
wire \dac1|Decoder0~2_combout ;
wire \dac1|Decoder0~4_combout ;
wire \dac1|Decoder0~3_combout ;
wire \dac1|WideOr6~0_combout ;
wire \dac1|Decoder0~6_combout ;
wire \dac1|Decoder0~7_combout ;
wire \dac1|Decoder0~5_combout ;
wire \dac1|WideOr6~combout ;
wire \dac1|Decoder0~1_combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \KEY[0]~input_o ;
wire \mem0|mem_db|PB_sync_0~0_combout ;
wire \mem0|mem_db|PB_sync_0~q ;
wire \mem0|mem_db|PB_sync_1~feeder_combout ;
wire \mem0|mem_db|PB_sync_1~q ;
wire \mem0|mem_db|PB_cnt~2_combout ;
wire \mem0|mem_db|PB_cnt~3_combout ;
wire \mem0|mem_db|PB_cnt~1_combout ;
wire \mem0|mem_db|Add0~0_combout ;
wire \mem0|mem_db|PB_cnt~0_combout ;
wire \mem0|mem_db|PB_state~0_combout ;
wire \mem0|mem_db|PB_state~1_combout ;
wire \mem0|mem_db|PB_state~q ;
wire \mem0|mem_db|comb~0_combout ;
wire \mem0|rd_ptr[9]~10_combout ;
wire \mem0|mem_db|PB_down~combout ;
wire \mem0|cnt_clr~0_combout ;
wire \mem0|cnt_clr~q ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout ;
wire \madc|u0|altpll_sys|sd1|wire_pll7_fbout ;
wire \madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~31_combout ;
wire \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~39_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ;
wire \i2s|SAMPLE_TR~combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~49_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~35_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~36_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~43_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~40_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q ;
wire \madc|u0|altpll_sys|sd1|wire_pll7_locked ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~33_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~41_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~34_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~2_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~3_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~32_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~4_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~5_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~6_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell_combout ;
wire \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~42_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~23_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~45_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~47_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~48_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|soc~q ;
wire \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~46_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~30_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~44_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~38_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~8_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~2_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~3_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~6_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~10_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~13_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~11_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~12_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~14_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~37_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ;
wire \madc|response_valid_r~q ;
wire \madc|always0~0_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout ;
wire \madc|ADC_RD5[8]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout ;
wire \madc|ADC_RD1[7]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout ;
wire \madc|ADC_RD5[6]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout ;
wire \madc|ADC_RD5[4]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout ;
wire \madc|ADC_RD4[3]~feeder_combout ;
wire \madc|ADC_RD2[3]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout ;
wire \madc|ADC_RD5[2]~feeder_combout ;
wire \madc|ADC_RD3[2]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout ;
wire \madc|ADC_RD5[1]~feeder_combout ;
wire \madc|ADC_RD4[1]~feeder_combout ;
wire \madc|ADC_RD3[1]~feeder_combout ;
wire \madc|ADC_RD1[1]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout ;
wire \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout ;
wire \madc|ADC_RD4[0]~feeder_combout ;
wire \madc|ADC_RD2[0]~feeder_combout ;
wire \madc|ADC_RD1[0]~feeder_combout ;
wire \madc|Add0~1 ;
wire \madc|Add0~3 ;
wire \madc|Add0~5 ;
wire \madc|Add0~7 ;
wire \madc|Add0~9 ;
wire \madc|Add0~11 ;
wire \madc|Add0~13 ;
wire \madc|Add0~15 ;
wire \madc|Add0~17 ;
wire \madc|Add0~19 ;
wire \madc|Add0~21 ;
wire \madc|Add0~23 ;
wire \madc|Add0~24_combout ;
wire \madc|Add1~1 ;
wire \madc|Add1~3 ;
wire \madc|Add1~5 ;
wire \madc|Add1~7 ;
wire \madc|Add1~9 ;
wire \madc|Add1~11 ;
wire \madc|Add1~13 ;
wire \madc|Add1~15 ;
wire \madc|Add1~17 ;
wire \madc|Add1~19 ;
wire \madc|Add1~21 ;
wire \madc|Add1~23 ;
wire \madc|Add1~24_combout ;
wire \madc|Add0~22_combout ;
wire \madc|Add1~22_combout ;
wire \madc|Add0~20_combout ;
wire \madc|Add1~20_combout ;
wire \madc|Add0~18_combout ;
wire \madc|Add1~18_combout ;
wire \madc|Add0~16_combout ;
wire \madc|Add1~16_combout ;
wire \madc|Add0~14_combout ;
wire \madc|Add1~14_combout ;
wire \madc|Add0~12_combout ;
wire \madc|Add1~12_combout ;
wire \madc|Add1~10_combout ;
wire \madc|Add0~10_combout ;
wire \madc|Add1~8_combout ;
wire \madc|Add0~8_combout ;
wire \madc|Add1~6_combout ;
wire \madc|Add0~6_combout ;
wire \madc|Add1~4_combout ;
wire \madc|Add0~4_combout ;
wire \madc|Add1~2_combout ;
wire \madc|Add0~2_combout ;
wire \madc|Add1~0_combout ;
wire \madc|Add0~0_combout ;
wire \madc|Add2~1 ;
wire \madc|Add2~3 ;
wire \madc|Add2~5 ;
wire \madc|Add2~7 ;
wire \madc|Add2~9 ;
wire \madc|Add2~11 ;
wire \madc|Add2~13 ;
wire \madc|Add2~15 ;
wire \madc|Add2~17 ;
wire \madc|Add2~19 ;
wire \madc|Add2~21 ;
wire \madc|Add2~23 ;
wire \madc|Add2~25 ;
wire \madc|Add2~26_combout ;
wire \madc|Add3~1 ;
wire \madc|Add3~3 ;
wire \madc|Add3~5 ;
wire \madc|Add3~7 ;
wire \madc|Add3~9 ;
wire \madc|Add3~11 ;
wire \madc|Add3~13 ;
wire \madc|Add3~15 ;
wire \madc|Add3~17 ;
wire \madc|Add3~19 ;
wire \madc|Add3~21 ;
wire \madc|Add3~23 ;
wire \madc|Add3~24_combout ;
wire \madc|Add2~24_combout ;
wire \madc|Add3~22_combout ;
wire \madc|Add2~22_combout ;
wire \madc|Add3~20_combout ;
wire \madc|Add2~20_combout ;
wire \madc|Add3~18_combout ;
wire \madc|Add2~18_combout ;
wire \madc|Add2~16_combout ;
wire \madc|Add3~16_combout ;
wire \madc|Add2~14_combout ;
wire \madc|Add3~14_combout ;
wire \madc|Add2~12_combout ;
wire \madc|Add3~12_combout ;
wire \madc|Add2~10_combout ;
wire \madc|Add3~10_combout ;
wire \madc|Add2~8_combout ;
wire \madc|Add3~8_combout ;
wire \madc|Add3~6_combout ;
wire \madc|Add2~6_combout ;
wire \madc|Add3~4_combout ;
wire \madc|Add2~4_combout ;
wire \madc|Add2~2_combout ;
wire \madc|Add3~2_combout ;
wire \madc|Add2~0_combout ;
wire \madc|Add3~0_combout ;
wire \madc|Add4~1_cout ;
wire \madc|Add4~3_cout ;
wire \madc|Add4~5_cout ;
wire \madc|Add4~7_cout ;
wire \madc|Add4~9_cout ;
wire \madc|Add4~11 ;
wire \madc|Add4~13 ;
wire \madc|Add4~15 ;
wire \madc|Add4~17 ;
wire \madc|Add4~19 ;
wire \madc|Add4~21 ;
wire \madc|Add4~23 ;
wire \madc|Add4~25 ;
wire \madc|Add4~27 ;
wire \madc|Add4~28_combout ;
wire \madc|Add4~26_combout ;
wire \madc|Div0|auto_generated|divider|divider|op_10~1 ;
wire \madc|Div0|auto_generated|divider|divider|op_10~3 ;
wire \madc|Div0|auto_generated|divider|divider|op_10~4_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \madc|Div0|auto_generated|divider|divider|op_10~2_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \madc|Div0|auto_generated|divider|divider|op_10~0_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \madc|Add4~24_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ;
wire \madc|DATA[11]~12_combout ;
wire \madc|Add4~20_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[21]~9_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[21]~8_combout ;
wire \madc|Add4~22_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[20]~10_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[24]~17_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[24]~16_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[26]~13_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[26]~12_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[25]~15_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[29]~21_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[29]~20_combout ;
wire \madc|Add4~18_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[28]~22_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[30]~18_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[34]~25_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[34]~24_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[33]~26_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[33]~27_combout ;
wire \madc|Add4~16_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[32]~28_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[32]~29_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout ;
wire \madc|DATA[7]~14_combout ;
wire \madc|DATA[10]~11_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[38]~31_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[38]~30_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[37]~33_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[37]~32_combout ;
wire \madc|Add4~14_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[36]~34_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[36]~35_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5_cout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout ;
wire \madc|DATA[6]~13_combout ;
wire \madc|DATA[9]~10_combout ;
wire \madc|DATA[8]~9_combout ;
wire \mem0|LessThan2~0_combout ;
wire \mem0|i~0_combout ;
wire \mem0|i~1_combout ;
wire \mem0|i~2_combout ;
wire \mem0|i[3]~feeder_combout ;
wire \mem0|i~3_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[42]~37_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[42]~36_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[41]~38_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[41]~39_combout ;
wire \madc|Add4~12_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[40]~40_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[40]~41_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout ;
wire \madc|DATA[5]~15_combout ;
wire \mem0|i~4_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[46]~43_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[46]~42_combout ;
wire \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[45]~45_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[45]~44_combout ;
wire \madc|Add4~10_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[44]~47_combout ;
wire \madc|Div0|auto_generated|divider|divider|StageOut[44]~46_combout ;
wire \madc|DATA[4]~2_cout ;
wire \madc|DATA[4]~4_cout ;
wire \madc|DATA[4]~6_cout ;
wire \madc|DATA[4]~7_combout ;
wire \mem0|i~5_combout ;
wire \mem0|LessThan0~1_cout ;
wire \mem0|LessThan0~3_cout ;
wire \mem0|LessThan0~5_cout ;
wire \mem0|LessThan0~7_cout ;
wire \mem0|LessThan0~9_cout ;
wire \mem0|LessThan0~11_cout ;
wire \mem0|LessThan0~13_cout ;
wire \mem0|LessThan0~14_combout ;
wire \mem0|trigged~0_combout ;
wire \mem0|trigged~1_combout ;
wire \mem0|trigged~q ;
wire \mem0|wr_ptr[0]~10_combout ;
wire \mem0|wr_ptr[0]~11 ;
wire \mem0|wr_ptr[1]~13_combout ;
wire \mem0|wr_ptr[1]~14 ;
wire \mem0|wr_ptr[2]~15_combout ;
wire \mem0|wr_ptr[2]~16 ;
wire \mem0|wr_ptr[3]~17_combout ;
wire \mem0|wr_ptr[3]~18 ;
wire \mem0|wr_ptr[4]~19_combout ;
wire \mem0|wr_ptr[4]~20 ;
wire \mem0|wr_ptr[5]~21_combout ;
wire \mem0|wr_ptr[5]~22 ;
wire \mem0|wr_ptr[6]~23_combout ;
wire \mem0|wr_ptr[6]~24 ;
wire \mem0|wr_ptr[7]~25_combout ;
wire \mem0|wr_ptr[7]~26 ;
wire \mem0|wr_ptr[8]~27_combout ;
wire \mem0|LessThan6~1_cout ;
wire \mem0|LessThan6~3_cout ;
wire \mem0|LessThan6~5_cout ;
wire \mem0|LessThan6~7_cout ;
wire \mem0|LessThan6~9_cout ;
wire \mem0|LessThan6~11_cout ;
wire \mem0|LessThan6~13_cout ;
wire \mem0|LessThan6~14_combout ;
wire \mem0|wr_ptr[8]~28 ;
wire \mem0|wr_ptr[9]~29_combout ;
wire \mem0|wr_ptr[5]~12_combout ;
wire \mem0|rd_ptr[0]~11_combout ;
wire \mem0|rd_ptr[0]~12 ;
wire \mem0|rd_ptr[1]~15_combout ;
wire \mem0|rd_ptr[1]~16 ;
wire \mem0|rd_ptr[2]~17_combout ;
wire \mem0|rd_ptr[2]~18 ;
wire \mem0|rd_ptr[3]~19_combout ;
wire \mem0|rd_ptr[3]~20 ;
wire \mem0|rd_ptr[4]~21_combout ;
wire \mem0|rd_ptr[4]~22 ;
wire \mem0|rd_ptr[5]~23_combout ;
wire \mem0|rd_ptr[5]~24 ;
wire \mem0|rd_ptr[6]~25_combout ;
wire \mem0|rd_ptr[6]~26 ;
wire \mem0|rd_ptr[7]~27_combout ;
wire \mem0|rd_ptr[7]~28 ;
wire \mem0|rd_ptr[8]~29_combout ;
wire \mem0|rd_ptr[8]~30 ;
wire \mem0|rd_ptr[9]~31_combout ;
wire \mem0|rd_ptr[9]~13_combout ;
wire \mem0|LessThan4~1_cout ;
wire \mem0|LessThan4~3_cout ;
wire \mem0|LessThan4~5_cout ;
wire \mem0|LessThan4~7_cout ;
wire \mem0|LessThan4~9_cout ;
wire \mem0|LessThan4~11_cout ;
wire \mem0|LessThan4~13_cout ;
wire \mem0|LessThan4~14_combout ;
wire \mem0|rd_ptr[9]~14_combout ;
wire \SW[1]~input_o ;
wire \lfsr1|out~4_combout ;
wire \lfsr1|out~3_combout ;
wire \lfsr1|out~2_combout ;
wire \lfsr1|out~1_combout ;
wire \lfsr1|out~0_combout ;
wire \lfsr1|linear_feedback~0_combout ;
wire \lfsr1|out~31_combout ;
wire \lfsr1|out~30_combout ;
wire \lfsr1|out~29_combout ;
wire \lfsr1|out~28_combout ;
wire \lfsr1|out~27_combout ;
wire \lfsr1|out~26_combout ;
wire \lfsr1|out~25_combout ;
wire \lfsr1|out~24_combout ;
wire \lfsr1|out~23_combout ;
wire \lfsr1|out~22_combout ;
wire \lfsr1|out~21_combout ;
wire \lfsr1|out~20_combout ;
wire \lfsr1|out~19_combout ;
wire \lfsr1|out~18_combout ;
wire \lfsr1|out~17_combout ;
wire \lfsr1|out~16_combout ;
wire \lfsr1|out~15_combout ;
wire \lfsr1|out~14_combout ;
wire \lfsr1|out~13_combout ;
wire \lfsr1|out~12_combout ;
wire \lfsr1|out~11_combout ;
wire \lfsr1|out~10_combout ;
wire \lfsr1|out~9_combout ;
wire \lfsr1|out~8_combout ;
wire \lfsr1|out~7_combout ;
wire \lfsr1|out~6_combout ;
wire \lfsr1|Equal0~8_combout ;
wire \lfsr1|Equal0~2_combout ;
wire \lfsr1|Equal0~3_combout ;
wire \lfsr1|Equal0~0_combout ;
wire \lfsr1|Equal0~1_combout ;
wire \lfsr1|Equal0~4_combout ;
wire \lfsr1|Equal0~5_combout ;
wire \lfsr1|Equal0~6_combout ;
wire \lfsr1|Equal0~7_combout ;
wire \lfsr1|Equal0~9_combout ;
wire \lfsr1|Equal0~10_combout ;
wire \lfsr1|out~5_combout ;
wire \SW[0]~input_o ;
wire \filt0|reg_1~0_combout ;
wire \filt0|reg_2~0_combout ;
wire \filt0|reg_3~0_combout ;
wire \filt0|reg_4~0_combout ;
wire \filt0|reg_5~0_combout ;
wire \filt0|reg_4~2_combout ;
wire \filt0|reg_5~2_combout ;
wire \filt0|reg_1~3_combout ;
wire \filt0|reg_2~3_combout ;
wire \filt0|reg_3~3_combout ;
wire \filt0|reg_4~3_combout ;
wire \filt0|reg_5~3_combout ;
wire \filt0|reg_0~6_combout ;
wire \filt0|reg_div2[30]~93_combout ;
wire \filt0|reg_div2[29]~91_combout ;
wire \filt0|reg_div2[27]~87_combout ;
wire \filt0|reg_div2[26]~85_combout ;
wire \filt0|reg_1~6_combout ;
wire \filt0|reg_1~7_combout ;
wire \mem0|d~0_combout ;
wire \filt0|reg_0~8_combout ;
wire \filt0|reg_1~8_combout ;
wire \filt0|reg_2~8_combout ;
wire \filt0|reg_3~8_combout ;
wire \filt0|reg_4~8_combout ;
wire \filt0|reg_5~8_combout ;
wire \filt0|reg_1~9_combout ;
wire \filt0|reg_2~9_combout ;
wire \filt0|reg_3~9_combout ;
wire \filt0|reg_4~9_combout ;
wire \filt0|reg_5~9_combout ;
wire \filt0|reg_div2[23]~79_combout ;
wire \filt0|reg_0~13_combout ;
wire \filt0|reg_0~14_combout ;
wire \filt0|reg_div2[16]~66 ;
wire \filt0|reg_div2[17]~68 ;
wire \filt0|reg_div2[18]~70 ;
wire \filt0|reg_div2[19]~72 ;
wire \filt0|reg_div2[20]~74 ;
wire \filt0|reg_div2[21]~76 ;
wire \filt0|reg_div2[22]~77_combout ;
wire \filt0|reg_div2[21]~75_combout ;
wire \filt0|reg_1~11_combout ;
wire \filt0|reg_div2[19]~71_combout ;
wire \filt0|reg_div2[18]~69_combout ;
wire \filt0|reg_1~13_combout ;
wire \filt0|reg_1~14_combout ;
wire \filt0|reg_div2[17]~67_combout ;
wire \filt0|reg_2~6_combout ;
wire \filt0|reg_3~6_combout ;
wire \filt0|reg_4~6_combout ;
wire \filt0|reg_5~6_combout ;
wire \filt0|reg_2~7_combout ;
wire \filt0|reg_3~7_combout ;
wire \filt0|reg_4~7_combout ;
wire \filt0|reg_5~7_combout ;
wire \filt0|Add4~47 ;
wire \filt0|Add4~49 ;
wire \filt0|Add4~50_combout ;
wire \filt0|reg_6~6_combout ;
wire \filt0|reg_6~7_combout ;
wire \filt0|Add4~48_combout ;
wire \filt0|reg_6~8_combout ;
wire \filt0|reg_6~9_combout ;
wire \filt0|Add4~44_combout ;
wire \filt0|reg_6~10_combout ;
wire \filt0|reg_2~11_combout ;
wire \filt0|reg_3~11_combout ;
wire \filt0|reg_4~11_combout ;
wire \filt0|reg_5~11_combout ;
wire \filt0|reg_2~13_combout ;
wire \filt0|reg_3~13_combout ;
wire \filt0|reg_4~13_combout ;
wire \filt0|reg_5~13_combout ;
wire \filt0|reg_2~14_combout ;
wire \filt0|reg_3~14_combout ;
wire \filt0|reg_4~14_combout ;
wire \filt0|reg_5~14_combout ;
wire \filt0|reg_3~15_combout ;
wire \filt0|reg_4~15_combout ;
wire \filt0|reg_5~15_combout ;
wire \filt0|reg_1~16_combout ;
wire \filt0|reg_2~16_combout ;
wire \filt0|reg_3~16_combout ;
wire \filt0|reg_4~16_combout ;
wire \filt0|reg_5~16_combout ;
wire \filt0|reg_0~17_combout ;
wire \filt0|reg_1~17_combout ;
wire \filt0|reg_2~17_combout ;
wire \filt0|reg_3~17_combout ;
wire \filt0|reg_4~17_combout ;
wire \filt0|reg_5~17_combout ;
wire \filt0|reg_0~20_combout ;
wire \filt0|reg_0~22_combout ;
wire \filt0|Mux19~0_combout ;
wire \filt0|reg_6~16_combout ;
wire \filt0|Add4~30_combout ;
wire \filt0|reg_6~17_combout ;
wire \filt0|Add4~28_combout ;
wire \filt0|reg_5~18_combout ;
wire \filt0|reg_6~18_combout ;
wire \filt0|reg_2~19_combout ;
wire \filt0|reg_3~19_combout ;
wire \filt0|reg_4~19_combout ;
wire \filt0|reg_5~19_combout ;
wire \filt0|reg_1~20_combout ;
wire \filt0|reg_2~20_combout ;
wire \filt0|reg_3~20_combout ;
wire \filt0|reg_4~20_combout ;
wire \filt0|reg_5~20_combout ;
wire \filt0|reg_5~21_combout ;
wire \filt0|reg_1~22_combout ;
wire \filt0|reg_2~22_combout ;
wire \filt0|reg_3~22_combout ;
wire \filt0|reg_4~22_combout ;
wire \filt0|reg_5~22_combout ;
wire \filt0|reg_2~23_combout ;
wire \filt0|reg_3~23_combout ;
wire \filt0|reg_4~23_combout ;
wire \filt0|reg_5~23_combout ;
wire \filt0|reg_0~24_combout ;
wire \filt0|reg_1~24_combout ;
wire \filt0|reg_2~24_combout ;
wire \filt0|reg_3~24_combout ;
wire \filt0|reg_4~24_combout ;
wire \filt0|reg_5~24_combout ;
wire \filt0|reg_1~25_combout ;
wire \filt0|reg_2~25_combout ;
wire \filt0|reg_3~25_combout ;
wire \filt0|reg_4~25_combout ;
wire \filt0|reg_5~25_combout ;
wire \filt0|reg_div2[13]~60 ;
wire \filt0|reg_div2[14]~61_combout ;
wire \filt0|reg_div2[12]~57_combout ;
wire \filt0|reg_div2[10]~53_combout ;
wire \filt0|reg_div2[8]~49_combout ;
wire \filt0|reg_0~27_combout ;
wire \filt0|reg_1~27_combout ;
wire \filt0|reg_2~27_combout ;
wire \filt0|reg_div2[5]~43_combout ;
wire \filt0|reg_1~28_combout ;
wire \filt0|Mux28~0_combout ;
wire \filt0|Add4~12_combout ;
wire \filt0|reg_6~25_combout ;
wire \filt0|reg_5~26_combout ;
wire \filt0|reg_6~26_combout ;
wire \filt0|reg_3~27_combout ;
wire \filt0|reg_4~27_combout ;
wire \filt0|reg_5~27_combout ;
wire \filt0|reg_2~28_combout ;
wire \filt0|reg_3~28_combout ;
wire \filt0|reg_4~28_combout ;
wire \filt0|reg_5~28_combout ;
wire \filt0|reg_1~29_combout ;
wire \filt0|reg_2~29_combout ;
wire \filt0|reg_3~29_combout ;
wire \filt0|reg_4~29_combout ;
wire \filt0|reg_5~29_combout ;
wire \filt0|Add1~11 ;
wire \filt0|Add1~12_combout ;
wire \filt0|reg_0~31_combout ;
wire \filt0|reg_div2[0]~34 ;
wire \filt0|reg_div2[1]~36 ;
wire \filt0|reg_div2[2]~37_combout ;
wire \filt0|reg_div2[1]~35_combout ;
wire \filt0|reg_div2[0]~33_combout ;
wire \filt0|reg_1~31_combout ;
wire \filt0|Add1~1 ;
wire \filt0|Add1~3 ;
wire \filt0|Add1~5 ;
wire \filt0|Add1~6_combout ;
wire \filt0|Add1~4_combout ;
wire \filt0|Add1~2_combout ;
wire \filt0|reg_2~31_combout ;
wire \filt0|Add1~0_combout ;
wire \filt0|reg_div4[0]~36 ;
wire \filt0|reg_div4[1]~38 ;
wire \filt0|reg_div4[2]~40 ;
wire \filt0|reg_div4[3]~42 ;
wire \filt0|reg_div4[4]~44 ;
wire \filt0|reg_div4[5]~46 ;
wire \filt0|reg_div4[6]~47_combout ;
wire \filt0|Add1~13 ;
wire \filt0|Add1~14_combout ;
wire \filt0|reg_div4[6]~48 ;
wire \filt0|reg_div4[7]~49_combout ;
wire \filt0|reg_div4[3]~41_combout ;
wire \filt0|reg_div4[2]~39_combout ;
wire \filt0|reg_div4[1]~37_combout ;
wire \filt0|reg_3~31_combout ;
wire \filt0|reg_div4[0]~35_combout ;
wire \filt0|Add3~1 ;
wire \filt0|Add3~3 ;
wire \filt0|Add3~5 ;
wire \filt0|Add3~7 ;
wire \filt0|Add3~9 ;
wire \filt0|Add3~11 ;
wire \filt0|Add3~13 ;
wire \filt0|Add3~14_combout ;
wire \filt0|Add4~14_combout ;
wire \filt0|reg_6~24_combout ;
wire \filt0|Add5~13 ;
wire \filt0|Add5~14_combout ;
wire \filt0|Add3~12_combout ;
wire \filt0|reg_6~27_combout ;
wire \filt0|Add4~8_combout ;
wire \filt0|Add4~6_combout ;
wire \filt0|reg_6~28_combout ;
wire \filt0|reg_6~29_combout ;
wire \filt0|Add4~4_combout ;
wire \filt0|reg_5~30_combout ;
wire \filt0|reg_4~31_combout ;
wire \filt0|reg_5~31_combout ;
wire \filt0|Add4~1 ;
wire \filt0|Add4~2_combout ;
wire \filt0|reg_6~30_combout ;
wire \filt0|reg_6~31_combout ;
wire \filt0|Add4~0_combout ;
wire \filt0|Add5~1 ;
wire \filt0|Add5~3 ;
wire \filt0|Add5~5 ;
wire \filt0|Add5~7 ;
wire \filt0|Add5~9 ;
wire \filt0|Add5~10_combout ;
wire \filt0|Add5~8_combout ;
wire \filt0|Add5~6_combout ;
wire \filt0|Add3~6_combout ;
wire \filt0|Add5~4_combout ;
wire \filt0|Add3~4_combout ;
wire \filt0|Add5~2_combout ;
wire \filt0|Add3~2_combout ;
wire \filt0|Add5~0_combout ;
wire \filt0|Add3~0_combout ;
wire \filt0|reg_div8[0]~37 ;
wire \filt0|reg_div8[1]~39 ;
wire \filt0|reg_div8[2]~41 ;
wire \filt0|reg_div8[3]~43 ;
wire \filt0|reg_div8[4]~45 ;
wire \filt0|reg_div8[5]~47 ;
wire \filt0|reg_div8[6]~49 ;
wire \filt0|reg_div8[7]~50_combout ;
wire \filt0|Mux27~0_combout ;
wire \filt0|Mux27~1_combout ;
wire \filt0|reg_q[4]~feeder_combout ;
wire \filt0|reg_6~23_combout ;
wire \filt0|reg_7~23_combout ;
wire \filt0|reg_8~23_combout ;
wire \filt0|reg_9~23_combout ;
wire \filt0|reg_10~23_combout ;
wire \filt0|reg_11~23_combout ;
wire \filt0|reg_7~24_combout ;
wire \filt0|reg_8~24_combout ;
wire \filt0|reg_9~24_combout ;
wire \filt0|reg_10~24_combout ;
wire \filt0|reg_11~24_combout ;
wire \filt0|reg_7~25_combout ;
wire \filt0|reg_8~25_combout ;
wire \filt0|reg_9~25_combout ;
wire \filt0|reg_10~25_combout ;
wire \filt0|reg_11~25_combout ;
wire \filt0|reg_7~26_combout ;
wire \filt0|reg_8~26_combout ;
wire \filt0|reg_9~26_combout ;
wire \filt0|reg_10~26_combout ;
wire \filt0|reg_11~26_combout ;
wire \filt0|reg_7~27_combout ;
wire \filt0|reg_8~27_combout ;
wire \filt0|reg_9~27_combout ;
wire \filt0|reg_10~27_combout ;
wire \filt0|reg_11~27_combout ;
wire \filt0|reg_7~28_combout ;
wire \filt0|reg_8~28_combout ;
wire \filt0|reg_9~28_combout ;
wire \filt0|reg_10~28_combout ;
wire \filt0|reg_11~28_combout ;
wire \filt0|reg_7~29_combout ;
wire \filt0|reg_8~29_combout ;
wire \filt0|reg_9~29_combout ;
wire \filt0|reg_10~29_combout ;
wire \filt0|reg_11~29_combout ;
wire \filt0|reg_7~30_combout ;
wire \filt0|reg_8~30_combout ;
wire \filt0|reg_9~30_combout ;
wire \filt0|reg_10~30_combout ;
wire \filt0|reg_11~30_combout ;
wire \filt0|reg_7~31_combout ;
wire \filt0|reg_8~31_combout ;
wire \filt0|reg_9~31_combout ;
wire \filt0|reg_10~31_combout ;
wire \filt0|reg_11~31_combout ;
wire \filt0|Add10~1 ;
wire \filt0|Add10~3 ;
wire \filt0|Add10~5 ;
wire \filt0|Add10~7 ;
wire \filt0|Add10~9 ;
wire \filt0|Add10~11 ;
wire \filt0|Add10~13 ;
wire \filt0|Add10~15 ;
wire \filt0|Add10~16_combout ;
wire \filt0|Add8~1 ;
wire \filt0|Add8~3 ;
wire \filt0|Add8~5 ;
wire \filt0|Add8~7 ;
wire \filt0|Add8~9 ;
wire \filt0|Add8~11 ;
wire \filt0|Add8~13 ;
wire \filt0|Add8~15 ;
wire \filt0|Add8~16_combout ;
wire \filt0|Add10~14_combout ;
wire \filt0|Add8~14_combout ;
wire \filt0|Add8~12_combout ;
wire \filt0|Add10~12_combout ;
wire \filt0|Add8~10_combout ;
wire \filt0|Add10~10_combout ;
wire \filt0|Add10~8_combout ;
wire \filt0|Add8~8_combout ;
wire \filt0|Add10~6_combout ;
wire \filt0|Add8~6_combout ;
wire \filt0|Add10~4_combout ;
wire \filt0|Add8~4_combout ;
wire \filt0|Add8~2_combout ;
wire \filt0|Add10~2_combout ;
wire \filt0|Add8~0_combout ;
wire \filt0|Add10~0_combout ;
wire \filt0|Add9~1 ;
wire \filt0|Add9~3 ;
wire \filt0|Add9~5 ;
wire \filt0|Add9~7 ;
wire \filt0|Add9~9 ;
wire \filt0|Add9~11 ;
wire \filt0|Add9~13 ;
wire \filt0|Add9~15 ;
wire \filt0|Add9~16_combout ;
wire \filt0|reg_12~23_combout ;
wire \filt0|reg_13~23_combout ;
wire \filt0|reg_14~23_combout ;
wire \filt0|reg_12~24_combout ;
wire \filt0|reg_13~24_combout ;
wire \filt0|reg_14~24_combout ;
wire \filt0|reg_12~25_combout ;
wire \filt0|reg_13~25_combout ;
wire \filt0|reg_14~25_combout ;
wire \filt0|reg_12~26_combout ;
wire \filt0|reg_13~26_combout ;
wire \filt0|reg_14~26_combout ;
wire \filt0|reg_12~27_combout ;
wire \filt0|reg_13~27_combout ;
wire \filt0|reg_14~27_combout ;
wire \filt0|reg_12~28_combout ;
wire \filt0|reg_13~28_combout ;
wire \filt0|reg_14~28_combout ;
wire \filt0|reg_12~29_combout ;
wire \filt0|reg_13~29_combout ;
wire \filt0|reg_14~29_combout ;
wire \filt0|reg_12~30_combout ;
wire \filt0|reg_13~30_combout ;
wire \filt0|reg_14~30_combout ;
wire \filt0|reg_12~31_combout ;
wire \filt0|reg_13~31_combout ;
wire \filt0|reg_14~31_combout ;
wire \filt0|Add13~1 ;
wire \filt0|Add13~3 ;
wire \filt0|Add13~5 ;
wire \filt0|Add13~7 ;
wire \filt0|Add13~9 ;
wire \filt0|Add13~11 ;
wire \filt0|Add13~13 ;
wire \filt0|Add13~15 ;
wire \filt0|Add13~16_combout ;
wire \filt0|Add13~14_combout ;
wire \filt0|Add13~12_combout ;
wire \filt0|Add13~10_combout ;
wire \filt0|Add13~8_combout ;
wire \filt0|Add13~6_combout ;
wire \filt0|Add13~4_combout ;
wire \filt0|Add13~2_combout ;
wire \filt0|Add13~0_combout ;
wire \filt0|Add12~1 ;
wire \filt0|Add12~3 ;
wire \filt0|Add12~5 ;
wire \filt0|Add12~7 ;
wire \filt0|Add12~9 ;
wire \filt0|Add12~11 ;
wire \filt0|Add12~13 ;
wire \filt0|Add12~15 ;
wire \filt0|Add12~16_combout ;
wire \filt0|Add12~14_combout ;
wire \filt0|Add9~14_combout ;
wire \filt0|Add9~12_combout ;
wire \filt0|Add12~12_combout ;
wire \filt0|Add12~10_combout ;
wire \filt0|Add9~10_combout ;
wire \filt0|Add12~8_combout ;
wire \filt0|Add9~8_combout ;
wire \filt0|Add9~6_combout ;
wire \filt0|Add12~6_combout ;
wire \filt0|Add12~4_combout ;
wire \filt0|Add9~4_combout ;
wire \filt0|Add12~2_combout ;
wire \filt0|Add9~2_combout ;
wire \filt0|Add12~0_combout ;
wire \filt0|Add9~0_combout ;
wire \filt0|Add11~1 ;
wire \filt0|Add11~3 ;
wire \filt0|Add11~5 ;
wire \filt0|Add11~7 ;
wire \filt0|Add11~9 ;
wire \filt0|Add11~11 ;
wire \filt0|Add11~13 ;
wire \filt0|Add11~15 ;
wire \filt0|Add11~16_combout ;
wire \filt0|Add4~16_combout ;
wire \filt0|Add5~15 ;
wire \filt0|Add5~16_combout ;
wire \filt0|Add3~15 ;
wire \filt0|Add3~16_combout ;
wire \filt0|reg_div8[7]~51 ;
wire \filt0|reg_div8[8]~52_combout ;
wire \filt0|reg_div8[3]~42_combout ;
wire \filt0|reg_div8[2]~40_combout ;
wire \filt0|reg_div8[1]~38_combout ;
wire \filt0|reg_div8[0]~36_combout ;
wire \filt0|Add7~1 ;
wire \filt0|Add7~3 ;
wire \filt0|Add7~5 ;
wire \filt0|Add7~7 ;
wire \filt0|Add7~9 ;
wire \filt0|Add7~11 ;
wire \filt0|Add7~13 ;
wire \filt0|Add7~15 ;
wire \filt0|Add7~16_combout ;
wire \filt0|Add11~14_combout ;
wire \filt0|Add7~14_combout ;
wire \filt0|Add11~12_combout ;
wire \filt0|Add7~12_combout ;
wire \filt0|Add7~10_combout ;
wire \filt0|Add11~10_combout ;
wire \filt0|Add7~8_combout ;
wire \filt0|Add11~8_combout ;
wire \filt0|Add7~6_combout ;
wire \filt0|Add11~6_combout ;
wire \filt0|Add7~4_combout ;
wire \filt0|Add11~4_combout ;
wire \filt0|Add11~2_combout ;
wire \filt0|Add7~2_combout ;
wire \filt0|Add7~0_combout ;
wire \filt0|Add11~0_combout ;
wire \filt0|reg_div16[4]~33_cout ;
wire \filt0|reg_div16[4]~35_cout ;
wire \filt0|reg_div16[4]~37_cout ;
wire \filt0|reg_div16[4]~39_cout ;
wire \filt0|reg_div16[4]~41 ;
wire \filt0|reg_div16[5]~43 ;
wire \filt0|reg_div16[6]~45 ;
wire \filt0|reg_div16[7]~47 ;
wire \filt0|reg_div16[8]~48_combout ;
wire \SW[2]~input_o ;
wire \mem0|d~27_combout ;
wire \filt0|reg_0~30_combout ;
wire \filt0|reg_1~30_combout ;
wire \filt0|reg_2~30_combout ;
wire \filt0|reg_3~30_combout ;
wire \filt0|reg_4~30_combout ;
wire \filt0|Add4~3 ;
wire \filt0|Add4~5 ;
wire \filt0|Add4~7 ;
wire \filt0|Add4~9 ;
wire \filt0|Add4~10_combout ;
wire \filt0|Add5~11 ;
wire \filt0|Add5~12_combout ;
wire \filt0|reg_div8[6]~48_combout ;
wire \filt0|Mux28~1_combout ;
wire \filt0|reg_q[3]~feeder_combout ;
wire \filt0|reg_div16[7]~46_combout ;
wire \mem0|d~28_combout ;
wire \filt0|reg_0~29_combout ;
wire \filt0|reg_div2[2]~38 ;
wire \filt0|reg_div2[3]~39_combout ;
wire \filt0|Add1~7 ;
wire \filt0|Add1~9 ;
wire \filt0|Add1~10_combout ;
wire \filt0|reg_div4[5]~45_combout ;
wire \filt0|Add3~10_combout ;
wire \filt0|reg_div8[5]~46_combout ;
wire \filt0|Mux29~0_combout ;
wire \filt0|Mux29~1_combout ;
wire \filt0|reg_q[2]~feeder_combout ;
wire \filt0|reg_div16[6]~44_combout ;
wire \mem0|d~29_combout ;
wire \filt0|reg_0~28_combout ;
wire \filt0|reg_div2[3]~40 ;
wire \filt0|reg_div2[4]~41_combout ;
wire \filt0|Add1~8_combout ;
wire \filt0|reg_div4[4]~43_combout ;
wire \filt0|Add3~8_combout ;
wire \filt0|reg_div8[4]~44_combout ;
wire \filt0|Mux30~0_combout ;
wire \filt0|Mux30~1_combout ;
wire \filt0|reg_q[1]~feeder_combout ;
wire \filt0|reg_div16[5]~42_combout ;
wire \mem0|d~30_combout ;
wire \filt0|Mux31~0_combout ;
wire \filt0|Mux31~1_combout ;
wire \filt0|reg_q[0]~feeder_combout ;
wire \filt0|reg_div16[4]~40_combout ;
wire \mem0|d~31_combout ;
wire \filt0|reg_div2[4]~42 ;
wire \filt0|reg_div2[5]~44 ;
wire \filt0|reg_div2[6]~46 ;
wire \filt0|reg_div2[7]~47_combout ;
wire \filt0|Add1~15 ;
wire \filt0|Add1~17 ;
wire \filt0|Add1~19 ;
wire \filt0|Add1~21 ;
wire \filt0|Add1~23 ;
wire \filt0|Add1~25 ;
wire \filt0|Add1~27 ;
wire \filt0|Add1~29 ;
wire \filt0|Add1~30_combout ;
wire \filt0|Add1~28_combout ;
wire \filt0|Add1~22_combout ;
wire \filt0|Add1~20_combout ;
wire \filt0|Add1~18_combout ;
wire \filt0|reg_div4[7]~50 ;
wire \filt0|reg_div4[8]~52 ;
wire \filt0|reg_div4[9]~54 ;
wire \filt0|reg_div4[10]~56 ;
wire \filt0|reg_div4[11]~58 ;
wire \filt0|reg_div4[12]~60 ;
wire \filt0|reg_div4[13]~62 ;
wire \filt0|reg_div4[14]~64 ;
wire \filt0|reg_div4[15]~65_combout ;
wire \filt0|Mux18~0_combout ;
wire \filt0|reg_6~15_combout ;
wire \filt0|Add4~32_combout ;
wire \filt0|Add5~31 ;
wire \filt0|Add5~32_combout ;
wire \filt0|reg_div4[14]~63_combout ;
wire \filt0|reg_div4[11]~57_combout ;
wire \filt0|reg_div4[10]~55_combout ;
wire \filt0|reg_div4[9]~53_combout ;
wire \filt0|Add3~17 ;
wire \filt0|Add3~19 ;
wire \filt0|Add3~21 ;
wire \filt0|Add3~23 ;
wire \filt0|Add3~25 ;
wire \filt0|Add3~27 ;
wire \filt0|Add3~29 ;
wire \filt0|Add3~31 ;
wire \filt0|Add3~32_combout ;
wire \filt0|Add3~30_combout ;
wire \filt0|Add5~28_combout ;
wire \filt0|Add3~28_combout ;
wire \filt0|Add3~26_combout ;
wire \filt0|reg_6~19_combout ;
wire \filt0|Add4~24_combout ;
wire \filt0|reg_6~20_combout ;
wire \filt0|Add4~22_combout ;
wire \filt0|reg_6~21_combout ;
wire \filt0|Add4~18_combout ;
wire \filt0|reg_6~22_combout ;
wire \filt0|Add5~17 ;
wire \filt0|Add5~19 ;
wire \filt0|Add5~21 ;
wire \filt0|Add5~23 ;
wire \filt0|Add5~25 ;
wire \filt0|Add5~26_combout ;
wire \filt0|Add5~24_combout ;
wire \filt0|Add3~22_combout ;
wire \filt0|Add5~22_combout ;
wire \filt0|Add3~20_combout ;
wire \filt0|Add5~18_combout ;
wire \filt0|Add3~18_combout ;
wire \filt0|reg_div8[8]~53 ;
wire \filt0|reg_div8[9]~55 ;
wire \filt0|reg_div8[10]~57 ;
wire \filt0|reg_div8[11]~59 ;
wire \filt0|reg_div8[12]~61 ;
wire \filt0|reg_div8[13]~63 ;
wire \filt0|reg_div8[14]~65 ;
wire \filt0|reg_div8[15]~67 ;
wire \filt0|reg_div8[16]~68_combout ;
wire \filt0|Mux18~1_combout ;
wire \filt0|reg_q[13]~feeder_combout ;
wire \filt0|reg_6~14_combout ;
wire \filt0|reg_7~14_combout ;
wire \filt0|Add4~34_combout ;
wire \filt0|Add5~33 ;
wire \filt0|Add5~34_combout ;
wire \filt0|Add1~34_combout ;
wire \filt0|Add1~32_combout ;
wire \filt0|reg_div4[15]~66 ;
wire \filt0|reg_div4[16]~68 ;
wire \filt0|reg_div4[17]~69_combout ;
wire \filt0|Add3~33 ;
wire \filt0|Add3~34_combout ;
wire \filt0|reg_div8[16]~69 ;
wire \filt0|reg_div8[17]~70_combout ;
wire \filt0|reg_7~15_combout ;
wire \filt0|reg_7~16_combout ;
wire \filt0|reg_7~17_combout ;
wire \filt0|reg_div8[14]~64_combout ;
wire \filt0|reg_div8[13]~62_combout ;
wire \filt0|reg_7~18_combout ;
wire \filt0|reg_7~19_combout ;
wire \filt0|reg_7~20_combout ;
wire \filt0|reg_div8[11]~58_combout ;
wire \filt0|reg_7~21_combout ;
wire \filt0|reg_div8[9]~54_combout ;
wire \filt0|reg_7~22_combout ;
wire \filt0|Add7~17 ;
wire \filt0|Add7~19 ;
wire \filt0|Add7~21 ;
wire \filt0|Add7~23 ;
wire \filt0|Add7~25 ;
wire \filt0|Add7~27 ;
wire \filt0|Add7~29 ;
wire \filt0|Add7~31 ;
wire \filt0|Add7~33 ;
wire \filt0|Add7~34_combout ;
wire \filt0|reg_8~14_combout ;
wire \filt0|reg_9~14_combout ;
wire \filt0|reg_10~14_combout ;
wire \filt0|reg_11~14_combout ;
wire \filt0|reg_12~14_combout ;
wire \filt0|reg_13~14_combout ;
wire \filt0|reg_14~14_combout ;
wire \filt0|reg_8~15_combout ;
wire \filt0|reg_9~15_combout ;
wire \filt0|reg_10~15_combout ;
wire \filt0|reg_11~15_combout ;
wire \filt0|reg_12~15_combout ;
wire \filt0|reg_13~15_combout ;
wire \filt0|reg_14~15_combout ;
wire \filt0|reg_8~16_combout ;
wire \filt0|reg_9~16_combout ;
wire \filt0|reg_10~16_combout ;
wire \filt0|reg_11~16_combout ;
wire \filt0|reg_12~16_combout ;
wire \filt0|reg_13~16_combout ;
wire \filt0|reg_14~16_combout ;
wire \filt0|reg_8~17_combout ;
wire \filt0|reg_9~17_combout ;
wire \filt0|reg_10~17_combout ;
wire \filt0|reg_11~17_combout ;
wire \filt0|reg_12~17_combout ;
wire \filt0|reg_13~17_combout ;
wire \filt0|reg_14~17_combout ;
wire \filt0|reg_8~18_combout ;
wire \filt0|reg_9~18_combout ;
wire \filt0|reg_10~18_combout ;
wire \filt0|reg_11~18_combout ;
wire \filt0|reg_12~18_combout ;
wire \filt0|reg_13~18_combout ;
wire \filt0|reg_14~18_combout ;
wire \filt0|reg_8~19_combout ;
wire \filt0|reg_9~19_combout ;
wire \filt0|reg_10~19_combout ;
wire \filt0|reg_11~19_combout ;
wire \filt0|reg_12~19_combout ;
wire \filt0|reg_13~19_combout ;
wire \filt0|reg_14~19_combout ;
wire \filt0|reg_8~20_combout ;
wire \filt0|reg_9~20_combout ;
wire \filt0|reg_10~20_combout ;
wire \filt0|reg_11~20_combout ;
wire \filt0|reg_12~20_combout ;
wire \filt0|reg_13~20_combout ;
wire \filt0|reg_14~20_combout ;
wire \filt0|reg_8~21_combout ;
wire \filt0|reg_9~21_combout ;
wire \filt0|reg_10~21_combout ;
wire \filt0|reg_11~21_combout ;
wire \filt0|reg_12~21_combout ;
wire \filt0|reg_13~21_combout ;
wire \filt0|reg_14~21_combout ;
wire \filt0|reg_8~22_combout ;
wire \filt0|reg_9~22_combout ;
wire \filt0|reg_10~22_combout ;
wire \filt0|reg_11~22_combout ;
wire \filt0|reg_12~22_combout ;
wire \filt0|reg_13~22_combout ;
wire \filt0|reg_14~22_combout ;
wire \filt0|Add13~17 ;
wire \filt0|Add13~19 ;
wire \filt0|Add13~21 ;
wire \filt0|Add13~23 ;
wire \filt0|Add13~25 ;
wire \filt0|Add13~27 ;
wire \filt0|Add13~29 ;
wire \filt0|Add13~31 ;
wire \filt0|Add13~33 ;
wire \filt0|Add13~34_combout ;
wire \filt0|Add13~32_combout ;
wire \filt0|Add13~30_combout ;
wire \filt0|Add13~28_combout ;
wire \filt0|Add13~26_combout ;
wire \filt0|Add13~24_combout ;
wire \filt0|Add13~22_combout ;
wire \filt0|Add13~20_combout ;
wire \filt0|Add13~18_combout ;
wire \filt0|Add12~17 ;
wire \filt0|Add12~19 ;
wire \filt0|Add12~21 ;
wire \filt0|Add12~23 ;
wire \filt0|Add12~25 ;
wire \filt0|Add12~27 ;
wire \filt0|Add12~29 ;
wire \filt0|Add12~31 ;
wire \filt0|Add12~33 ;
wire \filt0|Add12~34_combout ;
wire \filt0|Add8~17 ;
wire \filt0|Add8~19 ;
wire \filt0|Add8~21 ;
wire \filt0|Add8~23 ;
wire \filt0|Add8~25 ;
wire \filt0|Add8~27 ;
wire \filt0|Add8~29 ;
wire \filt0|Add8~31 ;
wire \filt0|Add8~33 ;
wire \filt0|Add8~34_combout ;
wire \filt0|Add10~17 ;
wire \filt0|Add10~19 ;
wire \filt0|Add10~21 ;
wire \filt0|Add10~23 ;
wire \filt0|Add10~25 ;
wire \filt0|Add10~27 ;
wire \filt0|Add10~29 ;
wire \filt0|Add10~31 ;
wire \filt0|Add10~33 ;
wire \filt0|Add10~34_combout ;
wire \filt0|Add8~32_combout ;
wire \filt0|Add10~32_combout ;
wire \filt0|Add8~30_combout ;
wire \filt0|Add10~30_combout ;
wire \filt0|Add8~28_combout ;
wire \filt0|Add10~28_combout ;
wire \filt0|Add8~26_combout ;
wire \filt0|Add10~26_combout ;
wire \filt0|Add8~24_combout ;
wire \filt0|Add10~24_combout ;
wire \filt0|Add10~22_combout ;
wire \filt0|Add8~22_combout ;
wire \filt0|Add10~20_combout ;
wire \filt0|Add8~20_combout ;
wire \filt0|Add10~18_combout ;
wire \filt0|Add8~18_combout ;
wire \filt0|Add9~17 ;
wire \filt0|Add9~19 ;
wire \filt0|Add9~21 ;
wire \filt0|Add9~23 ;
wire \filt0|Add9~25 ;
wire \filt0|Add9~27 ;
wire \filt0|Add9~29 ;
wire \filt0|Add9~31 ;
wire \filt0|Add9~33 ;
wire \filt0|Add9~34_combout ;
wire \filt0|Add12~32_combout ;
wire \filt0|Add9~32_combout ;
wire \filt0|Add12~30_combout ;
wire \filt0|Add9~30_combout ;
wire \filt0|Add12~28_combout ;
wire \filt0|Add9~28_combout ;
wire \filt0|Add12~26_combout ;
wire \filt0|Add9~26_combout ;
wire \filt0|Add9~24_combout ;
wire \filt0|Add12~24_combout ;
wire \filt0|Add9~22_combout ;
wire \filt0|Add12~22_combout ;
wire \filt0|Add9~20_combout ;
wire \filt0|Add12~20_combout ;
wire \filt0|Add12~18_combout ;
wire \filt0|Add9~18_combout ;
wire \filt0|Add11~17 ;
wire \filt0|Add11~19 ;
wire \filt0|Add11~21 ;
wire \filt0|Add11~23 ;
wire \filt0|Add11~25 ;
wire \filt0|Add11~27 ;
wire \filt0|Add11~29 ;
wire \filt0|Add11~31 ;
wire \filt0|Add11~33 ;
wire \filt0|Add11~34_combout ;
wire \filt0|Add7~32_combout ;
wire \filt0|Add11~32_combout ;
wire \filt0|Add7~30_combout ;
wire \filt0|Add11~30_combout ;
wire \filt0|Add7~28_combout ;
wire \filt0|Add11~28_combout ;
wire \filt0|Add7~26_combout ;
wire \filt0|Add11~26_combout ;
wire \filt0|Add7~24_combout ;
wire \filt0|Add11~24_combout ;
wire \filt0|Add11~22_combout ;
wire \filt0|Add7~22_combout ;
wire \filt0|Add7~20_combout ;
wire \filt0|Add11~20_combout ;
wire \filt0|Add7~18_combout ;
wire \filt0|Add11~18_combout ;
wire \filt0|reg_div16[8]~49 ;
wire \filt0|reg_div16[9]~51 ;
wire \filt0|reg_div16[10]~53 ;
wire \filt0|reg_div16[11]~55 ;
wire \filt0|reg_div16[12]~57 ;
wire \filt0|reg_div16[13]~59 ;
wire \filt0|reg_div16[14]~61 ;
wire \filt0|reg_div16[15]~63 ;
wire \filt0|reg_div16[16]~65 ;
wire \filt0|reg_div16[17]~66_combout ;
wire \mem0|d~18_combout ;
wire \filt0|reg_0~26_combout ;
wire \filt0|reg_1~26_combout ;
wire \filt0|reg_2~26_combout ;
wire \filt0|reg_3~26_combout ;
wire \filt0|reg_4~26_combout ;
wire \filt0|Add4~11 ;
wire \filt0|Add4~13 ;
wire \filt0|Add4~15 ;
wire \filt0|Add4~17 ;
wire \filt0|Add4~19 ;
wire \filt0|Add4~21 ;
wire \filt0|Add4~23 ;
wire \filt0|Add4~25 ;
wire \filt0|Add4~26_combout ;
wire \filt0|Add5~27 ;
wire \filt0|Add5~29 ;
wire \filt0|Add5~30_combout ;
wire \filt0|reg_div8[15]~66_combout ;
wire \filt0|Mux19~1_combout ;
wire \filt0|reg_q[12]~feeder_combout ;
wire \filt0|reg_div16[16]~64_combout ;
wire \mem0|d~19_combout ;
wire \filt0|reg_div2[7]~48 ;
wire \filt0|reg_div2[8]~50 ;
wire \filt0|reg_div2[9]~52 ;
wire \filt0|reg_div2[10]~54 ;
wire \filt0|reg_div2[11]~56 ;
wire \filt0|reg_div2[12]~58 ;
wire \filt0|reg_div2[13]~59_combout ;
wire \filt0|Add1~26_combout ;
wire \filt0|reg_div4[13]~61_combout ;
wire \filt0|Mux20~0_combout ;
wire \filt0|Mux20~1_combout ;
wire \filt0|reg_q[11]~feeder_combout ;
wire \filt0|reg_div16[15]~62_combout ;
wire \mem0|d~20_combout ;
wire \filt0|reg_div2[11]~55_combout ;
wire \filt0|Mux21~0_combout ;
wire \filt0|Mux21~1_combout ;
wire \filt0|reg_q[10]~feeder_combout ;
wire \filt0|reg_div16[14]~60_combout ;
wire \mem0|d~21_combout ;
wire \filt0|reg_0~19_combout ;
wire \filt0|reg_1~19_combout ;
wire \filt0|Add1~24_combout ;
wire \filt0|reg_div4[12]~59_combout ;
wire \filt0|Add3~24_combout ;
wire \filt0|reg_div8[12]~60_combout ;
wire \filt0|Mux22~0_combout ;
wire \filt0|Mux22~1_combout ;
wire \filt0|reg_q[9]~feeder_combout ;
wire \filt0|reg_div16[13]~58_combout ;
wire \mem0|d~22_combout ;
wire \filt0|reg_div2[9]~51_combout ;
wire \filt0|Mux23~0_combout ;
wire \filt0|Mux23~1_combout ;
wire \filt0|reg_q[8]~feeder_combout ;
wire \filt0|reg_div16[12]~56_combout ;
wire \mem0|d~23_combout ;
wire \filt0|reg_0~21_combout ;
wire \filt0|reg_1~21_combout ;
wire \filt0|reg_2~21_combout ;
wire \filt0|reg_3~21_combout ;
wire \filt0|reg_4~21_combout ;
wire \filt0|Add4~20_combout ;
wire \filt0|Add5~20_combout ;
wire \filt0|reg_div8[10]~56_combout ;
wire \filt0|Mux24~0_combout ;
wire \filt0|Mux24~1_combout ;
wire \filt0|reg_q[7]~feeder_combout ;
wire \filt0|reg_div16[11]~54_combout ;
wire \mem0|d~24_combout ;
wire \filt0|reg_0~23_combout ;
wire \filt0|reg_1~23_combout ;
wire \filt0|Add1~16_combout ;
wire \filt0|reg_div4[8]~51_combout ;
wire \filt0|Mux25~0_combout ;
wire \filt0|Mux25~1_combout ;
wire \filt0|reg_q[6]~feeder_combout ;
wire \filt0|reg_div16[10]~52_combout ;
wire \mem0|d~25_combout ;
wire \filt0|reg_0~25_combout ;
wire \filt0|reg_div2[6]~45_combout ;
wire \filt0|Mux26~0_combout ;
wire \filt0|Mux26~1_combout ;
wire \filt0|reg_q[5]~feeder_combout ;
wire \filt0|reg_div16[9]~50_combout ;
wire \mem0|d~26_combout ;
wire \filt0|reg_0~18_combout ;
wire \filt0|reg_1~18_combout ;
wire \filt0|reg_2~18_combout ;
wire \filt0|reg_3~18_combout ;
wire \filt0|reg_4~18_combout ;
wire \filt0|Add4~27 ;
wire \filt0|Add4~29 ;
wire \filt0|Add4~31 ;
wire \filt0|Add4~33 ;
wire \filt0|Add4~35 ;
wire \filt0|Add4~37 ;
wire \filt0|Add4~39 ;
wire \filt0|Add4~41 ;
wire \filt0|Add4~42_combout ;
wire \filt0|reg_6~11_combout ;
wire \filt0|Add4~40_combout ;
wire \filt0|Add4~38_combout ;
wire \filt0|reg_6~13_combout ;
wire \filt0|Add4~36_combout ;
wire \filt0|Add5~35 ;
wire \filt0|Add5~37 ;
wire \filt0|Add5~39 ;
wire \filt0|Add5~41 ;
wire \filt0|Add5~43 ;
wire \filt0|Add5~45 ;
wire \filt0|Add5~47 ;
wire \filt0|Add5~49 ;
wire \filt0|Add5~50_combout ;
wire \filt0|Add1~50_combout ;
wire \filt0|Add1~47 ;
wire \filt0|Add1~48_combout ;
wire \filt0|Add1~44_combout ;
wire \filt0|Add1~42_combout ;
wire \filt0|Add1~40_combout ;
wire \filt0|Add1~38_combout ;
wire \filt0|Add1~36_combout ;
wire \filt0|reg_div4[17]~70 ;
wire \filt0|reg_div4[18]~72 ;
wire \filt0|reg_div4[19]~74 ;
wire \filt0|reg_div4[20]~76 ;
wire \filt0|reg_div4[21]~78 ;
wire \filt0|reg_div4[22]~80 ;
wire \filt0|reg_div4[23]~82 ;
wire \filt0|reg_div4[24]~84 ;
wire \filt0|reg_div4[25]~85_combout ;
wire \filt0|reg_div4[24]~83_combout ;
wire \filt0|reg_div4[22]~79_combout ;
wire \filt0|reg_div4[21]~77_combout ;
wire \filt0|reg_div4[20]~75_combout ;
wire \filt0|reg_div4[19]~73_combout ;
wire \filt0|reg_div4[18]~71_combout ;
wire \filt0|Add3~35 ;
wire \filt0|Add3~37 ;
wire \filt0|Add3~39 ;
wire \filt0|Add3~41 ;
wire \filt0|Add3~43 ;
wire \filt0|Add3~45 ;
wire \filt0|Add3~47 ;
wire \filt0|Add3~49 ;
wire \filt0|Add3~50_combout ;
wire \filt0|Add5~48_combout ;
wire \filt0|Add3~48_combout ;
wire \filt0|Add3~46_combout ;
wire \filt0|Add5~44_combout ;
wire \filt0|Add3~44_combout ;
wire \filt0|Add3~42_combout ;
wire \filt0|Add5~42_combout ;
wire \filt0|Add3~40_combout ;
wire \filt0|Add5~40_combout ;
wire \filt0|Add3~38_combout ;
wire \filt0|Add3~36_combout ;
wire \filt0|Add5~36_combout ;
wire \filt0|reg_div8[17]~71 ;
wire \filt0|reg_div8[18]~73 ;
wire \filt0|reg_div8[19]~75 ;
wire \filt0|reg_div8[20]~77 ;
wire \filt0|reg_div8[21]~79 ;
wire \filt0|reg_div8[22]~81 ;
wire \filt0|reg_div8[23]~83 ;
wire \filt0|reg_div8[24]~85 ;
wire \filt0|reg_div8[25]~86_combout ;
wire \filt0|Mux9~0_combout ;
wire \filt0|Mux9~1_combout ;
wire \filt0|reg_q[22]~feeder_combout ;
wire \filt0|reg_7~5_combout ;
wire \filt0|reg_8~5_combout ;
wire \filt0|reg_9~5_combout ;
wire \filt0|reg_10~5_combout ;
wire \filt0|reg_11~5_combout ;
wire \filt0|reg_7~6_combout ;
wire \filt0|reg_8~6_combout ;
wire \filt0|reg_9~6_combout ;
wire \filt0|reg_10~6_combout ;
wire \filt0|reg_11~6_combout ;
wire \filt0|reg_7~7_combout ;
wire \filt0|reg_8~7_combout ;
wire \filt0|reg_9~7_combout ;
wire \filt0|reg_10~7_combout ;
wire \filt0|reg_11~7_combout ;
wire \filt0|reg_7~8_combout ;
wire \filt0|reg_8~8_combout ;
wire \filt0|reg_9~8_combout ;
wire \filt0|reg_10~8_combout ;
wire \filt0|reg_11~8_combout ;
wire \filt0|reg_7~9_combout ;
wire \filt0|reg_8~9_combout ;
wire \filt0|reg_9~9_combout ;
wire \filt0|reg_10~9_combout ;
wire \filt0|reg_11~9_combout ;
wire \filt0|reg_7~10_combout ;
wire \filt0|reg_8~10_combout ;
wire \filt0|reg_9~10_combout ;
wire \filt0|reg_10~10_combout ;
wire \filt0|reg_11~10_combout ;
wire \filt0|reg_7~11_combout ;
wire \filt0|reg_8~11_combout ;
wire \filt0|reg_9~11_combout ;
wire \filt0|reg_10~11_combout ;
wire \filt0|reg_11~11_combout ;
wire \filt0|reg_7~12_combout ;
wire \filt0|reg_8~12_combout ;
wire \filt0|reg_9~12_combout ;
wire \filt0|reg_10~12_combout ;
wire \filt0|reg_11~12_combout ;
wire \filt0|reg_7~13_combout ;
wire \filt0|reg_8~13_combout ;
wire \filt0|reg_9~13_combout ;
wire \filt0|reg_10~13_combout ;
wire \filt0|reg_11~13_combout ;
wire \filt0|Add10~35 ;
wire \filt0|Add10~37 ;
wire \filt0|Add10~39 ;
wire \filt0|Add10~41 ;
wire \filt0|Add10~43 ;
wire \filt0|Add10~45 ;
wire \filt0|Add10~47 ;
wire \filt0|Add10~49 ;
wire \filt0|Add10~51 ;
wire \filt0|Add10~52_combout ;
wire \filt0|Add8~35 ;
wire \filt0|Add8~37 ;
wire \filt0|Add8~39 ;
wire \filt0|Add8~41 ;
wire \filt0|Add8~43 ;
wire \filt0|Add8~45 ;
wire \filt0|Add8~47 ;
wire \filt0|Add8~49 ;
wire \filt0|Add8~51 ;
wire \filt0|Add8~52_combout ;
wire \filt0|Add10~50_combout ;
wire \filt0|Add8~50_combout ;
wire \filt0|Add8~48_combout ;
wire \filt0|Add10~48_combout ;
wire \filt0|Add10~46_combout ;
wire \filt0|Add8~46_combout ;
wire \filt0|Add8~44_combout ;
wire \filt0|Add10~44_combout ;
wire \filt0|Add8~42_combout ;
wire \filt0|Add10~42_combout ;
wire \filt0|Add8~40_combout ;
wire \filt0|Add10~40_combout ;
wire \filt0|Add10~38_combout ;
wire \filt0|Add8~38_combout ;
wire \filt0|Add10~36_combout ;
wire \filt0|Add8~36_combout ;
wire \filt0|Add9~35 ;
wire \filt0|Add9~37 ;
wire \filt0|Add9~39 ;
wire \filt0|Add9~41 ;
wire \filt0|Add9~43 ;
wire \filt0|Add9~45 ;
wire \filt0|Add9~47 ;
wire \filt0|Add9~49 ;
wire \filt0|Add9~51 ;
wire \filt0|Add9~52_combout ;
wire \filt0|reg_12~5_combout ;
wire \filt0|reg_13~5_combout ;
wire \filt0|reg_14~5_combout ;
wire \filt0|reg_12~6_combout ;
wire \filt0|reg_13~6_combout ;
wire \filt0|reg_14~6_combout ;
wire \filt0|reg_12~7_combout ;
wire \filt0|reg_13~7_combout ;
wire \filt0|reg_14~7_combout ;
wire \filt0|reg_12~8_combout ;
wire \filt0|reg_13~8_combout ;
wire \filt0|reg_14~8_combout ;
wire \filt0|reg_12~9_combout ;
wire \filt0|reg_13~9_combout ;
wire \filt0|reg_14~9_combout ;
wire \filt0|reg_12~10_combout ;
wire \filt0|reg_13~10_combout ;
wire \filt0|reg_14~10_combout ;
wire \filt0|reg_12~11_combout ;
wire \filt0|reg_13~11_combout ;
wire \filt0|reg_14~11_combout ;
wire \filt0|reg_12~12_combout ;
wire \filt0|reg_13~12_combout ;
wire \filt0|reg_14~12_combout ;
wire \filt0|reg_12~13_combout ;
wire \filt0|reg_13~13_combout ;
wire \filt0|reg_14~13_combout ;
wire \filt0|Add13~35 ;
wire \filt0|Add13~37 ;
wire \filt0|Add13~39 ;
wire \filt0|Add13~41 ;
wire \filt0|Add13~43 ;
wire \filt0|Add13~45 ;
wire \filt0|Add13~47 ;
wire \filt0|Add13~49 ;
wire \filt0|Add13~51 ;
wire \filt0|Add13~52_combout ;
wire \filt0|Add13~50_combout ;
wire \filt0|Add13~48_combout ;
wire \filt0|Add13~46_combout ;
wire \filt0|Add13~44_combout ;
wire \filt0|Add13~42_combout ;
wire \filt0|Add13~40_combout ;
wire \filt0|Add13~38_combout ;
wire \filt0|Add13~36_combout ;
wire \filt0|Add12~35 ;
wire \filt0|Add12~37 ;
wire \filt0|Add12~39 ;
wire \filt0|Add12~41 ;
wire \filt0|Add12~43 ;
wire \filt0|Add12~45 ;
wire \filt0|Add12~47 ;
wire \filt0|Add12~49 ;
wire \filt0|Add12~51 ;
wire \filt0|Add12~52_combout ;
wire \filt0|Add12~50_combout ;
wire \filt0|Add9~50_combout ;
wire \filt0|Add9~48_combout ;
wire \filt0|Add12~48_combout ;
wire \filt0|Add12~46_combout ;
wire \filt0|Add9~46_combout ;
wire \filt0|Add12~44_combout ;
wire \filt0|Add9~44_combout ;
wire \filt0|Add9~42_combout ;
wire \filt0|Add12~42_combout ;
wire \filt0|Add12~40_combout ;
wire \filt0|Add9~40_combout ;
wire \filt0|Add9~38_combout ;
wire \filt0|Add12~38_combout ;
wire \filt0|Add12~36_combout ;
wire \filt0|Add9~36_combout ;
wire \filt0|Add11~35 ;
wire \filt0|Add11~37 ;
wire \filt0|Add11~39 ;
wire \filt0|Add11~41 ;
wire \filt0|Add11~43 ;
wire \filt0|Add11~45 ;
wire \filt0|Add11~47 ;
wire \filt0|Add11~49 ;
wire \filt0|Add11~51 ;
wire \filt0|Add11~52_combout ;
wire \filt0|reg_div8[24]~84_combout ;
wire \filt0|reg_div8[22]~80_combout ;
wire \filt0|reg_div8[21]~78_combout ;
wire \filt0|reg_div8[20]~76_combout ;
wire \filt0|reg_div8[18]~72_combout ;
wire \filt0|Add7~35 ;
wire \filt0|Add7~37 ;
wire \filt0|Add7~39 ;
wire \filt0|Add7~41 ;
wire \filt0|Add7~43 ;
wire \filt0|Add7~45 ;
wire \filt0|Add7~47 ;
wire \filt0|Add7~49 ;
wire \filt0|Add7~51 ;
wire \filt0|Add7~52_combout ;
wire \filt0|Add11~50_combout ;
wire \filt0|Add7~50_combout ;
wire \filt0|Add7~48_combout ;
wire \filt0|Add11~48_combout ;
wire \filt0|Add11~46_combout ;
wire \filt0|Add7~46_combout ;
wire \filt0|Add11~44_combout ;
wire \filt0|Add7~44_combout ;
wire \filt0|Add7~42_combout ;
wire \filt0|Add11~42_combout ;
wire \filt0|Add7~40_combout ;
wire \filt0|Add11~40_combout ;
wire \filt0|Add7~38_combout ;
wire \filt0|Add11~38_combout ;
wire \filt0|Add7~36_combout ;
wire \filt0|Add11~36_combout ;
wire \filt0|reg_div16[17]~67 ;
wire \filt0|reg_div16[18]~69 ;
wire \filt0|reg_div16[19]~71 ;
wire \filt0|reg_div16[20]~73 ;
wire \filt0|reg_div16[21]~75 ;
wire \filt0|reg_div16[22]~77 ;
wire \filt0|reg_div16[23]~79 ;
wire \filt0|reg_div16[24]~81 ;
wire \filt0|reg_div16[25]~83 ;
wire \filt0|reg_div16[26]~84_combout ;
wire \mem0|d~9_combout ;
wire \filt0|reg_div2[14]~62 ;
wire \filt0|reg_div2[15]~63_combout ;
wire \filt0|Add1~31 ;
wire \filt0|Add1~33 ;
wire \filt0|Add1~35 ;
wire \filt0|Add1~37 ;
wire \filt0|Add1~39 ;
wire \filt0|Add1~41 ;
wire \filt0|Add1~43 ;
wire \filt0|Add1~45 ;
wire \filt0|Add1~46_combout ;
wire \filt0|reg_div4[23]~81_combout ;
wire \filt0|Mux10~0_combout ;
wire \filt0|Mux10~1_combout ;
wire \filt0|reg_q[21]~feeder_combout ;
wire \filt0|reg_div16[25]~82_combout ;
wire \mem0|d~10_combout ;
wire \filt0|reg_0~10_combout ;
wire \filt0|reg_1~10_combout ;
wire \filt0|reg_2~10_combout ;
wire \filt0|reg_3~10_combout ;
wire \filt0|reg_4~10_combout ;
wire \filt0|reg_5~10_combout ;
wire \filt0|Add4~43 ;
wire \filt0|Add4~45 ;
wire \filt0|Add4~46_combout ;
wire \filt0|Add5~46_combout ;
wire \filt0|reg_div8[23]~82_combout ;
wire \filt0|Mux11~0_combout ;
wire \filt0|Mux11~1_combout ;
wire \filt0|reg_q[20]~feeder_combout ;
wire \filt0|reg_div16[24]~80_combout ;
wire \mem0|d~11_combout ;
wire \filt0|reg_0~11_combout ;
wire \filt0|reg_div2[20]~73_combout ;
wire \filt0|Mux12~0_combout ;
wire \filt0|Mux12~1_combout ;
wire \filt0|reg_q[19]~feeder_combout ;
wire \filt0|reg_div16[23]~78_combout ;
wire \mem0|d~12_combout ;
wire \filt0|Mux13~0_combout ;
wire \filt0|Mux13~1_combout ;
wire \filt0|reg_q[18]~feeder_combout ;
wire \filt0|reg_div16[22]~76_combout ;
wire \mem0|d~13_combout ;
wire \filt0|Mux14~0_combout ;
wire \filt0|Mux14~1_combout ;
wire \filt0|reg_q[17]~feeder_combout ;
wire \filt0|reg_div16[21]~74_combout ;
wire \mem0|d~14_combout ;
wire \filt0|reg_0~12_combout ;
wire \filt0|reg_1~12_combout ;
wire \filt0|reg_2~12_combout ;
wire \filt0|reg_3~12_combout ;
wire \filt0|reg_4~12_combout ;
wire \filt0|reg_5~12_combout ;
wire \filt0|reg_6~12_combout ;
wire \filt0|Add5~38_combout ;
wire \filt0|reg_div8[19]~74_combout ;
wire \filt0|Mux15~0_combout ;
wire \filt0|Mux15~1_combout ;
wire \filt0|reg_q[16]~feeder_combout ;
wire \filt0|reg_div16[20]~72_combout ;
wire \mem0|d~15_combout ;
wire \filt0|reg_0~16_combout ;
wire \filt0|reg_div2[15]~64 ;
wire \filt0|reg_div2[16]~65_combout ;
wire \filt0|Mux16~0_combout ;
wire \filt0|Mux16~1_combout ;
wire \filt0|reg_q[15]~feeder_combout ;
wire \filt0|reg_div16[19]~70_combout ;
wire \mem0|d~16_combout ;
wire \filt0|reg_0~15_combout ;
wire \filt0|reg_1~15_combout ;
wire \filt0|reg_2~15_combout ;
wire \filt0|reg_div4[16]~67_combout ;
wire \filt0|Mux17~0_combout ;
wire \filt0|Mux17~1_combout ;
wire \filt0|reg_q[14]~feeder_combout ;
wire \filt0|reg_div16[18]~68_combout ;
wire \mem0|d~17_combout ;
wire \filt0|reg_0~9_combout ;
wire \filt0|reg_div2[22]~78 ;
wire \filt0|reg_div2[23]~80 ;
wire \filt0|reg_div2[24]~81_combout ;
wire \filt0|Add1~49 ;
wire \filt0|Add1~51 ;
wire \filt0|Add1~53 ;
wire \filt0|Add1~55 ;
wire \filt0|Add1~57 ;
wire \filt0|Add1~59 ;
wire \filt0|Add1~61 ;
wire \filt0|Add1~63 ;
wire \filt0|Add1~64_combout ;
wire \filt0|Add1~60_combout ;
wire \filt0|Add1~58_combout ;
wire \filt0|Add1~54_combout ;
wire \filt0|Add1~52_combout ;
wire \filt0|reg_div4[25]~86 ;
wire \filt0|reg_div4[26]~88 ;
wire \filt0|reg_div4[27]~90 ;
wire \filt0|reg_div4[28]~92 ;
wire \filt0|reg_div4[29]~94 ;
wire \filt0|reg_div4[30]~96 ;
wire \filt0|reg_div4[31]~98 ;
wire \filt0|reg_div4[32]~99_combout ;
wire \filt0|reg_6~0_combout ;
wire \filt0|Add4~63 ;
wire \filt0|Add4~64_combout ;
wire \filt0|reg_6~1_combout ;
wire \filt0|reg_6~2_combout ;
wire \filt0|Add4~58_combout ;
wire \filt0|reg_6~3_combout ;
wire \filt0|Add4~56_combout ;
wire \filt0|reg_6~4_combout ;
wire \filt0|Add4~51 ;
wire \filt0|Add4~53 ;
wire \filt0|Add4~54_combout ;
wire \filt0|Add4~52_combout ;
wire \filt0|Add5~51 ;
wire \filt0|Add5~53 ;
wire \filt0|Add5~55 ;
wire \filt0|Add5~57 ;
wire \filt0|Add5~59 ;
wire \filt0|Add5~61 ;
wire \filt0|Add5~63 ;
wire \filt0|Add5~65 ;
wire \filt0|Add5~66_combout ;
wire \filt0|Add1~65 ;
wire \filt0|Add1~66_combout ;
wire \filt0|reg_div4[32]~100 ;
wire \filt0|reg_div4[33]~101_combout ;
wire \filt0|reg_div4[30]~95_combout ;
wire \filt0|reg_div4[29]~93_combout ;
wire \filt0|reg_div4[27]~89_combout ;
wire \filt0|reg_div4[26]~87_combout ;
wire \filt0|Add3~51 ;
wire \filt0|Add3~53 ;
wire \filt0|Add3~55 ;
wire \filt0|Add3~57 ;
wire \filt0|Add3~59 ;
wire \filt0|Add3~61 ;
wire \filt0|Add3~63 ;
wire \filt0|Add3~65 ;
wire \filt0|Add3~66_combout ;
wire \filt0|Add3~64_combout ;
wire \filt0|Add5~64_combout ;
wire \filt0|Add3~62_combout ;
wire \filt0|Add3~60_combout ;
wire \filt0|Add5~58_combout ;
wire \filt0|Add5~56_combout ;
wire \filt0|Add3~54_combout ;
wire \filt0|Add5~54_combout ;
wire \filt0|Add3~52_combout ;
wire \filt0|reg_div8[25]~87 ;
wire \filt0|reg_div8[26]~89 ;
wire \filt0|reg_div8[27]~91 ;
wire \filt0|reg_div8[28]~93 ;
wire \filt0|reg_div8[29]~95 ;
wire \filt0|reg_div8[30]~97 ;
wire \filt0|reg_div8[31]~99 ;
wire \filt0|reg_div8[32]~101 ;
wire \filt0|reg_div8[33]~102_combout ;
wire \filt0|Mux1~0_combout ;
wire \filt0|Mux1~1_combout ;
wire \filt0|reg_q[30]~feeder_combout ;
wire \filt0|reg_div4[33]~102 ;
wire \filt0|reg_div4[34]~103_combout ;
wire \filt0|Add3~67 ;
wire \filt0|Add3~68_combout ;
wire \filt0|reg_div8[33]~103 ;
wire \filt0|reg_div8[34]~104_combout ;
wire \filt0|reg_7~0_combout ;
wire \filt0|reg_div8[32]~100_combout ;
wire \filt0|reg_7~1_combout ;
wire \filt0|reg_7~2_combout ;
wire \filt0|reg_7~3_combout ;
wire \filt0|reg_7~4_combout ;
wire \filt0|reg_div8[27]~90_combout ;
wire \filt0|Add7~53 ;
wire \filt0|Add7~55 ;
wire \filt0|Add7~57 ;
wire \filt0|Add7~59 ;
wire \filt0|Add7~61 ;
wire \filt0|Add7~63 ;
wire \filt0|Add7~65 ;
wire \filt0|Add7~67 ;
wire \filt0|Add7~68_combout ;
wire \filt0|reg_8~0_combout ;
wire \filt0|reg_9~0_combout ;
wire \filt0|reg_10~0_combout ;
wire \filt0|reg_11~0_combout ;
wire \filt0|reg_12~0_combout ;
wire \filt0|reg_13~0_combout ;
wire \filt0|reg_14~0_combout ;
wire \filt0|reg_8~1_combout ;
wire \filt0|reg_9~1_combout ;
wire \filt0|reg_10~1_combout ;
wire \filt0|reg_11~1_combout ;
wire \filt0|reg_12~1_combout ;
wire \filt0|reg_13~1_combout ;
wire \filt0|reg_14~1_combout ;
wire \filt0|reg_8~2_combout ;
wire \filt0|reg_9~2_combout ;
wire \filt0|reg_10~2_combout ;
wire \filt0|reg_11~2_combout ;
wire \filt0|reg_12~2_combout ;
wire \filt0|reg_13~2_combout ;
wire \filt0|reg_14~2_combout ;
wire \filt0|reg_8~3_combout ;
wire \filt0|reg_9~3_combout ;
wire \filt0|reg_10~3_combout ;
wire \filt0|reg_11~3_combout ;
wire \filt0|reg_12~3_combout ;
wire \filt0|reg_13~3_combout ;
wire \filt0|reg_14~3_combout ;
wire \filt0|reg_8~4_combout ;
wire \filt0|reg_9~4_combout ;
wire \filt0|reg_10~4_combout ;
wire \filt0|reg_11~4_combout ;
wire \filt0|reg_12~4_combout ;
wire \filt0|reg_13~4_combout ;
wire \filt0|reg_14~4_combout ;
wire \filt0|Add13~53 ;
wire \filt0|Add13~55 ;
wire \filt0|Add13~57 ;
wire \filt0|Add13~59 ;
wire \filt0|Add13~61 ;
wire \filt0|Add13~63 ;
wire \filt0|Add13~64_combout ;
wire \filt0|Add13~62_combout ;
wire \filt0|Add13~60_combout ;
wire \filt0|Add13~58_combout ;
wire \filt0|Add13~56_combout ;
wire \filt0|Add13~54_combout ;
wire \filt0|Add12~53 ;
wire \filt0|Add12~55 ;
wire \filt0|Add12~57 ;
wire \filt0|Add12~59 ;
wire \filt0|Add12~61 ;
wire \filt0|Add12~63 ;
wire \filt0|Add12~65 ;
wire \filt0|Add12~66_combout ;
wire \filt0|Add10~53 ;
wire \filt0|Add10~55 ;
wire \filt0|Add10~57 ;
wire \filt0|Add10~59 ;
wire \filt0|Add10~61 ;
wire \filt0|Add10~63 ;
wire \filt0|Add10~64_combout ;
wire \filt0|Add8~53 ;
wire \filt0|Add8~55 ;
wire \filt0|Add8~57 ;
wire \filt0|Add8~59 ;
wire \filt0|Add8~61 ;
wire \filt0|Add8~63 ;
wire \filt0|Add8~64_combout ;
wire \filt0|Add8~62_combout ;
wire \filt0|Add10~62_combout ;
wire \filt0|Add8~60_combout ;
wire \filt0|Add10~60_combout ;
wire \filt0|Add8~58_combout ;
wire \filt0|Add10~58_combout ;
wire \filt0|Add10~56_combout ;
wire \filt0|Add8~56_combout ;
wire \filt0|Add10~54_combout ;
wire \filt0|Add8~54_combout ;
wire \filt0|Add9~53 ;
wire \filt0|Add9~55 ;
wire \filt0|Add9~57 ;
wire \filt0|Add9~59 ;
wire \filt0|Add9~61 ;
wire \filt0|Add9~63 ;
wire \filt0|Add9~65 ;
wire \filt0|Add9~66_combout ;
wire \filt0|Add12~64_combout ;
wire \filt0|Add9~64_combout ;
wire \filt0|Add12~62_combout ;
wire \filt0|Add9~62_combout ;
wire \filt0|Add12~60_combout ;
wire \filt0|Add9~60_combout ;
wire \filt0|Add12~58_combout ;
wire \filt0|Add9~58_combout ;
wire \filt0|Add9~56_combout ;
wire \filt0|Add12~56_combout ;
wire \filt0|Add9~54_combout ;
wire \filt0|Add12~54_combout ;
wire \filt0|Add11~53 ;
wire \filt0|Add11~55 ;
wire \filt0|Add11~57 ;
wire \filt0|Add11~59 ;
wire \filt0|Add11~61 ;
wire \filt0|Add11~63 ;
wire \filt0|Add11~65 ;
wire \filt0|Add11~67 ;
wire \filt0|Add11~68_combout ;
wire \filt0|Add7~66_combout ;
wire \filt0|Add11~66_combout ;
wire \filt0|Add7~64_combout ;
wire \filt0|Add11~64_combout ;
wire \filt0|Add7~62_combout ;
wire \filt0|Add11~62_combout ;
wire \filt0|Add7~60_combout ;
wire \filt0|Add11~60_combout ;
wire \filt0|Add7~58_combout ;
wire \filt0|Add11~58_combout ;
wire \filt0|Add11~56_combout ;
wire \filt0|Add7~56_combout ;
wire \filt0|Add11~54_combout ;
wire \filt0|Add7~54_combout ;
wire \filt0|reg_div16[26]~85 ;
wire \filt0|reg_div16[27]~87 ;
wire \filt0|reg_div16[28]~89 ;
wire \filt0|reg_div16[29]~91 ;
wire \filt0|reg_div16[30]~93 ;
wire \filt0|reg_div16[31]~95 ;
wire \filt0|reg_div16[32]~97 ;
wire \filt0|reg_div16[33]~99 ;
wire \filt0|reg_div16[34]~100_combout ;
wire \mem0|d~1_combout ;
wire \filt0|reg_0~7_combout ;
wire \filt0|reg_div2[24]~82 ;
wire \filt0|reg_div2[25]~84 ;
wire \filt0|reg_div2[26]~86 ;
wire \filt0|reg_div2[27]~88 ;
wire \filt0|reg_div2[28]~90 ;
wire \filt0|reg_div2[29]~92 ;
wire \filt0|reg_div2[30]~94 ;
wire \filt0|reg_div2[31]~95_combout ;
wire \filt0|Add1~62_combout ;
wire \filt0|reg_div4[31]~97_combout ;
wire \filt0|Mux2~0_combout ;
wire \filt0|Mux2~1_combout ;
wire \filt0|reg_q[29]~feeder_combout ;
wire \filt0|reg_div16[33]~98_combout ;
wire \mem0|d~2_combout ;
wire \filt0|reg_0~4_combout ;
wire \filt0|reg_1~4_combout ;
wire \filt0|reg_2~4_combout ;
wire \filt0|reg_3~4_combout ;
wire \filt0|reg_4~4_combout ;
wire \filt0|reg_5~4_combout ;
wire \filt0|Add4~55 ;
wire \filt0|Add4~57 ;
wire \filt0|Add4~59 ;
wire \filt0|Add4~61 ;
wire \filt0|Add4~62_combout ;
wire \filt0|Add5~62_combout ;
wire \filt0|reg_div8[31]~98_combout ;
wire \filt0|Mux3~0_combout ;
wire \filt0|Mux3~1_combout ;
wire \filt0|reg_q[28]~feeder_combout ;
wire \filt0|reg_div16[32]~96_combout ;
wire \mem0|d~3_combout ;
wire \filt0|reg_0~1_combout ;
wire \filt0|reg_1~1_combout ;
wire \filt0|reg_2~1_combout ;
wire \filt0|reg_3~1_combout ;
wire \filt0|reg_4~1_combout ;
wire \filt0|reg_5~1_combout ;
wire \filt0|Add4~60_combout ;
wire \filt0|Add5~60_combout ;
wire \filt0|reg_div8[30]~96_combout ;
wire \filt0|Mux4~0_combout ;
wire \filt0|Mux4~1_combout ;
wire \filt0|reg_q[27]~feeder_combout ;
wire \filt0|reg_div16[31]~94_combout ;
wire \mem0|d~4_combout ;
wire \filt0|reg_0~2_combout ;
wire \filt0|reg_1~2_combout ;
wire \filt0|reg_2~2_combout ;
wire \filt0|reg_3~2_combout ;
wire \filt0|Add3~58_combout ;
wire \filt0|reg_div8[29]~94_combout ;
wire \filt0|Mux5~0_combout ;
wire \filt0|Mux5~1_combout ;
wire \filt0|reg_q[26]~feeder_combout ;
wire \filt0|reg_div16[30]~92_combout ;
wire \mem0|d~5_combout ;
wire \filt0|reg_0~3_combout ;
wire \filt0|reg_div2[28]~89_combout ;
wire \filt0|Add1~56_combout ;
wire \filt0|reg_div4[28]~91_combout ;
wire \filt0|Add3~56_combout ;
wire \filt0|reg_div8[28]~92_combout ;
wire \filt0|Mux6~0_combout ;
wire \filt0|Mux6~1_combout ;
wire \filt0|reg_q[25]~feeder_combout ;
wire \filt0|reg_div16[29]~90_combout ;
wire \mem0|d~6_combout ;
wire \filt0|reg_div2[25]~83_combout ;
wire \filt0|Mux7~0_combout ;
wire \filt0|Mux7~1_combout ;
wire \filt0|reg_q[24]~feeder_combout ;
wire \filt0|reg_div16[28]~88_combout ;
wire \mem0|d~7_combout ;
wire \filt0|reg_0~5_combout ;
wire \filt0|reg_1~5_combout ;
wire \filt0|reg_2~5_combout ;
wire \filt0|reg_3~5_combout ;
wire \filt0|reg_4~5_combout ;
wire \filt0|reg_5~5_combout ;
wire \filt0|reg_6~5_combout ;
wire \filt0|Add5~52_combout ;
wire \filt0|reg_div8[26]~88_combout ;
wire \filt0|Mux8~0_combout ;
wire \filt0|Mux8~1_combout ;
wire \filt0|reg_q[23]~feeder_combout ;
wire \filt0|reg_div16[27]~86_combout ;
wire \mem0|d~8_combout ;
wire \filt0|reg_0~0_combout ;
wire \filt0|reg_div2[31]~96 ;
wire \filt0|reg_div2[32]~97_combout ;
wire \filt0|Mux0~0_combout ;
wire \filt0|Mux0~1_combout ;
wire \filt0|reg_q[31]~feeder_combout ;
wire \filt0|Add3~69 ;
wire \filt0|Add3~70_combout ;
wire \filt0|reg_div8[34]~105 ;
wire \filt0|reg_div8[35]~106_combout ;
wire \filt0|Add7~69 ;
wire \filt0|Add7~70_combout ;
wire \filt0|reg_div16[34]~101 ;
wire \filt0|reg_div16[35]~102_combout ;
wire \i2s|audi2|DATA16_MIC[0]~0_combout ;
wire \i2s|audi2|DATA16_MIC[7]~feeder_combout ;
wire \dac1|Selector50~0_combout ;
wire \dac1|Selector50~1_combout ;
wire \dac1|Selector50~2_combout ;
wire \dac1|Selector50~3_combout ;
wire \dac1|Selector49~0_combout ;
wire \dac1|RDATA[15]~0_combout ;
wire \dac1|RDATA[15]~1_combout ;
wire \dac1|Selector48~0_combout ;
wire \dac1|Selector47~0_combout ;
wire \dac1|Selector46~0_combout ;
wire \dac1|Selector45~0_combout ;
wire \dac1|Selector44~0_combout ;
wire \dac1|Selector43~0_combout ;
wire \i2s|audi2|DATA16_MIC[8]~feeder_combout ;
wire \dac1|Selector42~0_combout ;
wire \dac1|Selector41~0_combout ;
wire \dac1|Selector40~0_combout ;
wire \dac1|Selector39~0_combout ;
wire \dac1|Selector38~0_combout ;
wire \dac1|Selector37~0_combout ;
wire \dac1|Selector36~0_combout ;
wire \dac1|Selector35~0_combout ;
wire \dac1|Selector34~0_combout ;
wire \dac1|Selector34~1_combout ;
wire \dac1|Selector33~0_combout ;
wire \dac1|Selector33~1_combout ;
wire \dac1|Selector32~0_combout ;
wire \dac1|Selector32~1_combout ;
wire \dac1|Selector31~0_combout ;
wire \dac1|Selector31~1_combout ;
wire \dac1|Selector30~0_combout ;
wire \dac1|Selector30~1_combout ;
wire \dac1|Selector29~0_combout ;
wire \dac1|Selector29~1_combout ;
wire \dac1|Selector28~0_combout ;
wire \dac1|Selector28~1_combout ;
wire \dac1|Selector27~0_combout ;
wire \dac1|Selector27~1_combout ;
wire \dac1|Selector17~5_combout ;
wire \dac1|Selector17~0_combout ;
wire \dac1|Selector17~3_combout ;
wire \dac1|Selector17~6_combout ;
wire \dac1|DIN~q ;
wire \i2s|SAMPLE_TR~clkctrl_outclk ;
wire \led|vol[0]~feeder_combout ;
wire \led|Decoder0~0_combout ;
wire \led|WideOr4~0_combout ;
wire \led|Decoder0~1_combout ;
wire \led|WideOr3~0_combout ;
wire \led|WideOr2~0_combout ;
wire \led|WideOr1~0_combout ;
wire \led|WideOr0~0_combout ;
wire \led|vol[8]~feeder_combout ;
wire \led|vol[9]~feeder_combout ;
wire \led|WideOr11~0_combout ;
wire \led|WideOr10~0_combout ;
wire \led|WideOr9~0_combout ;
wire \led|WideOr8~0_combout ;
wire \led|WideOr7~0_combout ;
wire \led|WideOr6~0_combout ;
wire \led|WideOr5~0_combout ;
wire \i2s|WCLK_CNT[0]~16_combout ;
wire \AUDIO_BCLK~input_o ;
wire \i2s|rAUDIO_BCLK~1_combout ;
wire \i2s|rAUDIO_BCLK~3_combout ;
wire \i2s|rAUDIO_BCLK~_emulated_q ;
wire \i2s|rAUDIO_BCLK~2_combout ;
wire \i2s|WCLK_CNT[9]~20_combout ;
wire \i2s|WCLK_CNT[0]~17 ;
wire \i2s|WCLK_CNT[1]~18_combout ;
wire \i2s|WCLK_CNT[1]~19 ;
wire \i2s|WCLK_CNT[2]~21_combout ;
wire \i2s|WCLK_CNT[2]~22 ;
wire \i2s|WCLK_CNT[3]~23_combout ;
wire \i2s|WCLK_CNT[3]~24 ;
wire \i2s|WCLK_CNT[4]~25_combout ;
wire \i2s|WCLK_CNT[4]~26 ;
wire \i2s|WCLK_CNT[5]~27_combout ;
wire \i2s|WCLK_CNT[5]~28 ;
wire \i2s|WCLK_CNT[6]~29_combout ;
wire \i2s|WCLK_CNT[6]~30 ;
wire \i2s|WCLK_CNT[7]~31_combout ;
wire \i2s|WCLK_CNT[7]~32 ;
wire \i2s|WCLK_CNT[8]~33_combout ;
wire \i2s|WCLK_CNT[8]~34 ;
wire \i2s|WCLK_CNT[9]~35_combout ;
wire \i2s|WCLK_CNT[9]~36 ;
wire \i2s|WCLK_CNT[10]~37_combout ;
wire \i2s|WCLK_CNT[10]~38 ;
wire \i2s|WCLK_CNT[11]~39_combout ;
wire \i2s|WCLK_CNT[11]~40 ;
wire \i2s|WCLK_CNT[12]~41_combout ;
wire \i2s|Equal44~1_combout ;
wire \i2s|WCLK_CNT[12]~42 ;
wire \i2s|WCLK_CNT[13]~43_combout ;
wire \i2s|WCLK_CNT[13]~44 ;
wire \i2s|WCLK_CNT[14]~45_combout ;
wire \i2s|WCLK_CNT[14]~46 ;
wire \i2s|WCLK_CNT[15]~47_combout ;
wire \i2s|Equal44~2_combout ;
wire \i2s|Equal44~0_combout ;
wire \i2s|Equal44~3_combout ;
wire \i2s|Equal16~0_combout ;
wire \i2s|Equal20~1_combout ;
wire \i2s|Equal40~0_combout ;
wire \i2s|SD_MIC~1_combout ;
wire \i2s|Equal24~0_combout ;
wire \i2s|Equal28~0_combout ;
wire \i2s|Equal32~0_combout ;
wire \i2s|Equal42~0_combout ;
wire \i2s|Equal30~0_combout ;
wire \i2s|Equal36~1_combout ;
wire \i2s|Equal44~4_combout ;
wire \i2s|Equal38~0_combout ;
wire \i2s|Equal42~1_combout ;
wire \i2s|SD_MIC~5_combout ;
wire \i2s|SD_MIC~4_combout ;
wire \i2s|SD_MIC~6_combout ;
wire \i2s|SD_MIC~7_combout ;
wire \i2s|SD_MIC~8_combout ;
wire \i2s|Equal36~0_combout ;
wire \i2s|SD_MIC~3_combout ;
wire \i2s|Equal34~0_combout ;
wire \i2s|SD_MIC~9_combout ;
wire \i2s|SD_MIC~10_combout ;
wire \i2s|SD_MIC~2_combout ;
wire \i2s|SD_MIC~11_combout ;
wire \i2s|Equal26~0_combout ;
wire \i2s|SD_MIC~12_combout ;
wire \i2s|Equal22~0_combout ;
wire \i2s|SD_MIC~13_combout ;
wire \i2s|Equal18~0_combout ;
wire \i2s|SD_MIC~14_combout ;
wire \i2s|Equal20~0_combout ;
wire \i2s|SD_MIC~0_combout ;
wire \i2s|SD_MIC~15_combout ;
wire \u1|Selector39~1_combout ;
wire \u1|Selector39~0_combout ;
wire \u1|Selector39~2_combout ;
wire \u1|Selector39~3_combout ;
wire \u1|Selector39~4_combout ;
wire \u1|CS~q ;
wire \u1|Selector40~2_combout ;
wire \u1|Selector40~1_combout ;
wire \u1|Selector40~3_combout ;
wire \u1|SCLK~q ;
wire \dac1|Selector18~0_combout ;
wire \dac1|Selector18~1_combout ;
wire \dac1|Selector18~2_combout ;
wire \dac1|Selector18~3_combout ;
wire \dac1|Selector18~4_combout ;
wire \dac1|SCLK~q ;
wire \dac1|Selector16~1_combout ;
wire \dac1|Selector16~0_combout ;
wire \dac1|Selector16~2_combout ;
wire \dac1|SYNC~q ;
wire \MAX10_CLK3_50~input_o ;
wire \PP|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \sm|vc|H_Cont[0]~12_combout ;
wire \sm|vc|H_Cont[6]~25 ;
wire \sm|vc|H_Cont[7]~26_combout ;
wire \sm|vc|H_Cont[7]~27 ;
wire \sm|vc|H_Cont[8]~28_combout ;
wire \sm|vc|H_Cont[8]~29 ;
wire \sm|vc|H_Cont[9]~30_combout ;
wire \sm|vc|H_Cont[9]~31 ;
wire \sm|vc|H_Cont[10]~32_combout ;
wire \sm|vc|H_Cont[10]~33 ;
wire \sm|vc|H_Cont[11]~34_combout ;
wire \sm|vc|LessThan6~1_combout ;
wire \sm|vc|H_Cont[0]~13 ;
wire \sm|vc|H_Cont[1]~14_combout ;
wire \sm|vc|H_Cont[1]~15 ;
wire \sm|vc|H_Cont[2]~16_combout ;
wire \sm|vc|H_Cont[2]~17 ;
wire \sm|vc|H_Cont[3]~18_combout ;
wire \sm|vc|H_Cont[3]~19 ;
wire \sm|vc|H_Cont[4]~20_combout ;
wire \sm|vc|H_Cont[4]~21 ;
wire \sm|vc|H_Cont[5]~22_combout ;
wire \sm|vc|H_Cont[5]~23 ;
wire \sm|vc|H_Cont[6]~24_combout ;
wire \sm|vc|LessThan6~0_combout ;
wire \sm|vc|LessThan0~0_combout ;
wire \sm|vc|oVGA_R~0_combout ;
wire \sm|vc|oVGA_R~1_combout ;
wire \sm|vc|Equal0~0_combout ;
wire \sm|vc|V_Cont[0]~12_combout ;
wire \sm|vc|V_Cont[7]~27 ;
wire \sm|vc|V_Cont[8]~28_combout ;
wire \sm|vc|Equal0~1_combout ;
wire \sm|vc|Equal0~2_combout ;
wire \sm|vc|Equal0~3_combout ;
wire \sm|vc|V_Cont[8]~29 ;
wire \sm|vc|V_Cont[9]~30_combout ;
wire \sm|vc|V_Cont[9]~31 ;
wire \sm|vc|V_Cont[10]~32_combout ;
wire \sm|vc|V_Cont[10]~33 ;
wire \sm|vc|V_Cont[11]~34_combout ;
wire \sm|vc|LessThan8~0_combout ;
wire \sm|vc|LessThan8~1_combout ;
wire \sm|vc|LessThan8~2_combout ;
wire \sm|vc|V_Cont[0]~13 ;
wire \sm|vc|V_Cont[1]~14_combout ;
wire \sm|vc|V_Cont[1]~15 ;
wire \sm|vc|V_Cont[2]~16_combout ;
wire \sm|vc|V_Cont[2]~17 ;
wire \sm|vc|V_Cont[3]~18_combout ;
wire \sm|vc|V_Cont[3]~19 ;
wire \sm|vc|V_Cont[4]~20_combout ;
wire \sm|vc|V_Cont[4]~21 ;
wire \sm|vc|V_Cont[5]~22_combout ;
wire \sm|vc|V_Cont[5]~23 ;
wire \sm|vc|V_Cont[6]~24_combout ;
wire \sm|vc|V_Cont[6]~25 ;
wire \sm|vc|V_Cont[7]~26_combout ;
wire \sm|vc|LessThan4~2_combout ;
wire \sm|vc|LessThan5~0_combout ;
wire \sm|vc|LessThan4~1_combout ;
wire \sm|vc|LessThan4~0_combout ;
wire \sm|vc|oVGA_R~2_combout ;
wire \sm|vc|LessThan1~0_combout ;
wire \sm|vc|LessThan1~1_combout ;
wire \sm|vc|oVGA_R~3_combout ;
wire \sm|Add1~0_combout ;
wire \sm|SW_ADDR~15_combout ;
wire \sm|vc|LessThan9~0_combout ;
wire \sm|vc|LessThan9~1_combout ;
wire \sm|vc|oVGA_V_SYNC~0_combout ;
wire \sm|vc|oVGA_V_SYNC~q ;
wire \sm|LessThan7~1_combout ;
wire \sm|LessThan7~0_combout ;
wire \sm|LessThan7~2_combout ;
wire \sm|rMTL2_VSD~q ;
wire \sm|always0~0_combout ;
wire \sm|SW_ADDR~0_combout ;
wire \sm|CNT[0]~8_combout ;
wire \sm|LessThan6~1_combout ;
wire \sm|CNT[2]~13 ;
wire \sm|CNT[3]~14_combout ;
wire \sm|CNT[3]~15 ;
wire \sm|CNT[4]~16_combout ;
wire \sm|CNT[4]~17 ;
wire \sm|CNT[5]~18_combout ;
wire \sm|CNT[5]~19 ;
wire \sm|CNT[6]~20_combout ;
wire \sm|LessThan6~0_combout ;
wire \sm|CNT[6]~21 ;
wire \sm|CNT[7]~22_combout ;
wire \sm|LessThan6~2_combout ;
wire \sm|CNT[0]~9 ;
wire \sm|CNT[1]~10_combout ;
wire \sm|CNT[1]~11 ;
wire \sm|CNT[2]~12_combout ;
wire \sm|Equal4~0_combout ;
wire \sm|Equal4~1_combout ;
wire \sm|Add1~21 ;
wire \sm|Add1~22_combout ;
wire \sm|SW_ADDR~1_combout ;
wire \sm|SW_ADDR~2_combout ;
wire \sm|SW_ADDR[4]~3_combout ;
wire \sm|SW_ADDR[4]~4_combout ;
wire \sm|Add1~1 ;
wire \sm|Add1~2_combout ;
wire \sm|SW_ADDR~14_combout ;
wire \sm|Add1~3 ;
wire \sm|Add1~4_combout ;
wire \sm|SW_ADDR~13_combout ;
wire \sm|Add1~5 ;
wire \sm|Add1~6_combout ;
wire \sm|SW_ADDR~12_combout ;
wire \sm|Add1~7 ;
wire \sm|Add1~8_combout ;
wire \sm|SW_ADDR~11_combout ;
wire \sm|Add1~9 ;
wire \sm|Add1~10_combout ;
wire \sm|SW_ADDR~7_combout ;
wire \sm|Add1~11 ;
wire \sm|Add1~12_combout ;
wire \sm|SW_ADDR~8_combout ;
wire \sm|Add1~13 ;
wire \sm|Add1~14_combout ;
wire \sm|SW_ADDR~9_combout ;
wire \sm|Add1~15 ;
wire \sm|Add1~16_combout ;
wire \sm|SW_ADDR~10_combout ;
wire \sm|Add1~17 ;
wire \sm|Add1~18_combout ;
wire \sm|SW_ADDR~6_combout ;
wire \sm|Add1~19 ;
wire \sm|Add1~20_combout ;
wire \sm|SW_ADDR[10]~5_combout ;
wire \sm|always0~1_combout ;
wire \sm|PW_CH~0_combout ;
wire \sm|PW_CH~q ;
wire \sm|X1[7]~6_combout ;
wire \sm|X2[6]~6_combout ;
wire \sm|VDT2_1[13]~feeder_combout ;
wire \sm|X1[6]~7_combout ;
wire \sm|X2[7]~7_combout ;
wire \sm|concat~3_combout ;
wire \sm|VDT2_1[12]~feeder_combout ;
wire \sm|X1[5]~4_combout ;
wire \sm|X2[4]~4_combout ;
wire \sm|VDT2_1[11]~feeder_combout ;
wire \sm|X1[4]~5_combout ;
wire \sm|X2[5]~5_combout ;
wire \sm|concat~2_combout ;
wire \sm|VDT2_1[10]~feeder_combout ;
wire \sm|X1[3]~2_combout ;
wire \sm|VDT2_1[9]~feeder_combout ;
wire \sm|X1[2]~3_combout ;
wire \sm|X2[3]~3_combout ;
wire \sm|X2[2]~2_combout ;
wire \sm|concat~1_combout ;
wire \sm|X2[1]~1_combout ;
wire \sm|X1[0]~1_combout ;
wire \sm|X2[0]~0_combout ;
wire \sm|VDT2_1[8]~feeder_combout ;
wire \sm|X1[1]~0_combout ;
wire \sm|concat~0_combout ;
wire \sm|concat~4_combout ;
wire \sm|vc|oVGA_B[0]~1_combout ;
wire \sm|vc|oVGA_B[0]~0_combout ;
wire \sm|vc|oVGA_B[0]~2_combout ;
wire \sm|X2[8]~8_combout ;
wire \sm|concat~9_combout ;
wire \sm|concat~10_combout ;
wire \sm|VDT2_1[15]~feeder_combout ;
wire \sm|X1[8]~8_combout ;
wire \sm|concat~5_combout ;
wire \sm|concat~6_combout ;
wire \sm|concat~8_combout ;
wire \sm|concat~7_combout ;
wire \sm|concat~11_combout ;
wire \sm|LessThan1~1_cout ;
wire \sm|LessThan1~3_cout ;
wire \sm|LessThan1~5_cout ;
wire \sm|LessThan1~7_cout ;
wire \sm|LessThan1~9_cout ;
wire \sm|LessThan1~11_cout ;
wire \sm|LessThan1~13_cout ;
wire \sm|LessThan1~15_cout ;
wire \sm|LessThan1~16_combout ;
wire \sm|LessThan0~1_cout ;
wire \sm|LessThan0~3_cout ;
wire \sm|LessThan0~5_cout ;
wire \sm|LessThan0~7_cout ;
wire \sm|LessThan0~9_cout ;
wire \sm|LessThan0~11_cout ;
wire \sm|LessThan0~13_cout ;
wire \sm|LessThan0~15_cout ;
wire \sm|LessThan0~16_combout ;
wire \sm|LessThan3~1_cout ;
wire \sm|LessThan3~3_cout ;
wire \sm|LessThan3~5_cout ;
wire \sm|LessThan3~7_cout ;
wire \sm|LessThan3~9_cout ;
wire \sm|LessThan3~11_cout ;
wire \sm|LessThan3~13_cout ;
wire \sm|LessThan3~15_cout ;
wire \sm|LessThan3~16_combout ;
wire \sm|LessThan2~1_cout ;
wire \sm|LessThan2~3_cout ;
wire \sm|LessThan2~5_cout ;
wire \sm|LessThan2~7_cout ;
wire \sm|LessThan2~9_cout ;
wire \sm|LessThan2~11_cout ;
wire \sm|LessThan2~13_cout ;
wire \sm|LessThan2~15_cout ;
wire \sm|LessThan2~16_combout ;
wire \sm|concat~12_combout ;
wire \sm|vc|oVGA_B[0]~3_combout ;
wire \sm|vc|oVGA_B[0]~4_combout ;
wire \sm|vc|oVGA_G[4]~0_combout ;
wire \sm|vc|oVGA_G[0]~1_combout ;
wire \sm|vc|oVGA_H_SYNC~0_combout ;
wire \sm|vc|oVGA_H_SYNC~feeder_combout ;
wire \sm|vc|oVGA_H_SYNC~q ;
wire \altera_internal_jtag~TDO ;
wire [31:0] \mem0|d ;
wire [7:0] \u1|WORD_CNT ;
wire [15:0] \sm|VDT2_2 ;
wire [15:0] \i2s|WCLK_CNT ;
wire [7:0] \sm|CNT ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [11:0] \sm|vc|H_Cont ;
wire [7:0] \dac1|DELAY ;
wire [4:0] \PP|altpll_component|auto_generated|wire_pll1_clk ;
wire [32:0] \filt0|reg_q ;
wire [11:0] \sm|vc|V_Cont ;
wire [15:0] \sm|VDT1_2 ;
wire [7:0] \u1|COUNTER ;
wire [4:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [31:0] DELAY_CNT;
wire [6:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [15:0] \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [4:0] \madc|u0|altpll_sys|sd1|wire_pll7_clk ;
wire [34:0] \filt0|reg_div2 ;
wire [36:0] \filt0|reg_div4 ;
wire [37:0] \filt0|reg_div8 ;
wire [38:0] \filt0|reg_div16 ;
wire [31:0] \filt0|reg_2 ;
wire [6:0] \led|hex0 ;
wire [11:0] \madc|ADC_RD4 ;
wire [31:0] \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b ;
wire [15:0] \sm|VDT1_1 ;
wire [15:0] \u1|CLK_DELAY ;
wire [7:0] \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer ;
wire [9:0] \mem0|wr_ptr ;
wire [9:0] \mem0|rd_ptr ;
wire [15:0] \u1|W_REG_DATA ;
wire [31:0] \filt0|reg_3 ;
wire [9:0] \led|vol ;
wire [11:0] \madc|ADC_RD5 ;
wire [11:0] \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout ;
wire [7:0] \dac1|CNT ;
wire [11:0] \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [31:0] \filt0|reg_4 ;
wire [11:0] \madc|DATA ;
wire [15:0] \i2s|audi2|DATA16_MIC ;
wire [7:0] \u1|ST ;
wire [0:0] \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg ;
wire [15:0] \sm|VDT2_1 ;
wire [6:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \i2s|audi2|ST ;
wire [7:0] \dac1|ST ;
wire [11:0] \sm|SW_ADDR ;
wire [4:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [31:0] \filt0|reg_11 ;
wire [11:0] \madc|ADC_RD0 ;
wire [31:0] \filt0|reg_12 ;
wire [11:0] \madc|ADC_RD1 ;
wire [31:0] \filt0|reg_13 ;
wire [11:0] \madc|ADC_RD2 ;
wire [31:0] \filt0|reg_14 ;
wire [11:0] \madc|ADC_RD3 ;
wire [11:0] \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data ;
wire [31:0] \filt0|reg_0 ;
wire [31:0] \filt0|reg_1 ;
wire [31:0] \filt0|reg_5 ;
wire [31:0] \filt0|reg_6 ;
wire [31:0] \filt0|reg_10 ;
wire [31:0] \filt0|reg_8 ;
wire [31:0] \filt0|reg_9 ;
wire [31:0] \filt0|reg_7 ;
wire [23:0] \dac1|RDATA ;
wire [11:0] \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp ;
wire [1:0] \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [31:0] \lfsr1|out ;
wire [3:0] \mem0|mem_db|PB_cnt ;
wire [31:0] \mem0|i ;
wire [15:0] \u1|W_REG_DATA_R ;
wire [15:0] \u1|W_REG_DATA_T ;
wire [0:0] \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg ;
wire [31:0] \mem0|load ;
wire [4:0] \madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [4:0] \PP|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \sm|P2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [1:0] \sm|P1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [1:0] \sm|P2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [1:0] \sm|P1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [1:0] \sm|P2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [1:0] \sm|P1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [1:0] \sm|P2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [1:0] \sm|P1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [1:0] \sm|P2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [1:0] \sm|P1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [17:0] \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [4:0] \madc|u0|altpll_sys|sd1|pll7_CLK_bus ;
wire [8:0] \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [8:0] \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [8:0] \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [8:0] \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [11:0] \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \PP|altpll_component|auto_generated|wire_pll1_clk [0] = \PP|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PP|altpll_component|auto_generated|wire_pll1_clk [1] = \PP|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PP|altpll_component|auto_generated|wire_pll1_clk [2] = \PP|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PP|altpll_component|auto_generated|wire_pll1_clk [3] = \PP|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PP|altpll_component|auto_generated|wire_pll1_clk [4] = \PP|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \sm|VDT2_2 [7] = \sm|P2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \sm|VDT2_2 [8] = \sm|P2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \sm|VDT1_2 [7] = \sm|P1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \sm|VDT1_2 [8] = \sm|P1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \sm|VDT2_2 [9] = \sm|P2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \sm|VDT2_2 [10] = \sm|P2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];

assign \sm|VDT1_2 [9] = \sm|P1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \sm|VDT1_2 [10] = \sm|P1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];

assign \sm|VDT2_2 [11] = \sm|P2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];
assign \sm|VDT2_2 [12] = \sm|P2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [1];

assign \sm|VDT1_2 [11] = \sm|P1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];
assign \sm|VDT1_2 [12] = \sm|P1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [1];

assign \sm|VDT2_2 [13] = \sm|P2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];
assign \sm|VDT2_2 [14] = \sm|P2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [1];

assign \sm|VDT1_2 [13] = \sm|P1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];
assign \sm|VDT1_2 [14] = \sm|P1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [1];

assign \sm|VDT2_2 [15] = \sm|P2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \sm|VDT1_2 [15] = \sm|P1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15];

assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15];

assign \madc|u0|altpll_sys|sd1|wire_pll7_clk [0] = \madc|u0|altpll_sys|sd1|pll7_CLK_bus [0];
assign \madc|u0|altpll_sys|sd1|wire_pll7_clk [1] = \madc|u0|altpll_sys|sd1|pll7_CLK_bus [1];
assign \madc|u0|altpll_sys|sd1|wire_pll7_clk [2] = \madc|u0|altpll_sys|sd1|pll7_CLK_bus [2];
assign \madc|u0|altpll_sys|sd1|wire_pll7_clk [3] = \madc|u0|altpll_sys|sd1|pll7_CLK_bus [3];
assign \madc|u0|altpll_sys|sd1|wire_pll7_clk [4] = \madc|u0|altpll_sys|sd1|pll7_CLK_bus [4];

assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [23] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [24] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [1];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [25] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [2];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [26] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [3];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [4];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [28] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [5];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [29] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [6];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [30] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [7];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [8];

assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [14] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [16] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [2];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [3];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [18] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [4];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [5];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [20] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [6];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [7];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [22] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [8];

assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [6] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [7] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [8] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [3];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [9] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [4];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [10] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [5];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [11] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [6];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [12] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [7];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [8];

assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [0] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [2] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [4] = \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];

assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [0] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [0];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [1] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [1];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [2] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [2];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [3] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [3];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [4] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [4];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [5] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [5];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [6] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [6];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [7] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [7];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [8] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [8];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [9] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [9];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [10] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [10];
assign \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [11] = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [11];

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\led|vol [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\led|vol [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\led|vol [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\led|vol [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\led|vol [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\led|vol [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\led|vol [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\led|vol [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\led|vol [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\led|vol [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(!\led|hex0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(!\led|hex0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(!\led|hex0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(!\led|hex0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(!\led|hex0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(!\led|hex0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\led|hex0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \AUDIO_DIN_MFP1~output (
	.i(\i2s|SD_MIC~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_DIN_MFP1),
	.obar());
// synopsys translate_off
defparam \AUDIO_DIN_MFP1~output .bus_hold = "false";
defparam \AUDIO_DIN_MFP1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \AUDIO_MCLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_MCLK),
	.obar());
// synopsys translate_off
defparam \AUDIO_MCLK~output .bus_hold = "false";
defparam \AUDIO_MCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \AUDIO_SCL_SS_n~output (
	.i(!\u1|CS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_SCL_SS_n),
	.obar());
// synopsys translate_off
defparam \AUDIO_SCL_SS_n~output .bus_hold = "false";
defparam \AUDIO_SCL_SS_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \AUDIO_SCLK_MFP3~output (
	.i(!\u1|SCLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_SCLK_MFP3),
	.obar());
// synopsys translate_off
defparam \AUDIO_SCLK_MFP3~output .bus_hold = "false";
defparam \AUDIO_SCLK_MFP3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \AUDIO_SPI_SELECT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_SPI_SELECT),
	.obar());
// synopsys translate_off
defparam \AUDIO_SPI_SELECT~output .bus_hold = "false";
defparam \AUDIO_SPI_SELECT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \DAC_SCLK~output (
	.i(\dac1|SCLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SCLK),
	.obar());
// synopsys translate_off
defparam \DAC_SCLK~output .bus_hold = "false";
defparam \DAC_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \DAC_SYNC_n~output (
	.i(!\dac1|SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SYNC_n),
	.obar());
// synopsys translate_off
defparam \DAC_SYNC_n~output .bus_hold = "false";
defparam \DAC_SYNC_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \MTL2_B[0]~output (
	.i(\sm|vc|oVGA_B[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_B[0]),
	.obar());
// synopsys translate_off
defparam \MTL2_B[0]~output .bus_hold = "false";
defparam \MTL2_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
fiftyfivenm_io_obuf \MTL2_B[1]~output (
	.i(\sm|vc|oVGA_B[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_B[1]),
	.obar());
// synopsys translate_off
defparam \MTL2_B[1]~output .bus_hold = "false";
defparam \MTL2_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \MTL2_B[2]~output (
	.i(\sm|vc|oVGA_B[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_B[2]),
	.obar());
// synopsys translate_off
defparam \MTL2_B[2]~output .bus_hold = "false";
defparam \MTL2_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
fiftyfivenm_io_obuf \MTL2_B[3]~output (
	.i(\sm|vc|oVGA_B[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_B[3]),
	.obar());
// synopsys translate_off
defparam \MTL2_B[3]~output .bus_hold = "false";
defparam \MTL2_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
fiftyfivenm_io_obuf \MTL2_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_B[4]),
	.obar());
// synopsys translate_off
defparam \MTL2_B[4]~output .bus_hold = "false";
defparam \MTL2_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
fiftyfivenm_io_obuf \MTL2_B[5]~output (
	.i(\sm|vc|oVGA_B[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_B[5]),
	.obar());
// synopsys translate_off
defparam \MTL2_B[5]~output .bus_hold = "false";
defparam \MTL2_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
fiftyfivenm_io_obuf \MTL2_B[6]~output (
	.i(\sm|vc|oVGA_B[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_B[6]),
	.obar());
// synopsys translate_off
defparam \MTL2_B[6]~output .bus_hold = "false";
defparam \MTL2_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
fiftyfivenm_io_obuf \MTL2_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_B[7]),
	.obar());
// synopsys translate_off
defparam \MTL2_B[7]~output .bus_hold = "false";
defparam \MTL2_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \MTL2_BL_ON_n~output (
	.i(!\RESET_DELAY_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_BL_ON_n),
	.obar());
// synopsys translate_off
defparam \MTL2_BL_ON_n~output .bus_hold = "false";
defparam \MTL2_BL_ON_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \MTL2_DCLK~output (
	.i(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_DCLK),
	.obar());
// synopsys translate_off
defparam \MTL2_DCLK~output .bus_hold = "false";
defparam \MTL2_DCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N16
fiftyfivenm_io_obuf \MTL2_G[0]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_G[0]),
	.obar());
// synopsys translate_off
defparam \MTL2_G[0]~output .bus_hold = "false";
defparam \MTL2_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N23
fiftyfivenm_io_obuf \MTL2_G[1]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_G[1]),
	.obar());
// synopsys translate_off
defparam \MTL2_G[1]~output .bus_hold = "false";
defparam \MTL2_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \MTL2_G[2]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_G[2]),
	.obar());
// synopsys translate_off
defparam \MTL2_G[2]~output .bus_hold = "false";
defparam \MTL2_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \MTL2_G[3]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_G[3]),
	.obar());
// synopsys translate_off
defparam \MTL2_G[3]~output .bus_hold = "false";
defparam \MTL2_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
fiftyfivenm_io_obuf \MTL2_G[4]~output (
	.i(\sm|vc|oVGA_G[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_G[4]),
	.obar());
// synopsys translate_off
defparam \MTL2_G[4]~output .bus_hold = "false";
defparam \MTL2_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \MTL2_G[5]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_G[5]),
	.obar());
// synopsys translate_off
defparam \MTL2_G[5]~output .bus_hold = "false";
defparam \MTL2_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
fiftyfivenm_io_obuf \MTL2_G[6]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_G[6]),
	.obar());
// synopsys translate_off
defparam \MTL2_G[6]~output .bus_hold = "false";
defparam \MTL2_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
fiftyfivenm_io_obuf \MTL2_G[7]~output (
	.i(\sm|vc|oVGA_G[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_G[7]),
	.obar());
// synopsys translate_off
defparam \MTL2_G[7]~output .bus_hold = "false";
defparam \MTL2_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \MTL2_HSD~output (
	.i(\sm|vc|oVGA_H_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_HSD),
	.obar());
// synopsys translate_off
defparam \MTL2_HSD~output .bus_hold = "false";
defparam \MTL2_HSD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \MTL2_I2C_SCL~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_I2C_SCL),
	.obar());
// synopsys translate_off
defparam \MTL2_I2C_SCL~output .bus_hold = "false";
defparam \MTL2_I2C_SCL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
fiftyfivenm_io_obuf \MTL2_R[0]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_R[0]),
	.obar());
// synopsys translate_off
defparam \MTL2_R[0]~output .bus_hold = "false";
defparam \MTL2_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
fiftyfivenm_io_obuf \MTL2_R[1]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_R[1]),
	.obar());
// synopsys translate_off
defparam \MTL2_R[1]~output .bus_hold = "false";
defparam \MTL2_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
fiftyfivenm_io_obuf \MTL2_R[2]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_R[2]),
	.obar());
// synopsys translate_off
defparam \MTL2_R[2]~output .bus_hold = "false";
defparam \MTL2_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
fiftyfivenm_io_obuf \MTL2_R[3]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_R[3]),
	.obar());
// synopsys translate_off
defparam \MTL2_R[3]~output .bus_hold = "false";
defparam \MTL2_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
fiftyfivenm_io_obuf \MTL2_R[4]~output (
	.i(\sm|vc|oVGA_G[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_R[4]),
	.obar());
// synopsys translate_off
defparam \MTL2_R[4]~output .bus_hold = "false";
defparam \MTL2_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \MTL2_R[5]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_R[5]),
	.obar());
// synopsys translate_off
defparam \MTL2_R[5]~output .bus_hold = "false";
defparam \MTL2_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \MTL2_R[6]~output (
	.i(\sm|vc|oVGA_G[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_R[6]),
	.obar());
// synopsys translate_off
defparam \MTL2_R[6]~output .bus_hold = "false";
defparam \MTL2_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \MTL2_R[7]~output (
	.i(\sm|vc|oVGA_G[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_R[7]),
	.obar());
// synopsys translate_off
defparam \MTL2_R[7]~output .bus_hold = "false";
defparam \MTL2_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \MTL2_VSD~output (
	.i(\sm|vc|oVGA_V_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_VSD),
	.obar());
// synopsys translate_off
defparam \MTL2_VSD~output .bus_hold = "false";
defparam \MTL2_VSD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(\AUDIO_WCLK~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N30
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \MTL2_I2C_SDA~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MTL2_I2C_SDA),
	.obar());
// synopsys translate_off
defparam \MTL2_I2C_SDA~output .bus_hold = "false";
defparam \MTL2_I2C_SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \AUDIO_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_BCLK),
	.obar());
// synopsys translate_off
defparam \AUDIO_BCLK~output .bus_hold = "false";
defparam \AUDIO_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \AUDIO_GPIO_MFP5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_GPIO_MFP5),
	.obar());
// synopsys translate_off
defparam \AUDIO_GPIO_MFP5~output .bus_hold = "false";
defparam \AUDIO_GPIO_MFP5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \AUDIO_RESET_n~output (
	.i(\RESET_DELAY_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_RESET_n),
	.obar());
// synopsys translate_off
defparam \AUDIO_RESET_n~output .bus_hold = "false";
defparam \AUDIO_RESET_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \AUDIO_SDA_MOSI~output (
	.i(\u1|DIN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_SDA_MOSI),
	.obar());
// synopsys translate_off
defparam \AUDIO_SDA_MOSI~output .bus_hold = "false";
defparam \AUDIO_SDA_MOSI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \AUDIO_WCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_WCLK),
	.obar());
// synopsys translate_off
defparam \AUDIO_WCLK~output .bus_hold = "false";
defparam \AUDIO_WCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \DAC_DATA~output (
	.i(\dac1|DIN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DATA),
	.obar());
// synopsys translate_off
defparam \DAC_DATA~output .bus_hold = "false";
defparam \DAC_DATA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
fiftyfivenm_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK2_50~input (
	.i(MAX10_CLK2_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK2_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK2_50~input .bus_hold = "false";
defparam \MAX10_CLK2_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \MAX10_CLK2_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK2_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK2_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK2_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK2_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N0
fiftyfivenm_lcell_comb \DELAY_CNT[0]~32 (
// Equation(s):
// \DELAY_CNT[0]~32_combout  = DELAY_CNT[0] $ (VCC)
// \DELAY_CNT[0]~33  = CARRY(DELAY_CNT[0])

	.dataa(gnd),
	.datab(DELAY_CNT[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DELAY_CNT[0]~32_combout ),
	.cout(\DELAY_CNT[0]~33 ));
// synopsys translate_off
defparam \DELAY_CNT[0]~32 .lut_mask = 16'h33CC;
defparam \DELAY_CNT[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N8
fiftyfivenm_io_ibuf \FPGA_RESET_n~input (
	.i(FPGA_RESET_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA_RESET_n~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_n~input .bus_hold = "false";
defparam \FPGA_RESET_n~input .listen_to_nsleep_signal = "false";
defparam \FPGA_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N24
fiftyfivenm_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (((!DELAY_CNT[1]) # (!DELAY_CNT[2])) # (!DELAY_CNT[3])) # (!DELAY_CNT[0])

	.dataa(DELAY_CNT[0]),
	.datab(DELAY_CNT[3]),
	.datac(DELAY_CNT[2]),
	.datad(DELAY_CNT[1]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h7FFF;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N4
fiftyfivenm_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (((!DELAY_CNT[10]) # (!DELAY_CNT[8])) # (!DELAY_CNT[11])) # (!DELAY_CNT[9])

	.dataa(DELAY_CNT[9]),
	.datab(DELAY_CNT[11]),
	.datac(DELAY_CNT[8]),
	.datad(DELAY_CNT[10]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h7FFF;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N30
fiftyfivenm_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (((!DELAY_CNT[15]) # (!DELAY_CNT[13])) # (!DELAY_CNT[12])) # (!DELAY_CNT[14])

	.dataa(DELAY_CNT[14]),
	.datab(DELAY_CNT[12]),
	.datac(DELAY_CNT[13]),
	.datad(DELAY_CNT[15]),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'h7FFF;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N10
fiftyfivenm_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (((!DELAY_CNT[6]) # (!DELAY_CNT[5])) # (!DELAY_CNT[7])) # (!DELAY_CNT[4])

	.dataa(DELAY_CNT[4]),
	.datab(DELAY_CNT[7]),
	.datac(DELAY_CNT[5]),
	.datad(DELAY_CNT[6]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h7FFF;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N22
fiftyfivenm_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (\LessThan0~1_combout ) # ((\LessThan0~3_combout ) # ((\LessThan0~4_combout ) # (\LessThan0~2_combout )))

	.dataa(\LessThan0~1_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'hFFFE;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
fiftyfivenm_lcell_comb \DELAY_CNT[16]~64 (
// Equation(s):
// \DELAY_CNT[16]~64_combout  = (DELAY_CNT[16] & (\DELAY_CNT[15]~63  $ (GND))) # (!DELAY_CNT[16] & (!\DELAY_CNT[15]~63  & VCC))
// \DELAY_CNT[16]~65  = CARRY((DELAY_CNT[16] & !\DELAY_CNT[15]~63 ))

	.dataa(gnd),
	.datab(DELAY_CNT[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[15]~63 ),
	.combout(\DELAY_CNT[16]~64_combout ),
	.cout(\DELAY_CNT[16]~65 ));
// synopsys translate_off
defparam \DELAY_CNT[16]~64 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N2
fiftyfivenm_lcell_comb \DELAY_CNT[17]~66 (
// Equation(s):
// \DELAY_CNT[17]~66_combout  = (DELAY_CNT[17] & (!\DELAY_CNT[16]~65 )) # (!DELAY_CNT[17] & ((\DELAY_CNT[16]~65 ) # (GND)))
// \DELAY_CNT[17]~67  = CARRY((!\DELAY_CNT[16]~65 ) # (!DELAY_CNT[17]))

	.dataa(gnd),
	.datab(DELAY_CNT[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[16]~65 ),
	.combout(\DELAY_CNT[17]~66_combout ),
	.cout(\DELAY_CNT[17]~67 ));
// synopsys translate_off
defparam \DELAY_CNT[17]~66 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N3
dffeas \DELAY_CNT[17] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[17]~66_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[17]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[17] .is_wysiwyg = "true";
defparam \DELAY_CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
fiftyfivenm_lcell_comb \DELAY_CNT[18]~68 (
// Equation(s):
// \DELAY_CNT[18]~68_combout  = (DELAY_CNT[18] & (\DELAY_CNT[17]~67  $ (GND))) # (!DELAY_CNT[18] & (!\DELAY_CNT[17]~67  & VCC))
// \DELAY_CNT[18]~69  = CARRY((DELAY_CNT[18] & !\DELAY_CNT[17]~67 ))

	.dataa(gnd),
	.datab(DELAY_CNT[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[17]~67 ),
	.combout(\DELAY_CNT[18]~68_combout ),
	.cout(\DELAY_CNT[18]~69 ));
// synopsys translate_off
defparam \DELAY_CNT[18]~68 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N5
dffeas \DELAY_CNT[18] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[18]~68_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[18]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[18] .is_wysiwyg = "true";
defparam \DELAY_CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N6
fiftyfivenm_lcell_comb \DELAY_CNT[19]~70 (
// Equation(s):
// \DELAY_CNT[19]~70_combout  = (DELAY_CNT[19] & (!\DELAY_CNT[18]~69 )) # (!DELAY_CNT[19] & ((\DELAY_CNT[18]~69 ) # (GND)))
// \DELAY_CNT[19]~71  = CARRY((!\DELAY_CNT[18]~69 ) # (!DELAY_CNT[19]))

	.dataa(DELAY_CNT[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[18]~69 ),
	.combout(\DELAY_CNT[19]~70_combout ),
	.cout(\DELAY_CNT[19]~71 ));
// synopsys translate_off
defparam \DELAY_CNT[19]~70 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N7
dffeas \DELAY_CNT[19] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[19]~70_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[19]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[19] .is_wysiwyg = "true";
defparam \DELAY_CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
fiftyfivenm_lcell_comb \DELAY_CNT[20]~72 (
// Equation(s):
// \DELAY_CNT[20]~72_combout  = (DELAY_CNT[20] & (\DELAY_CNT[19]~71  $ (GND))) # (!DELAY_CNT[20] & (!\DELAY_CNT[19]~71  & VCC))
// \DELAY_CNT[20]~73  = CARRY((DELAY_CNT[20] & !\DELAY_CNT[19]~71 ))

	.dataa(gnd),
	.datab(DELAY_CNT[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[19]~71 ),
	.combout(\DELAY_CNT[20]~72_combout ),
	.cout(\DELAY_CNT[20]~73 ));
// synopsys translate_off
defparam \DELAY_CNT[20]~72 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N9
dffeas \DELAY_CNT[20] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[20]~72_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[20]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[20] .is_wysiwyg = "true";
defparam \DELAY_CNT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
fiftyfivenm_lcell_comb \DELAY_CNT[21]~74 (
// Equation(s):
// \DELAY_CNT[21]~74_combout  = (DELAY_CNT[21] & (!\DELAY_CNT[20]~73 )) # (!DELAY_CNT[21] & ((\DELAY_CNT[20]~73 ) # (GND)))
// \DELAY_CNT[21]~75  = CARRY((!\DELAY_CNT[20]~73 ) # (!DELAY_CNT[21]))

	.dataa(DELAY_CNT[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[20]~73 ),
	.combout(\DELAY_CNT[21]~74_combout ),
	.cout(\DELAY_CNT[21]~75 ));
// synopsys translate_off
defparam \DELAY_CNT[21]~74 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N11
dffeas \DELAY_CNT[21] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[21]~74_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[21]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[21] .is_wysiwyg = "true";
defparam \DELAY_CNT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
fiftyfivenm_lcell_comb \DELAY_CNT[22]~76 (
// Equation(s):
// \DELAY_CNT[22]~76_combout  = (DELAY_CNT[22] & (\DELAY_CNT[21]~75  $ (GND))) # (!DELAY_CNT[22] & (!\DELAY_CNT[21]~75  & VCC))
// \DELAY_CNT[22]~77  = CARRY((DELAY_CNT[22] & !\DELAY_CNT[21]~75 ))

	.dataa(DELAY_CNT[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[21]~75 ),
	.combout(\DELAY_CNT[22]~76_combout ),
	.cout(\DELAY_CNT[22]~77 ));
// synopsys translate_off
defparam \DELAY_CNT[22]~76 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N13
dffeas \DELAY_CNT[22] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[22]~76_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[22]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[22] .is_wysiwyg = "true";
defparam \DELAY_CNT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
fiftyfivenm_lcell_comb \DELAY_CNT[23]~78 (
// Equation(s):
// \DELAY_CNT[23]~78_combout  = (DELAY_CNT[23] & (!\DELAY_CNT[22]~77 )) # (!DELAY_CNT[23] & ((\DELAY_CNT[22]~77 ) # (GND)))
// \DELAY_CNT[23]~79  = CARRY((!\DELAY_CNT[22]~77 ) # (!DELAY_CNT[23]))

	.dataa(gnd),
	.datab(DELAY_CNT[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[22]~77 ),
	.combout(\DELAY_CNT[23]~78_combout ),
	.cout(\DELAY_CNT[23]~79 ));
// synopsys translate_off
defparam \DELAY_CNT[23]~78 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N15
dffeas \DELAY_CNT[23] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[23]~78_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[23]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[23] .is_wysiwyg = "true";
defparam \DELAY_CNT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N28
fiftyfivenm_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (!DELAY_CNT[22] & (!DELAY_CNT[23] & (!DELAY_CNT[21] & !DELAY_CNT[20])))

	.dataa(DELAY_CNT[22]),
	.datab(DELAY_CNT[23]),
	.datac(DELAY_CNT[21]),
	.datad(DELAY_CNT[20]),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'h0001;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
fiftyfivenm_lcell_comb \DELAY_CNT[24]~80 (
// Equation(s):
// \DELAY_CNT[24]~80_combout  = (DELAY_CNT[24] & (\DELAY_CNT[23]~79  $ (GND))) # (!DELAY_CNT[24] & (!\DELAY_CNT[23]~79  & VCC))
// \DELAY_CNT[24]~81  = CARRY((DELAY_CNT[24] & !\DELAY_CNT[23]~79 ))

	.dataa(gnd),
	.datab(DELAY_CNT[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[23]~79 ),
	.combout(\DELAY_CNT[24]~80_combout ),
	.cout(\DELAY_CNT[24]~81 ));
// synopsys translate_off
defparam \DELAY_CNT[24]~80 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N17
dffeas \DELAY_CNT[24] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[24]~80_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[24]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[24] .is_wysiwyg = "true";
defparam \DELAY_CNT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
fiftyfivenm_lcell_comb \DELAY_CNT[25]~82 (
// Equation(s):
// \DELAY_CNT[25]~82_combout  = (DELAY_CNT[25] & (!\DELAY_CNT[24]~81 )) # (!DELAY_CNT[25] & ((\DELAY_CNT[24]~81 ) # (GND)))
// \DELAY_CNT[25]~83  = CARRY((!\DELAY_CNT[24]~81 ) # (!DELAY_CNT[25]))

	.dataa(gnd),
	.datab(DELAY_CNT[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[24]~81 ),
	.combout(\DELAY_CNT[25]~82_combout ),
	.cout(\DELAY_CNT[25]~83 ));
// synopsys translate_off
defparam \DELAY_CNT[25]~82 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N19
dffeas \DELAY_CNT[25] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[25]~82_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[25]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[25] .is_wysiwyg = "true";
defparam \DELAY_CNT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
fiftyfivenm_lcell_comb \DELAY_CNT[26]~84 (
// Equation(s):
// \DELAY_CNT[26]~84_combout  = (DELAY_CNT[26] & (\DELAY_CNT[25]~83  $ (GND))) # (!DELAY_CNT[26] & (!\DELAY_CNT[25]~83  & VCC))
// \DELAY_CNT[26]~85  = CARRY((DELAY_CNT[26] & !\DELAY_CNT[25]~83 ))

	.dataa(gnd),
	.datab(DELAY_CNT[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[25]~83 ),
	.combout(\DELAY_CNT[26]~84_combout ),
	.cout(\DELAY_CNT[26]~85 ));
// synopsys translate_off
defparam \DELAY_CNT[26]~84 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N21
dffeas \DELAY_CNT[26] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[26]~84_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[26]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[26] .is_wysiwyg = "true";
defparam \DELAY_CNT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
fiftyfivenm_lcell_comb \DELAY_CNT[27]~86 (
// Equation(s):
// \DELAY_CNT[27]~86_combout  = (DELAY_CNT[27] & (!\DELAY_CNT[26]~85 )) # (!DELAY_CNT[27] & ((\DELAY_CNT[26]~85 ) # (GND)))
// \DELAY_CNT[27]~87  = CARRY((!\DELAY_CNT[26]~85 ) # (!DELAY_CNT[27]))

	.dataa(DELAY_CNT[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[26]~85 ),
	.combout(\DELAY_CNT[27]~86_combout ),
	.cout(\DELAY_CNT[27]~87 ));
// synopsys translate_off
defparam \DELAY_CNT[27]~86 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N23
dffeas \DELAY_CNT[27] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[27]~86_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[27]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[27] .is_wysiwyg = "true";
defparam \DELAY_CNT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
fiftyfivenm_lcell_comb \DELAY_CNT[28]~88 (
// Equation(s):
// \DELAY_CNT[28]~88_combout  = (DELAY_CNT[28] & (\DELAY_CNT[27]~87  $ (GND))) # (!DELAY_CNT[28] & (!\DELAY_CNT[27]~87  & VCC))
// \DELAY_CNT[28]~89  = CARRY((DELAY_CNT[28] & !\DELAY_CNT[27]~87 ))

	.dataa(gnd),
	.datab(DELAY_CNT[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[27]~87 ),
	.combout(\DELAY_CNT[28]~88_combout ),
	.cout(\DELAY_CNT[28]~89 ));
// synopsys translate_off
defparam \DELAY_CNT[28]~88 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N25
dffeas \DELAY_CNT[28] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[28]~88_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[28]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[28] .is_wysiwyg = "true";
defparam \DELAY_CNT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
fiftyfivenm_lcell_comb \DELAY_CNT[29]~90 (
// Equation(s):
// \DELAY_CNT[29]~90_combout  = (DELAY_CNT[29] & (!\DELAY_CNT[28]~89 )) # (!DELAY_CNT[29] & ((\DELAY_CNT[28]~89 ) # (GND)))
// \DELAY_CNT[29]~91  = CARRY((!\DELAY_CNT[28]~89 ) # (!DELAY_CNT[29]))

	.dataa(DELAY_CNT[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[28]~89 ),
	.combout(\DELAY_CNT[29]~90_combout ),
	.cout(\DELAY_CNT[29]~91 ));
// synopsys translate_off
defparam \DELAY_CNT[29]~90 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N27
dffeas \DELAY_CNT[29] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[29]~90_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[29]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[29] .is_wysiwyg = "true";
defparam \DELAY_CNT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
fiftyfivenm_lcell_comb \DELAY_CNT[30]~92 (
// Equation(s):
// \DELAY_CNT[30]~92_combout  = (DELAY_CNT[30] & (\DELAY_CNT[29]~91  $ (GND))) # (!DELAY_CNT[30] & (!\DELAY_CNT[29]~91  & VCC))
// \DELAY_CNT[30]~93  = CARRY((DELAY_CNT[30] & !\DELAY_CNT[29]~91 ))

	.dataa(gnd),
	.datab(DELAY_CNT[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[29]~91 ),
	.combout(\DELAY_CNT[30]~92_combout ),
	.cout(\DELAY_CNT[30]~93 ));
// synopsys translate_off
defparam \DELAY_CNT[30]~92 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N29
dffeas \DELAY_CNT[30] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[30]~92_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[30]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[30] .is_wysiwyg = "true";
defparam \DELAY_CNT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
fiftyfivenm_lcell_comb \DELAY_CNT[31]~94 (
// Equation(s):
// \DELAY_CNT[31]~94_combout  = DELAY_CNT[31] $ (\DELAY_CNT[30]~93 )

	.dataa(DELAY_CNT[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DELAY_CNT[30]~93 ),
	.combout(\DELAY_CNT[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \DELAY_CNT[31]~94 .lut_mask = 16'h5A5A;
defparam \DELAY_CNT[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N31
dffeas \DELAY_CNT[31] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[31]~94_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[31]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[31] .is_wysiwyg = "true";
defparam \DELAY_CNT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N4
fiftyfivenm_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (!DELAY_CNT[31] & (!DELAY_CNT[28] & (!DELAY_CNT[29] & !DELAY_CNT[30])))

	.dataa(DELAY_CNT[31]),
	.datab(DELAY_CNT[28]),
	.datac(DELAY_CNT[29]),
	.datad(DELAY_CNT[30]),
	.cin(gnd),
	.combout(\LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = 16'h0001;
defparam \LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N18
fiftyfivenm_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (!DELAY_CNT[26] & (!DELAY_CNT[25] & (!DELAY_CNT[24] & !DELAY_CNT[27])))

	.dataa(DELAY_CNT[26]),
	.datab(DELAY_CNT[25]),
	.datac(DELAY_CNT[24]),
	.datad(DELAY_CNT[27]),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h0001;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N10
fiftyfivenm_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = (\LessThan0~6_combout  & (\LessThan0~8_combout  & \LessThan0~7_combout ))

	.dataa(gnd),
	.datab(\LessThan0~6_combout ),
	.datac(\LessThan0~8_combout ),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'hC000;
defparam \LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N14
fiftyfivenm_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = (\LessThan0~9_combout  & ((\LessThan0~0_combout ) # (\LessThan0~5_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(gnd),
	.datac(\LessThan0~5_combout ),
	.datad(\LessThan0~9_combout ),
	.cin(gnd),
	.combout(\LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~10 .lut_mask = 16'hFA00;
defparam \LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N1
dffeas \DELAY_CNT[0] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[0]~32_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[0] .is_wysiwyg = "true";
defparam \DELAY_CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N2
fiftyfivenm_lcell_comb \DELAY_CNT[1]~34 (
// Equation(s):
// \DELAY_CNT[1]~34_combout  = (DELAY_CNT[1] & (!\DELAY_CNT[0]~33 )) # (!DELAY_CNT[1] & ((\DELAY_CNT[0]~33 ) # (GND)))
// \DELAY_CNT[1]~35  = CARRY((!\DELAY_CNT[0]~33 ) # (!DELAY_CNT[1]))

	.dataa(gnd),
	.datab(DELAY_CNT[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[0]~33 ),
	.combout(\DELAY_CNT[1]~34_combout ),
	.cout(\DELAY_CNT[1]~35 ));
// synopsys translate_off
defparam \DELAY_CNT[1]~34 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N3
dffeas \DELAY_CNT[1] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[1]~34_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[1] .is_wysiwyg = "true";
defparam \DELAY_CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N4
fiftyfivenm_lcell_comb \DELAY_CNT[2]~36 (
// Equation(s):
// \DELAY_CNT[2]~36_combout  = (DELAY_CNT[2] & (\DELAY_CNT[1]~35  $ (GND))) # (!DELAY_CNT[2] & (!\DELAY_CNT[1]~35  & VCC))
// \DELAY_CNT[2]~37  = CARRY((DELAY_CNT[2] & !\DELAY_CNT[1]~35 ))

	.dataa(gnd),
	.datab(DELAY_CNT[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[1]~35 ),
	.combout(\DELAY_CNT[2]~36_combout ),
	.cout(\DELAY_CNT[2]~37 ));
// synopsys translate_off
defparam \DELAY_CNT[2]~36 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N5
dffeas \DELAY_CNT[2] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[2]~36_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[2] .is_wysiwyg = "true";
defparam \DELAY_CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N6
fiftyfivenm_lcell_comb \DELAY_CNT[3]~38 (
// Equation(s):
// \DELAY_CNT[3]~38_combout  = (DELAY_CNT[3] & (!\DELAY_CNT[2]~37 )) # (!DELAY_CNT[3] & ((\DELAY_CNT[2]~37 ) # (GND)))
// \DELAY_CNT[3]~39  = CARRY((!\DELAY_CNT[2]~37 ) # (!DELAY_CNT[3]))

	.dataa(DELAY_CNT[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[2]~37 ),
	.combout(\DELAY_CNT[3]~38_combout ),
	.cout(\DELAY_CNT[3]~39 ));
// synopsys translate_off
defparam \DELAY_CNT[3]~38 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N7
dffeas \DELAY_CNT[3] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[3]~38_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[3] .is_wysiwyg = "true";
defparam \DELAY_CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N8
fiftyfivenm_lcell_comb \DELAY_CNT[4]~40 (
// Equation(s):
// \DELAY_CNT[4]~40_combout  = (DELAY_CNT[4] & (\DELAY_CNT[3]~39  $ (GND))) # (!DELAY_CNT[4] & (!\DELAY_CNT[3]~39  & VCC))
// \DELAY_CNT[4]~41  = CARRY((DELAY_CNT[4] & !\DELAY_CNT[3]~39 ))

	.dataa(gnd),
	.datab(DELAY_CNT[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[3]~39 ),
	.combout(\DELAY_CNT[4]~40_combout ),
	.cout(\DELAY_CNT[4]~41 ));
// synopsys translate_off
defparam \DELAY_CNT[4]~40 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N9
dffeas \DELAY_CNT[4] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[4]~40_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[4] .is_wysiwyg = "true";
defparam \DELAY_CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N10
fiftyfivenm_lcell_comb \DELAY_CNT[5]~42 (
// Equation(s):
// \DELAY_CNT[5]~42_combout  = (DELAY_CNT[5] & (!\DELAY_CNT[4]~41 )) # (!DELAY_CNT[5] & ((\DELAY_CNT[4]~41 ) # (GND)))
// \DELAY_CNT[5]~43  = CARRY((!\DELAY_CNT[4]~41 ) # (!DELAY_CNT[5]))

	.dataa(DELAY_CNT[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[4]~41 ),
	.combout(\DELAY_CNT[5]~42_combout ),
	.cout(\DELAY_CNT[5]~43 ));
// synopsys translate_off
defparam \DELAY_CNT[5]~42 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N11
dffeas \DELAY_CNT[5] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[5]~42_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[5] .is_wysiwyg = "true";
defparam \DELAY_CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N12
fiftyfivenm_lcell_comb \DELAY_CNT[6]~44 (
// Equation(s):
// \DELAY_CNT[6]~44_combout  = (DELAY_CNT[6] & (\DELAY_CNT[5]~43  $ (GND))) # (!DELAY_CNT[6] & (!\DELAY_CNT[5]~43  & VCC))
// \DELAY_CNT[6]~45  = CARRY((DELAY_CNT[6] & !\DELAY_CNT[5]~43 ))

	.dataa(DELAY_CNT[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[5]~43 ),
	.combout(\DELAY_CNT[6]~44_combout ),
	.cout(\DELAY_CNT[6]~45 ));
// synopsys translate_off
defparam \DELAY_CNT[6]~44 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N13
dffeas \DELAY_CNT[6] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[6]~44_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[6] .is_wysiwyg = "true";
defparam \DELAY_CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N14
fiftyfivenm_lcell_comb \DELAY_CNT[7]~46 (
// Equation(s):
// \DELAY_CNT[7]~46_combout  = (DELAY_CNT[7] & (!\DELAY_CNT[6]~45 )) # (!DELAY_CNT[7] & ((\DELAY_CNT[6]~45 ) # (GND)))
// \DELAY_CNT[7]~47  = CARRY((!\DELAY_CNT[6]~45 ) # (!DELAY_CNT[7]))

	.dataa(gnd),
	.datab(DELAY_CNT[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[6]~45 ),
	.combout(\DELAY_CNT[7]~46_combout ),
	.cout(\DELAY_CNT[7]~47 ));
// synopsys translate_off
defparam \DELAY_CNT[7]~46 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N15
dffeas \DELAY_CNT[7] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[7]~46_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[7] .is_wysiwyg = "true";
defparam \DELAY_CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N16
fiftyfivenm_lcell_comb \DELAY_CNT[8]~48 (
// Equation(s):
// \DELAY_CNT[8]~48_combout  = (DELAY_CNT[8] & (\DELAY_CNT[7]~47  $ (GND))) # (!DELAY_CNT[8] & (!\DELAY_CNT[7]~47  & VCC))
// \DELAY_CNT[8]~49  = CARRY((DELAY_CNT[8] & !\DELAY_CNT[7]~47 ))

	.dataa(gnd),
	.datab(DELAY_CNT[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[7]~47 ),
	.combout(\DELAY_CNT[8]~48_combout ),
	.cout(\DELAY_CNT[8]~49 ));
// synopsys translate_off
defparam \DELAY_CNT[8]~48 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N17
dffeas \DELAY_CNT[8] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[8]~48_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[8]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[8] .is_wysiwyg = "true";
defparam \DELAY_CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N18
fiftyfivenm_lcell_comb \DELAY_CNT[9]~50 (
// Equation(s):
// \DELAY_CNT[9]~50_combout  = (DELAY_CNT[9] & (!\DELAY_CNT[8]~49 )) # (!DELAY_CNT[9] & ((\DELAY_CNT[8]~49 ) # (GND)))
// \DELAY_CNT[9]~51  = CARRY((!\DELAY_CNT[8]~49 ) # (!DELAY_CNT[9]))

	.dataa(gnd),
	.datab(DELAY_CNT[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[8]~49 ),
	.combout(\DELAY_CNT[9]~50_combout ),
	.cout(\DELAY_CNT[9]~51 ));
// synopsys translate_off
defparam \DELAY_CNT[9]~50 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N19
dffeas \DELAY_CNT[9] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[9]~50_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[9]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[9] .is_wysiwyg = "true";
defparam \DELAY_CNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N20
fiftyfivenm_lcell_comb \DELAY_CNT[10]~52 (
// Equation(s):
// \DELAY_CNT[10]~52_combout  = (DELAY_CNT[10] & (\DELAY_CNT[9]~51  $ (GND))) # (!DELAY_CNT[10] & (!\DELAY_CNT[9]~51  & VCC))
// \DELAY_CNT[10]~53  = CARRY((DELAY_CNT[10] & !\DELAY_CNT[9]~51 ))

	.dataa(gnd),
	.datab(DELAY_CNT[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[9]~51 ),
	.combout(\DELAY_CNT[10]~52_combout ),
	.cout(\DELAY_CNT[10]~53 ));
// synopsys translate_off
defparam \DELAY_CNT[10]~52 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N21
dffeas \DELAY_CNT[10] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[10]~52_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[10]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[10] .is_wysiwyg = "true";
defparam \DELAY_CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N22
fiftyfivenm_lcell_comb \DELAY_CNT[11]~54 (
// Equation(s):
// \DELAY_CNT[11]~54_combout  = (DELAY_CNT[11] & (!\DELAY_CNT[10]~53 )) # (!DELAY_CNT[11] & ((\DELAY_CNT[10]~53 ) # (GND)))
// \DELAY_CNT[11]~55  = CARRY((!\DELAY_CNT[10]~53 ) # (!DELAY_CNT[11]))

	.dataa(DELAY_CNT[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[10]~53 ),
	.combout(\DELAY_CNT[11]~54_combout ),
	.cout(\DELAY_CNT[11]~55 ));
// synopsys translate_off
defparam \DELAY_CNT[11]~54 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N23
dffeas \DELAY_CNT[11] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[11]~54_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[11]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[11] .is_wysiwyg = "true";
defparam \DELAY_CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N24
fiftyfivenm_lcell_comb \DELAY_CNT[12]~56 (
// Equation(s):
// \DELAY_CNT[12]~56_combout  = (DELAY_CNT[12] & (\DELAY_CNT[11]~55  $ (GND))) # (!DELAY_CNT[12] & (!\DELAY_CNT[11]~55  & VCC))
// \DELAY_CNT[12]~57  = CARRY((DELAY_CNT[12] & !\DELAY_CNT[11]~55 ))

	.dataa(gnd),
	.datab(DELAY_CNT[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[11]~55 ),
	.combout(\DELAY_CNT[12]~56_combout ),
	.cout(\DELAY_CNT[12]~57 ));
// synopsys translate_off
defparam \DELAY_CNT[12]~56 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N25
dffeas \DELAY_CNT[12] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[12]~56_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[12]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[12] .is_wysiwyg = "true";
defparam \DELAY_CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N26
fiftyfivenm_lcell_comb \DELAY_CNT[13]~58 (
// Equation(s):
// \DELAY_CNT[13]~58_combout  = (DELAY_CNT[13] & (!\DELAY_CNT[12]~57 )) # (!DELAY_CNT[13] & ((\DELAY_CNT[12]~57 ) # (GND)))
// \DELAY_CNT[13]~59  = CARRY((!\DELAY_CNT[12]~57 ) # (!DELAY_CNT[13]))

	.dataa(DELAY_CNT[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[12]~57 ),
	.combout(\DELAY_CNT[13]~58_combout ),
	.cout(\DELAY_CNT[13]~59 ));
// synopsys translate_off
defparam \DELAY_CNT[13]~58 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N27
dffeas \DELAY_CNT[13] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[13]~58_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[13]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[13] .is_wysiwyg = "true";
defparam \DELAY_CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N28
fiftyfivenm_lcell_comb \DELAY_CNT[14]~60 (
// Equation(s):
// \DELAY_CNT[14]~60_combout  = (DELAY_CNT[14] & (\DELAY_CNT[13]~59  $ (GND))) # (!DELAY_CNT[14] & (!\DELAY_CNT[13]~59  & VCC))
// \DELAY_CNT[14]~61  = CARRY((DELAY_CNT[14] & !\DELAY_CNT[13]~59 ))

	.dataa(gnd),
	.datab(DELAY_CNT[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[13]~59 ),
	.combout(\DELAY_CNT[14]~60_combout ),
	.cout(\DELAY_CNT[14]~61 ));
// synopsys translate_off
defparam \DELAY_CNT[14]~60 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N29
dffeas \DELAY_CNT[14] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[14]~60_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[14]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[14] .is_wysiwyg = "true";
defparam \DELAY_CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N30
fiftyfivenm_lcell_comb \DELAY_CNT[15]~62 (
// Equation(s):
// \DELAY_CNT[15]~62_combout  = (DELAY_CNT[15] & (!\DELAY_CNT[14]~61 )) # (!DELAY_CNT[15] & ((\DELAY_CNT[14]~61 ) # (GND)))
// \DELAY_CNT[15]~63  = CARRY((!\DELAY_CNT[14]~61 ) # (!DELAY_CNT[15]))

	.dataa(DELAY_CNT[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[14]~61 ),
	.combout(\DELAY_CNT[15]~62_combout ),
	.cout(\DELAY_CNT[15]~63 ));
// synopsys translate_off
defparam \DELAY_CNT[15]~62 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y36_N31
dffeas \DELAY_CNT[15] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[15]~62_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[15]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[15] .is_wysiwyg = "true";
defparam \DELAY_CNT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N1
dffeas \DELAY_CNT[16] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[16]~64_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[16]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[16] .is_wysiwyg = "true";
defparam \DELAY_CNT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N12
fiftyfivenm_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!DELAY_CNT[17]) # (!DELAY_CNT[19])) # (!DELAY_CNT[18])) # (!DELAY_CNT[16])

	.dataa(DELAY_CNT[16]),
	.datab(DELAY_CNT[18]),
	.datac(DELAY_CNT[19]),
	.datad(DELAY_CNT[17]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h7FFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N24
fiftyfivenm_lcell_comb \RESET_DELAY_n~0 (
// Equation(s):
// \RESET_DELAY_n~0_combout  = (\RESET_DELAY_n~q ) # (((!\LessThan0~0_combout  & !\LessThan0~5_combout )) # (!\LessThan0~9_combout ))

	.dataa(\LessThan0~0_combout ),
	.datab(\RESET_DELAY_n~q ),
	.datac(\LessThan0~5_combout ),
	.datad(\LessThan0~9_combout ),
	.cin(gnd),
	.combout(\RESET_DELAY_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \RESET_DELAY_n~0 .lut_mask = 16'hCDFF;
defparam \RESET_DELAY_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
fiftyfivenm_lcell_comb \RESET_DELAY_n~feeder (
// Equation(s):
// \RESET_DELAY_n~feeder_combout  = \RESET_DELAY_n~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~0_combout ),
	.cin(gnd),
	.combout(\RESET_DELAY_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RESET_DELAY_n~feeder .lut_mask = 16'hFF00;
defparam \RESET_DELAY_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N3
dffeas RESET_DELAY_n(
	.clk(\MAX10_CLK2_50~input_o ),
	.d(\RESET_DELAY_n~feeder_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RESET_DELAY_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam RESET_DELAY_n.is_wysiwyg = "true";
defparam RESET_DELAY_n.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N0
fiftyfivenm_lcell_comb \u1|CLK_DELAY[0]~16 (
// Equation(s):
// \u1|CLK_DELAY[0]~16_combout  = \u1|CLK_DELAY [0] $ (VCC)
// \u1|CLK_DELAY[0]~17  = CARRY(\u1|CLK_DELAY [0])

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|CLK_DELAY[0]~16_combout ),
	.cout(\u1|CLK_DELAY[0]~17 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[0]~16 .lut_mask = 16'h33CC;
defparam \u1|CLK_DELAY[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N2
fiftyfivenm_lcell_comb \u1|CLK_DELAY[1]~18 (
// Equation(s):
// \u1|CLK_DELAY[1]~18_combout  = (\u1|CLK_DELAY [1] & (!\u1|CLK_DELAY[0]~17 )) # (!\u1|CLK_DELAY [1] & ((\u1|CLK_DELAY[0]~17 ) # (GND)))
// \u1|CLK_DELAY[1]~19  = CARRY((!\u1|CLK_DELAY[0]~17 ) # (!\u1|CLK_DELAY [1]))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[0]~17 ),
	.combout(\u1|CLK_DELAY[1]~18_combout ),
	.cout(\u1|CLK_DELAY[1]~19 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[1]~18 .lut_mask = 16'h3C3F;
defparam \u1|CLK_DELAY[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N4
fiftyfivenm_lcell_comb \u1|CLK_DELAY[2]~20 (
// Equation(s):
// \u1|CLK_DELAY[2]~20_combout  = (\u1|CLK_DELAY [2] & (\u1|CLK_DELAY[1]~19  $ (GND))) # (!\u1|CLK_DELAY [2] & (!\u1|CLK_DELAY[1]~19  & VCC))
// \u1|CLK_DELAY[2]~21  = CARRY((\u1|CLK_DELAY [2] & !\u1|CLK_DELAY[1]~19 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[1]~19 ),
	.combout(\u1|CLK_DELAY[2]~20_combout ),
	.cout(\u1|CLK_DELAY[2]~21 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[2]~20 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N5
dffeas \u1|CLK_DELAY[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[2] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N6
fiftyfivenm_lcell_comb \u1|CLK_DELAY[3]~22 (
// Equation(s):
// \u1|CLK_DELAY[3]~22_combout  = (\u1|CLK_DELAY [3] & (!\u1|CLK_DELAY[2]~21 )) # (!\u1|CLK_DELAY [3] & ((\u1|CLK_DELAY[2]~21 ) # (GND)))
// \u1|CLK_DELAY[3]~23  = CARRY((!\u1|CLK_DELAY[2]~21 ) # (!\u1|CLK_DELAY [3]))

	.dataa(\u1|CLK_DELAY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[2]~21 ),
	.combout(\u1|CLK_DELAY[3]~22_combout ),
	.cout(\u1|CLK_DELAY[3]~23 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[3]~22 .lut_mask = 16'h5A5F;
defparam \u1|CLK_DELAY[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N7
dffeas \u1|CLK_DELAY[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[3] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N8
fiftyfivenm_lcell_comb \u1|CLK_DELAY[4]~24 (
// Equation(s):
// \u1|CLK_DELAY[4]~24_combout  = (\u1|CLK_DELAY [4] & (\u1|CLK_DELAY[3]~23  $ (GND))) # (!\u1|CLK_DELAY [4] & (!\u1|CLK_DELAY[3]~23  & VCC))
// \u1|CLK_DELAY[4]~25  = CARRY((\u1|CLK_DELAY [4] & !\u1|CLK_DELAY[3]~23 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[3]~23 ),
	.combout(\u1|CLK_DELAY[4]~24_combout ),
	.cout(\u1|CLK_DELAY[4]~25 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[4]~24 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N9
dffeas \u1|CLK_DELAY[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[4] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N10
fiftyfivenm_lcell_comb \u1|CLK_DELAY[5]~26 (
// Equation(s):
// \u1|CLK_DELAY[5]~26_combout  = (\u1|CLK_DELAY [5] & (!\u1|CLK_DELAY[4]~25 )) # (!\u1|CLK_DELAY [5] & ((\u1|CLK_DELAY[4]~25 ) # (GND)))
// \u1|CLK_DELAY[5]~27  = CARRY((!\u1|CLK_DELAY[4]~25 ) # (!\u1|CLK_DELAY [5]))

	.dataa(\u1|CLK_DELAY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[4]~25 ),
	.combout(\u1|CLK_DELAY[5]~26_combout ),
	.cout(\u1|CLK_DELAY[5]~27 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[5]~26 .lut_mask = 16'h5A5F;
defparam \u1|CLK_DELAY[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N11
dffeas \u1|CLK_DELAY[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[5] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N12
fiftyfivenm_lcell_comb \u1|CLK_DELAY[6]~28 (
// Equation(s):
// \u1|CLK_DELAY[6]~28_combout  = (\u1|CLK_DELAY [6] & (\u1|CLK_DELAY[5]~27  $ (GND))) # (!\u1|CLK_DELAY [6] & (!\u1|CLK_DELAY[5]~27  & VCC))
// \u1|CLK_DELAY[6]~29  = CARRY((\u1|CLK_DELAY [6] & !\u1|CLK_DELAY[5]~27 ))

	.dataa(\u1|CLK_DELAY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[5]~27 ),
	.combout(\u1|CLK_DELAY[6]~28_combout ),
	.cout(\u1|CLK_DELAY[6]~29 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[6]~28 .lut_mask = 16'hA50A;
defparam \u1|CLK_DELAY[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N13
dffeas \u1|CLK_DELAY[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[6] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N14
fiftyfivenm_lcell_comb \u1|CLK_DELAY[7]~30 (
// Equation(s):
// \u1|CLK_DELAY[7]~30_combout  = (\u1|CLK_DELAY [7] & (!\u1|CLK_DELAY[6]~29 )) # (!\u1|CLK_DELAY [7] & ((\u1|CLK_DELAY[6]~29 ) # (GND)))
// \u1|CLK_DELAY[7]~31  = CARRY((!\u1|CLK_DELAY[6]~29 ) # (!\u1|CLK_DELAY [7]))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[6]~29 ),
	.combout(\u1|CLK_DELAY[7]~30_combout ),
	.cout(\u1|CLK_DELAY[7]~31 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[7]~30 .lut_mask = 16'h3C3F;
defparam \u1|CLK_DELAY[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N15
dffeas \u1|CLK_DELAY[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[7] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N16
fiftyfivenm_lcell_comb \u1|CLK_DELAY[8]~32 (
// Equation(s):
// \u1|CLK_DELAY[8]~32_combout  = (\u1|CLK_DELAY [8] & (\u1|CLK_DELAY[7]~31  $ (GND))) # (!\u1|CLK_DELAY [8] & (!\u1|CLK_DELAY[7]~31  & VCC))
// \u1|CLK_DELAY[8]~33  = CARRY((\u1|CLK_DELAY [8] & !\u1|CLK_DELAY[7]~31 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[7]~31 ),
	.combout(\u1|CLK_DELAY[8]~32_combout ),
	.cout(\u1|CLK_DELAY[8]~33 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[8]~32 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N17
dffeas \u1|CLK_DELAY[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[8] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N18
fiftyfivenm_lcell_comb \u1|CLK_DELAY[9]~34 (
// Equation(s):
// \u1|CLK_DELAY[9]~34_combout  = (\u1|CLK_DELAY [9] & (!\u1|CLK_DELAY[8]~33 )) # (!\u1|CLK_DELAY [9] & ((\u1|CLK_DELAY[8]~33 ) # (GND)))
// \u1|CLK_DELAY[9]~35  = CARRY((!\u1|CLK_DELAY[8]~33 ) # (!\u1|CLK_DELAY [9]))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[8]~33 ),
	.combout(\u1|CLK_DELAY[9]~34_combout ),
	.cout(\u1|CLK_DELAY[9]~35 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[9]~34 .lut_mask = 16'h3C3F;
defparam \u1|CLK_DELAY[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N19
dffeas \u1|CLK_DELAY[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[9] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N20
fiftyfivenm_lcell_comb \u1|CLK_DELAY[10]~36 (
// Equation(s):
// \u1|CLK_DELAY[10]~36_combout  = (\u1|CLK_DELAY [10] & (\u1|CLK_DELAY[9]~35  $ (GND))) # (!\u1|CLK_DELAY [10] & (!\u1|CLK_DELAY[9]~35  & VCC))
// \u1|CLK_DELAY[10]~37  = CARRY((\u1|CLK_DELAY [10] & !\u1|CLK_DELAY[9]~35 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[9]~35 ),
	.combout(\u1|CLK_DELAY[10]~36_combout ),
	.cout(\u1|CLK_DELAY[10]~37 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[10]~36 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N21
dffeas \u1|CLK_DELAY[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[10] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N22
fiftyfivenm_lcell_comb \u1|CLK_DELAY[11]~38 (
// Equation(s):
// \u1|CLK_DELAY[11]~38_combout  = (\u1|CLK_DELAY [11] & (!\u1|CLK_DELAY[10]~37 )) # (!\u1|CLK_DELAY [11] & ((\u1|CLK_DELAY[10]~37 ) # (GND)))
// \u1|CLK_DELAY[11]~39  = CARRY((!\u1|CLK_DELAY[10]~37 ) # (!\u1|CLK_DELAY [11]))

	.dataa(\u1|CLK_DELAY [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[10]~37 ),
	.combout(\u1|CLK_DELAY[11]~38_combout ),
	.cout(\u1|CLK_DELAY[11]~39 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[11]~38 .lut_mask = 16'h5A5F;
defparam \u1|CLK_DELAY[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N23
dffeas \u1|CLK_DELAY[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[11] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N24
fiftyfivenm_lcell_comb \u1|CLK_DELAY[12]~40 (
// Equation(s):
// \u1|CLK_DELAY[12]~40_combout  = (\u1|CLK_DELAY [12] & (\u1|CLK_DELAY[11]~39  $ (GND))) # (!\u1|CLK_DELAY [12] & (!\u1|CLK_DELAY[11]~39  & VCC))
// \u1|CLK_DELAY[12]~41  = CARRY((\u1|CLK_DELAY [12] & !\u1|CLK_DELAY[11]~39 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[11]~39 ),
	.combout(\u1|CLK_DELAY[12]~40_combout ),
	.cout(\u1|CLK_DELAY[12]~41 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[12]~40 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N25
dffeas \u1|CLK_DELAY[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[12] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N26
fiftyfivenm_lcell_comb \u1|CLK_DELAY[13]~42 (
// Equation(s):
// \u1|CLK_DELAY[13]~42_combout  = (\u1|CLK_DELAY [13] & (!\u1|CLK_DELAY[12]~41 )) # (!\u1|CLK_DELAY [13] & ((\u1|CLK_DELAY[12]~41 ) # (GND)))
// \u1|CLK_DELAY[13]~43  = CARRY((!\u1|CLK_DELAY[12]~41 ) # (!\u1|CLK_DELAY [13]))

	.dataa(\u1|CLK_DELAY [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[12]~41 ),
	.combout(\u1|CLK_DELAY[13]~42_combout ),
	.cout(\u1|CLK_DELAY[13]~43 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[13]~42 .lut_mask = 16'h5A5F;
defparam \u1|CLK_DELAY[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N27
dffeas \u1|CLK_DELAY[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[13] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N28
fiftyfivenm_lcell_comb \u1|CLK_DELAY[14]~44 (
// Equation(s):
// \u1|CLK_DELAY[14]~44_combout  = (\u1|CLK_DELAY [14] & (\u1|CLK_DELAY[13]~43  $ (GND))) # (!\u1|CLK_DELAY [14] & (!\u1|CLK_DELAY[13]~43  & VCC))
// \u1|CLK_DELAY[14]~45  = CARRY((\u1|CLK_DELAY [14] & !\u1|CLK_DELAY[13]~43 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[13]~43 ),
	.combout(\u1|CLK_DELAY[14]~44_combout ),
	.cout(\u1|CLK_DELAY[14]~45 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[14]~44 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N29
dffeas \u1|CLK_DELAY[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[14] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y32_N30
fiftyfivenm_lcell_comb \u1|CLK_DELAY[15]~46 (
// Equation(s):
// \u1|CLK_DELAY[15]~46_combout  = \u1|CLK_DELAY [15] $ (\u1|CLK_DELAY[14]~45 )

	.dataa(\u1|CLK_DELAY [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|CLK_DELAY[14]~45 ),
	.combout(\u1|CLK_DELAY[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CLK_DELAY[15]~46 .lut_mask = 16'h5A5A;
defparam \u1|CLK_DELAY[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y32_N31
dffeas \u1|CLK_DELAY[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[15] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N16
fiftyfivenm_lcell_comb \u1|LessThan0~5 (
// Equation(s):
// \u1|LessThan0~5_combout  = (\u1|LessThan0~4_combout ) # ((\u1|CLK_DELAY [15]) # (\u1|CLK_DELAY [14]))

	.dataa(gnd),
	.datab(\u1|LessThan0~4_combout ),
	.datac(\u1|CLK_DELAY [15]),
	.datad(\u1|CLK_DELAY [14]),
	.cin(gnd),
	.combout(\u1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \u1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y32_N1
dffeas \u1|CLK_DELAY[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[0] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y32_N3
dffeas \u1|CLK_DELAY[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[1] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N12
fiftyfivenm_lcell_comb \u1|LessThan0~2 (
// Equation(s):
// \u1|LessThan0~2_combout  = (\u1|CLK_DELAY [1] & (\u1|CLK_DELAY [2] & (\u1|CLK_DELAY [0] & \u1|CLK_DELAY [3])))

	.dataa(\u1|CLK_DELAY [1]),
	.datab(\u1|CLK_DELAY [2]),
	.datac(\u1|CLK_DELAY [0]),
	.datad(\u1|CLK_DELAY [3]),
	.cin(gnd),
	.combout(\u1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~2 .lut_mask = 16'h8000;
defparam \u1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N14
fiftyfivenm_lcell_comb \u1|LessThan0~3 (
// Equation(s):
// \u1|LessThan0~3_combout  = (\u1|CLK_DELAY [4] & \u1|CLK_DELAY [5])

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [4]),
	.datac(\u1|CLK_DELAY [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~3 .lut_mask = 16'hC0C0;
defparam \u1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N4
fiftyfivenm_lcell_comb \u1|LessThan0~0 (
// Equation(s):
// \u1|LessThan0~0_combout  = (\u1|CLK_DELAY [9]) # ((\u1|CLK_DELAY [6]) # ((\u1|CLK_DELAY [7]) # (\u1|CLK_DELAY [8])))

	.dataa(\u1|CLK_DELAY [9]),
	.datab(\u1|CLK_DELAY [6]),
	.datac(\u1|CLK_DELAY [7]),
	.datad(\u1|CLK_DELAY [8]),
	.cin(gnd),
	.combout(\u1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \u1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N18
fiftyfivenm_lcell_comb \u1|LessThan0~1 (
// Equation(s):
// \u1|LessThan0~1_combout  = (\u1|CLK_DELAY [12]) # ((\u1|CLK_DELAY [11]) # ((\u1|CLK_DELAY [10]) # (\u1|CLK_DELAY [13])))

	.dataa(\u1|CLK_DELAY [12]),
	.datab(\u1|CLK_DELAY [11]),
	.datac(\u1|CLK_DELAY [10]),
	.datad(\u1|CLK_DELAY [13]),
	.cin(gnd),
	.combout(\u1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \u1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N20
fiftyfivenm_lcell_comb \u1|LessThan0~4 (
// Equation(s):
// \u1|LessThan0~4_combout  = (\u1|LessThan0~0_combout ) # ((\u1|LessThan0~1_combout ) # ((\u1|LessThan0~2_combout  & \u1|LessThan0~3_combout )))

	.dataa(\u1|LessThan0~2_combout ),
	.datab(\u1|LessThan0~3_combout ),
	.datac(\u1|LessThan0~0_combout ),
	.datad(\u1|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~4 .lut_mask = 16'hFFF8;
defparam \u1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N26
fiftyfivenm_lcell_comb \u1|CLK_1M~0 (
// Equation(s):
// \u1|CLK_1M~0_combout  = \u1|CLK_1M~q  $ (((\u1|LessThan0~4_combout ) # ((\u1|CLK_DELAY [15]) # (\u1|CLK_DELAY [14]))))

	.dataa(\u1|CLK_1M~q ),
	.datab(\u1|LessThan0~4_combout ),
	.datac(\u1|CLK_DELAY [15]),
	.datad(\u1|CLK_DELAY [14]),
	.cin(gnd),
	.combout(\u1|CLK_1M~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CLK_1M~0 .lut_mask = 16'h5556;
defparam \u1|CLK_1M~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N0
fiftyfivenm_lcell_comb \u1|CLK_1M~feeder (
// Equation(s):
// \u1|CLK_1M~feeder_combout  = \u1|CLK_1M~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|CLK_1M~0_combout ),
	.cin(gnd),
	.combout(\u1|CLK_1M~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CLK_1M~feeder .lut_mask = 16'hFF00;
defparam \u1|CLK_1M~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y38_N1
dffeas \u1|CLK_1M (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\u1|CLK_1M~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_1M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_1M .is_wysiwyg = "true";
defparam \u1|CLK_1M .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \u1|CLK_1M~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|CLK_1M~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|CLK_1M~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|CLK_1M~clkctrl .clock_type = "global clock";
defparam \u1|CLK_1M~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
fiftyfivenm_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
fiftyfivenm_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
fiftyfivenm_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X43_Y40_N0
fiftyfivenm_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X41_Y38_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hFA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hFA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N4
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 .lut_mask = 16'h33CC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h3C3F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N8
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hC30C;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hD8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h004C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hBA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hCC50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'h1F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N28
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N19
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~10 .lut_mask = 16'hAA02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hEC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~11 .lut_mask = 16'hFEFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4000;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N28
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0033;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~1 .lut_mask = 16'h0808;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N20
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~1_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h7077;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N2
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N0
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .lut_mask = 16'hF444;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N1
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N4
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N30
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .lut_mask = 16'hD5C0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N31
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N8
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .lut_mask = 16'hF444;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N17
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hA5A5;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N26
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .lut_mask = 16'hD5C0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N27
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0800;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N22
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~1_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .lut_mask = 16'hF8FF;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N12
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .lut_mask = 16'hF444;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N13
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N2
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00CC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N30
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~9 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~9 .lut_mask = 16'hECCC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N22
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 .lut_mask = 16'hF4F0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N9
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h3C3F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y34_N11
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N12
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hC30C;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y34_N13
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h3C3F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y34_N15
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hF00F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y34_N17
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N27
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 .lut_mask = 16'h8C80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N17
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y34_N9
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N19
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N25
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N5
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N7
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N25
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N13
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 16'h0300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h2332;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'hECF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'h88F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h3500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .lut_mask = 16'h3C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y35_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'hFF05;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'hFA84;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h663A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'hCCA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'h0152;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .lut_mask = 16'hCFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 .lut_mask = 16'hCCDC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'hD888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .lut_mask = 16'h0030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h4CF7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h4F44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hCCDC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h00E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hFFEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'hCCA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .lut_mask = 16'h33CC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N22
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 .lut_mask = 16'hA50A;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 .lut_mask = 16'h3C3F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .lut_mask = 16'hFF08;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N25
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N26
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16 .lut_mask = 16'hA5A5;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y36_N27
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N12
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9 .lut_mask = 16'hFFBF;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~9_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10 .lut_mask = 16'hCCFC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N19
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N20
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 .lut_mask = 16'h3C3F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y36_N21
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N23
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~10_combout ),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N30
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0063;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h4402;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hD888;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h3300;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N22
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4 .lut_mask = 16'hFFA8;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N11
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hA0A1;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N0
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0800;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N4
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h5504;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N12
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3320;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N13
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N30
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hF000;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N2
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h3003;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h3230;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N7
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N8
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'hF2F0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N28
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'hF888;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N8
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h2320;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N9
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N8
fiftyfivenm_lcell_comb \u1|COUNTER[0]~8 (
// Equation(s):
// \u1|COUNTER[0]~8_combout  = \u1|COUNTER [0] $ (VCC)
// \u1|COUNTER[0]~9  = CARRY(\u1|COUNTER [0])

	.dataa(gnd),
	.datab(\u1|COUNTER [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|COUNTER[0]~8_combout ),
	.cout(\u1|COUNTER[0]~9 ));
// synopsys translate_off
defparam \u1|COUNTER[0]~8 .lut_mask = 16'h33CC;
defparam \u1|COUNTER[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N10
fiftyfivenm_lcell_comb \u1|Selector40~0 (
// Equation(s):
// \u1|Selector40~0_combout  = (!\u1|ST [1] & \u1|ST [0])

	.dataa(gnd),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector40~0 .lut_mask = 16'h3030;
defparam \u1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N10
fiftyfivenm_lcell_comb \u1|COUNTER[1]~13 (
// Equation(s):
// \u1|COUNTER[1]~13_combout  = (\u1|COUNTER [1] & (!\u1|COUNTER[0]~9 )) # (!\u1|COUNTER [1] & ((\u1|COUNTER[0]~9 ) # (GND)))
// \u1|COUNTER[1]~14  = CARRY((!\u1|COUNTER[0]~9 ) # (!\u1|COUNTER [1]))

	.dataa(\u1|COUNTER [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[0]~9 ),
	.combout(\u1|COUNTER[1]~13_combout ),
	.cout(\u1|COUNTER[1]~14 ));
// synopsys translate_off
defparam \u1|COUNTER[1]~13 .lut_mask = 16'h5A5F;
defparam \u1|COUNTER[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N12
fiftyfivenm_lcell_comb \u1|COUNTER[2]~15 (
// Equation(s):
// \u1|COUNTER[2]~15_combout  = (\u1|COUNTER [2] & (\u1|COUNTER[1]~14  $ (GND))) # (!\u1|COUNTER [2] & (!\u1|COUNTER[1]~14  & VCC))
// \u1|COUNTER[2]~16  = CARRY((\u1|COUNTER [2] & !\u1|COUNTER[1]~14 ))

	.dataa(\u1|COUNTER [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[1]~14 ),
	.combout(\u1|COUNTER[2]~15_combout ),
	.cout(\u1|COUNTER[2]~16 ));
// synopsys translate_off
defparam \u1|COUNTER[2]~15 .lut_mask = 16'hA50A;
defparam \u1|COUNTER[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N30
fiftyfivenm_lcell_comb \u1|Decoder0~5 (
// Equation(s):
// \u1|Decoder0~5_combout  = (!\u1|ST [0] & (\u1|ST [1] & (\u1|ST [2] & \u1|ST [3])))

	.dataa(\u1|ST [0]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~5 .lut_mask = 16'h4000;
defparam \u1|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N2
fiftyfivenm_lcell_comb \u1|WideOr2~0 (
// Equation(s):
// \u1|WideOr2~0_combout  = (\u1|ST [3] & ((\u1|ST [1] $ (!\u1|ST [0])) # (!\u1|ST [2])))

	.dataa(\u1|ST [2]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WideOr2~0 .lut_mask = 16'hD700;
defparam \u1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N20
fiftyfivenm_lcell_comb \u1|Selector2~0 (
// Equation(s):
// \u1|Selector2~0_combout  = (\u1|Decoder0~6_combout ) # ((\u1|Decoder0~5_combout ) # ((\u1|ST [3] & \u1|WideOr2~0_combout )))

	.dataa(\u1|Decoder0~6_combout ),
	.datab(\u1|Decoder0~5_combout ),
	.datac(\u1|ST [3]),
	.datad(\u1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector2~0 .lut_mask = 16'hFEEE;
defparam \u1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N21
dffeas \u1|ST[3] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ST[3] .is_wysiwyg = "true";
defparam \u1|ST[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N8
fiftyfivenm_lcell_comb \u1|Selector13~0 (
// Equation(s):
// \u1|Selector13~0_combout  = (!\u1|ST [0] & !\u1|ST [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [2]),
	.cin(gnd),
	.combout(\u1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector13~0 .lut_mask = 16'h000F;
defparam \u1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N14
fiftyfivenm_lcell_comb \u1|COUNTER[7]~11 (
// Equation(s):
// \u1|COUNTER[7]~11_combout  = (!\u1|ST [3] & (!\u1|ST [1] & (\RESET_DELAY_n~q  & !\u1|Selector13~0_combout )))

	.dataa(\u1|ST [3]),
	.datab(\u1|ST [1]),
	.datac(\RESET_DELAY_n~q ),
	.datad(\u1|Selector13~0_combout ),
	.cin(gnd),
	.combout(\u1|COUNTER[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|COUNTER[7]~11 .lut_mask = 16'h0010;
defparam \u1|COUNTER[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N8
fiftyfivenm_lcell_comb \u1|Decoder0~7 (
// Equation(s):
// \u1|Decoder0~7_combout  = (\u1|ST [0] & (\u1|ST [2] & (!\u1|ST [1] & !\u1|ST [3])))

	.dataa(\u1|ST [0]),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [1]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~7 .lut_mask = 16'h0008;
defparam \u1|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N12
fiftyfivenm_lcell_comb \u1|Decoder0~8 (
// Equation(s):
// \u1|Decoder0~8_combout  = (\u1|ST [0] & (\u1|ST [2] & (!\u1|ST [1] & \u1|ST [3])))

	.dataa(\u1|ST [0]),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [1]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~8 .lut_mask = 16'h0800;
defparam \u1|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N28
fiftyfivenm_lcell_comb \u1|Selector22~0 (
// Equation(s):
// \u1|Selector22~0_combout  = (\u1|Add2~0_combout ) # ((\u1|W_R~q  & ((\u1|Decoder0~7_combout ) # (!\u1|Decoder0~8_combout ))))

	.dataa(\u1|Add2~0_combout ),
	.datab(\u1|Decoder0~7_combout ),
	.datac(\u1|W_R~q ),
	.datad(\u1|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\u1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector22~0 .lut_mask = 16'hEAFA;
defparam \u1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N29
dffeas \u1|W_R (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_R .is_wysiwyg = "true";
defparam \u1|W_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N18
fiftyfivenm_lcell_comb \u1|SCLK~0 (
// Equation(s):
// \u1|SCLK~0_combout  = ((\u1|W_R~q ) # (!\u1|Equal0~0_combout )) # (!\u1|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u1|Equal0~1_combout ),
	.datac(\u1|Equal0~0_combout ),
	.datad(\u1|W_R~q ),
	.cin(gnd),
	.combout(\u1|SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|SCLK~0 .lut_mask = 16'hFF3F;
defparam \u1|SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N8
fiftyfivenm_lcell_comb \u1|COUNTER[7]~12 (
// Equation(s):
// \u1|COUNTER[7]~12_combout  = (\u1|COUNTER[7]~11_combout  & (((!\u1|SCLK~0_combout ) # (!\u1|ST [0])) # (!\u1|ST [2])))

	.dataa(\u1|ST [2]),
	.datab(\u1|COUNTER[7]~11_combout ),
	.datac(\u1|ST [0]),
	.datad(\u1|SCLK~0_combout ),
	.cin(gnd),
	.combout(\u1|COUNTER[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|COUNTER[7]~12 .lut_mask = 16'h4CCC;
defparam \u1|COUNTER[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N13
dffeas \u1|COUNTER[2] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[4]~10_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[2] .is_wysiwyg = "true";
defparam \u1|COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N14
fiftyfivenm_lcell_comb \u1|COUNTER[3]~17 (
// Equation(s):
// \u1|COUNTER[3]~17_combout  = (\u1|COUNTER [3] & (!\u1|COUNTER[2]~16 )) # (!\u1|COUNTER [3] & ((\u1|COUNTER[2]~16 ) # (GND)))
// \u1|COUNTER[3]~18  = CARRY((!\u1|COUNTER[2]~16 ) # (!\u1|COUNTER [3]))

	.dataa(gnd),
	.datab(\u1|COUNTER [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[2]~16 ),
	.combout(\u1|COUNTER[3]~17_combout ),
	.cout(\u1|COUNTER[3]~18 ));
// synopsys translate_off
defparam \u1|COUNTER[3]~17 .lut_mask = 16'h3C3F;
defparam \u1|COUNTER[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y34_N15
dffeas \u1|COUNTER[3] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[4]~10_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[3] .is_wysiwyg = "true";
defparam \u1|COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N16
fiftyfivenm_lcell_comb \u1|COUNTER[4]~19 (
// Equation(s):
// \u1|COUNTER[4]~19_combout  = (\u1|COUNTER [4] & (\u1|COUNTER[3]~18  $ (GND))) # (!\u1|COUNTER [4] & (!\u1|COUNTER[3]~18  & VCC))
// \u1|COUNTER[4]~20  = CARRY((\u1|COUNTER [4] & !\u1|COUNTER[3]~18 ))

	.dataa(gnd),
	.datab(\u1|COUNTER [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[3]~18 ),
	.combout(\u1|COUNTER[4]~19_combout ),
	.cout(\u1|COUNTER[4]~20 ));
// synopsys translate_off
defparam \u1|COUNTER[4]~19 .lut_mask = 16'hC30C;
defparam \u1|COUNTER[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y34_N17
dffeas \u1|COUNTER[4] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[4]~10_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[4] .is_wysiwyg = "true";
defparam \u1|COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N18
fiftyfivenm_lcell_comb \u1|COUNTER[5]~21 (
// Equation(s):
// \u1|COUNTER[5]~21_combout  = (\u1|COUNTER [5] & (!\u1|COUNTER[4]~20 )) # (!\u1|COUNTER [5] & ((\u1|COUNTER[4]~20 ) # (GND)))
// \u1|COUNTER[5]~22  = CARRY((!\u1|COUNTER[4]~20 ) # (!\u1|COUNTER [5]))

	.dataa(gnd),
	.datab(\u1|COUNTER [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[4]~20 ),
	.combout(\u1|COUNTER[5]~21_combout ),
	.cout(\u1|COUNTER[5]~22 ));
// synopsys translate_off
defparam \u1|COUNTER[5]~21 .lut_mask = 16'h3C3F;
defparam \u1|COUNTER[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y34_N19
dffeas \u1|COUNTER[5] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[4]~10_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[5] .is_wysiwyg = "true";
defparam \u1|COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N20
fiftyfivenm_lcell_comb \u1|COUNTER[6]~23 (
// Equation(s):
// \u1|COUNTER[6]~23_combout  = (\u1|COUNTER [6] & (\u1|COUNTER[5]~22  $ (GND))) # (!\u1|COUNTER [6] & (!\u1|COUNTER[5]~22  & VCC))
// \u1|COUNTER[6]~24  = CARRY((\u1|COUNTER [6] & !\u1|COUNTER[5]~22 ))

	.dataa(gnd),
	.datab(\u1|COUNTER [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[5]~22 ),
	.combout(\u1|COUNTER[6]~23_combout ),
	.cout(\u1|COUNTER[6]~24 ));
// synopsys translate_off
defparam \u1|COUNTER[6]~23 .lut_mask = 16'hC30C;
defparam \u1|COUNTER[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y34_N21
dffeas \u1|COUNTER[6] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[4]~10_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[6] .is_wysiwyg = "true";
defparam \u1|COUNTER[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N22
fiftyfivenm_lcell_comb \u1|COUNTER[7]~25 (
// Equation(s):
// \u1|COUNTER[7]~25_combout  = \u1|COUNTER [7] $ (\u1|COUNTER[6]~24 )

	.dataa(\u1|COUNTER [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|COUNTER[6]~24 ),
	.combout(\u1|COUNTER[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|COUNTER[7]~25 .lut_mask = 16'h5A5A;
defparam \u1|COUNTER[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y34_N23
dffeas \u1|COUNTER[7] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[4]~10_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[7] .is_wysiwyg = "true";
defparam \u1|COUNTER[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N28
fiftyfivenm_lcell_comb \u1|Equal0~1 (
// Equation(s):
// \u1|Equal0~1_combout  = (!\u1|COUNTER [5] & (!\u1|COUNTER [6] & (!\u1|COUNTER [7] & \u1|COUNTER [4])))

	.dataa(\u1|COUNTER [5]),
	.datab(\u1|COUNTER [6]),
	.datac(\u1|COUNTER [7]),
	.datad(\u1|COUNTER [4]),
	.cin(gnd),
	.combout(\u1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~1 .lut_mask = 16'h0100;
defparam \u1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N0
fiftyfivenm_lcell_comb \u1|Selector3~0 (
// Equation(s):
// \u1|Selector3~0_combout  = (\u1|Equal0~0_combout  & (\u1|Equal0~1_combout  & (!\u1|ST [1] & \u1|W_R~q )))

	.dataa(\u1|Equal0~0_combout ),
	.datab(\u1|Equal0~1_combout ),
	.datac(\u1|ST [1]),
	.datad(\u1|W_R~q ),
	.cin(gnd),
	.combout(\u1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector3~0 .lut_mask = 16'h0800;
defparam \u1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N2
fiftyfivenm_lcell_comb \u1|WideOr18~0 (
// Equation(s):
// \u1|WideOr18~0_combout  = (\u1|ST [1]) # ((\u1|ST [3]) # (\u1|ST [0] $ (\u1|ST [2])))

	.dataa(\u1|ST [0]),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [1]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WideOr18~0 .lut_mask = 16'hFFF6;
defparam \u1|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N24
fiftyfivenm_lcell_comb \u1|Selector50~0 (
// Equation(s):
// \u1|Selector50~0_combout  = (\u1|WideOr18~0_combout ) # ((\u1|Decoder0~7_combout  & ((!\u1|Equal0~1_combout ) # (!\u1|Equal0~0_combout ))))

	.dataa(\u1|Equal0~0_combout ),
	.datab(\u1|Equal0~1_combout ),
	.datac(\u1|Decoder0~7_combout ),
	.datad(\u1|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector50~0 .lut_mask = 16'hFF70;
defparam \u1|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N4
fiftyfivenm_lcell_comb \u1|Add2~1 (
// Equation(s):
// \u1|Add2~1_combout  = (\u1|WORD_CNT [0] & (\u1|W_R~q  $ (VCC))) # (!\u1|WORD_CNT [0] & (\u1|W_R~q  & VCC))
// \u1|Add2~2  = CARRY((\u1|WORD_CNT [0] & \u1|W_R~q ))

	.dataa(\u1|WORD_CNT [0]),
	.datab(\u1|W_R~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Add2~1_combout ),
	.cout(\u1|Add2~2 ));
// synopsys translate_off
defparam \u1|Add2~1 .lut_mask = 16'h6688;
defparam \u1|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N22
fiftyfivenm_lcell_comb \u1|Selector56~0 (
// Equation(s):
// \u1|Selector56~0_combout  = (\u1|Add2~0_combout  & ((\u1|Add2~1_combout ) # ((\u1|WORD_CNT [0] & \u1|Selector50~0_combout )))) # (!\u1|Add2~0_combout  & (((\u1|WORD_CNT [0] & \u1|Selector50~0_combout ))))

	.dataa(\u1|Add2~0_combout ),
	.datab(\u1|Add2~1_combout ),
	.datac(\u1|WORD_CNT [0]),
	.datad(\u1|Selector50~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector56~0 .lut_mask = 16'hF888;
defparam \u1|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N23
dffeas \u1|WORD_CNT[0] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[0] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N6
fiftyfivenm_lcell_comb \u1|Add2~3 (
// Equation(s):
// \u1|Add2~3_combout  = (\u1|WORD_CNT [1] & (!\u1|Add2~2 )) # (!\u1|WORD_CNT [1] & ((\u1|Add2~2 ) # (GND)))
// \u1|Add2~4  = CARRY((!\u1|Add2~2 ) # (!\u1|WORD_CNT [1]))

	.dataa(gnd),
	.datab(\u1|WORD_CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~2 ),
	.combout(\u1|Add2~3_combout ),
	.cout(\u1|Add2~4 ));
// synopsys translate_off
defparam \u1|Add2~3 .lut_mask = 16'h3C3F;
defparam \u1|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N20
fiftyfivenm_lcell_comb \u1|Selector55~0 (
// Equation(s):
// \u1|Selector55~0_combout  = (\u1|Add2~0_combout  & ((\u1|Add2~3_combout ) # ((\u1|Selector50~0_combout  & \u1|WORD_CNT [1])))) # (!\u1|Add2~0_combout  & (\u1|Selector50~0_combout  & (\u1|WORD_CNT [1])))

	.dataa(\u1|Add2~0_combout ),
	.datab(\u1|Selector50~0_combout ),
	.datac(\u1|WORD_CNT [1]),
	.datad(\u1|Add2~3_combout ),
	.cin(gnd),
	.combout(\u1|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector55~0 .lut_mask = 16'hEAC0;
defparam \u1|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N21
dffeas \u1|WORD_CNT[1] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[1] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N8
fiftyfivenm_lcell_comb \u1|Add2~5 (
// Equation(s):
// \u1|Add2~5_combout  = (\u1|WORD_CNT [2] & (\u1|Add2~4  $ (GND))) # (!\u1|WORD_CNT [2] & (!\u1|Add2~4  & VCC))
// \u1|Add2~6  = CARRY((\u1|WORD_CNT [2] & !\u1|Add2~4 ))

	.dataa(gnd),
	.datab(\u1|WORD_CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~4 ),
	.combout(\u1|Add2~5_combout ),
	.cout(\u1|Add2~6 ));
// synopsys translate_off
defparam \u1|Add2~5 .lut_mask = 16'hC30C;
defparam \u1|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N30
fiftyfivenm_lcell_comb \u1|Selector54~0 (
// Equation(s):
// \u1|Selector54~0_combout  = (\u1|Add2~0_combout  & ((\u1|Add2~5_combout ) # ((\u1|WORD_CNT [2] & \u1|Selector50~0_combout )))) # (!\u1|Add2~0_combout  & (((\u1|WORD_CNT [2] & \u1|Selector50~0_combout ))))

	.dataa(\u1|Add2~0_combout ),
	.datab(\u1|Add2~5_combout ),
	.datac(\u1|WORD_CNT [2]),
	.datad(\u1|Selector50~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector54~0 .lut_mask = 16'hF888;
defparam \u1|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N31
dffeas \u1|WORD_CNT[2] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[2] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N10
fiftyfivenm_lcell_comb \u1|Add2~7 (
// Equation(s):
// \u1|Add2~7_combout  = (\u1|WORD_CNT [3] & (!\u1|Add2~6 )) # (!\u1|WORD_CNT [3] & ((\u1|Add2~6 ) # (GND)))
// \u1|Add2~8  = CARRY((!\u1|Add2~6 ) # (!\u1|WORD_CNT [3]))

	.dataa(\u1|WORD_CNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~6 ),
	.combout(\u1|Add2~7_combout ),
	.cout(\u1|Add2~8 ));
// synopsys translate_off
defparam \u1|Add2~7 .lut_mask = 16'h5A5F;
defparam \u1|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N30
fiftyfivenm_lcell_comb \u1|Selector53~0 (
// Equation(s):
// \u1|Selector53~0_combout  = (\u1|Add2~0_combout  & ((\u1|Add2~7_combout ) # ((\u1|Selector50~0_combout  & \u1|WORD_CNT [3])))) # (!\u1|Add2~0_combout  & (\u1|Selector50~0_combout  & (\u1|WORD_CNT [3])))

	.dataa(\u1|Add2~0_combout ),
	.datab(\u1|Selector50~0_combout ),
	.datac(\u1|WORD_CNT [3]),
	.datad(\u1|Add2~7_combout ),
	.cin(gnd),
	.combout(\u1|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector53~0 .lut_mask = 16'hEAC0;
defparam \u1|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N31
dffeas \u1|WORD_CNT[3] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[3] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N22
fiftyfivenm_lcell_comb \u1|Equal5~1 (
// Equation(s):
// \u1|Equal5~1_combout  = (!\u1|WORD_CNT [3] & (!\u1|WORD_CNT [0] & (!\u1|WORD_CNT [2] & !\u1|WORD_CNT [1])))

	.dataa(\u1|WORD_CNT [3]),
	.datab(\u1|WORD_CNT [0]),
	.datac(\u1|WORD_CNT [2]),
	.datad(\u1|WORD_CNT [1]),
	.cin(gnd),
	.combout(\u1|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal5~1 .lut_mask = 16'h0001;
defparam \u1|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N4
fiftyfivenm_lcell_comb \u1|Selector3~1 (
// Equation(s):
// \u1|Selector3~1_combout  = (\u1|ST [0] & (\u1|ST [1])) # (!\u1|ST [0] & (((\u1|Equal5~1_combout  & \u1|Equal5~0_combout )) # (!\u1|ST [1])))

	.dataa(\u1|ST [0]),
	.datab(\u1|ST [1]),
	.datac(\u1|Equal5~1_combout ),
	.datad(\u1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector3~1 .lut_mask = 16'hD999;
defparam \u1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N14
fiftyfivenm_lcell_comb \u1|Selector3~2 (
// Equation(s):
// \u1|Selector3~2_combout  = (\u1|ST [2] & (((\u1|Selector3~0_combout ) # (\u1|Selector3~1_combout )))) # (!\u1|ST [2] & (\u1|ST [0]))

	.dataa(\u1|ST [0]),
	.datab(\u1|Selector3~0_combout ),
	.datac(\u1|Selector3~1_combout ),
	.datad(\u1|ST [2]),
	.cin(gnd),
	.combout(\u1|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector3~2 .lut_mask = 16'hFCAA;
defparam \u1|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N6
fiftyfivenm_lcell_comb \u1|Selector3~3 (
// Equation(s):
// \u1|Selector3~3_combout  = (\u1|ST [3] & (!\u1|Selector40~0_combout  & ((\u1|ST [2])))) # (!\u1|ST [3] & (((\u1|Selector3~2_combout ))))

	.dataa(\u1|Selector40~0_combout ),
	.datab(\u1|Selector3~2_combout ),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector3~3 .lut_mask = 16'h50CC;
defparam \u1|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y34_N7
dffeas \u1|ST[2] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ST[2] .is_wysiwyg = "true";
defparam \u1|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N0
fiftyfivenm_lcell_comb \u1|COUNTER[4]~10 (
// Equation(s):
// \u1|COUNTER[4]~10_combout  = (\u1|ST [0]) # (!\u1|ST [2])

	.dataa(gnd),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|COUNTER[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|COUNTER[4]~10 .lut_mask = 16'hF3F3;
defparam \u1|COUNTER[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N9
dffeas \u1|COUNTER[0] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[4]~10_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[0] .is_wysiwyg = "true";
defparam \u1|COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N11
dffeas \u1|COUNTER[1] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[4]~10_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[1] .is_wysiwyg = "true";
defparam \u1|COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N26
fiftyfivenm_lcell_comb \u1|Equal0~0 (
// Equation(s):
// \u1|Equal0~0_combout  = (!\u1|COUNTER [1] & (!\u1|COUNTER [3] & (!\u1|COUNTER [0] & !\u1|COUNTER [2])))

	.dataa(\u1|COUNTER [1]),
	.datab(\u1|COUNTER [3]),
	.datac(\u1|COUNTER [0]),
	.datad(\u1|COUNTER [2]),
	.cin(gnd),
	.combout(\u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~0 .lut_mask = 16'h0001;
defparam \u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N26
fiftyfivenm_lcell_comb \u1|Add2~0 (
// Equation(s):
// \u1|Add2~0_combout  = (\u1|Equal0~0_combout  & (\u1|Equal0~1_combout  & \u1|Decoder0~7_combout ))

	.dataa(\u1|Equal0~0_combout ),
	.datab(\u1|Equal0~1_combout ),
	.datac(\u1|Decoder0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~0 .lut_mask = 16'h8080;
defparam \u1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N12
fiftyfivenm_lcell_comb \u1|Add2~9 (
// Equation(s):
// \u1|Add2~9_combout  = (\u1|WORD_CNT [4] & (\u1|Add2~8  $ (GND))) # (!\u1|WORD_CNT [4] & (!\u1|Add2~8  & VCC))
// \u1|Add2~10  = CARRY((\u1|WORD_CNT [4] & !\u1|Add2~8 ))

	.dataa(\u1|WORD_CNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~8 ),
	.combout(\u1|Add2~9_combout ),
	.cout(\u1|Add2~10 ));
// synopsys translate_off
defparam \u1|Add2~9 .lut_mask = 16'hA50A;
defparam \u1|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N26
fiftyfivenm_lcell_comb \u1|Selector52~0 (
// Equation(s):
// \u1|Selector52~0_combout  = (\u1|Add2~0_combout  & ((\u1|Add2~9_combout ) # ((\u1|Selector50~0_combout  & \u1|WORD_CNT [4])))) # (!\u1|Add2~0_combout  & (\u1|Selector50~0_combout  & (\u1|WORD_CNT [4])))

	.dataa(\u1|Add2~0_combout ),
	.datab(\u1|Selector50~0_combout ),
	.datac(\u1|WORD_CNT [4]),
	.datad(\u1|Add2~9_combout ),
	.cin(gnd),
	.combout(\u1|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector52~0 .lut_mask = 16'hEAC0;
defparam \u1|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N27
dffeas \u1|WORD_CNT[4] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[4] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N14
fiftyfivenm_lcell_comb \u1|Add2~11 (
// Equation(s):
// \u1|Add2~11_combout  = (\u1|WORD_CNT [5] & (!\u1|Add2~10 )) # (!\u1|WORD_CNT [5] & ((\u1|Add2~10 ) # (GND)))
// \u1|Add2~12  = CARRY((!\u1|Add2~10 ) # (!\u1|WORD_CNT [5]))

	.dataa(gnd),
	.datab(\u1|WORD_CNT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~10 ),
	.combout(\u1|Add2~11_combout ),
	.cout(\u1|Add2~12 ));
// synopsys translate_off
defparam \u1|Add2~11 .lut_mask = 16'h3C3F;
defparam \u1|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N0
fiftyfivenm_lcell_comb \u1|Selector51~0 (
// Equation(s):
// \u1|Selector51~0_combout  = (\u1|Add2~0_combout  & ((\u1|Add2~11_combout ) # ((\u1|WORD_CNT [5] & \u1|Selector50~0_combout )))) # (!\u1|Add2~0_combout  & (((\u1|WORD_CNT [5] & \u1|Selector50~0_combout ))))

	.dataa(\u1|Add2~0_combout ),
	.datab(\u1|Add2~11_combout ),
	.datac(\u1|WORD_CNT [5]),
	.datad(\u1|Selector50~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector51~0 .lut_mask = 16'hF888;
defparam \u1|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N1
dffeas \u1|WORD_CNT[5] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[5] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N16
fiftyfivenm_lcell_comb \u1|Add2~13 (
// Equation(s):
// \u1|Add2~13_combout  = (\u1|WORD_CNT [6] & (\u1|Add2~12  $ (GND))) # (!\u1|WORD_CNT [6] & (!\u1|Add2~12  & VCC))
// \u1|Add2~14  = CARRY((\u1|WORD_CNT [6] & !\u1|Add2~12 ))

	.dataa(\u1|WORD_CNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~12 ),
	.combout(\u1|Add2~13_combout ),
	.cout(\u1|Add2~14 ));
// synopsys translate_off
defparam \u1|Add2~13 .lut_mask = 16'hA50A;
defparam \u1|Add2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N2
fiftyfivenm_lcell_comb \u1|Selector50~1 (
// Equation(s):
// \u1|Selector50~1_combout  = (\u1|Add2~0_combout  & ((\u1|Add2~13_combout ) # ((\u1|Selector50~0_combout  & \u1|WORD_CNT [6])))) # (!\u1|Add2~0_combout  & (\u1|Selector50~0_combout  & (\u1|WORD_CNT [6])))

	.dataa(\u1|Add2~0_combout ),
	.datab(\u1|Selector50~0_combout ),
	.datac(\u1|WORD_CNT [6]),
	.datad(\u1|Add2~13_combout ),
	.cin(gnd),
	.combout(\u1|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector50~1 .lut_mask = 16'hEAC0;
defparam \u1|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N3
dffeas \u1|WORD_CNT[6] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector50~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[6] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N18
fiftyfivenm_lcell_comb \u1|Add2~15 (
// Equation(s):
// \u1|Add2~15_combout  = \u1|Add2~14  $ (\u1|WORD_CNT [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|WORD_CNT [7]),
	.cin(\u1|Add2~14 ),
	.combout(\u1|Add2~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~15 .lut_mask = 16'h0FF0;
defparam \u1|Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N28
fiftyfivenm_lcell_comb \u1|Selector49~0 (
// Equation(s):
// \u1|Selector49~0_combout  = (\u1|Add2~0_combout  & ((\u1|Add2~15_combout ) # ((\u1|Selector50~0_combout  & \u1|WORD_CNT [7])))) # (!\u1|Add2~0_combout  & (\u1|Selector50~0_combout  & (\u1|WORD_CNT [7])))

	.dataa(\u1|Add2~0_combout ),
	.datab(\u1|Selector50~0_combout ),
	.datac(\u1|WORD_CNT [7]),
	.datad(\u1|Add2~15_combout ),
	.cin(gnd),
	.combout(\u1|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector49~0 .lut_mask = 16'hEAC0;
defparam \u1|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N29
dffeas \u1|WORD_CNT[7] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[7] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N24
fiftyfivenm_lcell_comb \u1|Equal5~0 (
// Equation(s):
// \u1|Equal5~0_combout  = (!\u1|WORD_CNT [6] & (!\u1|WORD_CNT [5] & (!\u1|WORD_CNT [4] & \u1|WORD_CNT [7])))

	.dataa(\u1|WORD_CNT [6]),
	.datab(\u1|WORD_CNT [5]),
	.datac(\u1|WORD_CNT [4]),
	.datad(\u1|WORD_CNT [7]),
	.cin(gnd),
	.combout(\u1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal5~0 .lut_mask = 16'h0100;
defparam \u1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N26
fiftyfivenm_lcell_comb \u1|Selector4~1 (
// Equation(s):
// \u1|Selector4~1_combout  = (!\u1|ST [0] & (\u1|Equal5~0_combout  & (\u1|Equal5~1_combout  & !\u1|ST [3])))

	.dataa(\u1|ST [0]),
	.datab(\u1|Equal5~0_combout ),
	.datac(\u1|Equal5~1_combout ),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector4~1 .lut_mask = 16'h0040;
defparam \u1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N8
fiftyfivenm_lcell_comb \u1|Selector4~2 (
// Equation(s):
// \u1|Selector4~2_combout  = (!\u1|ST [2] & ((\u1|ST [3]) # (!\u1|ST [0])))

	.dataa(\u1|ST [2]),
	.datab(gnd),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector4~2 .lut_mask = 16'h5505;
defparam \u1|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N12
fiftyfivenm_lcell_comb \u1|Selector4~0 (
// Equation(s):
// \u1|Selector4~0_combout  = (\u1|ST [0] & ((\u1|ST [2]) # ((!\u1|ST [1] & !\u1|ST [3]))))

	.dataa(\u1|ST [2]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector4~0 .lut_mask = 16'hA0B0;
defparam \u1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N28
fiftyfivenm_lcell_comb \u1|Selector4~3 (
// Equation(s):
// \u1|Selector4~3_combout  = (\u1|Selector4~0_combout ) # ((\u1|ST [1] & ((\u1|Selector4~1_combout ) # (\u1|Selector4~2_combout ))))

	.dataa(\u1|Selector4~1_combout ),
	.datab(\u1|Selector4~2_combout ),
	.datac(\u1|ST [1]),
	.datad(\u1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector4~3 .lut_mask = 16'hFFE0;
defparam \u1|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y34_N29
dffeas \u1|ST[1] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ST[1] .is_wysiwyg = "true";
defparam \u1|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N22
fiftyfivenm_lcell_comb \u1|Decoder0~3 (
// Equation(s):
// \u1|Decoder0~3_combout  = (!\u1|ST [0] & (\u1|ST [1] & (\u1|ST [2] & !\u1|ST [3])))

	.dataa(\u1|ST [0]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~3 .lut_mask = 16'h0040;
defparam \u1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N24
fiftyfivenm_lcell_comb \u1|Decoder0~4 (
// Equation(s):
// \u1|Decoder0~4_combout  = (\u1|ST [0] & (\u1|ST [1] & (\u1|ST [2] & !\u1|ST [3])))

	.dataa(\u1|ST [0]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~4 .lut_mask = 16'h0080;
defparam \u1|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N28
fiftyfivenm_lcell_comb \u1|Decoder0~2 (
// Equation(s):
// \u1|Decoder0~2_combout  = (!\u1|ST [0] & (!\u1|ST [1] & (\u1|ST [2] & !\u1|ST [3])))

	.dataa(\u1|ST [0]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~2 .lut_mask = 16'h0010;
defparam \u1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N8
fiftyfivenm_lcell_comb \u1|Selector5~1 (
// Equation(s):
// \u1|Selector5~1_combout  = (\u1|Decoder0~3_combout ) # ((\u1|Decoder0~4_combout ) # ((\u1|Decoder0~5_combout ) # (\u1|Decoder0~2_combout )))

	.dataa(\u1|Decoder0~3_combout ),
	.datab(\u1|Decoder0~4_combout ),
	.datac(\u1|Decoder0~5_combout ),
	.datad(\u1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\u1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector5~1 .lut_mask = 16'hFFFE;
defparam \u1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N20
fiftyfivenm_lcell_comb \u1|Decoder0~1 (
// Equation(s):
// \u1|Decoder0~1_combout  = (!\u1|ST [2] & (\u1|ST [1] & (!\u1|ST [0] & !\u1|ST [3])))

	.dataa(\u1|ST [2]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~1 .lut_mask = 16'h0004;
defparam \u1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N18
fiftyfivenm_lcell_comb \u1|Decoder0~0 (
// Equation(s):
// \u1|Decoder0~0_combout  = (!\u1|ST [2] & (!\u1|ST [1] & (!\u1|ST [0] & !\u1|ST [3])))

	.dataa(\u1|ST [2]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~0 .lut_mask = 16'h0001;
defparam \u1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N0
fiftyfivenm_lcell_comb \u1|Selector5~0 (
// Equation(s):
// \u1|Selector5~0_combout  = (\u1|Decoder0~1_combout ) # ((\u1|Decoder0~0_combout ) # ((\u1|WideOr2~0_combout  & \u1|ST [0])))

	.dataa(\u1|WideOr2~0_combout ),
	.datab(\u1|Decoder0~1_combout ),
	.datac(\u1|ST [0]),
	.datad(\u1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector5~0 .lut_mask = 16'hFFEC;
defparam \u1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N24
fiftyfivenm_lcell_comb \u1|Selector5~2 (
// Equation(s):
// \u1|Selector5~2_combout  = (\u1|Selector5~1_combout ) # (\u1|Selector5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Selector5~1_combout ),
	.datad(\u1|Selector5~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector5~2 .lut_mask = 16'hFFF0;
defparam \u1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y34_N25
dffeas \u1|ST[0] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ST[0] .is_wysiwyg = "true";
defparam \u1|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N10
fiftyfivenm_lcell_comb \u1|Decoder0~6 (
// Equation(s):
// \u1|Decoder0~6_combout  = (\u1|ST [0] & (!\u1|ST [1] & (!\u1|ST [2] & !\u1|ST [3])))

	.dataa(\u1|ST [0]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~6 .lut_mask = 16'h0002;
defparam \u1|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y38_N28
fiftyfivenm_lcell_comb \u1|Selector0~0 (
// Equation(s):
// \u1|Selector0~0_combout  = (\u1|Decoder0~6_combout ) # ((!\u1|Decoder0~5_combout  & \u1|ROM_CK~q ))

	.dataa(\u1|Decoder0~6_combout ),
	.datab(gnd),
	.datac(\u1|Decoder0~5_combout ),
	.datad(\u1|ROM_CK~q ),
	.cin(gnd),
	.combout(\u1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector0~0 .lut_mask = 16'hAFAA;
defparam \u1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N28
fiftyfivenm_lcell_comb \u1|ROM_CK~feeder (
// Equation(s):
// \u1|ROM_CK~feeder_combout  = \u1|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u1|ROM_CK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ROM_CK~feeder .lut_mask = 16'hFF00;
defparam \u1|ROM_CK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y38_N29
dffeas \u1|ROM_CK (
	.clk(\u1|CLK_1M~q ),
	.d(\u1|ROM_CK~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ROM_CK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ROM_CK .is_wysiwyg = "true";
defparam \u1|ROM_CK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \u1|ROM_CK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|ROM_CK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|ROM_CK~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|ROM_CK~clkctrl .clock_type = "global clock";
defparam \u1|ROM_CK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|ROM_CK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\u1|WORD_CNT [6],\u1|WORD_CNT [5],\u1|WORD_CNT [4],\u1|WORD_CNT [3],\u1|WORD_CNT [2],\u1|WORD_CNT [1],\u1|WORD_CNT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "LOOP.hex";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|altsyncram_uk92:altsyncram1|ALTSYNCRAM";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 7;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 127;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 128;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 7;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 127;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 128;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 256'h093FC00000F4043C01108004100100000000000003FD405200138204A0440000;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'hC000000000000000004C001200027FC00011780000000000000000000000000000000001580000000000000000000000000000052001470800000840420000741C351206C34128002E0400000042037300649C182704C481212029003C800EE0002010E4040F080382036010D0C00001000000000000000000000000000000000000000000000000000000000000D000300000011280049001200047000000400000000000000000000000F0000E00034000000000040000000000000000001A000FC000000024001300048000200038000E000FC0047000F0003B00000040000000003F3C07A401D04050081301032040B8108418040006C300100004040000;
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N4
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hB8B8;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~1_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .lut_mask = 16'hF3F0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N5
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFC0C;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N7
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N30
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hE2E2;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N31
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N20
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hE2E2;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N21
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hFC0C;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N17
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFC0C;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N19
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hFC0C;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N15
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N2
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hFC0C;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N3
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N8
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hACAC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N9
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCFC0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N25
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N22
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hACAC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N23
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N0
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCACA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N1
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hAFA0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N11
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N12
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hE2E2;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N13
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N26
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hE2E2;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N27
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N28
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCACA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N29
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N2
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hF0C0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N28
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N29
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0004;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hBBB8;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hA808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h0D0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'h1B00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~10_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~10 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 .lut_mask = 16'hFF50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~8_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~12_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~13 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~12 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~8_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~13 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~14 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~8_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~16 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~8_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~7 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~8 .lut_mask = 16'hCCCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~8_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 16'h4C5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h1323;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h00EA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'hBAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'hBAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 16'h3222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFAF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFAE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
fiftyfivenm_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N26
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N28
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[14]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[14]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[14]~feeder .lut_mask = 16'hF0F0;
defparam \u1|W_REG_DATA_T[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N18
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[14]~0 (
// Equation(s):
// \u1|W_REG_DATA_T[14]~0_combout  = (\u1|Decoder0~5_combout  & (\RESET_DELAY_n~q  & !\u1|WORD_CNT [7]))

	.dataa(gnd),
	.datab(\u1|Decoder0~5_combout ),
	.datac(\RESET_DELAY_n~q ),
	.datad(\u1|WORD_CNT [7]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[14]~0 .lut_mask = 16'h00C0;
defparam \u1|W_REG_DATA_T[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N29
dffeas \u1|W_REG_DATA_T[14] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[14] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N8
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[15]~feeder (
// Equation(s):
// \u1|W_REG_DATA_R[15]~feeder_combout  = \u1|W_REG_DATA_T [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [14]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_R[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N10
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[15]~0 (
// Equation(s):
// \u1|W_REG_DATA_R[15]~0_combout  = (\RESET_DELAY_n~q  & \u1|Decoder0~8_combout )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[15]~0 .lut_mask = 16'hAA00;
defparam \u1|W_REG_DATA_R[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N9
dffeas \u1|W_REG_DATA_R[15] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_R[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[15] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N30
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[12]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[12]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N31
dffeas \u1|W_REG_DATA_T[12] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[12] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N13
dffeas \u1|W_REG_DATA_R[13] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|W_REG_DATA_T [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|W_REG_DATA_R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[13] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N10
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[10]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[10]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[10]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N11
dffeas \u1|W_REG_DATA_T[10] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[10] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N28
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[11]~feeder (
// Equation(s):
// \u1|W_REG_DATA_R[11]~feeder_combout  = \u1|W_REG_DATA_T [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [10]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_R[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N29
dffeas \u1|W_REG_DATA_R[11] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_R[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[11] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N14
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[9]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[9]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[9]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N15
dffeas \u1|W_REG_DATA_T[9] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[9] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N1
dffeas \u1|W_REG_DATA_R[10] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|W_REG_DATA_T [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|W_REG_DATA_R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[10] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N26
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[8]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[8]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[8]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N27
dffeas \u1|W_REG_DATA_T[8] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[8] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N25
dffeas \u1|W_REG_DATA_R[9] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|W_REG_DATA_T [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|W_REG_DATA_R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[9] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N18
fiftyfivenm_lcell_comb \u1|Selector21~0 (
// Equation(s):
// \u1|Selector21~0_combout  = (!\u1|ST [1] & (\u1|ST [0] & \u1|ST [2]))

	.dataa(gnd),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [2]),
	.cin(gnd),
	.combout(\u1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector21~0 .lut_mask = 16'h3000;
defparam \u1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N3
dffeas \u1|W_REG_DATA_T[0] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[0] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N2
fiftyfivenm_lcell_comb \u1|Selector21~1 (
// Equation(s):
// \u1|Selector21~1_combout  = (\u1|ST [3] & (((\u1|W_REG_DATA_T [0])))) # (!\u1|ST [3] & (((\u1|W_REG_DATA [0])) # (!\u1|SCLK~0_combout )))

	.dataa(\u1|SCLK~0_combout ),
	.datab(\u1|W_REG_DATA [0]),
	.datac(\u1|W_REG_DATA_T [0]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector21~1 .lut_mask = 16'hF0DD;
defparam \u1|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N10
fiftyfivenm_lcell_comb \u1|Selector21~2 (
// Equation(s):
// \u1|Selector21~2_combout  = (\u1|Selector21~0_combout  & ((\u1|Selector21~1_combout ))) # (!\u1|Selector21~0_combout  & (\u1|W_REG_DATA [0]))

	.dataa(gnd),
	.datab(\u1|Selector21~0_combout ),
	.datac(\u1|W_REG_DATA [0]),
	.datad(\u1|Selector21~1_combout ),
	.cin(gnd),
	.combout(\u1|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector21~2 .lut_mask = 16'hFC30;
defparam \u1|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N11
dffeas \u1|W_REG_DATA[0] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector21~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[0] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N16
fiftyfivenm_lcell_comb \u1|Selector20~0 (
// Equation(s):
// \u1|Selector20~0_combout  = (\u1|ST [2]) # (\u1|W_REG_DATA [0])

	.dataa(gnd),
	.datab(\u1|ST [2]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [0]),
	.cin(gnd),
	.combout(\u1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector20~0 .lut_mask = 16'hFFCC;
defparam \u1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N26
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[1]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[1]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N27
dffeas \u1|W_REG_DATA_T[1] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[1] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N28
fiftyfivenm_lcell_comb \u1|W_REG_DATA[15]~0 (
// Equation(s):
// \u1|W_REG_DATA[15]~0_combout  = (\u1|ST [2] & ((\u1|ST [1]) # ((\u1|SCLK~0_combout ) # (!\u1|ST [0])))) # (!\u1|ST [2] & (((\u1|ST [0])) # (!\u1|ST [1])))

	.dataa(\u1|ST [2]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [0]),
	.datad(\u1|SCLK~0_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA[15]~0 .lut_mask = 16'hFBDB;
defparam \u1|W_REG_DATA[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N30
fiftyfivenm_lcell_comb \u1|W_REG_DATA[15]~1 (
// Equation(s):
// \u1|W_REG_DATA[15]~1_combout  = (\RESET_DELAY_n~q  & ((\u1|ST [3] & (\u1|Selector21~0_combout )) # (!\u1|ST [3] & ((!\u1|W_REG_DATA[15]~0_combout )))))

	.dataa(\u1|ST [3]),
	.datab(\u1|Selector21~0_combout ),
	.datac(\RESET_DELAY_n~q ),
	.datad(\u1|W_REG_DATA[15]~0_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA[15]~1 .lut_mask = 16'h80D0;
defparam \u1|W_REG_DATA[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N17
dffeas \u1|W_REG_DATA[1] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector20~0_combout ),
	.asdata(\u1|W_REG_DATA_T [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[1] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N2
fiftyfivenm_lcell_comb \u1|Selector19~0 (
// Equation(s):
// \u1|Selector19~0_combout  = (\u1|ST [2]) # (\u1|W_REG_DATA [1])

	.dataa(gnd),
	.datab(\u1|ST [2]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [1]),
	.cin(gnd),
	.combout(\u1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector19~0 .lut_mask = 16'hFFCC;
defparam \u1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N4
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[2]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[2]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[2]~feeder .lut_mask = 16'hF0F0;
defparam \u1|W_REG_DATA_T[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N5
dffeas \u1|W_REG_DATA_T[2] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[2] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N3
dffeas \u1|W_REG_DATA[2] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector19~0_combout ),
	.asdata(\u1|W_REG_DATA_T [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[2] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N12
fiftyfivenm_lcell_comb \u1|Selector18~0 (
// Equation(s):
// \u1|Selector18~0_combout  = (\u1|ST [2]) # (\u1|W_REG_DATA [2])

	.dataa(gnd),
	.datab(\u1|ST [2]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [2]),
	.cin(gnd),
	.combout(\u1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector18~0 .lut_mask = 16'hFFCC;
defparam \u1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N22
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[3]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[3]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N23
dffeas \u1|W_REG_DATA_T[3] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[3] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N13
dffeas \u1|W_REG_DATA[3] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector18~0_combout ),
	.asdata(\u1|W_REG_DATA_T [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[3] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N6
fiftyfivenm_lcell_comb \u1|Selector17~0 (
// Equation(s):
// \u1|Selector17~0_combout  = (\u1|ST [2]) # (\u1|W_REG_DATA [3])

	.dataa(gnd),
	.datab(\u1|ST [2]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [3]),
	.cin(gnd),
	.combout(\u1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector17~0 .lut_mask = 16'hFFCC;
defparam \u1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N8
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[4]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[4]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N9
dffeas \u1|W_REG_DATA_T[4] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[4] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N7
dffeas \u1|W_REG_DATA[4] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector17~0_combout ),
	.asdata(\u1|W_REG_DATA_T [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[4] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N10
fiftyfivenm_lcell_comb \u1|Selector16~0 (
// Equation(s):
// \u1|Selector16~0_combout  = (\u1|ST [2]) # (\u1|W_REG_DATA [4])

	.dataa(gnd),
	.datab(\u1|ST [2]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [4]),
	.cin(gnd),
	.combout(\u1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector16~0 .lut_mask = 16'hFFCC;
defparam \u1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N30
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[5]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[5]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N31
dffeas \u1|W_REG_DATA_T[5] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[5] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N11
dffeas \u1|W_REG_DATA[5] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector16~0_combout ),
	.asdata(\u1|W_REG_DATA_T [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[5] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N20
fiftyfivenm_lcell_comb \u1|Selector15~0 (
// Equation(s):
// \u1|Selector15~0_combout  = (\u1|ST [2]) # (\u1|W_REG_DATA [5])

	.dataa(gnd),
	.datab(\u1|ST [2]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [5]),
	.cin(gnd),
	.combout(\u1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector15~0 .lut_mask = 16'hFFCC;
defparam \u1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N14
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[6]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[6]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[6]~feeder .lut_mask = 16'hF0F0;
defparam \u1|W_REG_DATA_T[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N15
dffeas \u1|W_REG_DATA_T[6] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[6] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N21
dffeas \u1|W_REG_DATA[6] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector15~0_combout ),
	.asdata(\u1|W_REG_DATA_T [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[6] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N18
fiftyfivenm_lcell_comb \u1|Selector14~0 (
// Equation(s):
// \u1|Selector14~0_combout  = (\u1|ST [2]) # (\u1|W_REG_DATA [6])

	.dataa(gnd),
	.datab(\u1|ST [2]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [6]),
	.cin(gnd),
	.combout(\u1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector14~0 .lut_mask = 16'hFFCC;
defparam \u1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N16
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[7]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[7]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N17
dffeas \u1|W_REG_DATA_T[7] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[7] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N19
dffeas \u1|W_REG_DATA[7] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector14~0_combout ),
	.asdata(\u1|W_REG_DATA_T [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[7] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N22
fiftyfivenm_lcell_comb \u1|Selector13~1 (
// Equation(s):
// \u1|Selector13~1_combout  = (\u1|ST [2] & ((\u1|ST [1]) # ((!\u1|ST [0])))) # (!\u1|ST [2] & (((\u1|ST [0]) # (\u1|ST [3])) # (!\u1|ST [1])))

	.dataa(\u1|ST [2]),
	.datab(\u1|ST [1]),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector13~1 .lut_mask = 16'hDFDB;
defparam \u1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N26
fiftyfivenm_lcell_comb \u1|Selector13~3 (
// Equation(s):
// \u1|Selector13~3_combout  = (\u1|W_REG_DATA [7] & (\u1|ST [1] & (!\u1|Selector13~1_combout  & \u1|Selector13~0_combout )))

	.dataa(\u1|W_REG_DATA [7]),
	.datab(\u1|ST [1]),
	.datac(\u1|Selector13~1_combout ),
	.datad(\u1|Selector13~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector13~3 .lut_mask = 16'h0800;
defparam \u1|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N0
fiftyfivenm_lcell_comb \u1|Selector13~2 (
// Equation(s):
// \u1|Selector13~2_combout  = (\u1|Selector13~1_combout  & \u1|W_REG_DATA [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Selector13~1_combout ),
	.datad(\u1|W_REG_DATA [8]),
	.cin(gnd),
	.combout(\u1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector13~2 .lut_mask = 16'hF000;
defparam \u1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N4
fiftyfivenm_lcell_comb \u1|Selector13~4 (
// Equation(s):
// \u1|Selector13~4_combout  = (\u1|Selector21~0_combout  & ((\u1|W_REG_DATA [8]) # ((!\u1|Selector13~1_combout  & !\u1|SCLK~0_combout ))))

	.dataa(\u1|W_REG_DATA [8]),
	.datab(\u1|Selector21~0_combout ),
	.datac(\u1|Selector13~1_combout ),
	.datad(\u1|SCLK~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector13~4 .lut_mask = 16'h888C;
defparam \u1|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N12
fiftyfivenm_lcell_comb \u1|Selector13~5 (
// Equation(s):
// \u1|Selector13~5_combout  = (\u1|Selector13~2_combout ) # ((!\u1|ST [3] & ((\u1|Selector13~3_combout ) # (\u1|Selector13~4_combout ))))

	.dataa(\u1|Selector13~3_combout ),
	.datab(\u1|Selector13~2_combout ),
	.datac(\u1|Selector13~4_combout ),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector13~5 .lut_mask = 16'hCCFE;
defparam \u1|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N13
dffeas \u1|W_REG_DATA[8] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[8] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N24
fiftyfivenm_lcell_comb \u1|Selector12~0 (
// Equation(s):
// \u1|Selector12~0_combout  = (\u1|ST [2] & (\u1|W_REG_DATA_R [9])) # (!\u1|ST [2] & ((\u1|W_REG_DATA [8])))

	.dataa(\u1|ST [2]),
	.datab(\u1|W_REG_DATA_R [9]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [8]),
	.cin(gnd),
	.combout(\u1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector12~0 .lut_mask = 16'hDD88;
defparam \u1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N25
dffeas \u1|W_REG_DATA[9] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector12~0_combout ),
	.asdata(\u1|W_REG_DATA_T [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[9] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N6
fiftyfivenm_lcell_comb \u1|Selector11~0 (
// Equation(s):
// \u1|Selector11~0_combout  = (\u1|ST [2] & (\u1|W_REG_DATA_R [10])) # (!\u1|ST [2] & ((\u1|W_REG_DATA [9])))

	.dataa(\u1|ST [2]),
	.datab(\u1|W_REG_DATA_R [10]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [9]),
	.cin(gnd),
	.combout(\u1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector11~0 .lut_mask = 16'hDD88;
defparam \u1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N7
dffeas \u1|W_REG_DATA[10] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector11~0_combout ),
	.asdata(\u1|W_REG_DATA_T [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[10] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N16
fiftyfivenm_lcell_comb \u1|Selector10~0 (
// Equation(s):
// \u1|Selector10~0_combout  = (\u1|ST [2] & (\u1|W_REG_DATA_R [11])) # (!\u1|ST [2] & ((\u1|W_REG_DATA [10])))

	.dataa(\u1|ST [2]),
	.datab(\u1|W_REG_DATA_R [11]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [10]),
	.cin(gnd),
	.combout(\u1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector10~0 .lut_mask = 16'hDD88;
defparam \u1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N17
dffeas \u1|W_REG_DATA[11] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector10~0_combout ),
	.asdata(\u1|W_REG_DATA_T [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[11] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N6
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[11]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[11]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N7
dffeas \u1|W_REG_DATA_T[11] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[11] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N20
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[12]~feeder (
// Equation(s):
// \u1|W_REG_DATA_R[12]~feeder_combout  = \u1|W_REG_DATA_T [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [11]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_R[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N21
dffeas \u1|W_REG_DATA_R[12] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_R[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[12] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N2
fiftyfivenm_lcell_comb \u1|Selector9~0 (
// Equation(s):
// \u1|Selector9~0_combout  = (\u1|ST [2] & ((\u1|W_REG_DATA_R [12]))) # (!\u1|ST [2] & (\u1|W_REG_DATA [11]))

	.dataa(\u1|ST [2]),
	.datab(\u1|W_REG_DATA [11]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_R [12]),
	.cin(gnd),
	.combout(\u1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector9~0 .lut_mask = 16'hEE44;
defparam \u1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N3
dffeas \u1|W_REG_DATA[12] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector9~0_combout ),
	.asdata(\u1|W_REG_DATA_T [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[12] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N20
fiftyfivenm_lcell_comb \u1|Selector8~0 (
// Equation(s):
// \u1|Selector8~0_combout  = (\u1|ST [2] & (\u1|W_REG_DATA_R [13])) # (!\u1|ST [2] & ((\u1|W_REG_DATA [12])))

	.dataa(\u1|ST [2]),
	.datab(\u1|W_REG_DATA_R [13]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [12]),
	.cin(gnd),
	.combout(\u1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector8~0 .lut_mask = 16'hDD88;
defparam \u1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N21
dffeas \u1|W_REG_DATA[13] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector8~0_combout ),
	.asdata(\u1|W_REG_DATA_T [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[13] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N4
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[13]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[13]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N5
dffeas \u1|W_REG_DATA_T[13] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[13] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N23
dffeas \u1|W_REG_DATA_R[14] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|W_REG_DATA_T [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|W_REG_DATA_R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[14] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N0
fiftyfivenm_lcell_comb \u1|Selector7~0 (
// Equation(s):
// \u1|Selector7~0_combout  = (\u1|ST [2] & ((\u1|W_REG_DATA_R [14]))) # (!\u1|ST [2] & (\u1|W_REG_DATA [13]))

	.dataa(\u1|W_REG_DATA [13]),
	.datab(\u1|ST [2]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_R [14]),
	.cin(gnd),
	.combout(\u1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector7~0 .lut_mask = 16'hEE22;
defparam \u1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N1
dffeas \u1|W_REG_DATA[14] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector7~0_combout ),
	.asdata(\u1|W_REG_DATA_T [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[14] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N24
fiftyfivenm_lcell_comb \u1|Selector6~0 (
// Equation(s):
// \u1|Selector6~0_combout  = (\u1|ST [2] & (\u1|W_REG_DATA_R [15])) # (!\u1|ST [2] & ((\u1|W_REG_DATA [14])))

	.dataa(\u1|W_REG_DATA_R [15]),
	.datab(\u1|ST [2]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA [14]),
	.cin(gnd),
	.combout(\u1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector6~0 .lut_mask = 16'hBB88;
defparam \u1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N25
dffeas \u1|W_REG_DATA[15] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector6~0_combout ),
	.asdata(\u1|W_REG_DATA_T [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|ST [3]),
	.ena(\u1|W_REG_DATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[15] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N30
fiftyfivenm_lcell_comb \u1|DIN~0 (
// Equation(s):
// \u1|DIN~0_combout  = (\RESET_DELAY_n~q  & ((\u1|Decoder0~1_combout  & (\u1|W_REG_DATA [15])) # (!\u1|Decoder0~1_combout  & ((\u1|DIN~q ))))) # (!\RESET_DELAY_n~q  & (((\u1|DIN~q ))))

	.dataa(\u1|W_REG_DATA [15]),
	.datab(\RESET_DELAY_n~q ),
	.datac(\u1|DIN~q ),
	.datad(\u1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\u1|DIN~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|DIN~0 .lut_mask = 16'hB8F0;
defparam \u1|DIN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y34_N31
dffeas \u1|DIN (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|DIN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DIN .is_wysiwyg = "true";
defparam \u1|DIN .power_up = "low";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\MAX10_CLK1_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "low";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 7;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 117;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 115;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 8;
defparam \pll|altpll_component|auto_generated|pll1 .m = 115;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 9;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 195;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N14
fiftyfivenm_lcell_comb \dac1|SYS_CLK~0 (
// Equation(s):
// \dac1|SYS_CLK~0_combout  = !\dac1|SYS_CLK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|SYS_CLK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|SYS_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|SYS_CLK~0 .lut_mask = 16'h0F0F;
defparam \dac1|SYS_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N2
fiftyfivenm_lcell_comb \dac1|SYS_CLK~feeder (
// Equation(s):
// \dac1|SYS_CLK~feeder_combout  = \dac1|SYS_CLK~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac1|SYS_CLK~0_combout ),
	.cin(gnd),
	.combout(\dac1|SYS_CLK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|SYS_CLK~feeder .lut_mask = 16'hFF00;
defparam \dac1|SYS_CLK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y38_N3
dffeas \dac1|SYS_CLK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dac1|SYS_CLK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|SYS_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|SYS_CLK .is_wysiwyg = "true";
defparam \dac1|SYS_CLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \dac1|SYS_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\dac1|SYS_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\dac1|SYS_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \dac1|SYS_CLK~clkctrl .clock_type = "global clock";
defparam \dac1|SYS_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \dac1|ST[3] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac1|ST [3]),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST[3] .is_wysiwyg = "true";
defparam \dac1|ST[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
fiftyfivenm_lcell_comb \dac1|DELAY[0]~8 (
// Equation(s):
// \dac1|DELAY[0]~8_combout  = \dac1|DELAY [0] $ (VCC)
// \dac1|DELAY[0]~9  = CARRY(\dac1|DELAY [0])

	.dataa(\dac1|DELAY [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dac1|DELAY[0]~8_combout ),
	.cout(\dac1|DELAY[0]~9 ));
// synopsys translate_off
defparam \dac1|DELAY[0]~8 .lut_mask = 16'h55AA;
defparam \dac1|DELAY[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
fiftyfivenm_lcell_comb \dac1|DELAY[5]~10 (
// Equation(s):
// \dac1|DELAY[5]~10_combout  = (!\dac1|ST [1] & \dac1|ST [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [1]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|DELAY[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DELAY[5]~10 .lut_mask = 16'h0F00;
defparam \dac1|DELAY[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
fiftyfivenm_lcell_comb \dac1|DELAY[1]~15 (
// Equation(s):
// \dac1|DELAY[1]~15_combout  = (\dac1|DELAY [1] & (!\dac1|DELAY[0]~9 )) # (!\dac1|DELAY [1] & ((\dac1|DELAY[0]~9 ) # (GND)))
// \dac1|DELAY[1]~16  = CARRY((!\dac1|DELAY[0]~9 ) # (!\dac1|DELAY [1]))

	.dataa(gnd),
	.datab(\dac1|DELAY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[0]~9 ),
	.combout(\dac1|DELAY[1]~15_combout ),
	.cout(\dac1|DELAY[1]~16 ));
// synopsys translate_off
defparam \dac1|DELAY[1]~15 .lut_mask = 16'h3C3F;
defparam \dac1|DELAY[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
fiftyfivenm_lcell_comb \dac1|DELAY[7]~13 (
// Equation(s):
// \dac1|DELAY[7]~13_combout  = (\FPGA_RESET_n~input_o  & (((!\dac1|ST [1] & !\dac1|ST [0])) # (!\dac1|ST [2])))

	.dataa(\dac1|ST [2]),
	.datab(\FPGA_RESET_n~input_o ),
	.datac(\dac1|ST [1]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|DELAY[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DELAY[7]~13 .lut_mask = 16'h444C;
defparam \dac1|DELAY[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
fiftyfivenm_lcell_comb \dac1|DELAY[7]~12 (
// Equation(s):
// \dac1|DELAY[7]~12_combout  = (\dac1|Equal1~1_combout ) # ((\dac1|Equal1~0_combout ) # ((!\dac1|ST [2] & !\dac1|DELAY[5]~10_combout )))

	.dataa(\dac1|Equal1~1_combout ),
	.datab(\dac1|Equal1~0_combout ),
	.datac(\dac1|ST [2]),
	.datad(\dac1|DELAY[5]~10_combout ),
	.cin(gnd),
	.combout(\dac1|DELAY[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DELAY[7]~12 .lut_mask = 16'hEEEF;
defparam \dac1|DELAY[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
fiftyfivenm_lcell_comb \dac1|DELAY[7]~14 (
// Equation(s):
// \dac1|DELAY[7]~14_combout  = (\dac1|DELAY[7]~13_combout  & (!\dac1|ST [3] & \dac1|DELAY[7]~12_combout ))

	.dataa(\dac1|DELAY[7]~13_combout ),
	.datab(\dac1|ST [3]),
	.datac(gnd),
	.datad(\dac1|DELAY[7]~12_combout ),
	.cin(gnd),
	.combout(\dac1|DELAY[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DELAY[7]~14 .lut_mask = 16'h2200;
defparam \dac1|DELAY[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N15
dffeas \dac1|DELAY[1] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[5]~11_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[1] .is_wysiwyg = "true";
defparam \dac1|DELAY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
fiftyfivenm_lcell_comb \dac1|DELAY[2]~17 (
// Equation(s):
// \dac1|DELAY[2]~17_combout  = (\dac1|DELAY [2] & (\dac1|DELAY[1]~16  $ (GND))) # (!\dac1|DELAY [2] & (!\dac1|DELAY[1]~16  & VCC))
// \dac1|DELAY[2]~18  = CARRY((\dac1|DELAY [2] & !\dac1|DELAY[1]~16 ))

	.dataa(gnd),
	.datab(\dac1|DELAY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[1]~16 ),
	.combout(\dac1|DELAY[2]~17_combout ),
	.cout(\dac1|DELAY[2]~18 ));
// synopsys translate_off
defparam \dac1|DELAY[2]~17 .lut_mask = 16'hC30C;
defparam \dac1|DELAY[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \dac1|DELAY[2] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[5]~11_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[2] .is_wysiwyg = "true";
defparam \dac1|DELAY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
fiftyfivenm_lcell_comb \dac1|DELAY[3]~19 (
// Equation(s):
// \dac1|DELAY[3]~19_combout  = (\dac1|DELAY [3] & (!\dac1|DELAY[2]~18 )) # (!\dac1|DELAY [3] & ((\dac1|DELAY[2]~18 ) # (GND)))
// \dac1|DELAY[3]~20  = CARRY((!\dac1|DELAY[2]~18 ) # (!\dac1|DELAY [3]))

	.dataa(gnd),
	.datab(\dac1|DELAY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[2]~18 ),
	.combout(\dac1|DELAY[3]~19_combout ),
	.cout(\dac1|DELAY[3]~20 ));
// synopsys translate_off
defparam \dac1|DELAY[3]~19 .lut_mask = 16'h3C3F;
defparam \dac1|DELAY[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N19
dffeas \dac1|DELAY[3] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[5]~11_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[3] .is_wysiwyg = "true";
defparam \dac1|DELAY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
fiftyfivenm_lcell_comb \dac1|DELAY[4]~21 (
// Equation(s):
// \dac1|DELAY[4]~21_combout  = (\dac1|DELAY [4] & (\dac1|DELAY[3]~20  $ (GND))) # (!\dac1|DELAY [4] & (!\dac1|DELAY[3]~20  & VCC))
// \dac1|DELAY[4]~22  = CARRY((\dac1|DELAY [4] & !\dac1|DELAY[3]~20 ))

	.dataa(gnd),
	.datab(\dac1|DELAY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[3]~20 ),
	.combout(\dac1|DELAY[4]~21_combout ),
	.cout(\dac1|DELAY[4]~22 ));
// synopsys translate_off
defparam \dac1|DELAY[4]~21 .lut_mask = 16'hC30C;
defparam \dac1|DELAY[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N21
dffeas \dac1|DELAY[4] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[5]~11_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[4] .is_wysiwyg = "true";
defparam \dac1|DELAY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
fiftyfivenm_lcell_comb \dac1|DELAY[5]~23 (
// Equation(s):
// \dac1|DELAY[5]~23_combout  = (\dac1|DELAY [5] & (!\dac1|DELAY[4]~22 )) # (!\dac1|DELAY [5] & ((\dac1|DELAY[4]~22 ) # (GND)))
// \dac1|DELAY[5]~24  = CARRY((!\dac1|DELAY[4]~22 ) # (!\dac1|DELAY [5]))

	.dataa(\dac1|DELAY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[4]~22 ),
	.combout(\dac1|DELAY[5]~23_combout ),
	.cout(\dac1|DELAY[5]~24 ));
// synopsys translate_off
defparam \dac1|DELAY[5]~23 .lut_mask = 16'h5A5F;
defparam \dac1|DELAY[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N23
dffeas \dac1|DELAY[5] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[5]~11_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[5] .is_wysiwyg = "true";
defparam \dac1|DELAY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
fiftyfivenm_lcell_comb \dac1|DELAY[6]~25 (
// Equation(s):
// \dac1|DELAY[6]~25_combout  = (\dac1|DELAY [6] & (\dac1|DELAY[5]~24  $ (GND))) # (!\dac1|DELAY [6] & (!\dac1|DELAY[5]~24  & VCC))
// \dac1|DELAY[6]~26  = CARRY((\dac1|DELAY [6] & !\dac1|DELAY[5]~24 ))

	.dataa(gnd),
	.datab(\dac1|DELAY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[5]~24 ),
	.combout(\dac1|DELAY[6]~25_combout ),
	.cout(\dac1|DELAY[6]~26 ));
// synopsys translate_off
defparam \dac1|DELAY[6]~25 .lut_mask = 16'hC30C;
defparam \dac1|DELAY[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \dac1|DELAY[6] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[5]~11_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[6] .is_wysiwyg = "true";
defparam \dac1|DELAY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
fiftyfivenm_lcell_comb \dac1|DELAY[7]~27 (
// Equation(s):
// \dac1|DELAY[7]~27_combout  = \dac1|DELAY [7] $ (\dac1|DELAY[6]~26 )

	.dataa(\dac1|DELAY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dac1|DELAY[6]~26 ),
	.combout(\dac1|DELAY[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DELAY[7]~27 .lut_mask = 16'h5A5A;
defparam \dac1|DELAY[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \dac1|DELAY[7] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[5]~11_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[7] .is_wysiwyg = "true";
defparam \dac1|DELAY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
fiftyfivenm_lcell_comb \dac1|Equal1~1 (
// Equation(s):
// \dac1|Equal1~1_combout  = (\dac1|DELAY [7]) # ((\dac1|DELAY [6]) # ((\dac1|DELAY [5]) # (\dac1|DELAY [4])))

	.dataa(\dac1|DELAY [7]),
	.datab(\dac1|DELAY [6]),
	.datac(\dac1|DELAY [5]),
	.datad(\dac1|DELAY [4]),
	.cin(gnd),
	.combout(\dac1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal1~1 .lut_mask = 16'hFFFE;
defparam \dac1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
fiftyfivenm_lcell_comb \dac1|ST[0]~5 (
// Equation(s):
// \dac1|ST[0]~5_combout  = (\dac1|ST [0] & ((\dac1|Equal1~1_combout ) # (\dac1|Equal1~0_combout )))

	.dataa(\dac1|Equal1~1_combout ),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dac1|ST[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~5 .lut_mask = 16'hF0A0;
defparam \dac1|ST[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
fiftyfivenm_lcell_comb \dac1|DELAY[5]~11 (
// Equation(s):
// \dac1|DELAY[5]~11_combout  = (!\dac1|DELAY[5]~10_combout  & (!\dac1|ST [2] & !\dac1|ST[0]~5_combout ))

	.dataa(gnd),
	.datab(\dac1|DELAY[5]~10_combout ),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST[0]~5_combout ),
	.cin(gnd),
	.combout(\dac1|DELAY[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DELAY[5]~11 .lut_mask = 16'h0003;
defparam \dac1|DELAY[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N13
dffeas \dac1|DELAY[0] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[5]~11_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[0] .is_wysiwyg = "true";
defparam \dac1|DELAY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
fiftyfivenm_lcell_comb \dac1|Equal1~0 (
// Equation(s):
// \dac1|Equal1~0_combout  = (\dac1|DELAY [0]) # ((\dac1|DELAY [3]) # ((\dac1|DELAY [1]) # (!\dac1|DELAY [2])))

	.dataa(\dac1|DELAY [0]),
	.datab(\dac1|DELAY [3]),
	.datac(\dac1|DELAY [1]),
	.datad(\dac1|DELAY [2]),
	.cin(gnd),
	.combout(\dac1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal1~0 .lut_mask = 16'hFEFF;
defparam \dac1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N10
fiftyfivenm_lcell_comb \dac1|Selector6~0 (
// Equation(s):
// \dac1|Selector6~0_combout  = (!\dac1|Equal1~0_combout  & (!\dac1|Equal1~1_combout  & \dac1|ST [0]))

	.dataa(\dac1|Equal1~0_combout ),
	.datab(gnd),
	.datac(\dac1|Equal1~1_combout ),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector6~0 .lut_mask = 16'h0500;
defparam \dac1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N4
fiftyfivenm_lcell_comb \dac1|Selector6~1 (
// Equation(s):
// \dac1|Selector6~1_combout  = \dac1|ST [1] $ (((!\dac1|ST [3] & (!\dac1|ST [2] & \dac1|Selector6~0_combout ))))

	.dataa(\dac1|ST [3]),
	.datab(\dac1|ST [2]),
	.datac(\dac1|ST [1]),
	.datad(\dac1|Selector6~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector6~1 .lut_mask = 16'hE1F0;
defparam \dac1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N5
dffeas \dac1|ST[1] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST[1] .is_wysiwyg = "true";
defparam \dac1|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N20
fiftyfivenm_lcell_comb \dac1|Decoder0~0 (
// Equation(s):
// \dac1|Decoder0~0_combout  = (!\dac1|ST [2] & (\dac1|ST [1] & (!\dac1|ST [3] & !\dac1|ST [0])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Decoder0~0 .lut_mask = 16'h0004;
defparam \dac1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N18
fiftyfivenm_lcell_comb \dac1|WideOr5~0 (
// Equation(s):
// \dac1|WideOr5~0_combout  = (!\dac1|ST [2] & (!\dac1|ST [3] & !\dac1|ST [0]))

	.dataa(\dac1|ST [2]),
	.datab(gnd),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|WideOr5~0 .lut_mask = 16'h0005;
defparam \dac1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N12
fiftyfivenm_lcell_comb \dac1|Add0~0 (
// Equation(s):
// \dac1|Add0~0_combout  = \dac1|CNT [0] $ (VCC)
// \dac1|Add0~1  = CARRY(\dac1|CNT [0])

	.dataa(gnd),
	.datab(\dac1|CNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dac1|Add0~0_combout ),
	.cout(\dac1|Add0~1 ));
// synopsys translate_off
defparam \dac1|Add0~0 .lut_mask = 16'h33CC;
defparam \dac1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N4
fiftyfivenm_lcell_comb \dac1|Selector26~0 (
// Equation(s):
// \dac1|Selector26~0_combout  = (\dac1|Decoder0~0_combout  & ((\dac1|Add0~0_combout ) # ((!\dac1|WideOr5~0_combout  & \dac1|CNT [0])))) # (!\dac1|Decoder0~0_combout  & (!\dac1|WideOr5~0_combout  & (\dac1|CNT [0])))

	.dataa(\dac1|Decoder0~0_combout ),
	.datab(\dac1|WideOr5~0_combout ),
	.datac(\dac1|CNT [0]),
	.datad(\dac1|Add0~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector26~0 .lut_mask = 16'hBA30;
defparam \dac1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N5
dffeas \dac1|CNT[0] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[0] .is_wysiwyg = "true";
defparam \dac1|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N14
fiftyfivenm_lcell_comb \dac1|Add0~2 (
// Equation(s):
// \dac1|Add0~2_combout  = (\dac1|CNT [1] & (!\dac1|Add0~1 )) # (!\dac1|CNT [1] & ((\dac1|Add0~1 ) # (GND)))
// \dac1|Add0~3  = CARRY((!\dac1|Add0~1 ) # (!\dac1|CNT [1]))

	.dataa(gnd),
	.datab(\dac1|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|Add0~1 ),
	.combout(\dac1|Add0~2_combout ),
	.cout(\dac1|Add0~3 ));
// synopsys translate_off
defparam \dac1|Add0~2 .lut_mask = 16'h3C3F;
defparam \dac1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N24
fiftyfivenm_lcell_comb \dac1|Selector25~0 (
// Equation(s):
// \dac1|Selector25~0_combout  = (\dac1|Add0~2_combout  & ((\dac1|Decoder0~0_combout ) # ((!\dac1|WideOr5~0_combout  & \dac1|CNT [1])))) # (!\dac1|Add0~2_combout  & (!\dac1|WideOr5~0_combout  & (\dac1|CNT [1])))

	.dataa(\dac1|Add0~2_combout ),
	.datab(\dac1|WideOr5~0_combout ),
	.datac(\dac1|CNT [1]),
	.datad(\dac1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector25~0 .lut_mask = 16'hBA30;
defparam \dac1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N25
dffeas \dac1|CNT[1] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[1] .is_wysiwyg = "true";
defparam \dac1|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N16
fiftyfivenm_lcell_comb \dac1|Add0~4 (
// Equation(s):
// \dac1|Add0~4_combout  = (\dac1|CNT [2] & (\dac1|Add0~3  $ (GND))) # (!\dac1|CNT [2] & (!\dac1|Add0~3  & VCC))
// \dac1|Add0~5  = CARRY((\dac1|CNT [2] & !\dac1|Add0~3 ))

	.dataa(\dac1|CNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|Add0~3 ),
	.combout(\dac1|Add0~4_combout ),
	.cout(\dac1|Add0~5 ));
// synopsys translate_off
defparam \dac1|Add0~4 .lut_mask = 16'hA50A;
defparam \dac1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N6
fiftyfivenm_lcell_comb \dac1|Selector24~0 (
// Equation(s):
// \dac1|Selector24~0_combout  = (\dac1|Add0~4_combout  & ((\dac1|Decoder0~0_combout ) # ((!\dac1|WideOr5~0_combout  & \dac1|CNT [2])))) # (!\dac1|Add0~4_combout  & (!\dac1|WideOr5~0_combout  & (\dac1|CNT [2])))

	.dataa(\dac1|Add0~4_combout ),
	.datab(\dac1|WideOr5~0_combout ),
	.datac(\dac1|CNT [2]),
	.datad(\dac1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector24~0 .lut_mask = 16'hBA30;
defparam \dac1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N7
dffeas \dac1|CNT[2] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[2] .is_wysiwyg = "true";
defparam \dac1|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N18
fiftyfivenm_lcell_comb \dac1|Add0~6 (
// Equation(s):
// \dac1|Add0~6_combout  = (\dac1|CNT [3] & (!\dac1|Add0~5 )) # (!\dac1|CNT [3] & ((\dac1|Add0~5 ) # (GND)))
// \dac1|Add0~7  = CARRY((!\dac1|Add0~5 ) # (!\dac1|CNT [3]))

	.dataa(\dac1|CNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|Add0~5 ),
	.combout(\dac1|Add0~6_combout ),
	.cout(\dac1|Add0~7 ));
// synopsys translate_off
defparam \dac1|Add0~6 .lut_mask = 16'h5A5F;
defparam \dac1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N10
fiftyfivenm_lcell_comb \dac1|Selector23~0 (
// Equation(s):
// \dac1|Selector23~0_combout  = (\dac1|Decoder0~0_combout  & ((\dac1|Add0~6_combout ) # ((\dac1|CNT [3] & !\dac1|WideOr5~0_combout )))) # (!\dac1|Decoder0~0_combout  & (((\dac1|CNT [3] & !\dac1|WideOr5~0_combout ))))

	.dataa(\dac1|Decoder0~0_combout ),
	.datab(\dac1|Add0~6_combout ),
	.datac(\dac1|CNT [3]),
	.datad(\dac1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector23~0 .lut_mask = 16'h88F8;
defparam \dac1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N11
dffeas \dac1|CNT[3] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[3] .is_wysiwyg = "true";
defparam \dac1|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N20
fiftyfivenm_lcell_comb \dac1|Add0~8 (
// Equation(s):
// \dac1|Add0~8_combout  = (\dac1|CNT [4] & (\dac1|Add0~7  $ (GND))) # (!\dac1|CNT [4] & (!\dac1|Add0~7  & VCC))
// \dac1|Add0~9  = CARRY((\dac1|CNT [4] & !\dac1|Add0~7 ))

	.dataa(gnd),
	.datab(\dac1|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|Add0~7 ),
	.combout(\dac1|Add0~8_combout ),
	.cout(\dac1|Add0~9 ));
// synopsys translate_off
defparam \dac1|Add0~8 .lut_mask = 16'hC30C;
defparam \dac1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N8
fiftyfivenm_lcell_comb \dac1|Selector22~0 (
// Equation(s):
// \dac1|Selector22~0_combout  = (\dac1|Decoder0~0_combout  & ((\dac1|Add0~8_combout ) # ((\dac1|CNT [4] & !\dac1|WideOr5~0_combout )))) # (!\dac1|Decoder0~0_combout  & (((\dac1|CNT [4] & !\dac1|WideOr5~0_combout ))))

	.dataa(\dac1|Decoder0~0_combout ),
	.datab(\dac1|Add0~8_combout ),
	.datac(\dac1|CNT [4]),
	.datad(\dac1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector22~0 .lut_mask = 16'h88F8;
defparam \dac1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N9
dffeas \dac1|CNT[4] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[4] .is_wysiwyg = "true";
defparam \dac1|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N22
fiftyfivenm_lcell_comb \dac1|Add0~10 (
// Equation(s):
// \dac1|Add0~10_combout  = (\dac1|CNT [5] & (!\dac1|Add0~9 )) # (!\dac1|CNT [5] & ((\dac1|Add0~9 ) # (GND)))
// \dac1|Add0~11  = CARRY((!\dac1|Add0~9 ) # (!\dac1|CNT [5]))

	.dataa(gnd),
	.datab(\dac1|CNT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|Add0~9 ),
	.combout(\dac1|Add0~10_combout ),
	.cout(\dac1|Add0~11 ));
// synopsys translate_off
defparam \dac1|Add0~10 .lut_mask = 16'h3C3F;
defparam \dac1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N2
fiftyfivenm_lcell_comb \dac1|Selector21~0 (
// Equation(s):
// \dac1|Selector21~0_combout  = (\dac1|Decoder0~0_combout  & ((\dac1|Add0~10_combout ) # ((!\dac1|WideOr5~0_combout  & \dac1|CNT [5])))) # (!\dac1|Decoder0~0_combout  & (!\dac1|WideOr5~0_combout  & (\dac1|CNT [5])))

	.dataa(\dac1|Decoder0~0_combout ),
	.datab(\dac1|WideOr5~0_combout ),
	.datac(\dac1|CNT [5]),
	.datad(\dac1|Add0~10_combout ),
	.cin(gnd),
	.combout(\dac1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector21~0 .lut_mask = 16'hBA30;
defparam \dac1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N3
dffeas \dac1|CNT[5] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[5] .is_wysiwyg = "true";
defparam \dac1|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N24
fiftyfivenm_lcell_comb \dac1|Add0~12 (
// Equation(s):
// \dac1|Add0~12_combout  = (\dac1|CNT [6] & (\dac1|Add0~11  $ (GND))) # (!\dac1|CNT [6] & (!\dac1|Add0~11  & VCC))
// \dac1|Add0~13  = CARRY((\dac1|CNT [6] & !\dac1|Add0~11 ))

	.dataa(gnd),
	.datab(\dac1|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|Add0~11 ),
	.combout(\dac1|Add0~12_combout ),
	.cout(\dac1|Add0~13 ));
// synopsys translate_off
defparam \dac1|Add0~12 .lut_mask = 16'hC30C;
defparam \dac1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N28
fiftyfivenm_lcell_comb \dac1|Selector20~0 (
// Equation(s):
// \dac1|Selector20~0_combout  = (\dac1|Decoder0~0_combout  & ((\dac1|Add0~12_combout ) # ((\dac1|CNT [6] & !\dac1|WideOr5~0_combout )))) # (!\dac1|Decoder0~0_combout  & (((\dac1|CNT [6] & !\dac1|WideOr5~0_combout ))))

	.dataa(\dac1|Decoder0~0_combout ),
	.datab(\dac1|Add0~12_combout ),
	.datac(\dac1|CNT [6]),
	.datad(\dac1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector20~0 .lut_mask = 16'h88F8;
defparam \dac1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N29
dffeas \dac1|CNT[6] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[6] .is_wysiwyg = "true";
defparam \dac1|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N26
fiftyfivenm_lcell_comb \dac1|Add0~14 (
// Equation(s):
// \dac1|Add0~14_combout  = \dac1|CNT [7] $ (\dac1|Add0~13 )

	.dataa(\dac1|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dac1|Add0~13 ),
	.combout(\dac1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Add0~14 .lut_mask = 16'h5A5A;
defparam \dac1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N30
fiftyfivenm_lcell_comb \dac1|Selector19~0 (
// Equation(s):
// \dac1|Selector19~0_combout  = (\dac1|Decoder0~0_combout  & ((\dac1|Add0~14_combout ) # ((!\dac1|WideOr5~0_combout  & \dac1|CNT [7])))) # (!\dac1|Decoder0~0_combout  & (!\dac1|WideOr5~0_combout  & (\dac1|CNT [7])))

	.dataa(\dac1|Decoder0~0_combout ),
	.datab(\dac1|WideOr5~0_combout ),
	.datac(\dac1|CNT [7]),
	.datad(\dac1|Add0~14_combout ),
	.cin(gnd),
	.combout(\dac1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector19~0 .lut_mask = 16'hBA30;
defparam \dac1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N31
dffeas \dac1|CNT[7] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[7] .is_wysiwyg = "true";
defparam \dac1|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N0
fiftyfivenm_lcell_comb \dac1|Equal0~0 (
// Equation(s):
// \dac1|Equal0~0_combout  = (!\dac1|CNT [7] & (!\dac1|CNT [6] & (\dac1|CNT [4] & !\dac1|CNT [5])))

	.dataa(\dac1|CNT [7]),
	.datab(\dac1|CNT [6]),
	.datac(\dac1|CNT [4]),
	.datad(\dac1|CNT [5]),
	.cin(gnd),
	.combout(\dac1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal0~0 .lut_mask = 16'h0010;
defparam \dac1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N6
fiftyfivenm_lcell_comb \dac1|Equal0~1 (
// Equation(s):
// \dac1|Equal0~1_combout  = (\dac1|CNT [3] & (!\dac1|CNT [1] & (!\dac1|CNT [0] & !\dac1|CNT [2])))

	.dataa(\dac1|CNT [3]),
	.datab(\dac1|CNT [1]),
	.datac(\dac1|CNT [0]),
	.datad(\dac1|CNT [2]),
	.cin(gnd),
	.combout(\dac1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal0~1 .lut_mask = 16'h0002;
defparam \dac1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
fiftyfivenm_lcell_comb \dac1|ST[0]~1 (
// Equation(s):
// \dac1|ST[0]~1_combout  = (\dac1|ST [0] & (!\dac1|ST [3] & \dac1|ST [1]))

	.dataa(gnd),
	.datab(\dac1|ST [0]),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|ST[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~1 .lut_mask = 16'h0C00;
defparam \dac1|ST[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
fiftyfivenm_lcell_comb \dac1|ST[2]~8 (
// Equation(s):
// \dac1|ST[2]~8_combout  = (\dac1|Equal0~0_combout  & (\dac1|Equal0~1_combout  & (!\dac1|ST [2] & \dac1|ST[0]~1_combout )))

	.dataa(\dac1|Equal0~0_combout ),
	.datab(\dac1|Equal0~1_combout ),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST[0]~1_combout ),
	.cin(gnd),
	.combout(\dac1|ST[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[2]~8 .lut_mask = 16'h0800;
defparam \dac1|ST[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
fiftyfivenm_lcell_comb \dac1|ST[2]~9 (
// Equation(s):
// \dac1|ST[2]~9_combout  = (\dac1|ST [3]) # (((\dac1|ST [2] & \dac1|ST [1])) # (!\dac1|ST [0]))

	.dataa(\dac1|ST [3]),
	.datab(\dac1|ST [0]),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|ST[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[2]~9 .lut_mask = 16'hFBBB;
defparam \dac1|ST[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
fiftyfivenm_lcell_comb \dac1|ST[2]~10 (
// Equation(s):
// \dac1|ST[2]~10_combout  = (\dac1|ST[0]~6_combout  & ((\dac1|ST[2]~8_combout ) # ((\dac1|ST [2] & \dac1|ST[2]~9_combout )))) # (!\dac1|ST[0]~6_combout  & (((\dac1|ST [2]))))

	.dataa(\dac1|ST[0]~6_combout ),
	.datab(\dac1|ST[2]~8_combout ),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST[2]~9_combout ),
	.cin(gnd),
	.combout(\dac1|ST[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[2]~10 .lut_mask = 16'hF8D8;
defparam \dac1|ST[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \dac1|ST[2] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|ST[2]~10_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST[2] .is_wysiwyg = "true";
defparam \dac1|ST[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N15
fiftyfivenm_io_ibuf \AUDIO_WCLK~input (
	.i(AUDIO_WCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_WCLK~input_o ));
// synopsys translate_off
defparam \AUDIO_WCLK~input .bus_hold = "false";
defparam \AUDIO_WCLK~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_WCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N0
fiftyfivenm_lcell_comb \i2s|audi2|Decoder0~0 (
// Equation(s):
// \i2s|audi2|Decoder0~0_combout  = (!\i2s|audi2|ST [0] & (!\i2s|audi2|ST [1] & \i2s|audi2|ST [2]))

	.dataa(\i2s|audi2|ST [0]),
	.datab(gnd),
	.datac(\i2s|audi2|ST [1]),
	.datad(\i2s|audi2|ST [2]),
	.cin(gnd),
	.combout(\i2s|audi2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|audi2|Decoder0~0 .lut_mask = 16'h0500;
defparam \i2s|audi2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N18
fiftyfivenm_lcell_comb \i2s|rAUDIO_WCLK~1 (
// Equation(s):
// \i2s|rAUDIO_WCLK~1_combout  = (\RESET_DELAY_n~q  & (\i2s|rAUDIO_WCLK~1_combout )) # (!\RESET_DELAY_n~q  & ((\AUDIO_WCLK~input_o )))

	.dataa(gnd),
	.datab(\i2s|rAUDIO_WCLK~1_combout ),
	.datac(\AUDIO_WCLK~input_o ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\i2s|rAUDIO_WCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|rAUDIO_WCLK~1 .lut_mask = 16'hCCF0;
defparam \i2s|rAUDIO_WCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N0
fiftyfivenm_lcell_comb \i2s|rAUDIO_WCLK~3 (
// Equation(s):
// \i2s|rAUDIO_WCLK~3_combout  = \i2s|rAUDIO_WCLK~1_combout  $ (\AUDIO_WCLK~input_o )

	.dataa(gnd),
	.datab(\i2s|rAUDIO_WCLK~1_combout ),
	.datac(gnd),
	.datad(\AUDIO_WCLK~input_o ),
	.cin(gnd),
	.combout(\i2s|rAUDIO_WCLK~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|rAUDIO_WCLK~3 .lut_mask = 16'h33CC;
defparam \i2s|rAUDIO_WCLK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N13
dffeas \i2s|rAUDIO_WCLK~_emulated (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2s|rAUDIO_WCLK~3_combout ),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|rAUDIO_WCLK~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|rAUDIO_WCLK~_emulated .is_wysiwyg = "true";
defparam \i2s|rAUDIO_WCLK~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N12
fiftyfivenm_lcell_comb \i2s|rAUDIO_WCLK~2 (
// Equation(s):
// \i2s|rAUDIO_WCLK~2_combout  = (\RESET_DELAY_n~q  & ((\i2s|rAUDIO_WCLK~1_combout  $ (\i2s|rAUDIO_WCLK~_emulated_q )))) # (!\RESET_DELAY_n~q  & (\AUDIO_WCLK~input_o ))

	.dataa(\AUDIO_WCLK~input_o ),
	.datab(\i2s|rAUDIO_WCLK~1_combout ),
	.datac(\i2s|rAUDIO_WCLK~_emulated_q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\i2s|rAUDIO_WCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|rAUDIO_WCLK~2 .lut_mask = 16'h3CAA;
defparam \i2s|rAUDIO_WCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N20
fiftyfivenm_lcell_comb \i2s|audi2|ST[2]~0 (
// Equation(s):
// \i2s|audi2|ST[2]~0_combout  = (\i2s|audi2|Decoder0~0_combout  & ((\i2s|rAUDIO_WCLK~2_combout ) # (!\AUDIO_WCLK~input_o )))

	.dataa(\AUDIO_WCLK~input_o ),
	.datab(\i2s|audi2|Decoder0~0_combout ),
	.datac(\i2s|rAUDIO_WCLK~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s|audi2|ST[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|audi2|ST[2]~0 .lut_mask = 16'hC4C4;
defparam \i2s|audi2|ST[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N14
fiftyfivenm_lcell_comb \i2s|audi2|ST[0]~3 (
// Equation(s):
// \i2s|audi2|ST[0]~3_combout  = \i2s|audi2|ST [0] $ ((((!\i2s|audi2|ST [1] & !\i2s|audi2|ST[2]~0_combout )) # (!\i2s|audi2|ST [2])))

	.dataa(\i2s|audi2|ST [2]),
	.datab(\i2s|audi2|ST [1]),
	.datac(\i2s|audi2|ST [0]),
	.datad(\i2s|audi2|ST[2]~0_combout ),
	.cin(gnd),
	.combout(\i2s|audi2|ST[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|audi2|ST[0]~3 .lut_mask = 16'hA587;
defparam \i2s|audi2|ST[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N15
dffeas \i2s|audi2|ST[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|audi2|ST[0]~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|ST[0] .is_wysiwyg = "true";
defparam \i2s|audi2|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N24
fiftyfivenm_lcell_comb \i2s|audi2|ST[1]~2 (
// Equation(s):
// \i2s|audi2|ST[1]~2_combout  = (\i2s|audi2|ST[2]~0_combout  & (((\i2s|audi2|ST [1])))) # (!\i2s|audi2|ST[2]~0_combout  & (\i2s|audi2|ST [0] $ (((!\i2s|audi2|ST [2] & \i2s|audi2|ST [1])))))

	.dataa(\i2s|audi2|ST [2]),
	.datab(\i2s|audi2|ST [0]),
	.datac(\i2s|audi2|ST [1]),
	.datad(\i2s|audi2|ST[2]~0_combout ),
	.cin(gnd),
	.combout(\i2s|audi2|ST[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|audi2|ST[1]~2 .lut_mask = 16'hF09C;
defparam \i2s|audi2|ST[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N25
dffeas \i2s|audi2|ST[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|audi2|ST[1]~2_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|ST[1] .is_wysiwyg = "true";
defparam \i2s|audi2|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N8
fiftyfivenm_lcell_comb \i2s|audi2|ST[2]~1 (
// Equation(s):
// \i2s|audi2|ST[2]~1_combout  = (\i2s|audi2|ST [1] & ((\i2s|audi2|ST[2]~0_combout  & ((\i2s|audi2|ST [2]))) # (!\i2s|audi2|ST[2]~0_combout  & (\i2s|audi2|ST [0])))) # (!\i2s|audi2|ST [1] & (((\i2s|audi2|ST [2]))))

	.dataa(\i2s|audi2|ST [1]),
	.datab(\i2s|audi2|ST [0]),
	.datac(\i2s|audi2|ST [2]),
	.datad(\i2s|audi2|ST[2]~0_combout ),
	.cin(gnd),
	.combout(\i2s|audi2|ST[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|audi2|ST[2]~1 .lut_mask = 16'hF0D8;
defparam \i2s|audi2|ST[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N9
dffeas \i2s|audi2|ST[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|audi2|ST[2]~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|ST[2] .is_wysiwyg = "true";
defparam \i2s|audi2|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N2
fiftyfivenm_lcell_comb \i2s|audi2|Selector8~0 (
// Equation(s):
// \i2s|audi2|Selector8~0_combout  = (\i2s|audi2|ST [2] & ((\i2s|audi2|ST [1] & (\i2s|audi2|ROM_CK~q )) # (!\i2s|audi2|ST [1] & ((!\i2s|audi2|ST [0]))))) # (!\i2s|audi2|ST [2] & (((\i2s|audi2|ROM_CK~q ))))

	.dataa(\i2s|audi2|ST [2]),
	.datab(\i2s|audi2|ST [1]),
	.datac(\i2s|audi2|ROM_CK~q ),
	.datad(\i2s|audi2|ST [0]),
	.cin(gnd),
	.combout(\i2s|audi2|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|audi2|Selector8~0 .lut_mask = 16'hD0F2;
defparam \i2s|audi2|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N3
dffeas \i2s|audi2|ROM_CK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|audi2|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|ROM_CK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|ROM_CK .is_wysiwyg = "true";
defparam \i2s|audi2|ROM_CK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N26
fiftyfivenm_lcell_comb \dac1|ST[0]~3 (
// Equation(s):
// \dac1|ST[0]~3_combout  = (\dac1|ST [1]) # ((\i2s|audi2|ROM_CK~q  & \dac1|ST [0]))

	.dataa(\i2s|audi2|ROM_CK~q ),
	.datab(\dac1|ST [0]),
	.datac(gnd),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|ST[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~3 .lut_mask = 16'hFF88;
defparam \dac1|ST[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
fiftyfivenm_lcell_comb \dac1|ST[0]~4 (
// Equation(s):
// \dac1|ST[0]~4_combout  = (\dac1|ST[0]~3_combout ) # ((!\dac1|Equal1~0_combout  & (!\dac1|ST [0] & !\dac1|Equal1~1_combout )))

	.dataa(\dac1|Equal1~0_combout ),
	.datab(\dac1|ST[0]~3_combout ),
	.datac(\dac1|ST [0]),
	.datad(\dac1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\dac1|ST[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~4 .lut_mask = 16'hCCCD;
defparam \dac1|ST[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
fiftyfivenm_lcell_comb \dac1|ST[0]~6 (
// Equation(s):
// \dac1|ST[0]~6_combout  = (\dac1|ST [3]) # ((\dac1|ST [2] & (\dac1|ST[0]~4_combout )) # (!\dac1|ST [2] & ((!\dac1|ST[0]~5_combout ))))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|ST[0]~4_combout ),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST[0]~5_combout ),
	.cin(gnd),
	.combout(\dac1|ST[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~6 .lut_mask = 16'hF8FD;
defparam \dac1|ST[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
fiftyfivenm_lcell_comb \dac1|Selector7~0 (
// Equation(s):
// \dac1|Selector7~0_combout  = (\dac1|ST [2] & (\dac1|ST [0] $ (((!\dac1|ST [3] & !\dac1|ST [1])))))

	.dataa(\dac1|ST [3]),
	.datab(\dac1|ST [0]),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector7~0 .lut_mask = 16'hC090;
defparam \dac1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
fiftyfivenm_lcell_comb \dac1|Selector7~1 (
// Equation(s):
// \dac1|Selector7~1_combout  = (\dac1|Selector7~0_combout ) # ((!\dac1|ST [2] & ((!\dac1|Equal0~0_combout ) # (!\dac1|Equal0~1_combout ))))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|Equal0~1_combout ),
	.datac(\dac1|Selector7~0_combout ),
	.datad(\dac1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector7~1 .lut_mask = 16'hF1F5;
defparam \dac1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
fiftyfivenm_lcell_comb \dac1|ST[0]~0 (
// Equation(s):
// \dac1|ST[0]~0_combout  = (!\dac1|ST [2] & (\dac1|ST [0] $ (!\dac1|ST [3])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|ST [0]),
	.datac(\dac1|ST [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|ST[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~0 .lut_mask = 16'h4141;
defparam \dac1|ST[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
fiftyfivenm_lcell_comb \dac1|ST[0]~2 (
// Equation(s):
// \dac1|ST[0]~2_combout  = (\dac1|ST[0]~0_combout ) # ((\dac1|Selector7~1_combout  & ((\dac1|ST [2]) # (\dac1|ST[0]~1_combout ))))

	.dataa(\dac1|Selector7~1_combout ),
	.datab(\dac1|ST[0]~0_combout ),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST[0]~1_combout ),
	.cin(gnd),
	.combout(\dac1|ST[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~2 .lut_mask = 16'hEEEC;
defparam \dac1|ST[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
fiftyfivenm_lcell_comb \dac1|ST[0]~7 (
// Equation(s):
// \dac1|ST[0]~7_combout  = (\dac1|ST[0]~6_combout  & ((\dac1|ST[0]~2_combout ))) # (!\dac1|ST[0]~6_combout  & (\dac1|ST [0]))

	.dataa(\dac1|ST[0]~6_combout ),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|ST[0]~2_combout ),
	.cin(gnd),
	.combout(\dac1|ST[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~7 .lut_mask = 16'hFA50;
defparam \dac1|ST[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \dac1|ST[0] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|ST[0]~7_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST[0] .is_wysiwyg = "true";
defparam \dac1|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N4
fiftyfivenm_lcell_comb \dac1|Selector17~1 (
// Equation(s):
// \dac1|Selector17~1_combout  = (\dac1|ST [3]) # ((\dac1|ST [1]) # ((\dac1|ST [0] & \dac1|ST [2])))

	.dataa(\dac1|ST [3]),
	.datab(\dac1|ST [0]),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector17~1 .lut_mask = 16'hFFEA;
defparam \dac1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N10
fiftyfivenm_lcell_comb \dac1|Selector17~2 (
// Equation(s):
// \dac1|Selector17~2_combout  = (\dac1|DIN~q  & \dac1|Selector17~1_combout )

	.dataa(\dac1|DIN~q ),
	.datab(gnd),
	.datac(\dac1|Selector17~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector17~2 .lut_mask = 16'hA0A0;
defparam \dac1|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N18
fiftyfivenm_lcell_comb \dac1|Selector17~4 (
// Equation(s):
// \dac1|Selector17~4_combout  = (\dac1|DIN~q  & ((\dac1|Equal1~0_combout ) # (\dac1|Equal1~1_combout )))

	.dataa(\dac1|DIN~q ),
	.datab(\dac1|Equal1~0_combout ),
	.datac(\dac1|Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector17~4 .lut_mask = 16'hA8A8;
defparam \dac1|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N30
fiftyfivenm_lcell_comb \dac1|Decoder0~2 (
// Equation(s):
// \dac1|Decoder0~2_combout  = (\dac1|ST [2] & (!\dac1|ST [1] & (!\dac1|ST [3] & !\dac1|ST [0])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Decoder0~2 .lut_mask = 16'h0002;
defparam \dac1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N14
fiftyfivenm_lcell_comb \dac1|Decoder0~4 (
// Equation(s):
// \dac1|Decoder0~4_combout  = (!\dac1|ST [2] & (!\dac1|ST [1] & (\dac1|ST [3] & !\dac1|ST [0])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Decoder0~4 .lut_mask = 16'h0010;
defparam \dac1|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N16
fiftyfivenm_lcell_comb \dac1|Decoder0~3 (
// Equation(s):
// \dac1|Decoder0~3_combout  = (\dac1|ST [2] & (!\dac1|ST [1] & (!\dac1|ST [3] & \dac1|ST [0])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Decoder0~3 .lut_mask = 16'h0200;
defparam \dac1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N12
fiftyfivenm_lcell_comb \dac1|WideOr6~0 (
// Equation(s):
// \dac1|WideOr6~0_combout  = (\dac1|Decoder0~2_combout ) # ((\dac1|ST [1]) # ((\dac1|Decoder0~4_combout ) # (\dac1|Decoder0~3_combout )))

	.dataa(\dac1|Decoder0~2_combout ),
	.datab(\dac1|ST [1]),
	.datac(\dac1|Decoder0~4_combout ),
	.datad(\dac1|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\dac1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|WideOr6~0 .lut_mask = 16'hFFFE;
defparam \dac1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N0
fiftyfivenm_lcell_comb \dac1|Decoder0~6 (
// Equation(s):
// \dac1|Decoder0~6_combout  = (\dac1|ST [2] & (!\dac1|ST [1] & (\dac1|ST [3] & !\dac1|ST [0])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Decoder0~6 .lut_mask = 16'h0020;
defparam \dac1|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N22
fiftyfivenm_lcell_comb \dac1|Decoder0~7 (
// Equation(s):
// \dac1|Decoder0~7_combout  = (\dac1|ST [2] & (!\dac1|ST [1] & (\dac1|ST [3] & \dac1|ST [0])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Decoder0~7 .lut_mask = 16'h2000;
defparam \dac1|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N2
fiftyfivenm_lcell_comb \dac1|Decoder0~5 (
// Equation(s):
// \dac1|Decoder0~5_combout  = (!\dac1|ST [2] & (!\dac1|ST [1] & (\dac1|ST [3] & \dac1|ST [0])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Decoder0~5 .lut_mask = 16'h1000;
defparam \dac1|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N8
fiftyfivenm_lcell_comb \dac1|WideOr6 (
// Equation(s):
// \dac1|WideOr6~combout  = (\dac1|WideOr6~0_combout ) # ((\dac1|Decoder0~6_combout ) # ((\dac1|Decoder0~7_combout ) # (\dac1|Decoder0~5_combout )))

	.dataa(\dac1|WideOr6~0_combout ),
	.datab(\dac1|Decoder0~6_combout ),
	.datac(\dac1|Decoder0~7_combout ),
	.datad(\dac1|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\dac1|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \dac1|WideOr6 .lut_mask = 16'hFFFE;
defparam \dac1|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N28
fiftyfivenm_lcell_comb \dac1|Decoder0~1 (
// Equation(s):
// \dac1|Decoder0~1_combout  = (!\dac1|ST [2] & (!\dac1|ST [1] & (!\dac1|ST [3] & \dac1|ST [0])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Decoder0~1 .lut_mask = 16'h0100;
defparam \dac1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $ (VCC)
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N1
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N18
fiftyfivenm_lcell_comb \mem0|mem_db|PB_sync_0~0 (
// Equation(s):
// \mem0|mem_db|PB_sync_0~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\mem0|mem_db|PB_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|PB_sync_0~0 .lut_mask = 16'h00FF;
defparam \mem0|mem_db|PB_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N19
dffeas \mem0|mem_db|PB_sync_0 (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_db|PB_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_db|PB_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_db|PB_sync_0 .is_wysiwyg = "true";
defparam \mem0|mem_db|PB_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N24
fiftyfivenm_lcell_comb \mem0|mem_db|PB_sync_1~feeder (
// Equation(s):
// \mem0|mem_db|PB_sync_1~feeder_combout  = \mem0|mem_db|PB_sync_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|mem_db|PB_sync_0~q ),
	.cin(gnd),
	.combout(\mem0|mem_db|PB_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|PB_sync_1~feeder .lut_mask = 16'hFF00;
defparam \mem0|mem_db|PB_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N25
dffeas \mem0|mem_db|PB_sync_1 (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_db|PB_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_db|PB_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_db|PB_sync_1 .is_wysiwyg = "true";
defparam \mem0|mem_db|PB_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
fiftyfivenm_lcell_comb \mem0|mem_db|PB_cnt~2 (
// Equation(s):
// \mem0|mem_db|PB_cnt~2_combout  = (!\mem0|mem_db|PB_cnt [0] & (\mem0|mem_db|PB_state~q  $ (\mem0|mem_db|PB_sync_1~q )))

	.dataa(gnd),
	.datab(\mem0|mem_db|PB_state~q ),
	.datac(\mem0|mem_db|PB_cnt [0]),
	.datad(\mem0|mem_db|PB_sync_1~q ),
	.cin(gnd),
	.combout(\mem0|mem_db|PB_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|PB_cnt~2 .lut_mask = 16'h030C;
defparam \mem0|mem_db|PB_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N25
dffeas \mem0|mem_db|PB_cnt[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_db|PB_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_db|PB_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_db|PB_cnt[0] .is_wysiwyg = "true";
defparam \mem0|mem_db|PB_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
fiftyfivenm_lcell_comb \mem0|mem_db|PB_cnt~3 (
// Equation(s):
// \mem0|mem_db|PB_cnt~3_combout  = (\mem0|mem_db|PB_sync_1~q  & (!\mem0|mem_db|PB_state~q  & (\mem0|mem_db|PB_cnt [0] $ (\mem0|mem_db|PB_cnt [1])))) # (!\mem0|mem_db|PB_sync_1~q  & (\mem0|mem_db|PB_state~q  & (\mem0|mem_db|PB_cnt [0] $ (\mem0|mem_db|PB_cnt 
// [1]))))

	.dataa(\mem0|mem_db|PB_sync_1~q ),
	.datab(\mem0|mem_db|PB_cnt [0]),
	.datac(\mem0|mem_db|PB_cnt [1]),
	.datad(\mem0|mem_db|PB_state~q ),
	.cin(gnd),
	.combout(\mem0|mem_db|PB_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|PB_cnt~3 .lut_mask = 16'h1428;
defparam \mem0|mem_db|PB_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N27
dffeas \mem0|mem_db|PB_cnt[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_db|PB_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_db|PB_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_db|PB_cnt[1] .is_wysiwyg = "true";
defparam \mem0|mem_db|PB_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
fiftyfivenm_lcell_comb \mem0|mem_db|PB_cnt~1 (
// Equation(s):
// \mem0|mem_db|PB_cnt~1_combout  = (\mem0|mem_db|comb~0_combout  & (\mem0|mem_db|PB_cnt [2] $ (((\mem0|mem_db|PB_cnt [1] & \mem0|mem_db|PB_cnt [0])))))

	.dataa(\mem0|mem_db|PB_cnt [1]),
	.datab(\mem0|mem_db|PB_cnt [0]),
	.datac(\mem0|mem_db|PB_cnt [2]),
	.datad(\mem0|mem_db|comb~0_combout ),
	.cin(gnd),
	.combout(\mem0|mem_db|PB_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|PB_cnt~1 .lut_mask = 16'h7800;
defparam \mem0|mem_db|PB_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N19
dffeas \mem0|mem_db|PB_cnt[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_db|PB_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_db|PB_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_db|PB_cnt[2] .is_wysiwyg = "true";
defparam \mem0|mem_db|PB_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
fiftyfivenm_lcell_comb \mem0|mem_db|Add0~0 (
// Equation(s):
// \mem0|mem_db|Add0~0_combout  = \mem0|mem_db|PB_cnt [3] $ (((\mem0|mem_db|PB_cnt [0] & (\mem0|mem_db|PB_cnt [1] & \mem0|mem_db|PB_cnt [2]))))

	.dataa(\mem0|mem_db|PB_cnt [3]),
	.datab(\mem0|mem_db|PB_cnt [0]),
	.datac(\mem0|mem_db|PB_cnt [1]),
	.datad(\mem0|mem_db|PB_cnt [2]),
	.cin(gnd),
	.combout(\mem0|mem_db|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|Add0~0 .lut_mask = 16'h6AAA;
defparam \mem0|mem_db|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
fiftyfivenm_lcell_comb \mem0|mem_db|PB_cnt~0 (
// Equation(s):
// \mem0|mem_db|PB_cnt~0_combout  = (\mem0|mem_db|Add0~0_combout  & \mem0|mem_db|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|mem_db|Add0~0_combout ),
	.datad(\mem0|mem_db|comb~0_combout ),
	.cin(gnd),
	.combout(\mem0|mem_db|PB_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|PB_cnt~0 .lut_mask = 16'hF000;
defparam \mem0|mem_db|PB_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N13
dffeas \mem0|mem_db|PB_cnt[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_db|PB_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_db|PB_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_db|PB_cnt[3] .is_wysiwyg = "true";
defparam \mem0|mem_db|PB_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
fiftyfivenm_lcell_comb \mem0|mem_db|PB_state~0 (
// Equation(s):
// \mem0|mem_db|PB_state~0_combout  = (\mem0|mem_db|PB_cnt [3] & (\mem0|mem_db|PB_cnt [0] & (\mem0|mem_db|PB_cnt [1] & \mem0|mem_db|PB_cnt [2])))

	.dataa(\mem0|mem_db|PB_cnt [3]),
	.datab(\mem0|mem_db|PB_cnt [0]),
	.datac(\mem0|mem_db|PB_cnt [1]),
	.datad(\mem0|mem_db|PB_cnt [2]),
	.cin(gnd),
	.combout(\mem0|mem_db|PB_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|PB_state~0 .lut_mask = 16'h8000;
defparam \mem0|mem_db|PB_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
fiftyfivenm_lcell_comb \mem0|mem_db|PB_state~1 (
// Equation(s):
// \mem0|mem_db|PB_state~1_combout  = \mem0|mem_db|PB_state~q  $ (((\mem0|mem_db|comb~0_combout  & \mem0|mem_db|PB_state~0_combout )))

	.dataa(\mem0|mem_db|comb~0_combout ),
	.datab(gnd),
	.datac(\mem0|mem_db|PB_state~q ),
	.datad(\mem0|mem_db|PB_state~0_combout ),
	.cin(gnd),
	.combout(\mem0|mem_db|PB_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|PB_state~1 .lut_mask = 16'h5AF0;
defparam \mem0|mem_db|PB_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N29
dffeas \mem0|mem_db|PB_state (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_db|PB_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_db|PB_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_db|PB_state .is_wysiwyg = "true";
defparam \mem0|mem_db|PB_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
fiftyfivenm_lcell_comb \mem0|mem_db|comb~0 (
// Equation(s):
// \mem0|mem_db|comb~0_combout  = \mem0|mem_db|PB_state~q  $ (\mem0|mem_db|PB_sync_1~q )

	.dataa(gnd),
	.datab(\mem0|mem_db|PB_state~q ),
	.datac(gnd),
	.datad(\mem0|mem_db|PB_sync_1~q ),
	.cin(gnd),
	.combout(\mem0|mem_db|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|comb~0 .lut_mask = 16'h33CC;
defparam \mem0|mem_db|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
fiftyfivenm_lcell_comb \mem0|rd_ptr[9]~10 (
// Equation(s):
// \mem0|rd_ptr[9]~10_combout  = (\RESET_DELAY_n~q  & (((\mem0|mem_db|PB_state~q ) # (!\mem0|mem_db|PB_state~0_combout )) # (!\mem0|mem_db|comb~0_combout )))

	.dataa(\mem0|mem_db|comb~0_combout ),
	.datab(\mem0|mem_db|PB_state~q ),
	.datac(\mem0|mem_db|PB_state~0_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|rd_ptr[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|rd_ptr[9]~10 .lut_mask = 16'hDF00;
defparam \mem0|rd_ptr[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
fiftyfivenm_lcell_comb \mem0|mem_db|PB_down (
// Equation(s):
// \mem0|mem_db|PB_down~combout  = ((\mem0|mem_db|PB_state~q ) # (!\mem0|mem_db|PB_state~0_combout )) # (!\mem0|mem_db|comb~0_combout )

	.dataa(\mem0|mem_db|comb~0_combout ),
	.datab(\mem0|mem_db|PB_state~0_combout ),
	.datac(gnd),
	.datad(\mem0|mem_db|PB_state~q ),
	.cin(gnd),
	.combout(\mem0|mem_db|PB_down~combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_db|PB_down .lut_mask = 16'hFF77;
defparam \mem0|mem_db|PB_down .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
fiftyfivenm_lcell_comb \mem0|cnt_clr~0 (
// Equation(s):
// \mem0|cnt_clr~0_combout  = ((\mem0|trigged~0_combout  & \mem0|mem_db|PB_down~combout )) # (!\mem0|rd_ptr[9]~10_combout )

	.dataa(gnd),
	.datab(\mem0|rd_ptr[9]~10_combout ),
	.datac(\mem0|trigged~0_combout ),
	.datad(\mem0|mem_db|PB_down~combout ),
	.cin(gnd),
	.combout(\mem0|cnt_clr~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|cnt_clr~0 .lut_mask = 16'hF333;
defparam \mem0|cnt_clr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N1
dffeas \mem0|cnt_clr (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|cnt_clr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|cnt_clr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|cnt_clr .is_wysiwyg = "true";
defparam \mem0|cnt_clr .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N3
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N5
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & !\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N7
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N9
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & !\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N11
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]))

	.dataa(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N13
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N15
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT )) # 
// (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY((!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N17
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  $ (GND))) # 
// (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  & VCC))
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & !\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N19
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT )) # 
// (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & ((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY((!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ) # (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N21
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  $ (GND))) # 
// (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  & VCC))
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & !\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ))

	.dataa(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ),
	.cout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N23
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
fiftyfivenm_lcell_comb \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout  = \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  $ (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.cin(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.combout(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout ),
	.cout());
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 16'h0FF0;
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N25
dffeas \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem0|cnt_clr~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: PLL_3
fiftyfivenm_pll \madc|u0|altpll_sys|sd1|pll7 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\madc|u0|altpll_sys|sd1|wire_pll7_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\madc|u0|altpll_sys|sd1|wire_pll7_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\madc|u0|altpll_sys|sd1|wire_pll7_fbout ),
	.clk(\madc|u0|altpll_sys|sd1|pll7_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \madc|u0|altpll_sys|sd1|pll7 .auto_settings = "false";
defparam \madc|u0|altpll_sys|sd1|pll7 .bandwidth_type = "medium";
defparam \madc|u0|altpll_sys|sd1|pll7 .c0_high = 30;
defparam \madc|u0|altpll_sys|sd1|pll7 .c0_initial = 1;
defparam \madc|u0|altpll_sys|sd1|pll7 .c0_low = 30;
defparam \madc|u0|altpll_sys|sd1|pll7 .c0_mode = "even";
defparam \madc|u0|altpll_sys|sd1|pll7 .c0_ph = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c1_high = 6;
defparam \madc|u0|altpll_sys|sd1|pll7 .c1_initial = 1;
defparam \madc|u0|altpll_sys|sd1|pll7 .c1_low = 6;
defparam \madc|u0|altpll_sys|sd1|pll7 .c1_mode = "even";
defparam \madc|u0|altpll_sys|sd1|pll7 .c1_ph = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c1_use_casc_in = "off";
defparam \madc|u0|altpll_sys|sd1|pll7 .c2_high = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c2_initial = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c2_low = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c2_mode = "bypass";
defparam \madc|u0|altpll_sys|sd1|pll7 .c2_ph = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c2_use_casc_in = "off";
defparam \madc|u0|altpll_sys|sd1|pll7 .c3_high = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c3_initial = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c3_low = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c3_mode = "bypass";
defparam \madc|u0|altpll_sys|sd1|pll7 .c3_ph = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c3_use_casc_in = "off";
defparam \madc|u0|altpll_sys|sd1|pll7 .c4_high = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c4_initial = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c4_low = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c4_mode = "bypass";
defparam \madc|u0|altpll_sys|sd1|pll7 .c4_ph = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .c4_use_casc_in = "off";
defparam \madc|u0|altpll_sys|sd1|pll7 .charge_pump_current_bits = 1;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk0_counter = "c1";
defparam \madc|u0|altpll_sys|sd1|pll7 .clk0_divide_by = 1;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk0_duty_cycle = 50;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk0_multiply_by = 1;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk0_phase_shift = "0";
defparam \madc|u0|altpll_sys|sd1|pll7 .clk1_counter = "c0";
defparam \madc|u0|altpll_sys|sd1|pll7 .clk1_divide_by = 5;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk1_duty_cycle = 50;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk1_multiply_by = 1;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk1_phase_shift = "0";
defparam \madc|u0|altpll_sys|sd1|pll7 .clk2_counter = "unused";
defparam \madc|u0|altpll_sys|sd1|pll7 .clk2_divide_by = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk2_duty_cycle = 50;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk2_multiply_by = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk2_phase_shift = "0";
defparam \madc|u0|altpll_sys|sd1|pll7 .clk3_counter = "unused";
defparam \madc|u0|altpll_sys|sd1|pll7 .clk3_divide_by = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk3_duty_cycle = 50;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk3_multiply_by = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk3_phase_shift = "0";
defparam \madc|u0|altpll_sys|sd1|pll7 .clk4_counter = "unused";
defparam \madc|u0|altpll_sys|sd1|pll7 .clk4_divide_by = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk4_duty_cycle = 50;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk4_multiply_by = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .clk4_phase_shift = "0";
defparam \madc|u0|altpll_sys|sd1|pll7 .compensate_clock = "clock0";
defparam \madc|u0|altpll_sys|sd1|pll7 .inclk0_input_frequency = 20000;
defparam \madc|u0|altpll_sys|sd1|pll7 .inclk1_input_frequency = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .loop_filter_c_bits = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .loop_filter_r_bits = 27;
defparam \madc|u0|altpll_sys|sd1|pll7 .m = 12;
defparam \madc|u0|altpll_sys|sd1|pll7 .m_initial = 1;
defparam \madc|u0|altpll_sys|sd1|pll7 .m_ph = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .n = 1;
defparam \madc|u0|altpll_sys|sd1|pll7 .operation_mode = "normal";
defparam \madc|u0|altpll_sys|sd1|pll7 .pfd_max = 200000;
defparam \madc|u0|altpll_sys|sd1|pll7 .pfd_min = 3076;
defparam \madc|u0|altpll_sys|sd1|pll7 .self_reset_on_loss_lock = "off";
defparam \madc|u0|altpll_sys|sd1|pll7 .simulation_type = "functional";
defparam \madc|u0|altpll_sys|sd1|pll7 .switch_over_type = "auto";
defparam \madc|u0|altpll_sys|sd1|pll7 .vco_center = 1538;
defparam \madc|u0|altpll_sys|sd1|pll7 .vco_divide_by = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .vco_frequency_control = "auto";
defparam \madc|u0|altpll_sys|sd1|pll7 .vco_max = 3333;
defparam \madc|u0|altpll_sys|sd1|pll7 .vco_min = 1538;
defparam \madc|u0|altpll_sys|sd1|pll7 .vco_multiply_by = 0;
defparam \madc|u0|altpll_sys|sd1|pll7 .vco_phase_shift_step = 208;
defparam \madc|u0|altpll_sys|sd1|pll7 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G14
fiftyfivenm_clkctrl \madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\madc|u0|altpll_sys|sd1|wire_pll7_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl .clock_type = "global clock";
defparam \madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N0
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~31 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~31_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout )

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.datab(gnd),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~31 .lut_mask = 16'hA0A0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N14
fiftyfivenm_lcell_comb \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N15
dffeas \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y50_N13
dffeas \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N20
fiftyfivenm_lcell_comb \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N21
dffeas \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N1
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~31_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N4
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~39 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~39_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout )

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~39 .lut_mask = 16'hC0C0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N5
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~39_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N28
fiftyfivenm_lcell_comb \i2s|SAMPLE_TR (
// Equation(s):
// \i2s|SAMPLE_TR~combout  = LCELL((!\AUDIO_WCLK~input_o  & \i2s|rAUDIO_WCLK~2_combout ))

	.dataa(gnd),
	.datab(\AUDIO_WCLK~input_o ),
	.datac(gnd),
	.datad(\i2s|rAUDIO_WCLK~2_combout ),
	.cin(gnd),
	.combout(\i2s|SAMPLE_TR~combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SAMPLE_TR .lut_mask = 16'h3300;
defparam \i2s|SAMPLE_TR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N22
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~49 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~49_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout )

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datab(gnd),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~49_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~49 .lut_mask = 16'hA0A0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N23
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~49_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N12
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout  = \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0] $ (VCC)
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9  = CARRY(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0])

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout ),
	.cout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 .lut_mask = 16'h55AA;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N28
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~35 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~35_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout )

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~35 .lut_mask = 16'hC0C0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N29
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~35_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N2
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~36 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~36_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout )

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~36 .lut_mask = 16'hC0C0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N3
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~36_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N0
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q ) # ((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~0 .lut_mask = 16'hBBAA;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N20
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~43 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~43_combout  = (!\i2s|SAMPLE_TR~combout  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~0_combout ) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1_combout ))))

	.dataa(\i2s|SAMPLE_TR~combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~0_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~43_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~43 .lut_mask = 16'h4404;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N21
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~43_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N14
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~40 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~40_combout  = (\i2s|SAMPLE_TR~combout  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q  & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ))

	.dataa(\i2s|SAMPLE_TR~combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~40 .lut_mask = 16'h8800;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N15
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~40_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N10
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~33 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~33_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ) # 
// (\madc|u0|altpll_sys|sd1|wire_pll7_locked )))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datad(\madc|u0|altpll_sys|sd1|wire_pll7_locked ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~33 .lut_mask = 16'hCCC0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N11
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~33_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N12
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~41 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~41_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~41 .lut_mask = 16'hF000;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N13
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~41_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N2
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout  = (\madc|u0|altpll_sys|sd1|wire_pll7_locked  & (((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q )) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ))) # (!\madc|u0|altpll_sys|sd1|wire_pll7_locked  & 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ))))

	.dataa(\madc|u0|altpll_sys|sd1|wire_pll7_locked ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0 .lut_mask = 16'h3B0A;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N18
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q ) # 
// (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q )))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0 .lut_mask = 16'hFC00;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N8
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ) # 
// ((!\madc|u0|altpll_sys|sd1|wire_pll7_locked  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q )))

	.dataa(\madc|u0|altpll_sys|sd1|wire_pll7_locked ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 .lut_mask = 16'hFFCD;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N8
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.datab(gnd),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0 .lut_mask = 16'hAA0A;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N6
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~1_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q  & !\i2s|SAMPLE_TR~combout )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout ),
	.datad(\i2s|SAMPLE_TR~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~1 .lut_mask = 16'hF0F8;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N16
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~34 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~34_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~1_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout )

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~1_combout ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~34 .lut_mask = 16'hCC00;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N17
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~34_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N12
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0] & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ) # (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~0 .lut_mask = 16'h0C08;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N26
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1_combout  & ((\i2s|SAMPLE_TR~combout  & 
// ((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ))) # (!\i2s|SAMPLE_TR~combout  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~0_combout ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~0_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1_combout ),
	.datad(\i2s|SAMPLE_TR~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0 .lut_mask = 16'h3050;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N18
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~2 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~2_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q  & 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~2 .lut_mask = 16'h0001;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N20
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~3 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~3_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~2_combout  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~2_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~3 .lut_mask = 16'h4404;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N28
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~32 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~32_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q  & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~32 .lut_mask = 16'hC000;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y49_N29
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1 (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~32_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1 .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N8
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & ((!\i2s|SAMPLE_TR~combout ) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q )))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.datad(\i2s|SAMPLE_TR~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1 .lut_mask = 16'h030F;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N30
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~4 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~4_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~3_combout  & 
// (\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1_combout  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~1_combout )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~3_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector11~1_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~4 .lut_mask = 16'h0080;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N4
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~1_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~0_combout  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~4_combout  & 
// !\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout ))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~0_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~4_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~1 .lut_mask = 16'h0030;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N22
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ) # 
// ((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~1_combout ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~1_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 .lut_mask = 16'h3130;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N23
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N18
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout  = !\madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell .lut_mask = 16'h00FF;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N16
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~5 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~5_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ) # 
// (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~5_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~5 .lut_mask = 16'hFFEE;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N18
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~6 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~6_combout  = ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~5_combout ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q  & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~47_combout )

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~47_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~5_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~6 .lut_mask = 16'hFFD5;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N26
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ) # ((!\madc|u0|altpll_sys|sd1|wire_pll7_locked  & 
// !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ))

	.dataa(gnd),
	.datab(\madc|u0|altpll_sys|sd1|wire_pll7_locked ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 .lut_mask = 16'hFF03;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N0
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]) # 
// ((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~6_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~4_combout ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~6_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~4_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1 .lut_mask = 16'h00F4;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N1
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N12
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell_combout  = !\madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell .lut_mask = 16'h3333;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance (
	.soc(\madc|u0|modular_adc_0|control_internal|u_control_fsm|soc~q ),
	.usr_pwd(\madc|u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout ),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(\madc|u0|altpll_sys|sd1|wire_pll7_clk [1]),
	.chsel({\madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell_combout ,\madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell_combout ,\madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell_combout ,
\madc|u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell_combout ,vcc}),
	.eoc(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc ),
	.dout(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus ));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .analog_input_pin_mask = 48;
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .clkdiv = 2;
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .device_partname_fivechar_prefix = "10m50";
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .is_this_first_or_second_adc = 2;
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .prescalar = 0;
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .pwd = 0;
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .refsel = 0;
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .reserve_block = "false";
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .testbits = 66;
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .tsclkdiv = 1;
defparam \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .tsclksel = 1;
// synopsys translate_on

// Location: FF_X45_Y49_N5
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc ),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y49_N13
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q ),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y49_N1
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N0
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl .lut_mask = 16'h00F0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N30
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~42 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~42_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~42_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~42 .lut_mask = 16'h88C8;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N31
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~42_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N4
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 .lut_mask = 16'hEEAA;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N22
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv .lut_mask = 16'h3222;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N0
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0_combout ) # (\madc|u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1 .lut_mask = 16'hFFF0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N30
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0_combout ) # (\madc|u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~combout )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22 .lut_mask = 16'hFFFE;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N13
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout ),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N14
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1] & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 )) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ) # (GND)))
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11  = CARRY((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout ),
	.cout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 .lut_mask = 16'h3C3F;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y49_N15
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout ),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N16
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2] & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11  $ (GND))) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2] & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11  & VCC))
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13  = CARRY((\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2] & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout ),
	.cout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 .lut_mask = 16'hC30C;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y49_N17
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout ),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N18
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3] & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 )) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ) # (GND)))
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15  = CARRY((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout ),
	.cout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 .lut_mask = 16'h3C3F;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y49_N19
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout ),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N20
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15  $ (GND))) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15  & VCC))
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17  = CARRY((\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout ),
	.cout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 .lut_mask = 16'hC30C;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y49_N21
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout ),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N22
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5] & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 )) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ) # (GND)))
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19  = CARRY((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout ),
	.cout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 .lut_mask = 16'h5A5F;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y49_N23
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout ),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N24
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19  $ (GND))) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19  & VCC))
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21  = CARRY((\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout ),
	.cout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 ));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 .lut_mask = 16'hC30C;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y49_N25
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout ),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N26
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~23 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~23_combout  = \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7] $ (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 )

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 ),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~23 .lut_mask = 16'h5A5A;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y49_N27
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~23_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~1_combout ),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N28
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7] & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q )))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 .lut_mask = 16'hDC50;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N4
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~45 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~45_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout )

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~45_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~45 .lut_mask = 16'hC0C0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N5
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~45_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N6
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7])

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 .lut_mask = 16'hC0C0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N10
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~47 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~47_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout  & (((\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0] & 
// !\madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q )) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~47_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~47 .lut_mask = 16'h003B;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N24
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~48 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~48_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~47_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~48_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~48 .lut_mask = 16'h00F0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N25
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~48_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N4
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q  & (((\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q )))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q  & 
// (\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0] & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 .lut_mask = 16'hA0EA;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N28
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|soc~q  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~1_combout ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|soc~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|WideOr17~1_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 .lut_mask = 16'hECFC;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N29
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|soc (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|soc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|soc .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|soc .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N15
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore ),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N27
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q ),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N11
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N14
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q )))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 .lut_mask = 16'hCC0C;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N28
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q  & 
// (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0])))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 .lut_mask = 16'hFF08;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N24
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~46 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~46_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout )

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~46_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~46 .lut_mask = 16'hCC00;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N25
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~46_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N30
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0_combout ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q  & 
// ((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~0_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0 .lut_mask = 16'hDCFC;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y49_N31
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N24
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~30 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~30_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout )

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~30 .lut_mask = 16'hCC00;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y49_N25
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~30_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N10
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ) # 
// ((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1 .lut_mask = 16'h2333;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N10
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~44 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~44_combout  = (\i2s|SAMPLE_TR~combout  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1_combout ))))

	.dataa(\i2s|SAMPLE_TR~combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector6~1_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~44_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~44 .lut_mask = 16'h8808;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N11
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~44_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N18
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1 .lut_mask = 16'hFAEE;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N20
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~38 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~38_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout )

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~38 .lut_mask = 16'hCC00;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y49_N21
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~38_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N26
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q  & 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5 .lut_mask = 16'h0001;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N26
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q  & 
// !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7 .lut_mask = 16'h0011;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N14
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~8 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~8_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q  & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7_combout ))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~8_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~8 .lut_mask = 16'h1100;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N20
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q  & 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9 .lut_mask = 16'h0001;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N6
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout  = (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & 
// (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0 .lut_mask = 16'h0010;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N2
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~1_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & 
// (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q  $ (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~1 .lut_mask = 16'h1061;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N24
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~2 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~2_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout  & 
// ((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q )))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout )) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~1_combout )))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~1_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~2_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~2 .lut_mask = 16'h22B8;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N14
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~3 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~3_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q  & 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q )) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  $ (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q )))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~3_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~3 .lut_mask = 16'h0116;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N12
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q  & 
// !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4 .lut_mask = 16'h0022;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N16
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~6 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~6_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5_combout  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~2_combout ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~3_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4_combout )))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5_combout  
// & (((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~3_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4_combout ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~2_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~3_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~6 .lut_mask = 16'hF888;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N0
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~10 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~10_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~8_combout  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9_combout  & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~6_combout ))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~8_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~10_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~10 .lut_mask = 16'h8080;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N6
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~13 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~13_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q  & 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  & !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q )) # 
// (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  $ (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q )))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~13_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~13 .lut_mask = 16'h0116;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N8
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~11 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~11_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q  & 
// !\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q )) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q  $ 
// (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q )))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PRE_CONV~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD_W~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~11_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~11 .lut_mask = 16'h033C;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N30
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~12 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~12_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q  & (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7_combout )))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q  & 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7_combout ))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~11_combout ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~11_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~7_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~12_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~12 .lut_mask = 16'h7610;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N2
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~14 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~14_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~13_combout  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~8_combout ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~12_combout )))) # (!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~13_combout 
//  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9_combout  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~12_combout )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~13_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~9_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~12_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~8_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~14_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~14 .lut_mask = 16'hEAC0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N8
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~10_combout ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5_combout  & 
// (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~14_combout  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4_combout )))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~5_combout ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~10_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~14_combout ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~4_combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15 .lut_mask = 16'hECCC;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N6
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~37 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~37_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout  & (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ))

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~15_combout ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~37 .lut_mask = 16'hC000;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N7
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state~37_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N6
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~feeder (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~feeder_combout  = \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~feeder .lut_mask = 16'hFF00;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N7
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~feeder_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N30
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ) # ((!\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~0 .lut_mask = 16'hBABA;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N31
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N12
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [11]

	.dataa(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder .lut_mask = 16'hAAAA;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N16
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout  & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|eoc_hl~combout ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 .lut_mask = 16'hF800;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N13
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N20
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11]),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 .lut_mask = 16'hC8C0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N21
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N24
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_rsp (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_rsp .lut_mask = 16'hEECC;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|load_rsp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N25
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N21
dffeas \madc|response_valid_r (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|response_valid_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \madc|response_valid_r .is_wysiwyg = "true";
defparam \madc|response_valid_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
fiftyfivenm_lcell_comb \madc|always0~0 (
// Equation(s):
// \madc|always0~0_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q  & !\madc|response_valid_r~q )

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.datab(gnd),
	.datac(\madc|response_valid_r~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|always0~0 .lut_mask = 16'h0A0A;
defparam \madc|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N25
dffeas \madc|ADC_RD5[11] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[11] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N27
dffeas \madc|ADC_RD4[11] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD5 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[11] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N29
dffeas \madc|ADC_RD3[11] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD4 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[11] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N23
dffeas \madc|ADC_RD2[11] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD3 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[11] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N5
dffeas \madc|ADC_RD1[11] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[11] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N29
dffeas \madc|ADC_RD0[11] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[11] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N10
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [10]

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder .lut_mask = 16'hCCCC;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N11
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N22
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10]),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 .lut_mask = 16'hA888;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N23
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N1
dffeas \madc|ADC_RD5[10] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[10] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N23
dffeas \madc|ADC_RD4[10] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD5 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[10] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N5
dffeas \madc|ADC_RD3[10] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD4 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[10] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N27
dffeas \madc|ADC_RD2[10] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD3 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[10] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N29
dffeas \madc|ADC_RD1[10] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[10] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N27
dffeas \madc|ADC_RD0[10] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[10] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y51_N19
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [9]),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N14
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9]),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 .lut_mask = 16'hA8A0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N15
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N21
dffeas \madc|ADC_RD5[9] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[9] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N13
dffeas \madc|ADC_RD4[9] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD5 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[9] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N25
dffeas \madc|ADC_RD3[9] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD4 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[9] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N3
dffeas \madc|ADC_RD2[9] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD3 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[9] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N9
dffeas \madc|ADC_RD1[9] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[9] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N25
dffeas \madc|ADC_RD0[9] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[9] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N4
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [8]

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder .lut_mask = 16'hCCCC;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N5
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N0
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8]),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 .lut_mask = 16'hA8A0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N1
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
fiftyfivenm_lcell_comb \madc|ADC_RD5[8]~feeder (
// Equation(s):
// \madc|ADC_RD5[8]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.cin(gnd),
	.combout(\madc|ADC_RD5[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD5[8]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD5[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N31
dffeas \madc|ADC_RD5[8] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD5[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[8] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N19
dffeas \madc|ADC_RD4[8] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD5 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[8] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N13
dffeas \madc|ADC_RD3[8] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD4 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[8] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N23
dffeas \madc|ADC_RD2[8] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD3 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[8] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N31
dffeas \madc|ADC_RD1[8] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[8] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N23
dffeas \madc|ADC_RD0[8] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[8] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N2
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [7]

	.dataa(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder .lut_mask = 16'hAAAA;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N3
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N30
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7]),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 .lut_mask = 16'hA8A0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N31
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N17
dffeas \madc|ADC_RD5[7] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[7] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N5
dffeas \madc|ADC_RD4[7] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD5 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[7] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N21
dffeas \madc|ADC_RD3[7] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD4 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[7] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N9
dffeas \madc|ADC_RD2[7] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD3 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[7] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
fiftyfivenm_lcell_comb \madc|ADC_RD1[7]~feeder (
// Equation(s):
// \madc|ADC_RD1[7]~feeder_combout  = \madc|ADC_RD2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|ADC_RD2 [7]),
	.cin(gnd),
	.combout(\madc|ADC_RD1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD1[7]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N3
dffeas \madc|ADC_RD1[7] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[7] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N21
dffeas \madc|ADC_RD0[7] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[7] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y51_N17
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [6]),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N8
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6]),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 .lut_mask = 16'hA8A0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N9
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N20
fiftyfivenm_lcell_comb \madc|ADC_RD5[6]~feeder (
// Equation(s):
// \madc|ADC_RD5[6]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.cin(gnd),
	.combout(\madc|ADC_RD5[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD5[6]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD5[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N21
dffeas \madc|ADC_RD5[6] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD5[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[6] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N15
dffeas \madc|ADC_RD4[6] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD5 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[6] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N7
dffeas \madc|ADC_RD3[6] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD4 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[6] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N19
dffeas \madc|ADC_RD2[6] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD3 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[6] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N11
dffeas \madc|ADC_RD1[6] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[6] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N19
dffeas \madc|ADC_RD0[6] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[6] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y51_N23
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [5]),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N26
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5]),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 .lut_mask = 16'hC8C0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N27
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N13
dffeas \madc|ADC_RD5[5] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[5] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N7
dffeas \madc|ADC_RD4[5] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD5 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[5] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N17
dffeas \madc|ADC_RD3[5] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD4 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[5] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N17
dffeas \madc|ADC_RD2[5] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD3 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[5] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N27
dffeas \madc|ADC_RD1[5] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[5] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N17
dffeas \madc|ADC_RD0[5] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[5] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N24
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [4]

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder .lut_mask = 16'hCCCC;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N25
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N28
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4]),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 .lut_mask = 16'hA8A0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N29
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N10
fiftyfivenm_lcell_comb \madc|ADC_RD5[4]~feeder (
// Equation(s):
// \madc|ADC_RD5[4]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.cin(gnd),
	.combout(\madc|ADC_RD5[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD5[4]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD5[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N11
dffeas \madc|ADC_RD5[4] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD5[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[4] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N11
dffeas \madc|ADC_RD4[4] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD5 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[4] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N11
dffeas \madc|ADC_RD3[4] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD4 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[4] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N15
dffeas \madc|ADC_RD2[4] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD3 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[4] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N1
dffeas \madc|ADC_RD1[4] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[4] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N15
dffeas \madc|ADC_RD0[4] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[4] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y51_N11
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [3]),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N6
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3]),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 .lut_mask = 16'hC8C0;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N7
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N9
dffeas \madc|ADC_RD5[3] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[3] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N8
fiftyfivenm_lcell_comb \madc|ADC_RD4[3]~feeder (
// Equation(s):
// \madc|ADC_RD4[3]~feeder_combout  = \madc|ADC_RD5 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|ADC_RD5 [3]),
	.cin(gnd),
	.combout(\madc|ADC_RD4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD4[3]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N9
dffeas \madc|ADC_RD4[3] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[3] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N13
dffeas \madc|ADC_RD3[3] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD4 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[3] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N28
fiftyfivenm_lcell_comb \madc|ADC_RD2[3]~feeder (
// Equation(s):
// \madc|ADC_RD2[3]~feeder_combout  = \madc|ADC_RD3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|ADC_RD3 [3]),
	.cin(gnd),
	.combout(\madc|ADC_RD2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD2[3]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N29
dffeas \madc|ADC_RD2[3] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[3] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N25
dffeas \madc|ADC_RD1[3] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[3] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N13
dffeas \madc|ADC_RD0[3] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[3] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N28
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [2]

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder .lut_mask = 16'hCCCC;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N29
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N8
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2]),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 .lut_mask = 16'hCC80;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N9
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
fiftyfivenm_lcell_comb \madc|ADC_RD5[2]~feeder (
// Equation(s):
// \madc|ADC_RD5[2]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.cin(gnd),
	.combout(\madc|ADC_RD5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD5[2]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N13
dffeas \madc|ADC_RD5[2] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[2] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N7
dffeas \madc|ADC_RD4[2] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD5 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[2] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
fiftyfivenm_lcell_comb \madc|ADC_RD3[2]~feeder (
// Equation(s):
// \madc|ADC_RD3[2]~feeder_combout  = \madc|ADC_RD4 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|ADC_RD4 [2]),
	.cin(gnd),
	.combout(\madc|ADC_RD3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD3[2]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N31
dffeas \madc|ADC_RD3[2] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[2] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N11
dffeas \madc|ADC_RD2[2] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[2] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N5
dffeas \madc|ADC_RD1[2] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[2] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N11
dffeas \madc|ADC_RD0[2] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[2] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N18
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [1]

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder .lut_mask = 16'hCCCC;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N19
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N26
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1]),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 .lut_mask = 16'hCC80;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N27
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N28
fiftyfivenm_lcell_comb \madc|ADC_RD5[1]~feeder (
// Equation(s):
// \madc|ADC_RD5[1]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.cin(gnd),
	.combout(\madc|ADC_RD5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD5[1]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N29
dffeas \madc|ADC_RD5[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD5[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[1] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N0
fiftyfivenm_lcell_comb \madc|ADC_RD4[1]~feeder (
// Equation(s):
// \madc|ADC_RD4[1]~feeder_combout  = \madc|ADC_RD5 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|ADC_RD5 [1]),
	.cin(gnd),
	.combout(\madc|ADC_RD4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD4[1]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N1
dffeas \madc|ADC_RD4[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[1] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N4
fiftyfivenm_lcell_comb \madc|ADC_RD3[1]~feeder (
// Equation(s):
// \madc|ADC_RD3[1]~feeder_combout  = \madc|ADC_RD4 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|ADC_RD4 [1]),
	.cin(gnd),
	.combout(\madc|ADC_RD3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD3[1]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N5
dffeas \madc|ADC_RD3[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[1] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N3
dffeas \madc|ADC_RD2[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[1] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
fiftyfivenm_lcell_comb \madc|ADC_RD1[1]~feeder (
// Equation(s):
// \madc|ADC_RD1[1]~feeder_combout  = \madc|ADC_RD2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|ADC_RD2 [1]),
	.cin(gnd),
	.combout(\madc|ADC_RD1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD1[1]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N1
dffeas \madc|ADC_RD1[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[1] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N9
dffeas \madc|ADC_RD0[1] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[1] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N0
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout  = \madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [0]

	.dataa(gnd),
	.datab(\madc|u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder .lut_mask = 16'hCCCC;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N1
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N4
fiftyfivenm_lcell_comb \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 (
// Equation(s):
// \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout  = (\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0] & ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # 
// ((\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q  & \madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ))))

	.dataa(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.datab(\madc|u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]),
	.datac(\madc|u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(\madc|u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.cin(gnd),
	.combout(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 .lut_mask = 16'hCC80;
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y50_N5
dffeas \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout ),
	.asdata(vcc),
	.clrn(\madc|u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] .is_wysiwyg = "true";
defparam \madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N3
dffeas \madc|ADC_RD5[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD5[0] .is_wysiwyg = "true";
defparam \madc|ADC_RD5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N30
fiftyfivenm_lcell_comb \madc|ADC_RD4[0]~feeder (
// Equation(s):
// \madc|ADC_RD4[0]~feeder_combout  = \madc|ADC_RD5 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|ADC_RD5 [0]),
	.cin(gnd),
	.combout(\madc|ADC_RD4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD4[0]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N31
dffeas \madc|ADC_RD4[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD4[0] .is_wysiwyg = "true";
defparam \madc|ADC_RD4[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N31
dffeas \madc|ADC_RD3[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD4 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD3[0] .is_wysiwyg = "true";
defparam \madc|ADC_RD3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N0
fiftyfivenm_lcell_comb \madc|ADC_RD2[0]~feeder (
// Equation(s):
// \madc|ADC_RD2[0]~feeder_combout  = \madc|ADC_RD3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|ADC_RD3 [0]),
	.cin(gnd),
	.combout(\madc|ADC_RD2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD2[0]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N1
dffeas \madc|ADC_RD2[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD2[0] .is_wysiwyg = "true";
defparam \madc|ADC_RD2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
fiftyfivenm_lcell_comb \madc|ADC_RD1[0]~feeder (
// Equation(s):
// \madc|ADC_RD1[0]~feeder_combout  = \madc|ADC_RD2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|ADC_RD2 [0]),
	.cin(gnd),
	.combout(\madc|ADC_RD1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \madc|ADC_RD1[0]~feeder .lut_mask = 16'hFF00;
defparam \madc|ADC_RD1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N31
dffeas \madc|ADC_RD1[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|ADC_RD1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD1[0] .is_wysiwyg = "true";
defparam \madc|ADC_RD1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N7
dffeas \madc|ADC_RD0[0] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|ADC_RD1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|ADC_RD0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|ADC_RD0[0] .is_wysiwyg = "true";
defparam \madc|ADC_RD0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
fiftyfivenm_lcell_comb \madc|Add0~0 (
// Equation(s):
// \madc|Add0~0_combout  = (\madc|ADC_RD0 [0] & (\madc|ADC_RD1 [0] $ (VCC))) # (!\madc|ADC_RD0 [0] & (\madc|ADC_RD1 [0] & VCC))
// \madc|Add0~1  = CARRY((\madc|ADC_RD0 [0] & \madc|ADC_RD1 [0]))

	.dataa(\madc|ADC_RD0 [0]),
	.datab(\madc|ADC_RD1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Add0~0_combout ),
	.cout(\madc|Add0~1 ));
// synopsys translate_off
defparam \madc|Add0~0 .lut_mask = 16'h6688;
defparam \madc|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
fiftyfivenm_lcell_comb \madc|Add0~2 (
// Equation(s):
// \madc|Add0~2_combout  = (\madc|ADC_RD0 [1] & ((\madc|ADC_RD1 [1] & (\madc|Add0~1  & VCC)) # (!\madc|ADC_RD1 [1] & (!\madc|Add0~1 )))) # (!\madc|ADC_RD0 [1] & ((\madc|ADC_RD1 [1] & (!\madc|Add0~1 )) # (!\madc|ADC_RD1 [1] & ((\madc|Add0~1 ) # (GND)))))
// \madc|Add0~3  = CARRY((\madc|ADC_RD0 [1] & (!\madc|ADC_RD1 [1] & !\madc|Add0~1 )) # (!\madc|ADC_RD0 [1] & ((!\madc|Add0~1 ) # (!\madc|ADC_RD1 [1]))))

	.dataa(\madc|ADC_RD0 [1]),
	.datab(\madc|ADC_RD1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~1 ),
	.combout(\madc|Add0~2_combout ),
	.cout(\madc|Add0~3 ));
// synopsys translate_off
defparam \madc|Add0~2 .lut_mask = 16'h9617;
defparam \madc|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
fiftyfivenm_lcell_comb \madc|Add0~4 (
// Equation(s):
// \madc|Add0~4_combout  = ((\madc|ADC_RD0 [2] $ (\madc|ADC_RD1 [2] $ (!\madc|Add0~3 )))) # (GND)
// \madc|Add0~5  = CARRY((\madc|ADC_RD0 [2] & ((\madc|ADC_RD1 [2]) # (!\madc|Add0~3 ))) # (!\madc|ADC_RD0 [2] & (\madc|ADC_RD1 [2] & !\madc|Add0~3 )))

	.dataa(\madc|ADC_RD0 [2]),
	.datab(\madc|ADC_RD1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~3 ),
	.combout(\madc|Add0~4_combout ),
	.cout(\madc|Add0~5 ));
// synopsys translate_off
defparam \madc|Add0~4 .lut_mask = 16'h698E;
defparam \madc|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
fiftyfivenm_lcell_comb \madc|Add0~6 (
// Equation(s):
// \madc|Add0~6_combout  = (\madc|ADC_RD0 [3] & ((\madc|ADC_RD1 [3] & (\madc|Add0~5  & VCC)) # (!\madc|ADC_RD1 [3] & (!\madc|Add0~5 )))) # (!\madc|ADC_RD0 [3] & ((\madc|ADC_RD1 [3] & (!\madc|Add0~5 )) # (!\madc|ADC_RD1 [3] & ((\madc|Add0~5 ) # (GND)))))
// \madc|Add0~7  = CARRY((\madc|ADC_RD0 [3] & (!\madc|ADC_RD1 [3] & !\madc|Add0~5 )) # (!\madc|ADC_RD0 [3] & ((!\madc|Add0~5 ) # (!\madc|ADC_RD1 [3]))))

	.dataa(\madc|ADC_RD0 [3]),
	.datab(\madc|ADC_RD1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~5 ),
	.combout(\madc|Add0~6_combout ),
	.cout(\madc|Add0~7 ));
// synopsys translate_off
defparam \madc|Add0~6 .lut_mask = 16'h9617;
defparam \madc|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
fiftyfivenm_lcell_comb \madc|Add0~8 (
// Equation(s):
// \madc|Add0~8_combout  = ((\madc|ADC_RD1 [4] $ (\madc|ADC_RD0 [4] $ (!\madc|Add0~7 )))) # (GND)
// \madc|Add0~9  = CARRY((\madc|ADC_RD1 [4] & ((\madc|ADC_RD0 [4]) # (!\madc|Add0~7 ))) # (!\madc|ADC_RD1 [4] & (\madc|ADC_RD0 [4] & !\madc|Add0~7 )))

	.dataa(\madc|ADC_RD1 [4]),
	.datab(\madc|ADC_RD0 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~7 ),
	.combout(\madc|Add0~8_combout ),
	.cout(\madc|Add0~9 ));
// synopsys translate_off
defparam \madc|Add0~8 .lut_mask = 16'h698E;
defparam \madc|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
fiftyfivenm_lcell_comb \madc|Add0~10 (
// Equation(s):
// \madc|Add0~10_combout  = (\madc|ADC_RD1 [5] & ((\madc|ADC_RD0 [5] & (\madc|Add0~9  & VCC)) # (!\madc|ADC_RD0 [5] & (!\madc|Add0~9 )))) # (!\madc|ADC_RD1 [5] & ((\madc|ADC_RD0 [5] & (!\madc|Add0~9 )) # (!\madc|ADC_RD0 [5] & ((\madc|Add0~9 ) # (GND)))))
// \madc|Add0~11  = CARRY((\madc|ADC_RD1 [5] & (!\madc|ADC_RD0 [5] & !\madc|Add0~9 )) # (!\madc|ADC_RD1 [5] & ((!\madc|Add0~9 ) # (!\madc|ADC_RD0 [5]))))

	.dataa(\madc|ADC_RD1 [5]),
	.datab(\madc|ADC_RD0 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~9 ),
	.combout(\madc|Add0~10_combout ),
	.cout(\madc|Add0~11 ));
// synopsys translate_off
defparam \madc|Add0~10 .lut_mask = 16'h9617;
defparam \madc|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
fiftyfivenm_lcell_comb \madc|Add0~12 (
// Equation(s):
// \madc|Add0~12_combout  = ((\madc|ADC_RD0 [6] $ (\madc|ADC_RD1 [6] $ (!\madc|Add0~11 )))) # (GND)
// \madc|Add0~13  = CARRY((\madc|ADC_RD0 [6] & ((\madc|ADC_RD1 [6]) # (!\madc|Add0~11 ))) # (!\madc|ADC_RD0 [6] & (\madc|ADC_RD1 [6] & !\madc|Add0~11 )))

	.dataa(\madc|ADC_RD0 [6]),
	.datab(\madc|ADC_RD1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~11 ),
	.combout(\madc|Add0~12_combout ),
	.cout(\madc|Add0~13 ));
// synopsys translate_off
defparam \madc|Add0~12 .lut_mask = 16'h698E;
defparam \madc|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
fiftyfivenm_lcell_comb \madc|Add0~14 (
// Equation(s):
// \madc|Add0~14_combout  = (\madc|ADC_RD0 [7] & ((\madc|ADC_RD1 [7] & (\madc|Add0~13  & VCC)) # (!\madc|ADC_RD1 [7] & (!\madc|Add0~13 )))) # (!\madc|ADC_RD0 [7] & ((\madc|ADC_RD1 [7] & (!\madc|Add0~13 )) # (!\madc|ADC_RD1 [7] & ((\madc|Add0~13 ) # (GND)))))
// \madc|Add0~15  = CARRY((\madc|ADC_RD0 [7] & (!\madc|ADC_RD1 [7] & !\madc|Add0~13 )) # (!\madc|ADC_RD0 [7] & ((!\madc|Add0~13 ) # (!\madc|ADC_RD1 [7]))))

	.dataa(\madc|ADC_RD0 [7]),
	.datab(\madc|ADC_RD1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~13 ),
	.combout(\madc|Add0~14_combout ),
	.cout(\madc|Add0~15 ));
// synopsys translate_off
defparam \madc|Add0~14 .lut_mask = 16'h9617;
defparam \madc|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
fiftyfivenm_lcell_comb \madc|Add0~16 (
// Equation(s):
// \madc|Add0~16_combout  = ((\madc|ADC_RD1 [8] $ (\madc|ADC_RD0 [8] $ (!\madc|Add0~15 )))) # (GND)
// \madc|Add0~17  = CARRY((\madc|ADC_RD1 [8] & ((\madc|ADC_RD0 [8]) # (!\madc|Add0~15 ))) # (!\madc|ADC_RD1 [8] & (\madc|ADC_RD0 [8] & !\madc|Add0~15 )))

	.dataa(\madc|ADC_RD1 [8]),
	.datab(\madc|ADC_RD0 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~15 ),
	.combout(\madc|Add0~16_combout ),
	.cout(\madc|Add0~17 ));
// synopsys translate_off
defparam \madc|Add0~16 .lut_mask = 16'h698E;
defparam \madc|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
fiftyfivenm_lcell_comb \madc|Add0~18 (
// Equation(s):
// \madc|Add0~18_combout  = (\madc|ADC_RD0 [9] & ((\madc|ADC_RD1 [9] & (\madc|Add0~17  & VCC)) # (!\madc|ADC_RD1 [9] & (!\madc|Add0~17 )))) # (!\madc|ADC_RD0 [9] & ((\madc|ADC_RD1 [9] & (!\madc|Add0~17 )) # (!\madc|ADC_RD1 [9] & ((\madc|Add0~17 ) # (GND)))))
// \madc|Add0~19  = CARRY((\madc|ADC_RD0 [9] & (!\madc|ADC_RD1 [9] & !\madc|Add0~17 )) # (!\madc|ADC_RD0 [9] & ((!\madc|Add0~17 ) # (!\madc|ADC_RD1 [9]))))

	.dataa(\madc|ADC_RD0 [9]),
	.datab(\madc|ADC_RD1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~17 ),
	.combout(\madc|Add0~18_combout ),
	.cout(\madc|Add0~19 ));
// synopsys translate_off
defparam \madc|Add0~18 .lut_mask = 16'h9617;
defparam \madc|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
fiftyfivenm_lcell_comb \madc|Add0~20 (
// Equation(s):
// \madc|Add0~20_combout  = ((\madc|ADC_RD0 [10] $ (\madc|ADC_RD1 [10] $ (!\madc|Add0~19 )))) # (GND)
// \madc|Add0~21  = CARRY((\madc|ADC_RD0 [10] & ((\madc|ADC_RD1 [10]) # (!\madc|Add0~19 ))) # (!\madc|ADC_RD0 [10] & (\madc|ADC_RD1 [10] & !\madc|Add0~19 )))

	.dataa(\madc|ADC_RD0 [10]),
	.datab(\madc|ADC_RD1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~19 ),
	.combout(\madc|Add0~20_combout ),
	.cout(\madc|Add0~21 ));
// synopsys translate_off
defparam \madc|Add0~20 .lut_mask = 16'h698E;
defparam \madc|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
fiftyfivenm_lcell_comb \madc|Add0~22 (
// Equation(s):
// \madc|Add0~22_combout  = (\madc|ADC_RD0 [11] & ((\madc|ADC_RD1 [11] & (\madc|Add0~21  & VCC)) # (!\madc|ADC_RD1 [11] & (!\madc|Add0~21 )))) # (!\madc|ADC_RD0 [11] & ((\madc|ADC_RD1 [11] & (!\madc|Add0~21 )) # (!\madc|ADC_RD1 [11] & ((\madc|Add0~21 ) # 
// (GND)))))
// \madc|Add0~23  = CARRY((\madc|ADC_RD0 [11] & (!\madc|ADC_RD1 [11] & !\madc|Add0~21 )) # (!\madc|ADC_RD0 [11] & ((!\madc|Add0~21 ) # (!\madc|ADC_RD1 [11]))))

	.dataa(\madc|ADC_RD0 [11]),
	.datab(\madc|ADC_RD1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add0~21 ),
	.combout(\madc|Add0~22_combout ),
	.cout(\madc|Add0~23 ));
// synopsys translate_off
defparam \madc|Add0~22 .lut_mask = 16'h9617;
defparam \madc|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
fiftyfivenm_lcell_comb \madc|Add0~24 (
// Equation(s):
// \madc|Add0~24_combout  = !\madc|Add0~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Add0~23 ),
	.combout(\madc|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Add0~24 .lut_mask = 16'h0F0F;
defparam \madc|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N6
fiftyfivenm_lcell_comb \madc|Add1~0 (
// Equation(s):
// \madc|Add1~0_combout  = (\madc|ADC_RD3 [0] & (\madc|ADC_RD2 [0] $ (VCC))) # (!\madc|ADC_RD3 [0] & (\madc|ADC_RD2 [0] & VCC))
// \madc|Add1~1  = CARRY((\madc|ADC_RD3 [0] & \madc|ADC_RD2 [0]))

	.dataa(\madc|ADC_RD3 [0]),
	.datab(\madc|ADC_RD2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Add1~0_combout ),
	.cout(\madc|Add1~1 ));
// synopsys translate_off
defparam \madc|Add1~0 .lut_mask = 16'h6688;
defparam \madc|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N8
fiftyfivenm_lcell_comb \madc|Add1~2 (
// Equation(s):
// \madc|Add1~2_combout  = (\madc|ADC_RD3 [1] & ((\madc|ADC_RD2 [1] & (\madc|Add1~1  & VCC)) # (!\madc|ADC_RD2 [1] & (!\madc|Add1~1 )))) # (!\madc|ADC_RD3 [1] & ((\madc|ADC_RD2 [1] & (!\madc|Add1~1 )) # (!\madc|ADC_RD2 [1] & ((\madc|Add1~1 ) # (GND)))))
// \madc|Add1~3  = CARRY((\madc|ADC_RD3 [1] & (!\madc|ADC_RD2 [1] & !\madc|Add1~1 )) # (!\madc|ADC_RD3 [1] & ((!\madc|Add1~1 ) # (!\madc|ADC_RD2 [1]))))

	.dataa(\madc|ADC_RD3 [1]),
	.datab(\madc|ADC_RD2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~1 ),
	.combout(\madc|Add1~2_combout ),
	.cout(\madc|Add1~3 ));
// synopsys translate_off
defparam \madc|Add1~2 .lut_mask = 16'h9617;
defparam \madc|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
fiftyfivenm_lcell_comb \madc|Add1~4 (
// Equation(s):
// \madc|Add1~4_combout  = ((\madc|ADC_RD3 [2] $ (\madc|ADC_RD2 [2] $ (!\madc|Add1~3 )))) # (GND)
// \madc|Add1~5  = CARRY((\madc|ADC_RD3 [2] & ((\madc|ADC_RD2 [2]) # (!\madc|Add1~3 ))) # (!\madc|ADC_RD3 [2] & (\madc|ADC_RD2 [2] & !\madc|Add1~3 )))

	.dataa(\madc|ADC_RD3 [2]),
	.datab(\madc|ADC_RD2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~3 ),
	.combout(\madc|Add1~4_combout ),
	.cout(\madc|Add1~5 ));
// synopsys translate_off
defparam \madc|Add1~4 .lut_mask = 16'h698E;
defparam \madc|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
fiftyfivenm_lcell_comb \madc|Add1~6 (
// Equation(s):
// \madc|Add1~6_combout  = (\madc|ADC_RD3 [3] & ((\madc|ADC_RD2 [3] & (\madc|Add1~5  & VCC)) # (!\madc|ADC_RD2 [3] & (!\madc|Add1~5 )))) # (!\madc|ADC_RD3 [3] & ((\madc|ADC_RD2 [3] & (!\madc|Add1~5 )) # (!\madc|ADC_RD2 [3] & ((\madc|Add1~5 ) # (GND)))))
// \madc|Add1~7  = CARRY((\madc|ADC_RD3 [3] & (!\madc|ADC_RD2 [3] & !\madc|Add1~5 )) # (!\madc|ADC_RD3 [3] & ((!\madc|Add1~5 ) # (!\madc|ADC_RD2 [3]))))

	.dataa(\madc|ADC_RD3 [3]),
	.datab(\madc|ADC_RD2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~5 ),
	.combout(\madc|Add1~6_combout ),
	.cout(\madc|Add1~7 ));
// synopsys translate_off
defparam \madc|Add1~6 .lut_mask = 16'h9617;
defparam \madc|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N14
fiftyfivenm_lcell_comb \madc|Add1~8 (
// Equation(s):
// \madc|Add1~8_combout  = ((\madc|ADC_RD2 [4] $ (\madc|ADC_RD3 [4] $ (!\madc|Add1~7 )))) # (GND)
// \madc|Add1~9  = CARRY((\madc|ADC_RD2 [4] & ((\madc|ADC_RD3 [4]) # (!\madc|Add1~7 ))) # (!\madc|ADC_RD2 [4] & (\madc|ADC_RD3 [4] & !\madc|Add1~7 )))

	.dataa(\madc|ADC_RD2 [4]),
	.datab(\madc|ADC_RD3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~7 ),
	.combout(\madc|Add1~8_combout ),
	.cout(\madc|Add1~9 ));
// synopsys translate_off
defparam \madc|Add1~8 .lut_mask = 16'h698E;
defparam \madc|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N16
fiftyfivenm_lcell_comb \madc|Add1~10 (
// Equation(s):
// \madc|Add1~10_combout  = (\madc|ADC_RD3 [5] & ((\madc|ADC_RD2 [5] & (\madc|Add1~9  & VCC)) # (!\madc|ADC_RD2 [5] & (!\madc|Add1~9 )))) # (!\madc|ADC_RD3 [5] & ((\madc|ADC_RD2 [5] & (!\madc|Add1~9 )) # (!\madc|ADC_RD2 [5] & ((\madc|Add1~9 ) # (GND)))))
// \madc|Add1~11  = CARRY((\madc|ADC_RD3 [5] & (!\madc|ADC_RD2 [5] & !\madc|Add1~9 )) # (!\madc|ADC_RD3 [5] & ((!\madc|Add1~9 ) # (!\madc|ADC_RD2 [5]))))

	.dataa(\madc|ADC_RD3 [5]),
	.datab(\madc|ADC_RD2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~9 ),
	.combout(\madc|Add1~10_combout ),
	.cout(\madc|Add1~11 ));
// synopsys translate_off
defparam \madc|Add1~10 .lut_mask = 16'h9617;
defparam \madc|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N18
fiftyfivenm_lcell_comb \madc|Add1~12 (
// Equation(s):
// \madc|Add1~12_combout  = ((\madc|ADC_RD3 [6] $ (\madc|ADC_RD2 [6] $ (!\madc|Add1~11 )))) # (GND)
// \madc|Add1~13  = CARRY((\madc|ADC_RD3 [6] & ((\madc|ADC_RD2 [6]) # (!\madc|Add1~11 ))) # (!\madc|ADC_RD3 [6] & (\madc|ADC_RD2 [6] & !\madc|Add1~11 )))

	.dataa(\madc|ADC_RD3 [6]),
	.datab(\madc|ADC_RD2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~11 ),
	.combout(\madc|Add1~12_combout ),
	.cout(\madc|Add1~13 ));
// synopsys translate_off
defparam \madc|Add1~12 .lut_mask = 16'h698E;
defparam \madc|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N20
fiftyfivenm_lcell_comb \madc|Add1~14 (
// Equation(s):
// \madc|Add1~14_combout  = (\madc|ADC_RD3 [7] & ((\madc|ADC_RD2 [7] & (\madc|Add1~13  & VCC)) # (!\madc|ADC_RD2 [7] & (!\madc|Add1~13 )))) # (!\madc|ADC_RD3 [7] & ((\madc|ADC_RD2 [7] & (!\madc|Add1~13 )) # (!\madc|ADC_RD2 [7] & ((\madc|Add1~13 ) # (GND)))))
// \madc|Add1~15  = CARRY((\madc|ADC_RD3 [7] & (!\madc|ADC_RD2 [7] & !\madc|Add1~13 )) # (!\madc|ADC_RD3 [7] & ((!\madc|Add1~13 ) # (!\madc|ADC_RD2 [7]))))

	.dataa(\madc|ADC_RD3 [7]),
	.datab(\madc|ADC_RD2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~13 ),
	.combout(\madc|Add1~14_combout ),
	.cout(\madc|Add1~15 ));
// synopsys translate_off
defparam \madc|Add1~14 .lut_mask = 16'h9617;
defparam \madc|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
fiftyfivenm_lcell_comb \madc|Add1~16 (
// Equation(s):
// \madc|Add1~16_combout  = ((\madc|ADC_RD2 [8] $ (\madc|ADC_RD3 [8] $ (!\madc|Add1~15 )))) # (GND)
// \madc|Add1~17  = CARRY((\madc|ADC_RD2 [8] & ((\madc|ADC_RD3 [8]) # (!\madc|Add1~15 ))) # (!\madc|ADC_RD2 [8] & (\madc|ADC_RD3 [8] & !\madc|Add1~15 )))

	.dataa(\madc|ADC_RD2 [8]),
	.datab(\madc|ADC_RD3 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~15 ),
	.combout(\madc|Add1~16_combout ),
	.cout(\madc|Add1~17 ));
// synopsys translate_off
defparam \madc|Add1~16 .lut_mask = 16'h698E;
defparam \madc|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
fiftyfivenm_lcell_comb \madc|Add1~18 (
// Equation(s):
// \madc|Add1~18_combout  = (\madc|ADC_RD3 [9] & ((\madc|ADC_RD2 [9] & (\madc|Add1~17  & VCC)) # (!\madc|ADC_RD2 [9] & (!\madc|Add1~17 )))) # (!\madc|ADC_RD3 [9] & ((\madc|ADC_RD2 [9] & (!\madc|Add1~17 )) # (!\madc|ADC_RD2 [9] & ((\madc|Add1~17 ) # (GND)))))
// \madc|Add1~19  = CARRY((\madc|ADC_RD3 [9] & (!\madc|ADC_RD2 [9] & !\madc|Add1~17 )) # (!\madc|ADC_RD3 [9] & ((!\madc|Add1~17 ) # (!\madc|ADC_RD2 [9]))))

	.dataa(\madc|ADC_RD3 [9]),
	.datab(\madc|ADC_RD2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~17 ),
	.combout(\madc|Add1~18_combout ),
	.cout(\madc|Add1~19 ));
// synopsys translate_off
defparam \madc|Add1~18 .lut_mask = 16'h9617;
defparam \madc|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N26
fiftyfivenm_lcell_comb \madc|Add1~20 (
// Equation(s):
// \madc|Add1~20_combout  = ((\madc|ADC_RD3 [10] $ (\madc|ADC_RD2 [10] $ (!\madc|Add1~19 )))) # (GND)
// \madc|Add1~21  = CARRY((\madc|ADC_RD3 [10] & ((\madc|ADC_RD2 [10]) # (!\madc|Add1~19 ))) # (!\madc|ADC_RD3 [10] & (\madc|ADC_RD2 [10] & !\madc|Add1~19 )))

	.dataa(\madc|ADC_RD3 [10]),
	.datab(\madc|ADC_RD2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~19 ),
	.combout(\madc|Add1~20_combout ),
	.cout(\madc|Add1~21 ));
// synopsys translate_off
defparam \madc|Add1~20 .lut_mask = 16'h698E;
defparam \madc|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
fiftyfivenm_lcell_comb \madc|Add1~22 (
// Equation(s):
// \madc|Add1~22_combout  = (\madc|ADC_RD3 [11] & ((\madc|ADC_RD2 [11] & (\madc|Add1~21  & VCC)) # (!\madc|ADC_RD2 [11] & (!\madc|Add1~21 )))) # (!\madc|ADC_RD3 [11] & ((\madc|ADC_RD2 [11] & (!\madc|Add1~21 )) # (!\madc|ADC_RD2 [11] & ((\madc|Add1~21 ) # 
// (GND)))))
// \madc|Add1~23  = CARRY((\madc|ADC_RD3 [11] & (!\madc|ADC_RD2 [11] & !\madc|Add1~21 )) # (!\madc|ADC_RD3 [11] & ((!\madc|Add1~21 ) # (!\madc|ADC_RD2 [11]))))

	.dataa(\madc|ADC_RD3 [11]),
	.datab(\madc|ADC_RD2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add1~21 ),
	.combout(\madc|Add1~22_combout ),
	.cout(\madc|Add1~23 ));
// synopsys translate_off
defparam \madc|Add1~22 .lut_mask = 16'h9617;
defparam \madc|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
fiftyfivenm_lcell_comb \madc|Add1~24 (
// Equation(s):
// \madc|Add1~24_combout  = !\madc|Add1~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Add1~23 ),
	.combout(\madc|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Add1~24 .lut_mask = 16'h0F0F;
defparam \madc|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
fiftyfivenm_lcell_comb \madc|Add2~0 (
// Equation(s):
// \madc|Add2~0_combout  = (\madc|Add1~0_combout  & (\madc|Add0~0_combout  $ (VCC))) # (!\madc|Add1~0_combout  & (\madc|Add0~0_combout  & VCC))
// \madc|Add2~1  = CARRY((\madc|Add1~0_combout  & \madc|Add0~0_combout ))

	.dataa(\madc|Add1~0_combout ),
	.datab(\madc|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Add2~0_combout ),
	.cout(\madc|Add2~1 ));
// synopsys translate_off
defparam \madc|Add2~0 .lut_mask = 16'h6688;
defparam \madc|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N2
fiftyfivenm_lcell_comb \madc|Add2~2 (
// Equation(s):
// \madc|Add2~2_combout  = (\madc|Add1~2_combout  & ((\madc|Add0~2_combout  & (\madc|Add2~1  & VCC)) # (!\madc|Add0~2_combout  & (!\madc|Add2~1 )))) # (!\madc|Add1~2_combout  & ((\madc|Add0~2_combout  & (!\madc|Add2~1 )) # (!\madc|Add0~2_combout  & 
// ((\madc|Add2~1 ) # (GND)))))
// \madc|Add2~3  = CARRY((\madc|Add1~2_combout  & (!\madc|Add0~2_combout  & !\madc|Add2~1 )) # (!\madc|Add1~2_combout  & ((!\madc|Add2~1 ) # (!\madc|Add0~2_combout ))))

	.dataa(\madc|Add1~2_combout ),
	.datab(\madc|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~1 ),
	.combout(\madc|Add2~2_combout ),
	.cout(\madc|Add2~3 ));
// synopsys translate_off
defparam \madc|Add2~2 .lut_mask = 16'h9617;
defparam \madc|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
fiftyfivenm_lcell_comb \madc|Add2~4 (
// Equation(s):
// \madc|Add2~4_combout  = ((\madc|Add1~4_combout  $ (\madc|Add0~4_combout  $ (!\madc|Add2~3 )))) # (GND)
// \madc|Add2~5  = CARRY((\madc|Add1~4_combout  & ((\madc|Add0~4_combout ) # (!\madc|Add2~3 ))) # (!\madc|Add1~4_combout  & (\madc|Add0~4_combout  & !\madc|Add2~3 )))

	.dataa(\madc|Add1~4_combout ),
	.datab(\madc|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~3 ),
	.combout(\madc|Add2~4_combout ),
	.cout(\madc|Add2~5 ));
// synopsys translate_off
defparam \madc|Add2~4 .lut_mask = 16'h698E;
defparam \madc|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
fiftyfivenm_lcell_comb \madc|Add2~6 (
// Equation(s):
// \madc|Add2~6_combout  = (\madc|Add1~6_combout  & ((\madc|Add0~6_combout  & (\madc|Add2~5  & VCC)) # (!\madc|Add0~6_combout  & (!\madc|Add2~5 )))) # (!\madc|Add1~6_combout  & ((\madc|Add0~6_combout  & (!\madc|Add2~5 )) # (!\madc|Add0~6_combout  & 
// ((\madc|Add2~5 ) # (GND)))))
// \madc|Add2~7  = CARRY((\madc|Add1~6_combout  & (!\madc|Add0~6_combout  & !\madc|Add2~5 )) # (!\madc|Add1~6_combout  & ((!\madc|Add2~5 ) # (!\madc|Add0~6_combout ))))

	.dataa(\madc|Add1~6_combout ),
	.datab(\madc|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~5 ),
	.combout(\madc|Add2~6_combout ),
	.cout(\madc|Add2~7 ));
// synopsys translate_off
defparam \madc|Add2~6 .lut_mask = 16'h9617;
defparam \madc|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
fiftyfivenm_lcell_comb \madc|Add2~8 (
// Equation(s):
// \madc|Add2~8_combout  = ((\madc|Add1~8_combout  $ (\madc|Add0~8_combout  $ (!\madc|Add2~7 )))) # (GND)
// \madc|Add2~9  = CARRY((\madc|Add1~8_combout  & ((\madc|Add0~8_combout ) # (!\madc|Add2~7 ))) # (!\madc|Add1~8_combout  & (\madc|Add0~8_combout  & !\madc|Add2~7 )))

	.dataa(\madc|Add1~8_combout ),
	.datab(\madc|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~7 ),
	.combout(\madc|Add2~8_combout ),
	.cout(\madc|Add2~9 ));
// synopsys translate_off
defparam \madc|Add2~8 .lut_mask = 16'h698E;
defparam \madc|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
fiftyfivenm_lcell_comb \madc|Add2~10 (
// Equation(s):
// \madc|Add2~10_combout  = (\madc|Add1~10_combout  & ((\madc|Add0~10_combout  & (\madc|Add2~9  & VCC)) # (!\madc|Add0~10_combout  & (!\madc|Add2~9 )))) # (!\madc|Add1~10_combout  & ((\madc|Add0~10_combout  & (!\madc|Add2~9 )) # (!\madc|Add0~10_combout  & 
// ((\madc|Add2~9 ) # (GND)))))
// \madc|Add2~11  = CARRY((\madc|Add1~10_combout  & (!\madc|Add0~10_combout  & !\madc|Add2~9 )) # (!\madc|Add1~10_combout  & ((!\madc|Add2~9 ) # (!\madc|Add0~10_combout ))))

	.dataa(\madc|Add1~10_combout ),
	.datab(\madc|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~9 ),
	.combout(\madc|Add2~10_combout ),
	.cout(\madc|Add2~11 ));
// synopsys translate_off
defparam \madc|Add2~10 .lut_mask = 16'h9617;
defparam \madc|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
fiftyfivenm_lcell_comb \madc|Add2~12 (
// Equation(s):
// \madc|Add2~12_combout  = ((\madc|Add0~12_combout  $ (\madc|Add1~12_combout  $ (!\madc|Add2~11 )))) # (GND)
// \madc|Add2~13  = CARRY((\madc|Add0~12_combout  & ((\madc|Add1~12_combout ) # (!\madc|Add2~11 ))) # (!\madc|Add0~12_combout  & (\madc|Add1~12_combout  & !\madc|Add2~11 )))

	.dataa(\madc|Add0~12_combout ),
	.datab(\madc|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~11 ),
	.combout(\madc|Add2~12_combout ),
	.cout(\madc|Add2~13 ));
// synopsys translate_off
defparam \madc|Add2~12 .lut_mask = 16'h698E;
defparam \madc|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
fiftyfivenm_lcell_comb \madc|Add2~14 (
// Equation(s):
// \madc|Add2~14_combout  = (\madc|Add0~14_combout  & ((\madc|Add1~14_combout  & (\madc|Add2~13  & VCC)) # (!\madc|Add1~14_combout  & (!\madc|Add2~13 )))) # (!\madc|Add0~14_combout  & ((\madc|Add1~14_combout  & (!\madc|Add2~13 )) # (!\madc|Add1~14_combout  & 
// ((\madc|Add2~13 ) # (GND)))))
// \madc|Add2~15  = CARRY((\madc|Add0~14_combout  & (!\madc|Add1~14_combout  & !\madc|Add2~13 )) # (!\madc|Add0~14_combout  & ((!\madc|Add2~13 ) # (!\madc|Add1~14_combout ))))

	.dataa(\madc|Add0~14_combout ),
	.datab(\madc|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~13 ),
	.combout(\madc|Add2~14_combout ),
	.cout(\madc|Add2~15 ));
// synopsys translate_off
defparam \madc|Add2~14 .lut_mask = 16'h9617;
defparam \madc|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
fiftyfivenm_lcell_comb \madc|Add2~16 (
// Equation(s):
// \madc|Add2~16_combout  = ((\madc|Add0~16_combout  $ (\madc|Add1~16_combout  $ (!\madc|Add2~15 )))) # (GND)
// \madc|Add2~17  = CARRY((\madc|Add0~16_combout  & ((\madc|Add1~16_combout ) # (!\madc|Add2~15 ))) # (!\madc|Add0~16_combout  & (\madc|Add1~16_combout  & !\madc|Add2~15 )))

	.dataa(\madc|Add0~16_combout ),
	.datab(\madc|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~15 ),
	.combout(\madc|Add2~16_combout ),
	.cout(\madc|Add2~17 ));
// synopsys translate_off
defparam \madc|Add2~16 .lut_mask = 16'h698E;
defparam \madc|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
fiftyfivenm_lcell_comb \madc|Add2~18 (
// Equation(s):
// \madc|Add2~18_combout  = (\madc|Add0~18_combout  & ((\madc|Add1~18_combout  & (\madc|Add2~17  & VCC)) # (!\madc|Add1~18_combout  & (!\madc|Add2~17 )))) # (!\madc|Add0~18_combout  & ((\madc|Add1~18_combout  & (!\madc|Add2~17 )) # (!\madc|Add1~18_combout  & 
// ((\madc|Add2~17 ) # (GND)))))
// \madc|Add2~19  = CARRY((\madc|Add0~18_combout  & (!\madc|Add1~18_combout  & !\madc|Add2~17 )) # (!\madc|Add0~18_combout  & ((!\madc|Add2~17 ) # (!\madc|Add1~18_combout ))))

	.dataa(\madc|Add0~18_combout ),
	.datab(\madc|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~17 ),
	.combout(\madc|Add2~18_combout ),
	.cout(\madc|Add2~19 ));
// synopsys translate_off
defparam \madc|Add2~18 .lut_mask = 16'h9617;
defparam \madc|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
fiftyfivenm_lcell_comb \madc|Add2~20 (
// Equation(s):
// \madc|Add2~20_combout  = ((\madc|Add0~20_combout  $ (\madc|Add1~20_combout  $ (!\madc|Add2~19 )))) # (GND)
// \madc|Add2~21  = CARRY((\madc|Add0~20_combout  & ((\madc|Add1~20_combout ) # (!\madc|Add2~19 ))) # (!\madc|Add0~20_combout  & (\madc|Add1~20_combout  & !\madc|Add2~19 )))

	.dataa(\madc|Add0~20_combout ),
	.datab(\madc|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~19 ),
	.combout(\madc|Add2~20_combout ),
	.cout(\madc|Add2~21 ));
// synopsys translate_off
defparam \madc|Add2~20 .lut_mask = 16'h698E;
defparam \madc|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
fiftyfivenm_lcell_comb \madc|Add2~22 (
// Equation(s):
// \madc|Add2~22_combout  = (\madc|Add0~22_combout  & ((\madc|Add1~22_combout  & (\madc|Add2~21  & VCC)) # (!\madc|Add1~22_combout  & (!\madc|Add2~21 )))) # (!\madc|Add0~22_combout  & ((\madc|Add1~22_combout  & (!\madc|Add2~21 )) # (!\madc|Add1~22_combout  & 
// ((\madc|Add2~21 ) # (GND)))))
// \madc|Add2~23  = CARRY((\madc|Add0~22_combout  & (!\madc|Add1~22_combout  & !\madc|Add2~21 )) # (!\madc|Add0~22_combout  & ((!\madc|Add2~21 ) # (!\madc|Add1~22_combout ))))

	.dataa(\madc|Add0~22_combout ),
	.datab(\madc|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~21 ),
	.combout(\madc|Add2~22_combout ),
	.cout(\madc|Add2~23 ));
// synopsys translate_off
defparam \madc|Add2~22 .lut_mask = 16'h9617;
defparam \madc|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
fiftyfivenm_lcell_comb \madc|Add2~24 (
// Equation(s):
// \madc|Add2~24_combout  = ((\madc|Add0~24_combout  $ (\madc|Add1~24_combout  $ (!\madc|Add2~23 )))) # (GND)
// \madc|Add2~25  = CARRY((\madc|Add0~24_combout  & ((\madc|Add1~24_combout ) # (!\madc|Add2~23 ))) # (!\madc|Add0~24_combout  & (\madc|Add1~24_combout  & !\madc|Add2~23 )))

	.dataa(\madc|Add0~24_combout ),
	.datab(\madc|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add2~23 ),
	.combout(\madc|Add2~24_combout ),
	.cout(\madc|Add2~25 ));
// synopsys translate_off
defparam \madc|Add2~24 .lut_mask = 16'h698E;
defparam \madc|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
fiftyfivenm_lcell_comb \madc|Add2~26 (
// Equation(s):
// \madc|Add2~26_combout  = \madc|Add2~25 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Add2~25 ),
	.combout(\madc|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Add2~26 .lut_mask = 16'hF0F0;
defparam \madc|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N2
fiftyfivenm_lcell_comb \madc|Add3~0 (
// Equation(s):
// \madc|Add3~0_combout  = (\madc|ADC_RD4 [0] & (\madc|ADC_RD5 [0] $ (VCC))) # (!\madc|ADC_RD4 [0] & (\madc|ADC_RD5 [0] & VCC))
// \madc|Add3~1  = CARRY((\madc|ADC_RD4 [0] & \madc|ADC_RD5 [0]))

	.dataa(\madc|ADC_RD4 [0]),
	.datab(\madc|ADC_RD5 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Add3~0_combout ),
	.cout(\madc|Add3~1 ));
// synopsys translate_off
defparam \madc|Add3~0 .lut_mask = 16'h6688;
defparam \madc|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N4
fiftyfivenm_lcell_comb \madc|Add3~2 (
// Equation(s):
// \madc|Add3~2_combout  = (\madc|ADC_RD4 [1] & ((\madc|ADC_RD5 [1] & (\madc|Add3~1  & VCC)) # (!\madc|ADC_RD5 [1] & (!\madc|Add3~1 )))) # (!\madc|ADC_RD4 [1] & ((\madc|ADC_RD5 [1] & (!\madc|Add3~1 )) # (!\madc|ADC_RD5 [1] & ((\madc|Add3~1 ) # (GND)))))
// \madc|Add3~3  = CARRY((\madc|ADC_RD4 [1] & (!\madc|ADC_RD5 [1] & !\madc|Add3~1 )) # (!\madc|ADC_RD4 [1] & ((!\madc|Add3~1 ) # (!\madc|ADC_RD5 [1]))))

	.dataa(\madc|ADC_RD4 [1]),
	.datab(\madc|ADC_RD5 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~1 ),
	.combout(\madc|Add3~2_combout ),
	.cout(\madc|Add3~3 ));
// synopsys translate_off
defparam \madc|Add3~2 .lut_mask = 16'h9617;
defparam \madc|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N6
fiftyfivenm_lcell_comb \madc|Add3~4 (
// Equation(s):
// \madc|Add3~4_combout  = ((\madc|ADC_RD4 [2] $ (\madc|ADC_RD5 [2] $ (!\madc|Add3~3 )))) # (GND)
// \madc|Add3~5  = CARRY((\madc|ADC_RD4 [2] & ((\madc|ADC_RD5 [2]) # (!\madc|Add3~3 ))) # (!\madc|ADC_RD4 [2] & (\madc|ADC_RD5 [2] & !\madc|Add3~3 )))

	.dataa(\madc|ADC_RD4 [2]),
	.datab(\madc|ADC_RD5 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~3 ),
	.combout(\madc|Add3~4_combout ),
	.cout(\madc|Add3~5 ));
// synopsys translate_off
defparam \madc|Add3~4 .lut_mask = 16'h698E;
defparam \madc|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N8
fiftyfivenm_lcell_comb \madc|Add3~6 (
// Equation(s):
// \madc|Add3~6_combout  = (\madc|ADC_RD4 [3] & ((\madc|ADC_RD5 [3] & (\madc|Add3~5  & VCC)) # (!\madc|ADC_RD5 [3] & (!\madc|Add3~5 )))) # (!\madc|ADC_RD4 [3] & ((\madc|ADC_RD5 [3] & (!\madc|Add3~5 )) # (!\madc|ADC_RD5 [3] & ((\madc|Add3~5 ) # (GND)))))
// \madc|Add3~7  = CARRY((\madc|ADC_RD4 [3] & (!\madc|ADC_RD5 [3] & !\madc|Add3~5 )) # (!\madc|ADC_RD4 [3] & ((!\madc|Add3~5 ) # (!\madc|ADC_RD5 [3]))))

	.dataa(\madc|ADC_RD4 [3]),
	.datab(\madc|ADC_RD5 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~5 ),
	.combout(\madc|Add3~6_combout ),
	.cout(\madc|Add3~7 ));
// synopsys translate_off
defparam \madc|Add3~6 .lut_mask = 16'h9617;
defparam \madc|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N10
fiftyfivenm_lcell_comb \madc|Add3~8 (
// Equation(s):
// \madc|Add3~8_combout  = ((\madc|ADC_RD4 [4] $ (\madc|ADC_RD5 [4] $ (!\madc|Add3~7 )))) # (GND)
// \madc|Add3~9  = CARRY((\madc|ADC_RD4 [4] & ((\madc|ADC_RD5 [4]) # (!\madc|Add3~7 ))) # (!\madc|ADC_RD4 [4] & (\madc|ADC_RD5 [4] & !\madc|Add3~7 )))

	.dataa(\madc|ADC_RD4 [4]),
	.datab(\madc|ADC_RD5 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~7 ),
	.combout(\madc|Add3~8_combout ),
	.cout(\madc|Add3~9 ));
// synopsys translate_off
defparam \madc|Add3~8 .lut_mask = 16'h698E;
defparam \madc|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N12
fiftyfivenm_lcell_comb \madc|Add3~10 (
// Equation(s):
// \madc|Add3~10_combout  = (\madc|ADC_RD5 [5] & ((\madc|ADC_RD4 [5] & (\madc|Add3~9  & VCC)) # (!\madc|ADC_RD4 [5] & (!\madc|Add3~9 )))) # (!\madc|ADC_RD5 [5] & ((\madc|ADC_RD4 [5] & (!\madc|Add3~9 )) # (!\madc|ADC_RD4 [5] & ((\madc|Add3~9 ) # (GND)))))
// \madc|Add3~11  = CARRY((\madc|ADC_RD5 [5] & (!\madc|ADC_RD4 [5] & !\madc|Add3~9 )) # (!\madc|ADC_RD5 [5] & ((!\madc|Add3~9 ) # (!\madc|ADC_RD4 [5]))))

	.dataa(\madc|ADC_RD5 [5]),
	.datab(\madc|ADC_RD4 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~9 ),
	.combout(\madc|Add3~10_combout ),
	.cout(\madc|Add3~11 ));
// synopsys translate_off
defparam \madc|Add3~10 .lut_mask = 16'h9617;
defparam \madc|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N14
fiftyfivenm_lcell_comb \madc|Add3~12 (
// Equation(s):
// \madc|Add3~12_combout  = ((\madc|ADC_RD5 [6] $ (\madc|ADC_RD4 [6] $ (!\madc|Add3~11 )))) # (GND)
// \madc|Add3~13  = CARRY((\madc|ADC_RD5 [6] & ((\madc|ADC_RD4 [6]) # (!\madc|Add3~11 ))) # (!\madc|ADC_RD5 [6] & (\madc|ADC_RD4 [6] & !\madc|Add3~11 )))

	.dataa(\madc|ADC_RD5 [6]),
	.datab(\madc|ADC_RD4 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~11 ),
	.combout(\madc|Add3~12_combout ),
	.cout(\madc|Add3~13 ));
// synopsys translate_off
defparam \madc|Add3~12 .lut_mask = 16'h698E;
defparam \madc|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N16
fiftyfivenm_lcell_comb \madc|Add3~14 (
// Equation(s):
// \madc|Add3~14_combout  = (\madc|ADC_RD5 [7] & ((\madc|ADC_RD4 [7] & (\madc|Add3~13  & VCC)) # (!\madc|ADC_RD4 [7] & (!\madc|Add3~13 )))) # (!\madc|ADC_RD5 [7] & ((\madc|ADC_RD4 [7] & (!\madc|Add3~13 )) # (!\madc|ADC_RD4 [7] & ((\madc|Add3~13 ) # (GND)))))
// \madc|Add3~15  = CARRY((\madc|ADC_RD5 [7] & (!\madc|ADC_RD4 [7] & !\madc|Add3~13 )) # (!\madc|ADC_RD5 [7] & ((!\madc|Add3~13 ) # (!\madc|ADC_RD4 [7]))))

	.dataa(\madc|ADC_RD5 [7]),
	.datab(\madc|ADC_RD4 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~13 ),
	.combout(\madc|Add3~14_combout ),
	.cout(\madc|Add3~15 ));
// synopsys translate_off
defparam \madc|Add3~14 .lut_mask = 16'h9617;
defparam \madc|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N18
fiftyfivenm_lcell_comb \madc|Add3~16 (
// Equation(s):
// \madc|Add3~16_combout  = ((\madc|ADC_RD5 [8] $ (\madc|ADC_RD4 [8] $ (!\madc|Add3~15 )))) # (GND)
// \madc|Add3~17  = CARRY((\madc|ADC_RD5 [8] & ((\madc|ADC_RD4 [8]) # (!\madc|Add3~15 ))) # (!\madc|ADC_RD5 [8] & (\madc|ADC_RD4 [8] & !\madc|Add3~15 )))

	.dataa(\madc|ADC_RD5 [8]),
	.datab(\madc|ADC_RD4 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~15 ),
	.combout(\madc|Add3~16_combout ),
	.cout(\madc|Add3~17 ));
// synopsys translate_off
defparam \madc|Add3~16 .lut_mask = 16'h698E;
defparam \madc|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N20
fiftyfivenm_lcell_comb \madc|Add3~18 (
// Equation(s):
// \madc|Add3~18_combout  = (\madc|ADC_RD4 [9] & ((\madc|ADC_RD5 [9] & (\madc|Add3~17  & VCC)) # (!\madc|ADC_RD5 [9] & (!\madc|Add3~17 )))) # (!\madc|ADC_RD4 [9] & ((\madc|ADC_RD5 [9] & (!\madc|Add3~17 )) # (!\madc|ADC_RD5 [9] & ((\madc|Add3~17 ) # (GND)))))
// \madc|Add3~19  = CARRY((\madc|ADC_RD4 [9] & (!\madc|ADC_RD5 [9] & !\madc|Add3~17 )) # (!\madc|ADC_RD4 [9] & ((!\madc|Add3~17 ) # (!\madc|ADC_RD5 [9]))))

	.dataa(\madc|ADC_RD4 [9]),
	.datab(\madc|ADC_RD5 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~17 ),
	.combout(\madc|Add3~18_combout ),
	.cout(\madc|Add3~19 ));
// synopsys translate_off
defparam \madc|Add3~18 .lut_mask = 16'h9617;
defparam \madc|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N22
fiftyfivenm_lcell_comb \madc|Add3~20 (
// Equation(s):
// \madc|Add3~20_combout  = ((\madc|ADC_RD4 [10] $ (\madc|ADC_RD5 [10] $ (!\madc|Add3~19 )))) # (GND)
// \madc|Add3~21  = CARRY((\madc|ADC_RD4 [10] & ((\madc|ADC_RD5 [10]) # (!\madc|Add3~19 ))) # (!\madc|ADC_RD4 [10] & (\madc|ADC_RD5 [10] & !\madc|Add3~19 )))

	.dataa(\madc|ADC_RD4 [10]),
	.datab(\madc|ADC_RD5 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~19 ),
	.combout(\madc|Add3~20_combout ),
	.cout(\madc|Add3~21 ));
// synopsys translate_off
defparam \madc|Add3~20 .lut_mask = 16'h698E;
defparam \madc|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N24
fiftyfivenm_lcell_comb \madc|Add3~22 (
// Equation(s):
// \madc|Add3~22_combout  = (\madc|ADC_RD4 [11] & ((\madc|ADC_RD5 [11] & (\madc|Add3~21  & VCC)) # (!\madc|ADC_RD5 [11] & (!\madc|Add3~21 )))) # (!\madc|ADC_RD4 [11] & ((\madc|ADC_RD5 [11] & (!\madc|Add3~21 )) # (!\madc|ADC_RD5 [11] & ((\madc|Add3~21 ) # 
// (GND)))))
// \madc|Add3~23  = CARRY((\madc|ADC_RD4 [11] & (!\madc|ADC_RD5 [11] & !\madc|Add3~21 )) # (!\madc|ADC_RD4 [11] & ((!\madc|Add3~21 ) # (!\madc|ADC_RD5 [11]))))

	.dataa(\madc|ADC_RD4 [11]),
	.datab(\madc|ADC_RD5 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add3~21 ),
	.combout(\madc|Add3~22_combout ),
	.cout(\madc|Add3~23 ));
// synopsys translate_off
defparam \madc|Add3~22 .lut_mask = 16'h9617;
defparam \madc|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N26
fiftyfivenm_lcell_comb \madc|Add3~24 (
// Equation(s):
// \madc|Add3~24_combout  = !\madc|Add3~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Add3~23 ),
	.combout(\madc|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Add3~24 .lut_mask = 16'h0F0F;
defparam \madc|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
fiftyfivenm_lcell_comb \madc|Add4~1 (
// Equation(s):
// \madc|Add4~1_cout  = CARRY((\madc|Add2~0_combout  & \madc|Add3~0_combout ))

	.dataa(\madc|Add2~0_combout ),
	.datab(\madc|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\madc|Add4~1_cout ));
// synopsys translate_off
defparam \madc|Add4~1 .lut_mask = 16'h0088;
defparam \madc|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
fiftyfivenm_lcell_comb \madc|Add4~3 (
// Equation(s):
// \madc|Add4~3_cout  = CARRY((\madc|Add2~2_combout  & (!\madc|Add3~2_combout  & !\madc|Add4~1_cout )) # (!\madc|Add2~2_combout  & ((!\madc|Add4~1_cout ) # (!\madc|Add3~2_combout ))))

	.dataa(\madc|Add2~2_combout ),
	.datab(\madc|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~1_cout ),
	.combout(),
	.cout(\madc|Add4~3_cout ));
// synopsys translate_off
defparam \madc|Add4~3 .lut_mask = 16'h0017;
defparam \madc|Add4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
fiftyfivenm_lcell_comb \madc|Add4~5 (
// Equation(s):
// \madc|Add4~5_cout  = CARRY((\madc|Add3~4_combout  & ((\madc|Add2~4_combout ) # (!\madc|Add4~3_cout ))) # (!\madc|Add3~4_combout  & (\madc|Add2~4_combout  & !\madc|Add4~3_cout )))

	.dataa(\madc|Add3~4_combout ),
	.datab(\madc|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~3_cout ),
	.combout(),
	.cout(\madc|Add4~5_cout ));
// synopsys translate_off
defparam \madc|Add4~5 .lut_mask = 16'h008E;
defparam \madc|Add4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
fiftyfivenm_lcell_comb \madc|Add4~7 (
// Equation(s):
// \madc|Add4~7_cout  = CARRY((\madc|Add3~6_combout  & (!\madc|Add2~6_combout  & !\madc|Add4~5_cout )) # (!\madc|Add3~6_combout  & ((!\madc|Add4~5_cout ) # (!\madc|Add2~6_combout ))))

	.dataa(\madc|Add3~6_combout ),
	.datab(\madc|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~5_cout ),
	.combout(),
	.cout(\madc|Add4~7_cout ));
// synopsys translate_off
defparam \madc|Add4~7 .lut_mask = 16'h0017;
defparam \madc|Add4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
fiftyfivenm_lcell_comb \madc|Add4~9 (
// Equation(s):
// \madc|Add4~9_cout  = CARRY((\madc|Add2~8_combout  & ((\madc|Add3~8_combout ) # (!\madc|Add4~7_cout ))) # (!\madc|Add2~8_combout  & (\madc|Add3~8_combout  & !\madc|Add4~7_cout )))

	.dataa(\madc|Add2~8_combout ),
	.datab(\madc|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~7_cout ),
	.combout(),
	.cout(\madc|Add4~9_cout ));
// synopsys translate_off
defparam \madc|Add4~9 .lut_mask = 16'h008E;
defparam \madc|Add4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
fiftyfivenm_lcell_comb \madc|Add4~10 (
// Equation(s):
// \madc|Add4~10_combout  = (\madc|Add2~10_combout  & ((\madc|Add3~10_combout  & (\madc|Add4~9_cout  & VCC)) # (!\madc|Add3~10_combout  & (!\madc|Add4~9_cout )))) # (!\madc|Add2~10_combout  & ((\madc|Add3~10_combout  & (!\madc|Add4~9_cout )) # 
// (!\madc|Add3~10_combout  & ((\madc|Add4~9_cout ) # (GND)))))
// \madc|Add4~11  = CARRY((\madc|Add2~10_combout  & (!\madc|Add3~10_combout  & !\madc|Add4~9_cout )) # (!\madc|Add2~10_combout  & ((!\madc|Add4~9_cout ) # (!\madc|Add3~10_combout ))))

	.dataa(\madc|Add2~10_combout ),
	.datab(\madc|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~9_cout ),
	.combout(\madc|Add4~10_combout ),
	.cout(\madc|Add4~11 ));
// synopsys translate_off
defparam \madc|Add4~10 .lut_mask = 16'h9617;
defparam \madc|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
fiftyfivenm_lcell_comb \madc|Add4~12 (
// Equation(s):
// \madc|Add4~12_combout  = ((\madc|Add2~12_combout  $ (\madc|Add3~12_combout  $ (!\madc|Add4~11 )))) # (GND)
// \madc|Add4~13  = CARRY((\madc|Add2~12_combout  & ((\madc|Add3~12_combout ) # (!\madc|Add4~11 ))) # (!\madc|Add2~12_combout  & (\madc|Add3~12_combout  & !\madc|Add4~11 )))

	.dataa(\madc|Add2~12_combout ),
	.datab(\madc|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~11 ),
	.combout(\madc|Add4~12_combout ),
	.cout(\madc|Add4~13 ));
// synopsys translate_off
defparam \madc|Add4~12 .lut_mask = 16'h698E;
defparam \madc|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
fiftyfivenm_lcell_comb \madc|Add4~14 (
// Equation(s):
// \madc|Add4~14_combout  = (\madc|Add2~14_combout  & ((\madc|Add3~14_combout  & (\madc|Add4~13  & VCC)) # (!\madc|Add3~14_combout  & (!\madc|Add4~13 )))) # (!\madc|Add2~14_combout  & ((\madc|Add3~14_combout  & (!\madc|Add4~13 )) # (!\madc|Add3~14_combout  & 
// ((\madc|Add4~13 ) # (GND)))))
// \madc|Add4~15  = CARRY((\madc|Add2~14_combout  & (!\madc|Add3~14_combout  & !\madc|Add4~13 )) # (!\madc|Add2~14_combout  & ((!\madc|Add4~13 ) # (!\madc|Add3~14_combout ))))

	.dataa(\madc|Add2~14_combout ),
	.datab(\madc|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~13 ),
	.combout(\madc|Add4~14_combout ),
	.cout(\madc|Add4~15 ));
// synopsys translate_off
defparam \madc|Add4~14 .lut_mask = 16'h9617;
defparam \madc|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
fiftyfivenm_lcell_comb \madc|Add4~16 (
// Equation(s):
// \madc|Add4~16_combout  = ((\madc|Add2~16_combout  $ (\madc|Add3~16_combout  $ (!\madc|Add4~15 )))) # (GND)
// \madc|Add4~17  = CARRY((\madc|Add2~16_combout  & ((\madc|Add3~16_combout ) # (!\madc|Add4~15 ))) # (!\madc|Add2~16_combout  & (\madc|Add3~16_combout  & !\madc|Add4~15 )))

	.dataa(\madc|Add2~16_combout ),
	.datab(\madc|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~15 ),
	.combout(\madc|Add4~16_combout ),
	.cout(\madc|Add4~17 ));
// synopsys translate_off
defparam \madc|Add4~16 .lut_mask = 16'h698E;
defparam \madc|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
fiftyfivenm_lcell_comb \madc|Add4~18 (
// Equation(s):
// \madc|Add4~18_combout  = (\madc|Add3~18_combout  & ((\madc|Add2~18_combout  & (\madc|Add4~17  & VCC)) # (!\madc|Add2~18_combout  & (!\madc|Add4~17 )))) # (!\madc|Add3~18_combout  & ((\madc|Add2~18_combout  & (!\madc|Add4~17 )) # (!\madc|Add2~18_combout  & 
// ((\madc|Add4~17 ) # (GND)))))
// \madc|Add4~19  = CARRY((\madc|Add3~18_combout  & (!\madc|Add2~18_combout  & !\madc|Add4~17 )) # (!\madc|Add3~18_combout  & ((!\madc|Add4~17 ) # (!\madc|Add2~18_combout ))))

	.dataa(\madc|Add3~18_combout ),
	.datab(\madc|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~17 ),
	.combout(\madc|Add4~18_combout ),
	.cout(\madc|Add4~19 ));
// synopsys translate_off
defparam \madc|Add4~18 .lut_mask = 16'h9617;
defparam \madc|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
fiftyfivenm_lcell_comb \madc|Add4~20 (
// Equation(s):
// \madc|Add4~20_combout  = ((\madc|Add3~20_combout  $ (\madc|Add2~20_combout  $ (!\madc|Add4~19 )))) # (GND)
// \madc|Add4~21  = CARRY((\madc|Add3~20_combout  & ((\madc|Add2~20_combout ) # (!\madc|Add4~19 ))) # (!\madc|Add3~20_combout  & (\madc|Add2~20_combout  & !\madc|Add4~19 )))

	.dataa(\madc|Add3~20_combout ),
	.datab(\madc|Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~19 ),
	.combout(\madc|Add4~20_combout ),
	.cout(\madc|Add4~21 ));
// synopsys translate_off
defparam \madc|Add4~20 .lut_mask = 16'h698E;
defparam \madc|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
fiftyfivenm_lcell_comb \madc|Add4~22 (
// Equation(s):
// \madc|Add4~22_combout  = (\madc|Add3~22_combout  & ((\madc|Add2~22_combout  & (\madc|Add4~21  & VCC)) # (!\madc|Add2~22_combout  & (!\madc|Add4~21 )))) # (!\madc|Add3~22_combout  & ((\madc|Add2~22_combout  & (!\madc|Add4~21 )) # (!\madc|Add2~22_combout  & 
// ((\madc|Add4~21 ) # (GND)))))
// \madc|Add4~23  = CARRY((\madc|Add3~22_combout  & (!\madc|Add2~22_combout  & !\madc|Add4~21 )) # (!\madc|Add3~22_combout  & ((!\madc|Add4~21 ) # (!\madc|Add2~22_combout ))))

	.dataa(\madc|Add3~22_combout ),
	.datab(\madc|Add2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~21 ),
	.combout(\madc|Add4~22_combout ),
	.cout(\madc|Add4~23 ));
// synopsys translate_off
defparam \madc|Add4~22 .lut_mask = 16'h9617;
defparam \madc|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
fiftyfivenm_lcell_comb \madc|Add4~24 (
// Equation(s):
// \madc|Add4~24_combout  = ((\madc|Add3~24_combout  $ (\madc|Add2~24_combout  $ (!\madc|Add4~23 )))) # (GND)
// \madc|Add4~25  = CARRY((\madc|Add3~24_combout  & ((\madc|Add2~24_combout ) # (!\madc|Add4~23 ))) # (!\madc|Add3~24_combout  & (\madc|Add2~24_combout  & !\madc|Add4~23 )))

	.dataa(\madc|Add3~24_combout ),
	.datab(\madc|Add2~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~23 ),
	.combout(\madc|Add4~24_combout ),
	.cout(\madc|Add4~25 ));
// synopsys translate_off
defparam \madc|Add4~24 .lut_mask = 16'h698E;
defparam \madc|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
fiftyfivenm_lcell_comb \madc|Add4~26 (
// Equation(s):
// \madc|Add4~26_combout  = (\madc|Add2~26_combout  & (!\madc|Add4~25 )) # (!\madc|Add2~26_combout  & ((\madc|Add4~25 ) # (GND)))
// \madc|Add4~27  = CARRY((!\madc|Add4~25 ) # (!\madc|Add2~26_combout ))

	.dataa(\madc|Add2~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Add4~25 ),
	.combout(\madc|Add4~26_combout ),
	.cout(\madc|Add4~27 ));
// synopsys translate_off
defparam \madc|Add4~26 .lut_mask = 16'h5A5F;
defparam \madc|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
fiftyfivenm_lcell_comb \madc|Add4~28 (
// Equation(s):
// \madc|Add4~28_combout  = !\madc|Add4~27 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Add4~27 ),
	.combout(\madc|Add4~28_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Add4~28 .lut_mask = 16'h0F0F;
defparam \madc|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|op_10~0 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|op_10~0_combout  = \madc|Add4~26_combout  $ (VCC)
// \madc|Div0|auto_generated|divider|divider|op_10~1  = CARRY(\madc|Add4~26_combout )

	.dataa(gnd),
	.datab(\madc|Add4~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|op_10~0_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|op_10~1 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|op_10~0 .lut_mask = 16'h33CC;
defparam \madc|Div0|auto_generated|divider|divider|op_10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|op_10~2 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|op_10~2_combout  = (\madc|Add4~28_combout  & (!\madc|Div0|auto_generated|divider|divider|op_10~1 )) # (!\madc|Add4~28_combout  & ((\madc|Div0|auto_generated|divider|divider|op_10~1 ) # (GND)))
// \madc|Div0|auto_generated|divider|divider|op_10~3  = CARRY((!\madc|Div0|auto_generated|divider|divider|op_10~1 ) # (!\madc|Add4~28_combout ))

	.dataa(\madc|Add4~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|op_10~1 ),
	.combout(\madc|Div0|auto_generated|divider|divider|op_10~2_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|op_10~3 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|op_10~2 .lut_mask = 16'h5A5F;
defparam \madc|Div0|auto_generated|divider|divider|op_10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|op_10~4 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|op_10~4_combout  = \madc|Div0|auto_generated|divider|divider|op_10~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Div0|auto_generated|divider|divider|op_10~3 ),
	.combout(\madc|Div0|auto_generated|divider|divider|op_10~4_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|op_10~4 .lut_mask = 16'hF0F0;
defparam \madc|Div0|auto_generated|divider|divider|op_10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  = (\madc|Add4~28_combout  & \madc|Div0|auto_generated|divider|divider|op_10~4_combout )

	.dataa(\madc|Add4~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|op_10~4_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 16'hAA00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  = (\madc|Div0|auto_generated|divider|divider|op_10~2_combout  & !\madc|Div0|auto_generated|divider|divider|op_10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|op_10~4_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[17]~2_combout  = (\madc|Add4~26_combout  & \madc|Div0|auto_generated|divider|divider|op_10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~26_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|op_10~4_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[17]~3_combout  = (\madc|Div0|auto_generated|divider|divider|op_10~0_combout  & !\madc|Div0|auto_generated|divider|divider|op_10~4_combout )

	.dataa(gnd),
	.datab(\madc|Div0|auto_generated|divider|divider|op_10~0_combout ),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|op_10~4_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 16'h00CC;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[16]~4_combout  = (\madc|Add4~24_combout  & \madc|Div0|auto_generated|divider|divider|op_10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~24_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|op_10~4_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  = (\madc|Add4~24_combout  & !\madc|Div0|auto_generated|divider|divider|op_10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~24_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|op_10~4_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\madc|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )))
// \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\madc|Div0|auto_generated|divider|divider|StageOut[17]~2_combout  & (((!\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[17]~2_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[17]~3_combout  & (!\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[17]~3_combout  & ((\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ) # (GND)))))
// \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY(((!\madc|Div0|auto_generated|divider|divider|StageOut[17]~2_combout  & !\madc|Div0|auto_generated|divider|divider|StageOut[17]~3_combout )) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'h1E1F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ) # ((\madc|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .lut_mask = 16'h00EF;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
fiftyfivenm_lcell_comb \madc|DATA[11]~12 (
// Equation(s):
// \madc|DATA[11]~12_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|DATA[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \madc|DATA[11]~12 .lut_mask = 16'h00FF;
defparam \madc|DATA[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N25
dffeas \madc|DATA[11] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|DATA[11]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|DATA[11] .is_wysiwyg = "true";
defparam \madc|DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N19
dffeas \mem0|i[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(gnd),
	.asdata(\madc|DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|i[7] .is_wysiwyg = "true";
defparam \mem0|i[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N31
dffeas \mem0|load[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(gnd),
	.asdata(\mem0|i [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|load [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|load[8] .is_wysiwyg = "true";
defparam \mem0|load[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[22]~7 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[22]~7_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout )

	.dataa(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[22]~7 .lut_mask = 16'h00AA;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[22]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[22]~6_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ) # 
// (\madc|Div0|auto_generated|divider|divider|StageOut[17]~3_combout )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = 16'hF0A0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[21]~9 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[21]~9_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout )

	.dataa(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[21]~9 .lut_mask = 16'h00AA;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[21]~8 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[21]~8_combout  = (\madc|Add4~24_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~24_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[21]~8 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[20]~11 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[20]~11_combout  = (\madc|Add4~22_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~22_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[20]~11 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[20]~10 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[20]~10_combout  = (\madc|Add4~22_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~22_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[20]~10 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\madc|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[20]~10_combout )))
// \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[20]~10_combout ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[20]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\madc|Div0|auto_generated|divider|divider|StageOut[21]~9_combout  & (((!\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[21]~9_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[21]~8_combout  & (!\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[21]~8_combout  & ((\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ) # (GND)))))
// \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY(((!\madc|Div0|auto_generated|divider|divider|StageOut[21]~9_combout  & !\madc|Div0|auto_generated|divider|divider|StageOut[21]~8_combout )) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h1E1F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ) # ((\madc|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .lut_mask = 16'h00EF;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[24]~17 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[24]~17_combout  = (\madc|Add4~20_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~20_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[24]~17 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[24]~16 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[24]~16_combout  = (\madc|Add4~20_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~20_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[24]~16 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\madc|Div0|auto_generated|divider|divider|StageOut[24]~17_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[24]~16_combout )))
// \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[24]~17_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[24]~16_combout ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[24]~17_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[24]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[26]~13 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[26]~13_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[26]~13 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[26]~12 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[26]~12_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[21]~8_combout ) # 
// (\madc|Div0|auto_generated|divider|divider|StageOut[21]~9_combout )))

	.dataa(gnd),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datac(\madc|Div0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[26]~12 .lut_mask = 16'hFC00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[25]~15 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[25]~15_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[25]~15 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[25]~14 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  = (\madc|Add4~22_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\madc|Add4~22_combout ),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[25]~14 .lut_mask = 16'hCC00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\madc|Div0|auto_generated|divider|divider|StageOut[25]~15_combout  & (((!\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[25]~15_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  & (!\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  & ((\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ) # (GND)))))
// \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY(((!\madc|Div0|auto_generated|divider|divider|StageOut[25]~15_combout  & !\madc|Div0|auto_generated|divider|divider|StageOut[25]~14_combout )) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[25]~15_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'h1E1F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[26]~13_combout ) # ((\madc|Div0|auto_generated|divider|divider|StageOut[26]~12_combout ) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[26]~13_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[26]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h00EF;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[29]~21 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[29]~21_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[29]~21 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[29]~20 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[29]~20_combout  = (\madc|Add4~20_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~20_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[29]~20 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[28]~23 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[28]~23_combout  = (\madc|Add4~18_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~18_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[28]~23 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[28]~22 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[28]~22_combout  = (\madc|Add4~18_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~18_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[28]~22 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\madc|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[28]~22_combout )))
// \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[28]~22_combout ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\madc|Div0|auto_generated|divider|divider|StageOut[29]~21_combout  & (((!\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[29]~21_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[29]~20_combout  & (!\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[29]~20_combout  & ((\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ) # (GND)))))
// \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY(((!\madc|Div0|auto_generated|divider|divider|StageOut[29]~21_combout  & !\madc|Div0|auto_generated|divider|divider|StageOut[29]~20_combout )) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[29]~21_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[29]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'h1E1F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[30]~19 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[30]~19_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[30]~19 .lut_mask = 16'h00CC;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[30]~18 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[30]~18_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[25]~15_combout ) # 
// (\madc|Div0|auto_generated|divider|divider|StageOut[25]~14_combout )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[25]~15_combout ),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[30]~18 .lut_mask = 16'hFA00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ) # ((\madc|Div0|auto_generated|divider|divider|StageOut[30]~18_combout ) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[30]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 .lut_mask = 16'h00EF;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[34]~25 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[34]~25_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[34]~25_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[34]~25 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[34]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[34]~24 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[34]~24_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[29]~21_combout ) # 
// (\madc|Div0|auto_generated|divider|divider|StageOut[29]~20_combout )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[29]~21_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[29]~20_combout ),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[34]~24_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[34]~24 .lut_mask = 16'hEE00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[34]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[33]~26 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[33]~26_combout  = (\madc|Add4~18_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~18_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[33]~26_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[33]~26 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[33]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[33]~27 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[33]~27_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[33]~27_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[33]~27 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[33]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[32]~28 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[32]~28_combout  = (\madc|Add4~16_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~16_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[32]~28_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[32]~28 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[32]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[32]~29 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[32]~29_combout  = (\madc|Add4~16_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~16_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[32]~29_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[32]~29 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[32]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\madc|Div0|auto_generated|divider|divider|StageOut[32]~28_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[32]~29_combout )))
// \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[32]~28_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[32]~29_combout ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[32]~28_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[32]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\madc|Div0|auto_generated|divider|divider|StageOut[33]~26_combout  & (((!\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[33]~26_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[33]~27_combout  & (!\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[33]~27_combout  & ((\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ) # (GND)))))
// \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY(((!\madc|Div0|auto_generated|divider|divider|StageOut[33]~26_combout  & !\madc|Div0|auto_generated|divider|divider|StageOut[33]~27_combout )) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[33]~26_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[33]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'h1E1F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[34]~25_combout ) # ((\madc|Div0|auto_generated|divider|divider|StageOut[34]~24_combout ) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[34]~25_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[34]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .lut_mask = 16'h00EF;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
fiftyfivenm_lcell_comb \madc|DATA[7]~14 (
// Equation(s):
// \madc|DATA[7]~14_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|DATA[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \madc|DATA[7]~14 .lut_mask = 16'h00FF;
defparam \madc|DATA[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N19
dffeas \madc|DATA[7] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|DATA[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|DATA[7] .is_wysiwyg = "true";
defparam \madc|DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
fiftyfivenm_lcell_comb \madc|DATA[10]~11 (
// Equation(s):
// \madc|DATA[10]~11_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|DATA[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \madc|DATA[10]~11 .lut_mask = 16'h00FF;
defparam \madc|DATA[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N15
dffeas \madc|DATA[10] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|DATA[10]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|DATA[10] .is_wysiwyg = "true";
defparam \madc|DATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[38]~31 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[38]~31_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[38]~31_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[38]~31 .lut_mask = 16'h00CC;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[38]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[38]~30 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[38]~30_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[33]~27_combout ) # 
// (\madc|Div0|auto_generated|divider|divider|StageOut[33]~26_combout )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[33]~27_combout ),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|StageOut[33]~26_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[38]~30_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[38]~30 .lut_mask = 16'hFA00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[38]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[37]~33 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[37]~33_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[37]~33_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[37]~33 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[37]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[37]~32 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[37]~32_combout  = (\madc|Add4~16_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\madc|Add4~16_combout ),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[37]~32_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[37]~32 .lut_mask = 16'hCC00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[37]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[36]~34 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[36]~34_combout  = (\madc|Add4~14_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~14_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[36]~34_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[36]~34 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[36]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[36]~35 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[36]~35_combout  = (\madc|Add4~14_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~14_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[36]~35_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[36]~35 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[36]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\madc|Div0|auto_generated|divider|divider|StageOut[36]~34_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[36]~35_combout )))
// \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[36]~34_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[36]~35_combout ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[36]~34_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[36]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\madc|Div0|auto_generated|divider|divider|StageOut[37]~33_combout  & (((!\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[37]~33_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[37]~32_combout  & (!\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[37]~32_combout  & ((\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ) # (GND)))))
// \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY(((!\madc|Div0|auto_generated|divider|divider|StageOut[37]~33_combout  & !\madc|Div0|auto_generated|divider|divider|StageOut[37]~32_combout )) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[37]~33_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[37]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'h1E1F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5_cout  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[38]~31_combout ) # ((\madc|Div0|auto_generated|divider|divider|StageOut[38]~30_combout ) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[38]~31_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[38]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5_cout ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 .lut_mask = 16'h00EF;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5_cout ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
fiftyfivenm_lcell_comb \madc|DATA[6]~13 (
// Equation(s):
// \madc|DATA[6]~13_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|DATA[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \madc|DATA[6]~13 .lut_mask = 16'h00FF;
defparam \madc|DATA[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \madc|DATA[6] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|DATA[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|DATA[6] .is_wysiwyg = "true";
defparam \madc|DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
fiftyfivenm_lcell_comb \madc|DATA[9]~10 (
// Equation(s):
// \madc|DATA[9]~10_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|DATA[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \madc|DATA[9]~10 .lut_mask = 16'h00FF;
defparam \madc|DATA[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N21
dffeas \madc|DATA[9] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|DATA[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|DATA[9] .is_wysiwyg = "true";
defparam \madc|DATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
fiftyfivenm_lcell_comb \madc|DATA[8]~9 (
// Equation(s):
// \madc|DATA[8]~9_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\madc|DATA[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \madc|DATA[8]~9 .lut_mask = 16'h0F0F;
defparam \madc|DATA[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \madc|DATA[8] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|DATA[8]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|DATA[8] .is_wysiwyg = "true";
defparam \madc|DATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
fiftyfivenm_lcell_comb \mem0|LessThan2~0 (
// Equation(s):
// \mem0|LessThan2~0_combout  = (\madc|DATA [11]) # ((\madc|DATA [10]) # ((\madc|DATA [9]) # (\madc|DATA [8])))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [10]),
	.datac(\madc|DATA [9]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\mem0|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \mem0|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
fiftyfivenm_lcell_comb \mem0|i~0 (
// Equation(s):
// \mem0|i~0_combout  = (\madc|DATA [10] & ((\madc|DATA [7]) # ((\madc|DATA [6]) # (\mem0|LessThan2~0_combout ))))

	.dataa(\madc|DATA [7]),
	.datab(\madc|DATA [10]),
	.datac(\madc|DATA [6]),
	.datad(\mem0|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\mem0|i~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|i~0 .lut_mask = 16'hCCC8;
defparam \mem0|i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N31
dffeas \mem0|i[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|i~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|i[6] .is_wysiwyg = "true";
defparam \mem0|i[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N29
dffeas \mem0|load[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(gnd),
	.asdata(\mem0|i [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|load [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|load[7] .is_wysiwyg = "true";
defparam \mem0|load[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
fiftyfivenm_lcell_comb \mem0|i~1 (
// Equation(s):
// \mem0|i~1_combout  = (\madc|DATA [9] & ((\madc|DATA [7]) # ((\mem0|LessThan2~0_combout ) # (\madc|DATA [6]))))

	.dataa(\madc|DATA [7]),
	.datab(\mem0|LessThan2~0_combout ),
	.datac(\madc|DATA [9]),
	.datad(\madc|DATA [6]),
	.cin(gnd),
	.combout(\mem0|i~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|i~1 .lut_mask = 16'hF0E0;
defparam \mem0|i~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N21
dffeas \mem0|i[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|i~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|i[5] .is_wysiwyg = "true";
defparam \mem0|i[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N27
dffeas \mem0|load[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(gnd),
	.asdata(\mem0|i [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|load [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|load[6] .is_wysiwyg = "true";
defparam \mem0|load[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
fiftyfivenm_lcell_comb \mem0|i~2 (
// Equation(s):
// \mem0|i~2_combout  = (\madc|DATA [8] & ((\madc|DATA [7]) # ((\madc|DATA [6]) # (\mem0|LessThan2~0_combout ))))

	.dataa(\madc|DATA [7]),
	.datab(\madc|DATA [6]),
	.datac(\mem0|LessThan2~0_combout ),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\mem0|i~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|i~2 .lut_mask = 16'hFE00;
defparam \mem0|i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N23
dffeas \mem0|i[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|i~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|i[4] .is_wysiwyg = "true";
defparam \mem0|i[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N25
dffeas \mem0|load[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(gnd),
	.asdata(\mem0|i [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|load [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|load[5] .is_wysiwyg = "true";
defparam \mem0|load[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
fiftyfivenm_lcell_comb \mem0|i[3]~feeder (
// Equation(s):
// \mem0|i[3]~feeder_combout  = \madc|DATA [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|DATA [7]),
	.cin(gnd),
	.combout(\mem0|i[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|i[3]~feeder .lut_mask = 16'hFF00;
defparam \mem0|i[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N25
dffeas \mem0|i[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|i[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|i[3] .is_wysiwyg = "true";
defparam \mem0|i[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N23
dffeas \mem0|load[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(gnd),
	.asdata(\mem0|i [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|load [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|load[4] .is_wysiwyg = "true";
defparam \mem0|load[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
fiftyfivenm_lcell_comb \mem0|i~3 (
// Equation(s):
// \mem0|i~3_combout  = (\madc|DATA [6]) # ((!\madc|DATA [7] & !\mem0|LessThan2~0_combout ))

	.dataa(\madc|DATA [7]),
	.datab(gnd),
	.datac(\mem0|LessThan2~0_combout ),
	.datad(\madc|DATA [6]),
	.cin(gnd),
	.combout(\mem0|i~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|i~3 .lut_mask = 16'hFF05;
defparam \mem0|i~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N27
dffeas \mem0|i[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|i~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|i[2] .is_wysiwyg = "true";
defparam \mem0|i[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N21
dffeas \mem0|load[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(gnd),
	.asdata(\mem0|i [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|load [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|load[3] .is_wysiwyg = "true";
defparam \mem0|load[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[42]~37 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[42]~37_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[42]~37_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[42]~37 .lut_mask = 16'h00CC;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[42]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[42]~36 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[42]~36_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[37]~32_combout ) # 
// (\madc|Div0|auto_generated|divider|divider|StageOut[37]~33_combout )))

	.dataa(gnd),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[37]~32_combout ),
	.datac(\madc|Div0|auto_generated|divider|divider|StageOut[37]~33_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[42]~36_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[42]~36 .lut_mask = 16'hFC00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[42]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[41]~38 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[41]~38_combout  = (\madc|Add4~14_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~14_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[41]~38_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[41]~38 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[41]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[41]~39 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[41]~39_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[41]~39_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[41]~39 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[41]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[40]~40 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[40]~40_combout  = (\madc|Add4~12_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout )

	.dataa(\madc|Add4~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[40]~40_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[40]~40 .lut_mask = 16'hAA00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[40]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[40]~41 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[40]~41_combout  = (\madc|Add4~12_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout )

	.dataa(\madc|Add4~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[40]~41_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[40]~41 .lut_mask = 16'h00AA;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[40]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\madc|Div0|auto_generated|divider|divider|StageOut[40]~40_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[40]~41_combout )))
// \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[40]~40_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[40]~41_combout ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[40]~40_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[40]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\madc|Div0|auto_generated|divider|divider|StageOut[41]~38_combout  & (((!\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[41]~38_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[41]~39_combout  & (!\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )) # 
// (!\madc|Div0|auto_generated|divider|divider|StageOut[41]~39_combout  & ((\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ) # (GND)))))
// \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY(((!\madc|Div0|auto_generated|divider|divider|StageOut[41]~38_combout  & !\madc|Div0|auto_generated|divider|divider|StageOut[41]~39_combout )) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[41]~38_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[41]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'h1E1F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[42]~37_combout ) # ((\madc|Div0|auto_generated|divider|divider|StageOut[42]~36_combout ) # 
// (!\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[42]~37_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[42]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(),
	.cout(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout ));
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 .lut_mask = 16'h00EF;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout ),
	.combout(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
fiftyfivenm_lcell_comb \madc|DATA[5]~15 (
// Equation(s):
// \madc|DATA[5]~15_combout  = !\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|DATA[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \madc|DATA[5]~15 .lut_mask = 16'h00FF;
defparam \madc|DATA[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \madc|DATA[5] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|DATA[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|DATA[5] .is_wysiwyg = "true";
defparam \madc|DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
fiftyfivenm_lcell_comb \mem0|i~4 (
// Equation(s):
// \mem0|i~4_combout  = (\madc|DATA [5] & ((\madc|DATA [7]) # ((\mem0|LessThan2~0_combout ) # (\madc|DATA [6]))))

	.dataa(\madc|DATA [7]),
	.datab(\mem0|LessThan2~0_combout ),
	.datac(\madc|DATA [5]),
	.datad(\madc|DATA [6]),
	.cin(gnd),
	.combout(\mem0|i~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|i~4 .lut_mask = 16'hF0E0;
defparam \mem0|i~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N1
dffeas \mem0|i[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|i~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|i[1] .is_wysiwyg = "true";
defparam \mem0|i[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N19
dffeas \mem0|load[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(gnd),
	.asdata(\mem0|i [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|load [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|load[2] .is_wysiwyg = "true";
defparam \mem0|load[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[46]~43 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[46]~43_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[46]~43_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[46]~43 .lut_mask = 16'h00CC;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[46]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[46]~42 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[46]~42_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout  & ((\madc|Div0|auto_generated|divider|divider|StageOut[41]~39_combout ) # 
// (\madc|Div0|auto_generated|divider|divider|StageOut[41]~38_combout )))

	.dataa(gnd),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[41]~39_combout ),
	.datac(\madc|Div0|auto_generated|divider|divider|StageOut[41]~38_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[46]~42_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[46]~42 .lut_mask = 16'hFC00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[46]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[45]~45 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[45]~45_combout  = (\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[45]~45_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[45]~45 .lut_mask = 16'h00F0;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[45]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[45]~44 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[45]~44_combout  = (\madc|Add4~12_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|Add4~12_combout ),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[45]~44_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[45]~44 .lut_mask = 16'hF000;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[45]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[44]~47 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[44]~47_combout  = (\madc|Add4~10_combout  & !\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\madc|Add4~10_combout ),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[44]~47_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[44]~47 .lut_mask = 16'h00CC;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[44]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
fiftyfivenm_lcell_comb \madc|Div0|auto_generated|divider|divider|StageOut[44]~46 (
// Equation(s):
// \madc|Div0|auto_generated|divider|divider|StageOut[44]~46_combout  = (\madc|Add4~10_combout  & \madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\madc|Add4~10_combout ),
	.datac(gnd),
	.datad(\madc|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\madc|Div0|auto_generated|divider|divider|StageOut[44]~46_combout ),
	.cout());
// synopsys translate_off
defparam \madc|Div0|auto_generated|divider|divider|StageOut[44]~46 .lut_mask = 16'hCC00;
defparam \madc|Div0|auto_generated|divider|divider|StageOut[44]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
fiftyfivenm_lcell_comb \madc|DATA[4]~2 (
// Equation(s):
// \madc|DATA[4]~2_cout  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[44]~47_combout ) # (\madc|Div0|auto_generated|divider|divider|StageOut[44]~46_combout ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[44]~47_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[44]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\madc|DATA[4]~2_cout ));
// synopsys translate_off
defparam \madc|DATA[4]~2 .lut_mask = 16'h00EE;
defparam \madc|DATA[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
fiftyfivenm_lcell_comb \madc|DATA[4]~4 (
// Equation(s):
// \madc|DATA[4]~4_cout  = CARRY(((!\madc|Div0|auto_generated|divider|divider|StageOut[45]~45_combout  & !\madc|Div0|auto_generated|divider|divider|StageOut[45]~44_combout )) # (!\madc|DATA[4]~2_cout ))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[45]~45_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[45]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|DATA[4]~2_cout ),
	.combout(),
	.cout(\madc|DATA[4]~4_cout ));
// synopsys translate_off
defparam \madc|DATA[4]~4 .lut_mask = 16'h001F;
defparam \madc|DATA[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
fiftyfivenm_lcell_comb \madc|DATA[4]~6 (
// Equation(s):
// \madc|DATA[4]~6_cout  = CARRY((\madc|Div0|auto_generated|divider|divider|StageOut[46]~43_combout ) # ((\madc|Div0|auto_generated|divider|divider|StageOut[46]~42_combout ) # (!\madc|DATA[4]~4_cout )))

	.dataa(\madc|Div0|auto_generated|divider|divider|StageOut[46]~43_combout ),
	.datab(\madc|Div0|auto_generated|divider|divider|StageOut[46]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\madc|DATA[4]~4_cout ),
	.combout(),
	.cout(\madc|DATA[4]~6_cout ));
// synopsys translate_off
defparam \madc|DATA[4]~6 .lut_mask = 16'h00EF;
defparam \madc|DATA[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
fiftyfivenm_lcell_comb \madc|DATA[4]~7 (
// Equation(s):
// \madc|DATA[4]~7_combout  = \madc|DATA[4]~6_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\madc|DATA[4]~6_cout ),
	.combout(\madc|DATA[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \madc|DATA[4]~7 .lut_mask = 16'hF0F0;
defparam \madc|DATA[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \madc|DATA[4] (
	.clk(\madc|u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\madc|DATA[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\madc|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\madc|DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \madc|DATA[4] .is_wysiwyg = "true";
defparam \madc|DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
fiftyfivenm_lcell_comb \mem0|i~5 (
// Equation(s):
// \mem0|i~5_combout  = (\madc|DATA [4] & ((\madc|DATA [7]) # ((\mem0|LessThan2~0_combout ) # (\madc|DATA [6]))))

	.dataa(\madc|DATA [7]),
	.datab(\mem0|LessThan2~0_combout ),
	.datac(\madc|DATA [4]),
	.datad(\madc|DATA [6]),
	.cin(gnd),
	.combout(\mem0|i~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|i~5 .lut_mask = 16'hF0E0;
defparam \mem0|i~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N3
dffeas \mem0|i[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|i~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|i[0] .is_wysiwyg = "true";
defparam \mem0|i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N17
dffeas \mem0|load[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(gnd),
	.asdata(\mem0|i [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|load [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|load[1] .is_wysiwyg = "true";
defparam \mem0|load[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N16
fiftyfivenm_lcell_comb \mem0|LessThan0~1 (
// Equation(s):
// \mem0|LessThan0~1_cout  = CARRY((!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & \mem0|load [1]))

	.dataa(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(\mem0|load [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mem0|LessThan0~1_cout ));
// synopsys translate_off
defparam \mem0|LessThan0~1 .lut_mask = 16'h0044;
defparam \mem0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N18
fiftyfivenm_lcell_comb \mem0|LessThan0~3 (
// Equation(s):
// \mem0|LessThan0~3_cout  = CARRY((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & ((!\mem0|LessThan0~1_cout ) # (!\mem0|load [2]))) # (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\mem0|load [2] & 
// !\mem0|LessThan0~1_cout )))

	.dataa(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(\mem0|load [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan0~1_cout ),
	.combout(),
	.cout(\mem0|LessThan0~3_cout ));
// synopsys translate_off
defparam \mem0|LessThan0~3 .lut_mask = 16'h002B;
defparam \mem0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N20
fiftyfivenm_lcell_comb \mem0|LessThan0~5 (
// Equation(s):
// \mem0|LessThan0~5_cout  = CARRY((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (\mem0|load [3] & !\mem0|LessThan0~3_cout )) # (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\mem0|load [3]) # 
// (!\mem0|LessThan0~3_cout ))))

	.dataa(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(\mem0|load [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan0~3_cout ),
	.combout(),
	.cout(\mem0|LessThan0~5_cout ));
// synopsys translate_off
defparam \mem0|LessThan0~5 .lut_mask = 16'h004D;
defparam \mem0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N22
fiftyfivenm_lcell_comb \mem0|LessThan0~7 (
// Equation(s):
// \mem0|LessThan0~7_cout  = CARRY((\mem0|load [4] & (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & !\mem0|LessThan0~5_cout )) # (!\mem0|load [4] & ((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]) # 
// (!\mem0|LessThan0~5_cout ))))

	.dataa(\mem0|load [4]),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan0~5_cout ),
	.combout(),
	.cout(\mem0|LessThan0~7_cout ));
// synopsys translate_off
defparam \mem0|LessThan0~7 .lut_mask = 16'h004D;
defparam \mem0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N24
fiftyfivenm_lcell_comb \mem0|LessThan0~9 (
// Equation(s):
// \mem0|LessThan0~9_cout  = CARRY((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & (\mem0|load [5] & !\mem0|LessThan0~7_cout )) # (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ((\mem0|load [5]) # 
// (!\mem0|LessThan0~7_cout ))))

	.dataa(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datab(\mem0|load [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan0~7_cout ),
	.combout(),
	.cout(\mem0|LessThan0~9_cout ));
// synopsys translate_off
defparam \mem0|LessThan0~9 .lut_mask = 16'h004D;
defparam \mem0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N26
fiftyfivenm_lcell_comb \mem0|LessThan0~11 (
// Equation(s):
// \mem0|LessThan0~11_cout  = CARRY((\mem0|load [6] & (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\mem0|LessThan0~9_cout )) # (!\mem0|load [6] & ((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]) # 
// (!\mem0|LessThan0~9_cout ))))

	.dataa(\mem0|load [6]),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan0~9_cout ),
	.combout(),
	.cout(\mem0|LessThan0~11_cout ));
// synopsys translate_off
defparam \mem0|LessThan0~11 .lut_mask = 16'h004D;
defparam \mem0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N28
fiftyfivenm_lcell_comb \mem0|LessThan0~13 (
// Equation(s):
// \mem0|LessThan0~13_cout  = CARRY((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (\mem0|load [7] & !\mem0|LessThan0~11_cout )) # (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ((\mem0|load [7]) # 
// (!\mem0|LessThan0~11_cout ))))

	.dataa(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(\mem0|load [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan0~11_cout ),
	.combout(),
	.cout(\mem0|LessThan0~13_cout ));
// synopsys translate_off
defparam \mem0|LessThan0~13 .lut_mask = 16'h004D;
defparam \mem0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N30
fiftyfivenm_lcell_comb \mem0|LessThan0~14 (
// Equation(s):
// \mem0|LessThan0~14_combout  = (\mem0|load [8] & ((\mem0|LessThan0~13_cout ) # (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]))) # (!\mem0|load [8] & (!\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & 
// \mem0|LessThan0~13_cout ))

	.dataa(\mem0|load [8]),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem0|LessThan0~13_cout ),
	.combout(\mem0|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|LessThan0~14 .lut_mask = 16'hB2B2;
defparam \mem0|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
fiftyfivenm_lcell_comb \mem0|trigged~0 (
// Equation(s):
// \mem0|trigged~0_combout  = (\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]) # ((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]) # ((\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]) # 
// (!\mem0|LessThan0~14_combout )))

	.dataa(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datab(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datac(\mem0|LessThan0~14_combout ),
	.datad(\mem0|mem_cnt|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\mem0|trigged~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|trigged~0 .lut_mask = 16'hFFEF;
defparam \mem0|trigged~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
fiftyfivenm_lcell_comb \mem0|trigged~1 (
// Equation(s):
// \mem0|trigged~1_combout  = ((\mem0|trigged~q  & ((!\mem0|mem_db|PB_down~combout ) # (!\mem0|trigged~0_combout )))) # (!\mem0|rd_ptr[9]~10_combout )

	.dataa(\mem0|trigged~0_combout ),
	.datab(\mem0|rd_ptr[9]~10_combout ),
	.datac(\mem0|trigged~q ),
	.datad(\mem0|mem_db|PB_down~combout ),
	.cin(gnd),
	.combout(\mem0|trigged~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|trigged~1 .lut_mask = 16'h73F3;
defparam \mem0|trigged~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N29
dffeas \mem0|trigged (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|trigged~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|trigged~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|trigged .is_wysiwyg = "true";
defparam \mem0|trigged .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
fiftyfivenm_lcell_comb \mem0|wr_ptr[0]~10 (
// Equation(s):
// \mem0|wr_ptr[0]~10_combout  = \mem0|wr_ptr [0] $ (VCC)
// \mem0|wr_ptr[0]~11  = CARRY(\mem0|wr_ptr [0])

	.dataa(\mem0|wr_ptr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|wr_ptr[0]~10_combout ),
	.cout(\mem0|wr_ptr[0]~11 ));
// synopsys translate_off
defparam \mem0|wr_ptr[0]~10 .lut_mask = 16'h55AA;
defparam \mem0|wr_ptr[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
fiftyfivenm_lcell_comb \mem0|wr_ptr[1]~13 (
// Equation(s):
// \mem0|wr_ptr[1]~13_combout  = (\mem0|wr_ptr [1] & (!\mem0|wr_ptr[0]~11 )) # (!\mem0|wr_ptr [1] & ((\mem0|wr_ptr[0]~11 ) # (GND)))
// \mem0|wr_ptr[1]~14  = CARRY((!\mem0|wr_ptr[0]~11 ) # (!\mem0|wr_ptr [1]))

	.dataa(gnd),
	.datab(\mem0|wr_ptr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|wr_ptr[0]~11 ),
	.combout(\mem0|wr_ptr[1]~13_combout ),
	.cout(\mem0|wr_ptr[1]~14 ));
// synopsys translate_off
defparam \mem0|wr_ptr[1]~13 .lut_mask = 16'h3C3F;
defparam \mem0|wr_ptr[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y26_N9
dffeas \mem0|wr_ptr[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|wr_ptr[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|wr_ptr[5]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[1] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
fiftyfivenm_lcell_comb \mem0|wr_ptr[2]~15 (
// Equation(s):
// \mem0|wr_ptr[2]~15_combout  = (\mem0|wr_ptr [2] & (\mem0|wr_ptr[1]~14  $ (GND))) # (!\mem0|wr_ptr [2] & (!\mem0|wr_ptr[1]~14  & VCC))
// \mem0|wr_ptr[2]~16  = CARRY((\mem0|wr_ptr [2] & !\mem0|wr_ptr[1]~14 ))

	.dataa(\mem0|wr_ptr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|wr_ptr[1]~14 ),
	.combout(\mem0|wr_ptr[2]~15_combout ),
	.cout(\mem0|wr_ptr[2]~16 ));
// synopsys translate_off
defparam \mem0|wr_ptr[2]~15 .lut_mask = 16'hA50A;
defparam \mem0|wr_ptr[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y26_N11
dffeas \mem0|wr_ptr[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|wr_ptr[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|wr_ptr[5]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[2] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
fiftyfivenm_lcell_comb \mem0|wr_ptr[3]~17 (
// Equation(s):
// \mem0|wr_ptr[3]~17_combout  = (\mem0|wr_ptr [3] & (!\mem0|wr_ptr[2]~16 )) # (!\mem0|wr_ptr [3] & ((\mem0|wr_ptr[2]~16 ) # (GND)))
// \mem0|wr_ptr[3]~18  = CARRY((!\mem0|wr_ptr[2]~16 ) # (!\mem0|wr_ptr [3]))

	.dataa(\mem0|wr_ptr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|wr_ptr[2]~16 ),
	.combout(\mem0|wr_ptr[3]~17_combout ),
	.cout(\mem0|wr_ptr[3]~18 ));
// synopsys translate_off
defparam \mem0|wr_ptr[3]~17 .lut_mask = 16'h5A5F;
defparam \mem0|wr_ptr[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y26_N13
dffeas \mem0|wr_ptr[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|wr_ptr[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|wr_ptr[5]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[3] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
fiftyfivenm_lcell_comb \mem0|wr_ptr[4]~19 (
// Equation(s):
// \mem0|wr_ptr[4]~19_combout  = (\mem0|wr_ptr [4] & (\mem0|wr_ptr[3]~18  $ (GND))) # (!\mem0|wr_ptr [4] & (!\mem0|wr_ptr[3]~18  & VCC))
// \mem0|wr_ptr[4]~20  = CARRY((\mem0|wr_ptr [4] & !\mem0|wr_ptr[3]~18 ))

	.dataa(gnd),
	.datab(\mem0|wr_ptr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|wr_ptr[3]~18 ),
	.combout(\mem0|wr_ptr[4]~19_combout ),
	.cout(\mem0|wr_ptr[4]~20 ));
// synopsys translate_off
defparam \mem0|wr_ptr[4]~19 .lut_mask = 16'hC30C;
defparam \mem0|wr_ptr[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y26_N15
dffeas \mem0|wr_ptr[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|wr_ptr[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|wr_ptr[5]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[4] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
fiftyfivenm_lcell_comb \mem0|wr_ptr[5]~21 (
// Equation(s):
// \mem0|wr_ptr[5]~21_combout  = (\mem0|wr_ptr [5] & (!\mem0|wr_ptr[4]~20 )) # (!\mem0|wr_ptr [5] & ((\mem0|wr_ptr[4]~20 ) # (GND)))
// \mem0|wr_ptr[5]~22  = CARRY((!\mem0|wr_ptr[4]~20 ) # (!\mem0|wr_ptr [5]))

	.dataa(gnd),
	.datab(\mem0|wr_ptr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|wr_ptr[4]~20 ),
	.combout(\mem0|wr_ptr[5]~21_combout ),
	.cout(\mem0|wr_ptr[5]~22 ));
// synopsys translate_off
defparam \mem0|wr_ptr[5]~21 .lut_mask = 16'h3C3F;
defparam \mem0|wr_ptr[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y26_N17
dffeas \mem0|wr_ptr[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|wr_ptr[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|wr_ptr[5]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[5] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
fiftyfivenm_lcell_comb \mem0|wr_ptr[6]~23 (
// Equation(s):
// \mem0|wr_ptr[6]~23_combout  = (\mem0|wr_ptr [6] & (\mem0|wr_ptr[5]~22  $ (GND))) # (!\mem0|wr_ptr [6] & (!\mem0|wr_ptr[5]~22  & VCC))
// \mem0|wr_ptr[6]~24  = CARRY((\mem0|wr_ptr [6] & !\mem0|wr_ptr[5]~22 ))

	.dataa(gnd),
	.datab(\mem0|wr_ptr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|wr_ptr[5]~22 ),
	.combout(\mem0|wr_ptr[6]~23_combout ),
	.cout(\mem0|wr_ptr[6]~24 ));
// synopsys translate_off
defparam \mem0|wr_ptr[6]~23 .lut_mask = 16'hC30C;
defparam \mem0|wr_ptr[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y26_N19
dffeas \mem0|wr_ptr[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|wr_ptr[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|wr_ptr[5]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[6] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
fiftyfivenm_lcell_comb \mem0|wr_ptr[7]~25 (
// Equation(s):
// \mem0|wr_ptr[7]~25_combout  = (\mem0|wr_ptr [7] & (!\mem0|wr_ptr[6]~24 )) # (!\mem0|wr_ptr [7] & ((\mem0|wr_ptr[6]~24 ) # (GND)))
// \mem0|wr_ptr[7]~26  = CARRY((!\mem0|wr_ptr[6]~24 ) # (!\mem0|wr_ptr [7]))

	.dataa(gnd),
	.datab(\mem0|wr_ptr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|wr_ptr[6]~24 ),
	.combout(\mem0|wr_ptr[7]~25_combout ),
	.cout(\mem0|wr_ptr[7]~26 ));
// synopsys translate_off
defparam \mem0|wr_ptr[7]~25 .lut_mask = 16'h3C3F;
defparam \mem0|wr_ptr[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y26_N21
dffeas \mem0|wr_ptr[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|wr_ptr[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|wr_ptr[5]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[7] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
fiftyfivenm_lcell_comb \mem0|wr_ptr[8]~27 (
// Equation(s):
// \mem0|wr_ptr[8]~27_combout  = (\mem0|wr_ptr [8] & (\mem0|wr_ptr[7]~26  $ (GND))) # (!\mem0|wr_ptr [8] & (!\mem0|wr_ptr[7]~26  & VCC))
// \mem0|wr_ptr[8]~28  = CARRY((\mem0|wr_ptr [8] & !\mem0|wr_ptr[7]~26 ))

	.dataa(\mem0|wr_ptr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|wr_ptr[7]~26 ),
	.combout(\mem0|wr_ptr[8]~27_combout ),
	.cout(\mem0|wr_ptr[8]~28 ));
// synopsys translate_off
defparam \mem0|wr_ptr[8]~27 .lut_mask = 16'hA50A;
defparam \mem0|wr_ptr[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y26_N23
dffeas \mem0|wr_ptr[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|wr_ptr[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|wr_ptr[5]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[8] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N0
fiftyfivenm_lcell_comb \mem0|LessThan6~1 (
// Equation(s):
// \mem0|LessThan6~1_cout  = CARRY((\mem0|i [0] & !\mem0|wr_ptr [0]))

	.dataa(\mem0|i [0]),
	.datab(\mem0|wr_ptr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mem0|LessThan6~1_cout ));
// synopsys translate_off
defparam \mem0|LessThan6~1 .lut_mask = 16'h0022;
defparam \mem0|LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
fiftyfivenm_lcell_comb \mem0|LessThan6~3 (
// Equation(s):
// \mem0|LessThan6~3_cout  = CARRY((\mem0|wr_ptr [1] & ((!\mem0|LessThan6~1_cout ) # (!\mem0|i [1]))) # (!\mem0|wr_ptr [1] & (!\mem0|i [1] & !\mem0|LessThan6~1_cout )))

	.dataa(\mem0|wr_ptr [1]),
	.datab(\mem0|i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan6~1_cout ),
	.combout(),
	.cout(\mem0|LessThan6~3_cout ));
// synopsys translate_off
defparam \mem0|LessThan6~3 .lut_mask = 16'h002B;
defparam \mem0|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N4
fiftyfivenm_lcell_comb \mem0|LessThan6~5 (
// Equation(s):
// \mem0|LessThan6~5_cout  = CARRY((\mem0|wr_ptr [2] & (\mem0|i [2] & !\mem0|LessThan6~3_cout )) # (!\mem0|wr_ptr [2] & ((\mem0|i [2]) # (!\mem0|LessThan6~3_cout ))))

	.dataa(\mem0|wr_ptr [2]),
	.datab(\mem0|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan6~3_cout ),
	.combout(),
	.cout(\mem0|LessThan6~5_cout ));
// synopsys translate_off
defparam \mem0|LessThan6~5 .lut_mask = 16'h004D;
defparam \mem0|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N6
fiftyfivenm_lcell_comb \mem0|LessThan6~7 (
// Equation(s):
// \mem0|LessThan6~7_cout  = CARRY((\mem0|i [3] & (\mem0|wr_ptr [3] & !\mem0|LessThan6~5_cout )) # (!\mem0|i [3] & ((\mem0|wr_ptr [3]) # (!\mem0|LessThan6~5_cout ))))

	.dataa(\mem0|i [3]),
	.datab(\mem0|wr_ptr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan6~5_cout ),
	.combout(),
	.cout(\mem0|LessThan6~7_cout ));
// synopsys translate_off
defparam \mem0|LessThan6~7 .lut_mask = 16'h004D;
defparam \mem0|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
fiftyfivenm_lcell_comb \mem0|LessThan6~9 (
// Equation(s):
// \mem0|LessThan6~9_cout  = CARRY((\mem0|wr_ptr [4] & (\mem0|i [4] & !\mem0|LessThan6~7_cout )) # (!\mem0|wr_ptr [4] & ((\mem0|i [4]) # (!\mem0|LessThan6~7_cout ))))

	.dataa(\mem0|wr_ptr [4]),
	.datab(\mem0|i [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan6~7_cout ),
	.combout(),
	.cout(\mem0|LessThan6~9_cout ));
// synopsys translate_off
defparam \mem0|LessThan6~9 .lut_mask = 16'h004D;
defparam \mem0|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
fiftyfivenm_lcell_comb \mem0|LessThan6~11 (
// Equation(s):
// \mem0|LessThan6~11_cout  = CARRY((\mem0|i [5] & (\mem0|wr_ptr [5] & !\mem0|LessThan6~9_cout )) # (!\mem0|i [5] & ((\mem0|wr_ptr [5]) # (!\mem0|LessThan6~9_cout ))))

	.dataa(\mem0|i [5]),
	.datab(\mem0|wr_ptr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan6~9_cout ),
	.combout(),
	.cout(\mem0|LessThan6~11_cout ));
// synopsys translate_off
defparam \mem0|LessThan6~11 .lut_mask = 16'h004D;
defparam \mem0|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N12
fiftyfivenm_lcell_comb \mem0|LessThan6~13 (
// Equation(s):
// \mem0|LessThan6~13_cout  = CARRY((\mem0|i [6] & ((!\mem0|LessThan6~11_cout ) # (!\mem0|wr_ptr [6]))) # (!\mem0|i [6] & (!\mem0|wr_ptr [6] & !\mem0|LessThan6~11_cout )))

	.dataa(\mem0|i [6]),
	.datab(\mem0|wr_ptr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan6~11_cout ),
	.combout(),
	.cout(\mem0|LessThan6~13_cout ));
// synopsys translate_off
defparam \mem0|LessThan6~13 .lut_mask = 16'h002B;
defparam \mem0|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N14
fiftyfivenm_lcell_comb \mem0|LessThan6~14 (
// Equation(s):
// \mem0|LessThan6~14_combout  = (\mem0|i [7] & ((\mem0|LessThan6~13_cout ) # (!\mem0|wr_ptr [7]))) # (!\mem0|i [7] & (\mem0|LessThan6~13_cout  & !\mem0|wr_ptr [7]))

	.dataa(gnd),
	.datab(\mem0|i [7]),
	.datac(gnd),
	.datad(\mem0|wr_ptr [7]),
	.cin(\mem0|LessThan6~13_cout ),
	.combout(\mem0|LessThan6~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|LessThan6~14 .lut_mask = 16'hC0FC;
defparam \mem0|LessThan6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
fiftyfivenm_lcell_comb \mem0|wr_ptr[9]~29 (
// Equation(s):
// \mem0|wr_ptr[9]~29_combout  = \mem0|wr_ptr[8]~28  $ (\mem0|wr_ptr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|wr_ptr [9]),
	.cin(\mem0|wr_ptr[8]~28 ),
	.combout(\mem0|wr_ptr[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[9]~29 .lut_mask = 16'h0FF0;
defparam \mem0|wr_ptr[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y26_N25
dffeas \mem0|wr_ptr[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|wr_ptr[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|wr_ptr[5]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[9] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
fiftyfivenm_lcell_comb \mem0|wr_ptr[5]~12 (
// Equation(s):
// \mem0|wr_ptr[5]~12_combout  = (\mem0|wr_ptr [8]) # (((\mem0|wr_ptr [9]) # (!\mem0|rd_ptr[9]~10_combout )) # (!\mem0|LessThan6~14_combout ))

	.dataa(\mem0|wr_ptr [8]),
	.datab(\mem0|LessThan6~14_combout ),
	.datac(\mem0|rd_ptr[9]~10_combout ),
	.datad(\mem0|wr_ptr [9]),
	.cin(gnd),
	.combout(\mem0|wr_ptr[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[5]~12 .lut_mask = 16'hFFBF;
defparam \mem0|wr_ptr[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N7
dffeas \mem0|wr_ptr[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|wr_ptr[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|wr_ptr[5]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[0] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
fiftyfivenm_lcell_comb \mem0|rd_ptr[0]~11 (
// Equation(s):
// \mem0|rd_ptr[0]~11_combout  = \mem0|rd_ptr [0] $ (VCC)
// \mem0|rd_ptr[0]~12  = CARRY(\mem0|rd_ptr [0])

	.dataa(\mem0|rd_ptr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|rd_ptr[0]~11_combout ),
	.cout(\mem0|rd_ptr[0]~12 ));
// synopsys translate_off
defparam \mem0|rd_ptr[0]~11 .lut_mask = 16'h55AA;
defparam \mem0|rd_ptr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
fiftyfivenm_lcell_comb \mem0|rd_ptr[1]~15 (
// Equation(s):
// \mem0|rd_ptr[1]~15_combout  = (\mem0|rd_ptr [1] & (!\mem0|rd_ptr[0]~12 )) # (!\mem0|rd_ptr [1] & ((\mem0|rd_ptr[0]~12 ) # (GND)))
// \mem0|rd_ptr[1]~16  = CARRY((!\mem0|rd_ptr[0]~12 ) # (!\mem0|rd_ptr [1]))

	.dataa(\mem0|rd_ptr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|rd_ptr[0]~12 ),
	.combout(\mem0|rd_ptr[1]~15_combout ),
	.cout(\mem0|rd_ptr[1]~16 ));
// synopsys translate_off
defparam \mem0|rd_ptr[1]~15 .lut_mask = 16'h5A5F;
defparam \mem0|rd_ptr[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N13
dffeas \mem0|rd_ptr[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|rd_ptr[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|rd_ptr[9]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rd_ptr[1] .is_wysiwyg = "true";
defparam \mem0|rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
fiftyfivenm_lcell_comb \mem0|rd_ptr[2]~17 (
// Equation(s):
// \mem0|rd_ptr[2]~17_combout  = (\mem0|rd_ptr [2] & (\mem0|rd_ptr[1]~16  $ (GND))) # (!\mem0|rd_ptr [2] & (!\mem0|rd_ptr[1]~16  & VCC))
// \mem0|rd_ptr[2]~18  = CARRY((\mem0|rd_ptr [2] & !\mem0|rd_ptr[1]~16 ))

	.dataa(gnd),
	.datab(\mem0|rd_ptr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|rd_ptr[1]~16 ),
	.combout(\mem0|rd_ptr[2]~17_combout ),
	.cout(\mem0|rd_ptr[2]~18 ));
// synopsys translate_off
defparam \mem0|rd_ptr[2]~17 .lut_mask = 16'hC30C;
defparam \mem0|rd_ptr[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N15
dffeas \mem0|rd_ptr[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|rd_ptr[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|rd_ptr[9]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rd_ptr[2] .is_wysiwyg = "true";
defparam \mem0|rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
fiftyfivenm_lcell_comb \mem0|rd_ptr[3]~19 (
// Equation(s):
// \mem0|rd_ptr[3]~19_combout  = (\mem0|rd_ptr [3] & (!\mem0|rd_ptr[2]~18 )) # (!\mem0|rd_ptr [3] & ((\mem0|rd_ptr[2]~18 ) # (GND)))
// \mem0|rd_ptr[3]~20  = CARRY((!\mem0|rd_ptr[2]~18 ) # (!\mem0|rd_ptr [3]))

	.dataa(gnd),
	.datab(\mem0|rd_ptr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|rd_ptr[2]~18 ),
	.combout(\mem0|rd_ptr[3]~19_combout ),
	.cout(\mem0|rd_ptr[3]~20 ));
// synopsys translate_off
defparam \mem0|rd_ptr[3]~19 .lut_mask = 16'h3C3F;
defparam \mem0|rd_ptr[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \mem0|rd_ptr[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|rd_ptr[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|rd_ptr[9]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rd_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rd_ptr[3] .is_wysiwyg = "true";
defparam \mem0|rd_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
fiftyfivenm_lcell_comb \mem0|rd_ptr[4]~21 (
// Equation(s):
// \mem0|rd_ptr[4]~21_combout  = (\mem0|rd_ptr [4] & (\mem0|rd_ptr[3]~20  $ (GND))) # (!\mem0|rd_ptr [4] & (!\mem0|rd_ptr[3]~20  & VCC))
// \mem0|rd_ptr[4]~22  = CARRY((\mem0|rd_ptr [4] & !\mem0|rd_ptr[3]~20 ))

	.dataa(gnd),
	.datab(\mem0|rd_ptr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|rd_ptr[3]~20 ),
	.combout(\mem0|rd_ptr[4]~21_combout ),
	.cout(\mem0|rd_ptr[4]~22 ));
// synopsys translate_off
defparam \mem0|rd_ptr[4]~21 .lut_mask = 16'hC30C;
defparam \mem0|rd_ptr[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \mem0|rd_ptr[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|rd_ptr[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|rd_ptr[9]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rd_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rd_ptr[4] .is_wysiwyg = "true";
defparam \mem0|rd_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
fiftyfivenm_lcell_comb \mem0|rd_ptr[5]~23 (
// Equation(s):
// \mem0|rd_ptr[5]~23_combout  = (\mem0|rd_ptr [5] & (!\mem0|rd_ptr[4]~22 )) # (!\mem0|rd_ptr [5] & ((\mem0|rd_ptr[4]~22 ) # (GND)))
// \mem0|rd_ptr[5]~24  = CARRY((!\mem0|rd_ptr[4]~22 ) # (!\mem0|rd_ptr [5]))

	.dataa(gnd),
	.datab(\mem0|rd_ptr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|rd_ptr[4]~22 ),
	.combout(\mem0|rd_ptr[5]~23_combout ),
	.cout(\mem0|rd_ptr[5]~24 ));
// synopsys translate_off
defparam \mem0|rd_ptr[5]~23 .lut_mask = 16'h3C3F;
defparam \mem0|rd_ptr[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N21
dffeas \mem0|rd_ptr[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|rd_ptr[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|rd_ptr[9]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rd_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rd_ptr[5] .is_wysiwyg = "true";
defparam \mem0|rd_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
fiftyfivenm_lcell_comb \mem0|rd_ptr[6]~25 (
// Equation(s):
// \mem0|rd_ptr[6]~25_combout  = (\mem0|rd_ptr [6] & (\mem0|rd_ptr[5]~24  $ (GND))) # (!\mem0|rd_ptr [6] & (!\mem0|rd_ptr[5]~24  & VCC))
// \mem0|rd_ptr[6]~26  = CARRY((\mem0|rd_ptr [6] & !\mem0|rd_ptr[5]~24 ))

	.dataa(\mem0|rd_ptr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|rd_ptr[5]~24 ),
	.combout(\mem0|rd_ptr[6]~25_combout ),
	.cout(\mem0|rd_ptr[6]~26 ));
// synopsys translate_off
defparam \mem0|rd_ptr[6]~25 .lut_mask = 16'hA50A;
defparam \mem0|rd_ptr[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \mem0|rd_ptr[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|rd_ptr[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|rd_ptr[9]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rd_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rd_ptr[6] .is_wysiwyg = "true";
defparam \mem0|rd_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
fiftyfivenm_lcell_comb \mem0|rd_ptr[7]~27 (
// Equation(s):
// \mem0|rd_ptr[7]~27_combout  = (\mem0|rd_ptr [7] & (!\mem0|rd_ptr[6]~26 )) # (!\mem0|rd_ptr [7] & ((\mem0|rd_ptr[6]~26 ) # (GND)))
// \mem0|rd_ptr[7]~28  = CARRY((!\mem0|rd_ptr[6]~26 ) # (!\mem0|rd_ptr [7]))

	.dataa(gnd),
	.datab(\mem0|rd_ptr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|rd_ptr[6]~26 ),
	.combout(\mem0|rd_ptr[7]~27_combout ),
	.cout(\mem0|rd_ptr[7]~28 ));
// synopsys translate_off
defparam \mem0|rd_ptr[7]~27 .lut_mask = 16'h3C3F;
defparam \mem0|rd_ptr[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \mem0|rd_ptr[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|rd_ptr[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|rd_ptr[9]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rd_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rd_ptr[7] .is_wysiwyg = "true";
defparam \mem0|rd_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
fiftyfivenm_lcell_comb \mem0|rd_ptr[8]~29 (
// Equation(s):
// \mem0|rd_ptr[8]~29_combout  = (\mem0|rd_ptr [8] & (\mem0|rd_ptr[7]~28  $ (GND))) # (!\mem0|rd_ptr [8] & (!\mem0|rd_ptr[7]~28  & VCC))
// \mem0|rd_ptr[8]~30  = CARRY((\mem0|rd_ptr [8] & !\mem0|rd_ptr[7]~28 ))

	.dataa(\mem0|rd_ptr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|rd_ptr[7]~28 ),
	.combout(\mem0|rd_ptr[8]~29_combout ),
	.cout(\mem0|rd_ptr[8]~30 ));
// synopsys translate_off
defparam \mem0|rd_ptr[8]~29 .lut_mask = 16'hA50A;
defparam \mem0|rd_ptr[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \mem0|rd_ptr[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|rd_ptr[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|rd_ptr[9]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rd_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rd_ptr[8] .is_wysiwyg = "true";
defparam \mem0|rd_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
fiftyfivenm_lcell_comb \mem0|rd_ptr[9]~31 (
// Equation(s):
// \mem0|rd_ptr[9]~31_combout  = \mem0|rd_ptr[8]~30  $ (\mem0|rd_ptr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|rd_ptr [9]),
	.cin(\mem0|rd_ptr[8]~30 ),
	.combout(\mem0|rd_ptr[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|rd_ptr[9]~31 .lut_mask = 16'h0FF0;
defparam \mem0|rd_ptr[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N29
dffeas \mem0|rd_ptr[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|rd_ptr[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|rd_ptr[9]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rd_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rd_ptr[9] .is_wysiwyg = "true";
defparam \mem0|rd_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
fiftyfivenm_lcell_comb \mem0|rd_ptr[9]~13 (
// Equation(s):
// \mem0|rd_ptr[9]~13_combout  = (!\mem0|rd_ptr [8] & !\mem0|rd_ptr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|rd_ptr [8]),
	.datad(\mem0|rd_ptr [9]),
	.cin(gnd),
	.combout(\mem0|rd_ptr[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|rd_ptr[9]~13 .lut_mask = 16'h000F;
defparam \mem0|rd_ptr[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
fiftyfivenm_lcell_comb \mem0|LessThan4~1 (
// Equation(s):
// \mem0|LessThan4~1_cout  = CARRY((!\mem0|rd_ptr [0] & \mem0|i [0]))

	.dataa(\mem0|rd_ptr [0]),
	.datab(\mem0|i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mem0|LessThan4~1_cout ));
// synopsys translate_off
defparam \mem0|LessThan4~1 .lut_mask = 16'h0044;
defparam \mem0|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
fiftyfivenm_lcell_comb \mem0|LessThan4~3 (
// Equation(s):
// \mem0|LessThan4~3_cout  = CARRY((\mem0|i [1] & (\mem0|rd_ptr [1] & !\mem0|LessThan4~1_cout )) # (!\mem0|i [1] & ((\mem0|rd_ptr [1]) # (!\mem0|LessThan4~1_cout ))))

	.dataa(\mem0|i [1]),
	.datab(\mem0|rd_ptr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan4~1_cout ),
	.combout(),
	.cout(\mem0|LessThan4~3_cout ));
// synopsys translate_off
defparam \mem0|LessThan4~3 .lut_mask = 16'h004D;
defparam \mem0|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
fiftyfivenm_lcell_comb \mem0|LessThan4~5 (
// Equation(s):
// \mem0|LessThan4~5_cout  = CARRY((\mem0|i [2] & ((!\mem0|LessThan4~3_cout ) # (!\mem0|rd_ptr [2]))) # (!\mem0|i [2] & (!\mem0|rd_ptr [2] & !\mem0|LessThan4~3_cout )))

	.dataa(\mem0|i [2]),
	.datab(\mem0|rd_ptr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan4~3_cout ),
	.combout(),
	.cout(\mem0|LessThan4~5_cout ));
// synopsys translate_off
defparam \mem0|LessThan4~5 .lut_mask = 16'h002B;
defparam \mem0|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
fiftyfivenm_lcell_comb \mem0|LessThan4~7 (
// Equation(s):
// \mem0|LessThan4~7_cout  = CARRY((\mem0|i [3] & (\mem0|rd_ptr [3] & !\mem0|LessThan4~5_cout )) # (!\mem0|i [3] & ((\mem0|rd_ptr [3]) # (!\mem0|LessThan4~5_cout ))))

	.dataa(\mem0|i [3]),
	.datab(\mem0|rd_ptr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan4~5_cout ),
	.combout(),
	.cout(\mem0|LessThan4~7_cout ));
// synopsys translate_off
defparam \mem0|LessThan4~7 .lut_mask = 16'h004D;
defparam \mem0|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
fiftyfivenm_lcell_comb \mem0|LessThan4~9 (
// Equation(s):
// \mem0|LessThan4~9_cout  = CARRY((\mem0|i [4] & ((!\mem0|LessThan4~7_cout ) # (!\mem0|rd_ptr [4]))) # (!\mem0|i [4] & (!\mem0|rd_ptr [4] & !\mem0|LessThan4~7_cout )))

	.dataa(\mem0|i [4]),
	.datab(\mem0|rd_ptr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan4~7_cout ),
	.combout(),
	.cout(\mem0|LessThan4~9_cout ));
// synopsys translate_off
defparam \mem0|LessThan4~9 .lut_mask = 16'h002B;
defparam \mem0|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
fiftyfivenm_lcell_comb \mem0|LessThan4~11 (
// Equation(s):
// \mem0|LessThan4~11_cout  = CARRY((\mem0|i [5] & (\mem0|rd_ptr [5] & !\mem0|LessThan4~9_cout )) # (!\mem0|i [5] & ((\mem0|rd_ptr [5]) # (!\mem0|LessThan4~9_cout ))))

	.dataa(\mem0|i [5]),
	.datab(\mem0|rd_ptr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan4~9_cout ),
	.combout(),
	.cout(\mem0|LessThan4~11_cout ));
// synopsys translate_off
defparam \mem0|LessThan4~11 .lut_mask = 16'h004D;
defparam \mem0|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
fiftyfivenm_lcell_comb \mem0|LessThan4~13 (
// Equation(s):
// \mem0|LessThan4~13_cout  = CARRY((\mem0|i [6] & ((!\mem0|LessThan4~11_cout ) # (!\mem0|rd_ptr [6]))) # (!\mem0|i [6] & (!\mem0|rd_ptr [6] & !\mem0|LessThan4~11_cout )))

	.dataa(\mem0|i [6]),
	.datab(\mem0|rd_ptr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|LessThan4~11_cout ),
	.combout(),
	.cout(\mem0|LessThan4~13_cout ));
// synopsys translate_off
defparam \mem0|LessThan4~13 .lut_mask = 16'h002B;
defparam \mem0|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
fiftyfivenm_lcell_comb \mem0|LessThan4~14 (
// Equation(s):
// \mem0|LessThan4~14_combout  = (\mem0|rd_ptr [7] & (\mem0|LessThan4~13_cout  & \mem0|i [7])) # (!\mem0|rd_ptr [7] & ((\mem0|LessThan4~13_cout ) # (\mem0|i [7])))

	.dataa(\mem0|rd_ptr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|i [7]),
	.cin(\mem0|LessThan4~13_cout ),
	.combout(\mem0|LessThan4~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|LessThan4~14 .lut_mask = 16'hF550;
defparam \mem0|LessThan4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
fiftyfivenm_lcell_comb \mem0|rd_ptr[9]~14 (
// Equation(s):
// \mem0|rd_ptr[9]~14_combout  = (\mem0|trigged~q ) # (((!\mem0|LessThan4~14_combout ) # (!\mem0|rd_ptr[9]~10_combout )) # (!\mem0|rd_ptr[9]~13_combout ))

	.dataa(\mem0|trigged~q ),
	.datab(\mem0|rd_ptr[9]~13_combout ),
	.datac(\mem0|rd_ptr[9]~10_combout ),
	.datad(\mem0|LessThan4~14_combout ),
	.cin(gnd),
	.combout(\mem0|rd_ptr[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|rd_ptr[9]~14 .lut_mask = 16'hBFFF;
defparam \mem0|rd_ptr[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \mem0|rd_ptr[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|rd_ptr[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|rd_ptr[9]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rd_ptr[0] .is_wysiwyg = "true";
defparam \mem0|rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N1
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
fiftyfivenm_lcell_comb \lfsr1|out~4 (
// Equation(s):
// \lfsr1|out~4_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [26])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(\lfsr1|out [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lfsr1|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~4 .lut_mask = 16'hFAFA;
defparam \lfsr1|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N29
dffeas \lfsr1|out[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[27] .is_wysiwyg = "true";
defparam \lfsr1|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
fiftyfivenm_lcell_comb \lfsr1|out~3 (
// Equation(s):
// \lfsr1|out~3_combout  = (!\lfsr1|Equal0~10_combout  & \lfsr1|out [27])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lfsr1|out [27]),
	.cin(gnd),
	.combout(\lfsr1|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~3 .lut_mask = 16'h5500;
defparam \lfsr1|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N15
dffeas \lfsr1|out[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[28] .is_wysiwyg = "true";
defparam \lfsr1|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
fiftyfivenm_lcell_comb \lfsr1|out~2 (
// Equation(s):
// \lfsr1|out~2_combout  = (!\lfsr1|Equal0~10_combout  & \lfsr1|out [28])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(\lfsr1|out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lfsr1|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~2 .lut_mask = 16'h5050;
defparam \lfsr1|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N9
dffeas \lfsr1|out[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[29] .is_wysiwyg = "true";
defparam \lfsr1|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
fiftyfivenm_lcell_comb \lfsr1|out~1 (
// Equation(s):
// \lfsr1|out~1_combout  = (!\lfsr1|Equal0~10_combout  & \lfsr1|out [29])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(\lfsr1|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lfsr1|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~1 .lut_mask = 16'h5050;
defparam \lfsr1|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N19
dffeas \lfsr1|out[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[30] .is_wysiwyg = "true";
defparam \lfsr1|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
fiftyfivenm_lcell_comb \lfsr1|out~0 (
// Equation(s):
// \lfsr1|out~0_combout  = (!\lfsr1|Equal0~10_combout  & \lfsr1|out [30])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lfsr1|out [30]),
	.cin(gnd),
	.combout(\lfsr1|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~0 .lut_mask = 16'h5500;
defparam \lfsr1|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N17
dffeas \lfsr1|out[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[31] .is_wysiwyg = "true";
defparam \lfsr1|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
fiftyfivenm_lcell_comb \lfsr1|linear_feedback~0 (
// Equation(s):
// \lfsr1|linear_feedback~0_combout  = \lfsr1|out [0] $ (\lfsr1|out [1] $ (\lfsr1|out [21] $ (\lfsr1|out [31])))

	.dataa(\lfsr1|out [0]),
	.datab(\lfsr1|out [1]),
	.datac(\lfsr1|out [21]),
	.datad(\lfsr1|out [31]),
	.cin(gnd),
	.combout(\lfsr1|linear_feedback~0_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|linear_feedback~0 .lut_mask = 16'h6996;
defparam \lfsr1|linear_feedback~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
fiftyfivenm_lcell_comb \lfsr1|out~31 (
// Equation(s):
// \lfsr1|out~31_combout  = (\lfsr1|Equal0~10_combout ) # (!\lfsr1|linear_feedback~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|Equal0~10_combout ),
	.datad(\lfsr1|linear_feedback~0_combout ),
	.cin(gnd),
	.combout(\lfsr1|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~31 .lut_mask = 16'hF0FF;
defparam \lfsr1|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N31
dffeas \lfsr1|out[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[0] .is_wysiwyg = "true";
defparam \lfsr1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
fiftyfivenm_lcell_comb \lfsr1|out~30 (
// Equation(s):
// \lfsr1|out~30_combout  = (\lfsr1|out [0]) # (\lfsr1|Equal0~10_combout )

	.dataa(\lfsr1|out [0]),
	.datab(gnd),
	.datac(\lfsr1|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lfsr1|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~30 .lut_mask = 16'hFAFA;
defparam \lfsr1|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N29
dffeas \lfsr1|out[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[1] .is_wysiwyg = "true";
defparam \lfsr1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
fiftyfivenm_lcell_comb \lfsr1|out~29 (
// Equation(s):
// \lfsr1|out~29_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|Equal0~10_combout ),
	.datad(\lfsr1|out [1]),
	.cin(gnd),
	.combout(\lfsr1|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~29 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N19
dffeas \lfsr1|out[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[2] .is_wysiwyg = "true";
defparam \lfsr1|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
fiftyfivenm_lcell_comb \lfsr1|out~28 (
// Equation(s):
// \lfsr1|out~28_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|Equal0~10_combout ),
	.datad(\lfsr1|out [2]),
	.cin(gnd),
	.combout(\lfsr1|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~28 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N13
dffeas \lfsr1|out[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[3] .is_wysiwyg = "true";
defparam \lfsr1|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
fiftyfivenm_lcell_comb \lfsr1|out~27 (
// Equation(s):
// \lfsr1|out~27_combout  = (\lfsr1|out [3]) # (\lfsr1|Equal0~10_combout )

	.dataa(gnd),
	.datab(\lfsr1|out [3]),
	.datac(gnd),
	.datad(\lfsr1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\lfsr1|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~27 .lut_mask = 16'hFFCC;
defparam \lfsr1|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N29
dffeas \lfsr1|out[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[4] .is_wysiwyg = "true";
defparam \lfsr1|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
fiftyfivenm_lcell_comb \lfsr1|out~26 (
// Equation(s):
// \lfsr1|out~26_combout  = (\lfsr1|out [4]) # (\lfsr1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|out [4]),
	.datad(\lfsr1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\lfsr1|out~26_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~26 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N29
dffeas \lfsr1|out[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[5] .is_wysiwyg = "true";
defparam \lfsr1|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
fiftyfivenm_lcell_comb \lfsr1|out~25 (
// Equation(s):
// \lfsr1|out~25_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [5])

	.dataa(gnd),
	.datab(\lfsr1|Equal0~10_combout ),
	.datac(gnd),
	.datad(\lfsr1|out [5]),
	.cin(gnd),
	.combout(\lfsr1|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~25 .lut_mask = 16'hFFCC;
defparam \lfsr1|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N3
dffeas \lfsr1|out[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[6] .is_wysiwyg = "true";
defparam \lfsr1|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
fiftyfivenm_lcell_comb \lfsr1|out~24 (
// Equation(s):
// \lfsr1|out~24_combout  = (\lfsr1|out [6]) # (\lfsr1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|out [6]),
	.datad(\lfsr1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\lfsr1|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~24 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N21
dffeas \lfsr1|out[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[7] .is_wysiwyg = "true";
defparam \lfsr1|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
fiftyfivenm_lcell_comb \lfsr1|out~23 (
// Equation(s):
// \lfsr1|out~23_combout  = (\lfsr1|out [7]) # (\lfsr1|Equal0~10_combout )

	.dataa(gnd),
	.datab(\lfsr1|out [7]),
	.datac(gnd),
	.datad(\lfsr1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\lfsr1|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~23 .lut_mask = 16'hFFCC;
defparam \lfsr1|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N31
dffeas \lfsr1|out[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[8] .is_wysiwyg = "true";
defparam \lfsr1|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
fiftyfivenm_lcell_comb \lfsr1|out~22 (
// Equation(s):
// \lfsr1|out~22_combout  = (\lfsr1|out [8]) # (\lfsr1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|out [8]),
	.datad(\lfsr1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\lfsr1|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~22 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N13
dffeas \lfsr1|out[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[9] .is_wysiwyg = "true";
defparam \lfsr1|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
fiftyfivenm_lcell_comb \lfsr1|out~21 (
// Equation(s):
// \lfsr1|out~21_combout  = (\lfsr1|out [9]) # (\lfsr1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|out [9]),
	.datad(\lfsr1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\lfsr1|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~21 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N1
dffeas \lfsr1|out[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[10] .is_wysiwyg = "true";
defparam \lfsr1|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
fiftyfivenm_lcell_comb \lfsr1|out~20 (
// Equation(s):
// \lfsr1|out~20_combout  = (\lfsr1|out [10]) # (\lfsr1|Equal0~10_combout )

	.dataa(gnd),
	.datab(\lfsr1|out [10]),
	.datac(gnd),
	.datad(\lfsr1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\lfsr1|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~20 .lut_mask = 16'hFFCC;
defparam \lfsr1|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N3
dffeas \lfsr1|out[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[11] .is_wysiwyg = "true";
defparam \lfsr1|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
fiftyfivenm_lcell_comb \lfsr1|out~19 (
// Equation(s):
// \lfsr1|out~19_combout  = (\lfsr1|out [11] & !\lfsr1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|out [11]),
	.datad(\lfsr1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\lfsr1|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~19 .lut_mask = 16'h00F0;
defparam \lfsr1|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N7
dffeas \lfsr1|out[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[12] .is_wysiwyg = "true";
defparam \lfsr1|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
fiftyfivenm_lcell_comb \lfsr1|out~18 (
// Equation(s):
// \lfsr1|out~18_combout  = (!\lfsr1|Equal0~10_combout  & \lfsr1|out [12])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lfsr1|out [12]),
	.cin(gnd),
	.combout(\lfsr1|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~18 .lut_mask = 16'h5500;
defparam \lfsr1|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N25
dffeas \lfsr1|out[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[13] .is_wysiwyg = "true";
defparam \lfsr1|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
fiftyfivenm_lcell_comb \lfsr1|out~17 (
// Equation(s):
// \lfsr1|out~17_combout  = (!\lfsr1|Equal0~10_combout  & \lfsr1|out [13])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lfsr1|out [13]),
	.cin(gnd),
	.combout(\lfsr1|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~17 .lut_mask = 16'h5500;
defparam \lfsr1|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N19
dffeas \lfsr1|out[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[14] .is_wysiwyg = "true";
defparam \lfsr1|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
fiftyfivenm_lcell_comb \lfsr1|out~16 (
// Equation(s):
// \lfsr1|out~16_combout  = (!\lfsr1|Equal0~10_combout  & \lfsr1|out [14])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lfsr1|out [14]),
	.cin(gnd),
	.combout(\lfsr1|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~16 .lut_mask = 16'h5500;
defparam \lfsr1|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N1
dffeas \lfsr1|out[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[15] .is_wysiwyg = "true";
defparam \lfsr1|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
fiftyfivenm_lcell_comb \lfsr1|out~15 (
// Equation(s):
// \lfsr1|out~15_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|Equal0~10_combout ),
	.datad(\lfsr1|out [15]),
	.cin(gnd),
	.combout(\lfsr1|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~15 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \lfsr1|out[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[16] .is_wysiwyg = "true";
defparam \lfsr1|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
fiftyfivenm_lcell_comb \lfsr1|out~14 (
// Equation(s):
// \lfsr1|out~14_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|Equal0~10_combout ),
	.datad(\lfsr1|out [16]),
	.cin(gnd),
	.combout(\lfsr1|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~14 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N3
dffeas \lfsr1|out[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[17] .is_wysiwyg = "true";
defparam \lfsr1|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
fiftyfivenm_lcell_comb \lfsr1|out~13 (
// Equation(s):
// \lfsr1|out~13_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|Equal0~10_combout ),
	.datad(\lfsr1|out [17]),
	.cin(gnd),
	.combout(\lfsr1|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~13 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N13
dffeas \lfsr1|out[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[18] .is_wysiwyg = "true";
defparam \lfsr1|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
fiftyfivenm_lcell_comb \lfsr1|out~12 (
// Equation(s):
// \lfsr1|out~12_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|Equal0~10_combout ),
	.datad(\lfsr1|out [18]),
	.cin(gnd),
	.combout(\lfsr1|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~12 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N23
dffeas \lfsr1|out[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[19] .is_wysiwyg = "true";
defparam \lfsr1|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
fiftyfivenm_lcell_comb \lfsr1|out~11 (
// Equation(s):
// \lfsr1|out~11_combout  = (\lfsr1|out [19]) # (\lfsr1|Equal0~10_combout )

	.dataa(\lfsr1|out [19]),
	.datab(gnd),
	.datac(\lfsr1|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lfsr1|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~11 .lut_mask = 16'hFAFA;
defparam \lfsr1|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N1
dffeas \lfsr1|out[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[20] .is_wysiwyg = "true";
defparam \lfsr1|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
fiftyfivenm_lcell_comb \lfsr1|out~10 (
// Equation(s):
// \lfsr1|out~10_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|Equal0~10_combout ),
	.datad(\lfsr1|out [20]),
	.cin(gnd),
	.combout(\lfsr1|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~10 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N31
dffeas \lfsr1|out[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[21] .is_wysiwyg = "true";
defparam \lfsr1|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
fiftyfivenm_lcell_comb \lfsr1|out~9 (
// Equation(s):
// \lfsr1|out~9_combout  = (\lfsr1|out [21]) # (\lfsr1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lfsr1|out [21]),
	.datad(\lfsr1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\lfsr1|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~9 .lut_mask = 16'hFFF0;
defparam \lfsr1|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N13
dffeas \lfsr1|out[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[22] .is_wysiwyg = "true";
defparam \lfsr1|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
fiftyfivenm_lcell_comb \lfsr1|out~8 (
// Equation(s):
// \lfsr1|out~8_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [22])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lfsr1|out [22]),
	.cin(gnd),
	.combout(\lfsr1|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~8 .lut_mask = 16'hFFAA;
defparam \lfsr1|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N3
dffeas \lfsr1|out[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[23] .is_wysiwyg = "true";
defparam \lfsr1|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
fiftyfivenm_lcell_comb \lfsr1|out~7 (
// Equation(s):
// \lfsr1|out~7_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [23])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lfsr1|out [23]),
	.cin(gnd),
	.combout(\lfsr1|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~7 .lut_mask = 16'hFFAA;
defparam \lfsr1|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N17
dffeas \lfsr1|out[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[24] .is_wysiwyg = "true";
defparam \lfsr1|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
fiftyfivenm_lcell_comb \lfsr1|out~6 (
// Equation(s):
// \lfsr1|out~6_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [24])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(\lfsr1|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lfsr1|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~6 .lut_mask = 16'hFAFA;
defparam \lfsr1|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N25
dffeas \lfsr1|out[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[25] .is_wysiwyg = "true";
defparam \lfsr1|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
fiftyfivenm_lcell_comb \lfsr1|Equal0~8 (
// Equation(s):
// \lfsr1|Equal0~8_combout  = (!\lfsr1|out [26] & (!\lfsr1|out [25] & (!\lfsr1|out [24] & !\lfsr1|out [27])))

	.dataa(\lfsr1|out [26]),
	.datab(\lfsr1|out [25]),
	.datac(\lfsr1|out [24]),
	.datad(\lfsr1|out [27]),
	.cin(gnd),
	.combout(\lfsr1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~8 .lut_mask = 16'h0001;
defparam \lfsr1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
fiftyfivenm_lcell_comb \lfsr1|Equal0~2 (
// Equation(s):
// \lfsr1|Equal0~2_combout  = (!\lfsr1|out [11] & (!\lfsr1|out [10] & (!\lfsr1|out [8] & !\lfsr1|out [9])))

	.dataa(\lfsr1|out [11]),
	.datab(\lfsr1|out [10]),
	.datac(\lfsr1|out [8]),
	.datad(\lfsr1|out [9]),
	.cin(gnd),
	.combout(\lfsr1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~2 .lut_mask = 16'h0001;
defparam \lfsr1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
fiftyfivenm_lcell_comb \lfsr1|Equal0~3 (
// Equation(s):
// \lfsr1|Equal0~3_combout  = (!\lfsr1|out [12] & (!\lfsr1|out [13] & (!\lfsr1|out [15] & !\lfsr1|out [14])))

	.dataa(\lfsr1|out [12]),
	.datab(\lfsr1|out [13]),
	.datac(\lfsr1|out [15]),
	.datad(\lfsr1|out [14]),
	.cin(gnd),
	.combout(\lfsr1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~3 .lut_mask = 16'h0001;
defparam \lfsr1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
fiftyfivenm_lcell_comb \lfsr1|Equal0~0 (
// Equation(s):
// \lfsr1|Equal0~0_combout  = (!\lfsr1|out [3] & (!\lfsr1|out [1] & (!\lfsr1|out [0] & !\lfsr1|out [2])))

	.dataa(\lfsr1|out [3]),
	.datab(\lfsr1|out [1]),
	.datac(\lfsr1|out [0]),
	.datad(\lfsr1|out [2]),
	.cin(gnd),
	.combout(\lfsr1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~0 .lut_mask = 16'h0001;
defparam \lfsr1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
fiftyfivenm_lcell_comb \lfsr1|Equal0~1 (
// Equation(s):
// \lfsr1|Equal0~1_combout  = (!\lfsr1|out [6] & (!\lfsr1|out [4] & (!\lfsr1|out [7] & !\lfsr1|out [5])))

	.dataa(\lfsr1|out [6]),
	.datab(\lfsr1|out [4]),
	.datac(\lfsr1|out [7]),
	.datad(\lfsr1|out [5]),
	.cin(gnd),
	.combout(\lfsr1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~1 .lut_mask = 16'h0001;
defparam \lfsr1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
fiftyfivenm_lcell_comb \lfsr1|Equal0~4 (
// Equation(s):
// \lfsr1|Equal0~4_combout  = (\lfsr1|Equal0~2_combout  & (\lfsr1|Equal0~3_combout  & (\lfsr1|Equal0~0_combout  & \lfsr1|Equal0~1_combout )))

	.dataa(\lfsr1|Equal0~2_combout ),
	.datab(\lfsr1|Equal0~3_combout ),
	.datac(\lfsr1|Equal0~0_combout ),
	.datad(\lfsr1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\lfsr1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~4 .lut_mask = 16'h8000;
defparam \lfsr1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
fiftyfivenm_lcell_comb \lfsr1|Equal0~5 (
// Equation(s):
// \lfsr1|Equal0~5_combout  = (!\lfsr1|out [18] & (!\lfsr1|out [16] & (!\lfsr1|out [19] & !\lfsr1|out [17])))

	.dataa(\lfsr1|out [18]),
	.datab(\lfsr1|out [16]),
	.datac(\lfsr1|out [19]),
	.datad(\lfsr1|out [17]),
	.cin(gnd),
	.combout(\lfsr1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~5 .lut_mask = 16'h0001;
defparam \lfsr1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
fiftyfivenm_lcell_comb \lfsr1|Equal0~6 (
// Equation(s):
// \lfsr1|Equal0~6_combout  = (!\lfsr1|out [22] & !\lfsr1|out [23])

	.dataa(\lfsr1|out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\lfsr1|out [23]),
	.cin(gnd),
	.combout(\lfsr1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~6 .lut_mask = 16'h0055;
defparam \lfsr1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
fiftyfivenm_lcell_comb \lfsr1|Equal0~7 (
// Equation(s):
// \lfsr1|Equal0~7_combout  = (\lfsr1|Equal0~5_combout  & (!\lfsr1|out [20] & (!\lfsr1|out [21] & \lfsr1|Equal0~6_combout )))

	.dataa(\lfsr1|Equal0~5_combout ),
	.datab(\lfsr1|out [20]),
	.datac(\lfsr1|out [21]),
	.datad(\lfsr1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\lfsr1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~7 .lut_mask = 16'h0200;
defparam \lfsr1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
fiftyfivenm_lcell_comb \lfsr1|Equal0~9 (
// Equation(s):
// \lfsr1|Equal0~9_combout  = (!\lfsr1|out [31] & (!\lfsr1|out [28] & (!\lfsr1|out [29] & !\lfsr1|out [30])))

	.dataa(\lfsr1|out [31]),
	.datab(\lfsr1|out [28]),
	.datac(\lfsr1|out [29]),
	.datad(\lfsr1|out [30]),
	.cin(gnd),
	.combout(\lfsr1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~9 .lut_mask = 16'h0001;
defparam \lfsr1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
fiftyfivenm_lcell_comb \lfsr1|Equal0~10 (
// Equation(s):
// \lfsr1|Equal0~10_combout  = (\lfsr1|Equal0~8_combout  & (\lfsr1|Equal0~4_combout  & (\lfsr1|Equal0~7_combout  & \lfsr1|Equal0~9_combout )))

	.dataa(\lfsr1|Equal0~8_combout ),
	.datab(\lfsr1|Equal0~4_combout ),
	.datac(\lfsr1|Equal0~7_combout ),
	.datad(\lfsr1|Equal0~9_combout ),
	.cin(gnd),
	.combout(\lfsr1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|Equal0~10 .lut_mask = 16'h8000;
defparam \lfsr1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
fiftyfivenm_lcell_comb \lfsr1|out~5 (
// Equation(s):
// \lfsr1|out~5_combout  = (\lfsr1|Equal0~10_combout ) # (\lfsr1|out [25])

	.dataa(\lfsr1|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lfsr1|out [25]),
	.cin(gnd),
	.combout(\lfsr1|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \lfsr1|out~5 .lut_mask = 16'hFFAA;
defparam \lfsr1|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N31
dffeas \lfsr1|out[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\lfsr1|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsr1|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsr1|out[26] .is_wysiwyg = "true";
defparam \lfsr1|out[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N1
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
fiftyfivenm_lcell_comb \filt0|reg_1~0 (
// Equation(s):
// \filt0|reg_1~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [31])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_0 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~0 .lut_mask = 16'hC0C0;
defparam \filt0|reg_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N21
dffeas \filt0|reg_1[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[31] .is_wysiwyg = "true";
defparam \filt0|reg_1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N30
fiftyfivenm_lcell_comb \filt0|reg_2~0 (
// Equation(s):
// \filt0|reg_2~0_combout  = (\filt0|reg_1 [31] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~0 .lut_mask = 16'hAA00;
defparam \filt0|reg_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N31
dffeas \filt0|reg_2[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[31] .is_wysiwyg = "true";
defparam \filt0|reg_2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N26
fiftyfivenm_lcell_comb \filt0|reg_3~0 (
// Equation(s):
// \filt0|reg_3~0_combout  = (\filt0|reg_2 [31] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_2 [31]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~0 .lut_mask = 16'hA0A0;
defparam \filt0|reg_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N27
dffeas \filt0|reg_3[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[31] .is_wysiwyg = "true";
defparam \filt0|reg_3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
fiftyfivenm_lcell_comb \filt0|reg_4~0 (
// Equation(s):
// \filt0|reg_4~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [31])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_3 [31]),
	.cin(gnd),
	.combout(\filt0|reg_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~0 .lut_mask = 16'hCC00;
defparam \filt0|reg_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N21
dffeas \filt0|reg_4[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[31] .is_wysiwyg = "true";
defparam \filt0|reg_4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N18
fiftyfivenm_lcell_comb \filt0|reg_5~0 (
// Equation(s):
// \filt0|reg_5~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [31])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_4 [31]),
	.cin(gnd),
	.combout(\filt0|reg_5~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~0 .lut_mask = 16'hCC00;
defparam \filt0|reg_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N19
dffeas \filt0|reg_5[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[31] .is_wysiwyg = "true";
defparam \filt0|reg_5[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
fiftyfivenm_lcell_comb \filt0|reg_4~2 (
// Equation(s):
// \filt0|reg_4~2_combout  = (\filt0|reg_3 [29] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_3 [29]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_4~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~2 .lut_mask = 16'hF000;
defparam \filt0|reg_4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N23
dffeas \filt0|reg_4[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[29] .is_wysiwyg = "true";
defparam \filt0|reg_4[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N28
fiftyfivenm_lcell_comb \filt0|reg_5~2 (
// Equation(s):
// \filt0|reg_5~2_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [29])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_4 [29]),
	.cin(gnd),
	.combout(\filt0|reg_5~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~2 .lut_mask = 16'hCC00;
defparam \filt0|reg_5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N29
dffeas \filt0|reg_5[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[29] .is_wysiwyg = "true";
defparam \filt0|reg_5[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
fiftyfivenm_lcell_comb \filt0|reg_1~3 (
// Equation(s):
// \filt0|reg_1~3_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [28])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_0 [28]),
	.cin(gnd),
	.combout(\filt0|reg_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~3 .lut_mask = 16'hAA00;
defparam \filt0|reg_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N29
dffeas \filt0|reg_1[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[28] .is_wysiwyg = "true";
defparam \filt0|reg_1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N24
fiftyfivenm_lcell_comb \filt0|reg_2~3 (
// Equation(s):
// \filt0|reg_2~3_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [28]),
	.cin(gnd),
	.combout(\filt0|reg_2~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~3 .lut_mask = 16'hF000;
defparam \filt0|reg_2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N25
dffeas \filt0|reg_2[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[28] .is_wysiwyg = "true";
defparam \filt0|reg_2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N28
fiftyfivenm_lcell_comb \filt0|reg_3~3 (
// Equation(s):
// \filt0|reg_3~3_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [28]),
	.cin(gnd),
	.combout(\filt0|reg_3~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~3 .lut_mask = 16'hF000;
defparam \filt0|reg_3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N29
dffeas \filt0|reg_3[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[28] .is_wysiwyg = "true";
defparam \filt0|reg_3[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
fiftyfivenm_lcell_comb \filt0|reg_4~3 (
// Equation(s):
// \filt0|reg_4~3_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [28])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_3 [28]),
	.cin(gnd),
	.combout(\filt0|reg_4~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~3 .lut_mask = 16'hCC00;
defparam \filt0|reg_4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N29
dffeas \filt0|reg_4[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[28] .is_wysiwyg = "true";
defparam \filt0|reg_4[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N26
fiftyfivenm_lcell_comb \filt0|reg_5~3 (
// Equation(s):
// \filt0|reg_5~3_combout  = (\filt0|reg_4 [28] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_4 [28]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_5~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~3 .lut_mask = 16'hF000;
defparam \filt0|reg_5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N27
dffeas \filt0|reg_5[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[28] .is_wysiwyg = "true";
defparam \filt0|reg_5[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
fiftyfivenm_lcell_comb \filt0|reg_0~6 (
// Equation(s):
// \filt0|reg_0~6_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\filt0|reg_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~6 .lut_mask = 16'hF000;
defparam \filt0|reg_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N29
dffeas \filt0|reg_0[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[25] .is_wysiwyg = "true";
defparam \filt0|reg_0[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
fiftyfivenm_lcell_comb \filt0|reg_div2[30]~93 (
// Equation(s):
// \filt0|reg_div2[30]~93_combout  = ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [30] $ (\filt0|reg_0 [30] $ (!\filt0|reg_div2[29]~92 )))) # (GND)
// \filt0|reg_div2[30]~94  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [30] & ((\filt0|reg_0 [30]) # (!\filt0|reg_div2[29]~92 ))) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [30] & (\filt0|reg_0 
// [30] & !\filt0|reg_div2[29]~92 )))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [30]),
	.datab(\filt0|reg_0 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[29]~92 ),
	.combout(\filt0|reg_div2[30]~93_combout ),
	.cout(\filt0|reg_div2[30]~94 ));
// synopsys translate_off
defparam \filt0|reg_div2[30]~93 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N13
dffeas \filt0|reg_div2[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[30] .is_wysiwyg = "true";
defparam \filt0|reg_div2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
fiftyfivenm_lcell_comb \filt0|reg_div2[29]~91 (
// Equation(s):
// \filt0|reg_div2[29]~91_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [29] & ((\filt0|reg_0 [29] & (\filt0|reg_div2[28]~90  & VCC)) # (!\filt0|reg_0 [29] & (!\filt0|reg_div2[28]~90 )))) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [29] & ((\filt0|reg_0 [29] & (!\filt0|reg_div2[28]~90 )) # (!\filt0|reg_0 [29] & ((\filt0|reg_div2[28]~90 ) # (GND)))))
// \filt0|reg_div2[29]~92  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [29] & (!\filt0|reg_0 [29] & !\filt0|reg_div2[28]~90 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [29] & 
// ((!\filt0|reg_div2[28]~90 ) # (!\filt0|reg_0 [29]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [29]),
	.datab(\filt0|reg_0 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[28]~90 ),
	.combout(\filt0|reg_div2[29]~91_combout ),
	.cout(\filt0|reg_div2[29]~92 ));
// synopsys translate_off
defparam \filt0|reg_div2[29]~91 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N11
dffeas \filt0|reg_div2[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[29] .is_wysiwyg = "true";
defparam \filt0|reg_div2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
fiftyfivenm_lcell_comb \filt0|reg_div2[27]~87 (
// Equation(s):
// \filt0|reg_div2[27]~87_combout  = (\filt0|reg_0 [27] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27] & (\filt0|reg_div2[26]~86  & VCC)) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27] & 
// (!\filt0|reg_div2[26]~86 )))) # (!\filt0|reg_0 [27] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27] & (!\filt0|reg_div2[26]~86 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27] & 
// ((\filt0|reg_div2[26]~86 ) # (GND)))))
// \filt0|reg_div2[27]~88  = CARRY((\filt0|reg_0 [27] & (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27] & !\filt0|reg_div2[26]~86 )) # (!\filt0|reg_0 [27] & ((!\filt0|reg_div2[26]~86 ) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27]))))

	.dataa(\filt0|reg_0 [27]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[26]~86 ),
	.combout(\filt0|reg_div2[27]~87_combout ),
	.cout(\filt0|reg_div2[27]~88 ));
// synopsys translate_off
defparam \filt0|reg_div2[27]~87 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N7
dffeas \filt0|reg_div2[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[27] .is_wysiwyg = "true";
defparam \filt0|reg_div2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
fiftyfivenm_lcell_comb \filt0|reg_div2[26]~85 (
// Equation(s):
// \filt0|reg_div2[26]~85_combout  = ((\filt0|reg_0 [26] $ (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [26] $ (!\filt0|reg_div2[25]~84 )))) # (GND)
// \filt0|reg_div2[26]~86  = CARRY((\filt0|reg_0 [26] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [26]) # (!\filt0|reg_div2[25]~84 ))) # (!\filt0|reg_0 [26] & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b 
// [26] & !\filt0|reg_div2[25]~84 )))

	.dataa(\filt0|reg_0 [26]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[25]~84 ),
	.combout(\filt0|reg_div2[26]~85_combout ),
	.cout(\filt0|reg_div2[26]~86 ));
// synopsys translate_off
defparam \filt0|reg_div2[26]~85 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N5
dffeas \filt0|reg_div2[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[26] .is_wysiwyg = "true";
defparam \filt0|reg_div2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
fiftyfivenm_lcell_comb \filt0|reg_1~6 (
// Equation(s):
// \filt0|reg_1~6_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [25]),
	.cin(gnd),
	.combout(\filt0|reg_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~6 .lut_mask = 16'hF000;
defparam \filt0|reg_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N13
dffeas \filt0|reg_1[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[25] .is_wysiwyg = "true";
defparam \filt0|reg_1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
fiftyfivenm_lcell_comb \filt0|reg_1~7 (
// Equation(s):
// \filt0|reg_1~7_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [24]),
	.cin(gnd),
	.combout(\filt0|reg_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~7 .lut_mask = 16'hF000;
defparam \filt0|reg_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N5
dffeas \filt0|reg_1[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[24] .is_wysiwyg = "true";
defparam \filt0|reg_1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
fiftyfivenm_lcell_comb \mem0|d~0 (
// Equation(s):
// \mem0|d~0_combout  = (\mem0|trigged~q  & ((\lfsr1|out [31]))) # (!\mem0|trigged~q  & (\filt0|reg_q [31]))

	.dataa(\mem0|trigged~q ),
	.datab(gnd),
	.datac(\filt0|reg_q [31]),
	.datad(\lfsr1|out [31]),
	.cin(gnd),
	.combout(\mem0|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~0 .lut_mask = 16'hFA50;
defparam \mem0|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N27
dffeas \mem0|d[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[31] .is_wysiwyg = "true";
defparam \mem0|d[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\AUDIO_WCLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~q ),
	.clr1(gnd),
	.portadatain({\mem0|d [31],\mem0|d [30],\mem0|d [29],\mem0|d [28],\mem0|d [27],\mem0|d [26],\mem0|d [25],\mem0|d [24],\mem0|d [23]}),
	.portaaddr({\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\mem0|rd_ptr [9],\mem0|rd_ptr [8],\mem0|rd_ptr [7],\mem0|rd_ptr [6],\mem0|rd_ptr [5],\mem0|rd_ptr [4],\mem0|rd_ptr [3],\mem0|rd_ptr [2],\mem0|rd_ptr [1],\mem0|rd_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component|altsyncram_ear1:auto_generated|ALTSYNCRAM";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 10;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 9;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 1023;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "clear0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 10;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "clear0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 9;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 1023;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 1024;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
fiftyfivenm_lcell_comb \filt0|reg_0~8 (
// Equation(s):
// \filt0|reg_0~8_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [23])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\filt0|reg_0~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~8 .lut_mask = 16'hCC00;
defparam \filt0|reg_0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N21
dffeas \filt0|reg_0[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[23] .is_wysiwyg = "true";
defparam \filt0|reg_0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
fiftyfivenm_lcell_comb \filt0|reg_1~8 (
// Equation(s):
// \filt0|reg_1~8_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [23])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_0 [23]),
	.cin(gnd),
	.combout(\filt0|reg_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~8 .lut_mask = 16'hCC00;
defparam \filt0|reg_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N7
dffeas \filt0|reg_1[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[23] .is_wysiwyg = "true";
defparam \filt0|reg_1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
fiftyfivenm_lcell_comb \filt0|reg_2~8 (
// Equation(s):
// \filt0|reg_2~8_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [23])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_1 [23]),
	.cin(gnd),
	.combout(\filt0|reg_2~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~8 .lut_mask = 16'hCC00;
defparam \filt0|reg_2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N9
dffeas \filt0|reg_2[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[23] .is_wysiwyg = "true";
defparam \filt0|reg_2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
fiftyfivenm_lcell_comb \filt0|reg_3~8 (
// Equation(s):
// \filt0|reg_3~8_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [23])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_2 [23]),
	.cin(gnd),
	.combout(\filt0|reg_3~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~8 .lut_mask = 16'hAA00;
defparam \filt0|reg_3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \filt0|reg_3[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[23] .is_wysiwyg = "true";
defparam \filt0|reg_3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
fiftyfivenm_lcell_comb \filt0|reg_4~8 (
// Equation(s):
// \filt0|reg_4~8_combout  = (\filt0|reg_3 [23] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_3 [23]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_4~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~8 .lut_mask = 16'hCC00;
defparam \filt0|reg_4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N31
dffeas \filt0|reg_4[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[23] .is_wysiwyg = "true";
defparam \filt0|reg_4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
fiftyfivenm_lcell_comb \filt0|reg_5~8 (
// Equation(s):
// \filt0|reg_5~8_combout  = (\filt0|reg_4 [23] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_4 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_5~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~8 .lut_mask = 16'hAA00;
defparam \filt0|reg_5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N21
dffeas \filt0|reg_5[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[23] .is_wysiwyg = "true";
defparam \filt0|reg_5[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N10
fiftyfivenm_lcell_comb \filt0|reg_1~9 (
// Equation(s):
// \filt0|reg_1~9_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [22]),
	.cin(gnd),
	.combout(\filt0|reg_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~9 .lut_mask = 16'hF000;
defparam \filt0|reg_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N11
dffeas \filt0|reg_1[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[22] .is_wysiwyg = "true";
defparam \filt0|reg_1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N22
fiftyfivenm_lcell_comb \filt0|reg_2~9 (
// Equation(s):
// \filt0|reg_2~9_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [22]),
	.cin(gnd),
	.combout(\filt0|reg_2~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~9 .lut_mask = 16'hF000;
defparam \filt0|reg_2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N23
dffeas \filt0|reg_2[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[22] .is_wysiwyg = "true";
defparam \filt0|reg_2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N0
fiftyfivenm_lcell_comb \filt0|reg_3~9 (
// Equation(s):
// \filt0|reg_3~9_combout  = (\filt0|reg_2 [22] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_2 [22]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_3~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~9 .lut_mask = 16'hA0A0;
defparam \filt0|reg_3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N1
dffeas \filt0|reg_3[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[22] .is_wysiwyg = "true";
defparam \filt0|reg_3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N2
fiftyfivenm_lcell_comb \filt0|reg_4~9 (
// Equation(s):
// \filt0|reg_4~9_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [22]),
	.cin(gnd),
	.combout(\filt0|reg_4~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~9 .lut_mask = 16'hF000;
defparam \filt0|reg_4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N3
dffeas \filt0|reg_4[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[22] .is_wysiwyg = "true";
defparam \filt0|reg_4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N24
fiftyfivenm_lcell_comb \filt0|reg_5~9 (
// Equation(s):
// \filt0|reg_5~9_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_4 [22]),
	.cin(gnd),
	.combout(\filt0|reg_5~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~9 .lut_mask = 16'hF000;
defparam \filt0|reg_5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N25
dffeas \filt0|reg_5[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[22] .is_wysiwyg = "true";
defparam \filt0|reg_5[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
fiftyfivenm_lcell_comb \filt0|reg_div2[23]~79 (
// Equation(s):
// \filt0|reg_div2[23]~79_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [23] & ((\filt0|reg_0 [23] & (\filt0|reg_div2[22]~78  & VCC)) # (!\filt0|reg_0 [23] & (!\filt0|reg_div2[22]~78 )))) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [23] & ((\filt0|reg_0 [23] & (!\filt0|reg_div2[22]~78 )) # (!\filt0|reg_0 [23] & ((\filt0|reg_div2[22]~78 ) # (GND)))))
// \filt0|reg_div2[23]~80  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [23] & (!\filt0|reg_0 [23] & !\filt0|reg_div2[22]~78 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [23] & 
// ((!\filt0|reg_div2[22]~78 ) # (!\filt0|reg_0 [23]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [23]),
	.datab(\filt0|reg_0 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[22]~78 ),
	.combout(\filt0|reg_div2[23]~79_combout ),
	.cout(\filt0|reg_div2[23]~80 ));
// synopsys translate_off
defparam \filt0|reg_div2[23]~79 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y26_N31
dffeas \filt0|reg_div2[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[23] .is_wysiwyg = "true";
defparam \filt0|reg_div2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
fiftyfivenm_lcell_comb \filt0|reg_0~13 (
// Equation(s):
// \filt0|reg_0~13_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\filt0|reg_0~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~13 .lut_mask = 16'hF000;
defparam \filt0|reg_0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N9
dffeas \filt0|reg_0[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[18] .is_wysiwyg = "true";
defparam \filt0|reg_0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N12
fiftyfivenm_lcell_comb \filt0|reg_0~14 (
// Equation(s):
// \filt0|reg_0~14_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\filt0|reg_0~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~14 .lut_mask = 16'hAA00;
defparam \filt0|reg_0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N13
dffeas \filt0|reg_0[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[17] .is_wysiwyg = "true";
defparam \filt0|reg_0[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
fiftyfivenm_lcell_comb \filt0|reg_div2[16]~65 (
// Equation(s):
// \filt0|reg_div2[16]~65_combout  = ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [16] $ (\filt0|reg_0 [16] $ (!\filt0|reg_div2[15]~64 )))) # (GND)
// \filt0|reg_div2[16]~66  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [16] & ((\filt0|reg_0 [16]) # (!\filt0|reg_div2[15]~64 ))) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [16] & (\filt0|reg_0 
// [16] & !\filt0|reg_div2[15]~64 )))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [16]),
	.datab(\filt0|reg_0 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[15]~64 ),
	.combout(\filt0|reg_div2[16]~65_combout ),
	.cout(\filt0|reg_div2[16]~66 ));
// synopsys translate_off
defparam \filt0|reg_div2[16]~65 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
fiftyfivenm_lcell_comb \filt0|reg_div2[17]~67 (
// Equation(s):
// \filt0|reg_div2[17]~67_combout  = (\filt0|reg_0 [17] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17] & (\filt0|reg_div2[16]~66  & VCC)) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17] & 
// (!\filt0|reg_div2[16]~66 )))) # (!\filt0|reg_0 [17] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17] & (!\filt0|reg_div2[16]~66 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17] & 
// ((\filt0|reg_div2[16]~66 ) # (GND)))))
// \filt0|reg_div2[17]~68  = CARRY((\filt0|reg_0 [17] & (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17] & !\filt0|reg_div2[16]~66 )) # (!\filt0|reg_0 [17] & ((!\filt0|reg_div2[16]~66 ) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17]))))

	.dataa(\filt0|reg_0 [17]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[16]~66 ),
	.combout(\filt0|reg_div2[17]~67_combout ),
	.cout(\filt0|reg_div2[17]~68 ));
// synopsys translate_off
defparam \filt0|reg_div2[17]~67 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
fiftyfivenm_lcell_comb \filt0|reg_div2[18]~69 (
// Equation(s):
// \filt0|reg_div2[18]~69_combout  = ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [18] $ (\filt0|reg_0 [18] $ (!\filt0|reg_div2[17]~68 )))) # (GND)
// \filt0|reg_div2[18]~70  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [18] & ((\filt0|reg_0 [18]) # (!\filt0|reg_div2[17]~68 ))) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [18] & (\filt0|reg_0 
// [18] & !\filt0|reg_div2[17]~68 )))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [18]),
	.datab(\filt0|reg_0 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[17]~68 ),
	.combout(\filt0|reg_div2[18]~69_combout ),
	.cout(\filt0|reg_div2[18]~70 ));
// synopsys translate_off
defparam \filt0|reg_div2[18]~69 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
fiftyfivenm_lcell_comb \filt0|reg_div2[19]~71 (
// Equation(s):
// \filt0|reg_div2[19]~71_combout  = (\filt0|reg_0 [19] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19] & (\filt0|reg_div2[18]~70  & VCC)) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19] & 
// (!\filt0|reg_div2[18]~70 )))) # (!\filt0|reg_0 [19] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19] & (!\filt0|reg_div2[18]~70 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19] & 
// ((\filt0|reg_div2[18]~70 ) # (GND)))))
// \filt0|reg_div2[19]~72  = CARRY((\filt0|reg_0 [19] & (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19] & !\filt0|reg_div2[18]~70 )) # (!\filt0|reg_0 [19] & ((!\filt0|reg_div2[18]~70 ) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19]))))

	.dataa(\filt0|reg_0 [19]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[18]~70 ),
	.combout(\filt0|reg_div2[19]~71_combout ),
	.cout(\filt0|reg_div2[19]~72 ));
// synopsys translate_off
defparam \filt0|reg_div2[19]~71 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
fiftyfivenm_lcell_comb \filt0|reg_div2[20]~73 (
// Equation(s):
// \filt0|reg_div2[20]~73_combout  = ((\filt0|reg_0 [20] $ (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [20] $ (!\filt0|reg_div2[19]~72 )))) # (GND)
// \filt0|reg_div2[20]~74  = CARRY((\filt0|reg_0 [20] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [20]) # (!\filt0|reg_div2[19]~72 ))) # (!\filt0|reg_0 [20] & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b 
// [20] & !\filt0|reg_div2[19]~72 )))

	.dataa(\filt0|reg_0 [20]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[19]~72 ),
	.combout(\filt0|reg_div2[20]~73_combout ),
	.cout(\filt0|reg_div2[20]~74 ));
// synopsys translate_off
defparam \filt0|reg_div2[20]~73 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
fiftyfivenm_lcell_comb \filt0|reg_div2[21]~75 (
// Equation(s):
// \filt0|reg_div2[21]~75_combout  = (\filt0|reg_0 [21] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21] & (\filt0|reg_div2[20]~74  & VCC)) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21] & 
// (!\filt0|reg_div2[20]~74 )))) # (!\filt0|reg_0 [21] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21] & (!\filt0|reg_div2[20]~74 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21] & 
// ((\filt0|reg_div2[20]~74 ) # (GND)))))
// \filt0|reg_div2[21]~76  = CARRY((\filt0|reg_0 [21] & (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21] & !\filt0|reg_div2[20]~74 )) # (!\filt0|reg_0 [21] & ((!\filt0|reg_div2[20]~74 ) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21]))))

	.dataa(\filt0|reg_0 [21]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[20]~74 ),
	.combout(\filt0|reg_div2[21]~75_combout ),
	.cout(\filt0|reg_div2[21]~76 ));
// synopsys translate_off
defparam \filt0|reg_div2[21]~75 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
fiftyfivenm_lcell_comb \filt0|reg_div2[22]~77 (
// Equation(s):
// \filt0|reg_div2[22]~77_combout  = ((\filt0|reg_0 [22] $ (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [22] $ (!\filt0|reg_div2[21]~76 )))) # (GND)
// \filt0|reg_div2[22]~78  = CARRY((\filt0|reg_0 [22] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [22]) # (!\filt0|reg_div2[21]~76 ))) # (!\filt0|reg_0 [22] & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b 
// [22] & !\filt0|reg_div2[21]~76 )))

	.dataa(\filt0|reg_0 [22]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[21]~76 ),
	.combout(\filt0|reg_div2[22]~77_combout ),
	.cout(\filt0|reg_div2[22]~78 ));
// synopsys translate_off
defparam \filt0|reg_div2[22]~77 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y26_N29
dffeas \filt0|reg_div2[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[22] .is_wysiwyg = "true";
defparam \filt0|reg_div2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N27
dffeas \filt0|reg_div2[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[21] .is_wysiwyg = "true";
defparam \filt0|reg_div2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
fiftyfivenm_lcell_comb \filt0|reg_1~11 (
// Equation(s):
// \filt0|reg_1~11_combout  = (\filt0|reg_0 [20] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_0 [20]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~11 .lut_mask = 16'hF000;
defparam \filt0|reg_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N19
dffeas \filt0|reg_1[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[20] .is_wysiwyg = "true";
defparam \filt0|reg_1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N23
dffeas \filt0|reg_div2[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[19] .is_wysiwyg = "true";
defparam \filt0|reg_div2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N21
dffeas \filt0|reg_div2[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[18] .is_wysiwyg = "true";
defparam \filt0|reg_div2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
fiftyfivenm_lcell_comb \filt0|reg_1~13 (
// Equation(s):
// \filt0|reg_1~13_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [18])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\filt0|reg_0 [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_1~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~13 .lut_mask = 16'hA0A0;
defparam \filt0|reg_1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N19
dffeas \filt0|reg_1[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[18] .is_wysiwyg = "true";
defparam \filt0|reg_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N10
fiftyfivenm_lcell_comb \filt0|reg_1~14 (
// Equation(s):
// \filt0|reg_1~14_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [17]),
	.cin(gnd),
	.combout(\filt0|reg_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~14 .lut_mask = 16'hF000;
defparam \filt0|reg_1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N11
dffeas \filt0|reg_1[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[17] .is_wysiwyg = "true";
defparam \filt0|reg_1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N19
dffeas \filt0|reg_div2[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[17] .is_wysiwyg = "true";
defparam \filt0|reg_div2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
fiftyfivenm_lcell_comb \filt0|reg_2~6 (
// Equation(s):
// \filt0|reg_2~6_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [25]),
	.cin(gnd),
	.combout(\filt0|reg_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~6 .lut_mask = 16'hF000;
defparam \filt0|reg_2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N31
dffeas \filt0|reg_2[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[25] .is_wysiwyg = "true";
defparam \filt0|reg_2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N0
fiftyfivenm_lcell_comb \filt0|reg_3~6 (
// Equation(s):
// \filt0|reg_3~6_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [25]),
	.cin(gnd),
	.combout(\filt0|reg_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~6 .lut_mask = 16'hF000;
defparam \filt0|reg_3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N1
dffeas \filt0|reg_3[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[25] .is_wysiwyg = "true";
defparam \filt0|reg_3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N26
fiftyfivenm_lcell_comb \filt0|reg_4~6 (
// Equation(s):
// \filt0|reg_4~6_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [25]),
	.cin(gnd),
	.combout(\filt0|reg_4~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~6 .lut_mask = 16'hF000;
defparam \filt0|reg_4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N27
dffeas \filt0|reg_4[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[25] .is_wysiwyg = "true";
defparam \filt0|reg_4[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N12
fiftyfivenm_lcell_comb \filt0|reg_5~6 (
// Equation(s):
// \filt0|reg_5~6_combout  = (\filt0|reg_4 [25] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_4 [25]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_5~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~6 .lut_mask = 16'hC0C0;
defparam \filt0|reg_5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N13
dffeas \filt0|reg_5[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[25] .is_wysiwyg = "true";
defparam \filt0|reg_5[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
fiftyfivenm_lcell_comb \filt0|reg_2~7 (
// Equation(s):
// \filt0|reg_2~7_combout  = (\filt0|reg_1 [24] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_1 [24]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_2~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~7 .lut_mask = 16'hC0C0;
defparam \filt0|reg_2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N15
dffeas \filt0|reg_2[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[24] .is_wysiwyg = "true";
defparam \filt0|reg_2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
fiftyfivenm_lcell_comb \filt0|reg_3~7 (
// Equation(s):
// \filt0|reg_3~7_combout  = (\filt0|reg_2 [24] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_2 [24]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_3~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~7 .lut_mask = 16'hC0C0;
defparam \filt0|reg_3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N29
dffeas \filt0|reg_3[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[24] .is_wysiwyg = "true";
defparam \filt0|reg_3[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
fiftyfivenm_lcell_comb \filt0|reg_4~7 (
// Equation(s):
// \filt0|reg_4~7_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [24]),
	.cin(gnd),
	.combout(\filt0|reg_4~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~7 .lut_mask = 16'hF000;
defparam \filt0|reg_4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N11
dffeas \filt0|reg_4[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[24] .is_wysiwyg = "true";
defparam \filt0|reg_4[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
fiftyfivenm_lcell_comb \filt0|reg_5~7 (
// Equation(s):
// \filt0|reg_5~7_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_4 [24]),
	.cin(gnd),
	.combout(\filt0|reg_5~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~7 .lut_mask = 16'hF000;
defparam \filt0|reg_5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N17
dffeas \filt0|reg_5[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[24] .is_wysiwyg = "true";
defparam \filt0|reg_5[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
fiftyfivenm_lcell_comb \filt0|Add4~46 (
// Equation(s):
// \filt0|Add4~46_combout  = (\filt0|reg_5 [23] & ((\filt0|reg_4 [23] & (\filt0|Add4~45  & VCC)) # (!\filt0|reg_4 [23] & (!\filt0|Add4~45 )))) # (!\filt0|reg_5 [23] & ((\filt0|reg_4 [23] & (!\filt0|Add4~45 )) # (!\filt0|reg_4 [23] & ((\filt0|Add4~45 ) # 
// (GND)))))
// \filt0|Add4~47  = CARRY((\filt0|reg_5 [23] & (!\filt0|reg_4 [23] & !\filt0|Add4~45 )) # (!\filt0|reg_5 [23] & ((!\filt0|Add4~45 ) # (!\filt0|reg_4 [23]))))

	.dataa(\filt0|reg_5 [23]),
	.datab(\filt0|reg_4 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~45 ),
	.combout(\filt0|Add4~46_combout ),
	.cout(\filt0|Add4~47 ));
// synopsys translate_off
defparam \filt0|Add4~46 .lut_mask = 16'h9617;
defparam \filt0|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N0
fiftyfivenm_lcell_comb \filt0|Add4~48 (
// Equation(s):
// \filt0|Add4~48_combout  = ((\filt0|reg_5 [24] $ (\filt0|reg_4 [24] $ (!\filt0|Add4~47 )))) # (GND)
// \filt0|Add4~49  = CARRY((\filt0|reg_5 [24] & ((\filt0|reg_4 [24]) # (!\filt0|Add4~47 ))) # (!\filt0|reg_5 [24] & (\filt0|reg_4 [24] & !\filt0|Add4~47 )))

	.dataa(\filt0|reg_5 [24]),
	.datab(\filt0|reg_4 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~47 ),
	.combout(\filt0|Add4~48_combout ),
	.cout(\filt0|Add4~49 ));
// synopsys translate_off
defparam \filt0|Add4~48 .lut_mask = 16'h698E;
defparam \filt0|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N2
fiftyfivenm_lcell_comb \filt0|Add4~50 (
// Equation(s):
// \filt0|Add4~50_combout  = (\filt0|reg_4 [25] & ((\filt0|reg_5 [25] & (\filt0|Add4~49  & VCC)) # (!\filt0|reg_5 [25] & (!\filt0|Add4~49 )))) # (!\filt0|reg_4 [25] & ((\filt0|reg_5 [25] & (!\filt0|Add4~49 )) # (!\filt0|reg_5 [25] & ((\filt0|Add4~49 ) # 
// (GND)))))
// \filt0|Add4~51  = CARRY((\filt0|reg_4 [25] & (!\filt0|reg_5 [25] & !\filt0|Add4~49 )) # (!\filt0|reg_4 [25] & ((!\filt0|Add4~49 ) # (!\filt0|reg_5 [25]))))

	.dataa(\filt0|reg_4 [25]),
	.datab(\filt0|reg_5 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~49 ),
	.combout(\filt0|Add4~50_combout ),
	.cout(\filt0|Add4~51 ));
// synopsys translate_off
defparam \filt0|Add4~50 .lut_mask = 16'h9617;
defparam \filt0|Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N22
fiftyfivenm_lcell_comb \filt0|reg_6~6 (
// Equation(s):
// \filt0|reg_6~6_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [25])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_5 [25]),
	.cin(gnd),
	.combout(\filt0|reg_6~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~6 .lut_mask = 16'hCC00;
defparam \filt0|reg_6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N23
dffeas \filt0|reg_6[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[25] .is_wysiwyg = "true";
defparam \filt0|reg_6[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
fiftyfivenm_lcell_comb \filt0|reg_6~7 (
// Equation(s):
// \filt0|reg_6~7_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [24]),
	.cin(gnd),
	.combout(\filt0|reg_6~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~7 .lut_mask = 16'hF000;
defparam \filt0|reg_6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N27
dffeas \filt0|reg_6[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[24] .is_wysiwyg = "true";
defparam \filt0|reg_6[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
fiftyfivenm_lcell_comb \filt0|reg_6~8 (
// Equation(s):
// \filt0|reg_6~8_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [23])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_5 [23]),
	.cin(gnd),
	.combout(\filt0|reg_6~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~8 .lut_mask = 16'hAA00;
defparam \filt0|reg_6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N3
dffeas \filt0|reg_6[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[23] .is_wysiwyg = "true";
defparam \filt0|reg_6[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N30
fiftyfivenm_lcell_comb \filt0|reg_6~9 (
// Equation(s):
// \filt0|reg_6~9_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [22])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\filt0|reg_5 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_6~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~9 .lut_mask = 16'hA0A0;
defparam \filt0|reg_6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N31
dffeas \filt0|reg_6[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[22] .is_wysiwyg = "true";
defparam \filt0|reg_6[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
fiftyfivenm_lcell_comb \filt0|Add4~44 (
// Equation(s):
// \filt0|Add4~44_combout  = ((\filt0|reg_4 [22] $ (\filt0|reg_5 [22] $ (!\filt0|Add4~43 )))) # (GND)
// \filt0|Add4~45  = CARRY((\filt0|reg_4 [22] & ((\filt0|reg_5 [22]) # (!\filt0|Add4~43 ))) # (!\filt0|reg_4 [22] & (\filt0|reg_5 [22] & !\filt0|Add4~43 )))

	.dataa(\filt0|reg_4 [22]),
	.datab(\filt0|reg_5 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~43 ),
	.combout(\filt0|Add4~44_combout ),
	.cout(\filt0|Add4~45 ));
// synopsys translate_off
defparam \filt0|Add4~44 .lut_mask = 16'h698E;
defparam \filt0|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N20
fiftyfivenm_lcell_comb \filt0|reg_6~10 (
// Equation(s):
// \filt0|reg_6~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_5 [21]),
	.cin(gnd),
	.combout(\filt0|reg_6~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N21
dffeas \filt0|reg_6[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[21] .is_wysiwyg = "true";
defparam \filt0|reg_6[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
fiftyfivenm_lcell_comb \filt0|reg_2~11 (
// Equation(s):
// \filt0|reg_2~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [20]),
	.cin(gnd),
	.combout(\filt0|reg_2~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~11 .lut_mask = 16'hF000;
defparam \filt0|reg_2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N29
dffeas \filt0|reg_2[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[20] .is_wysiwyg = "true";
defparam \filt0|reg_2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
fiftyfivenm_lcell_comb \filt0|reg_3~11 (
// Equation(s):
// \filt0|reg_3~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [20]),
	.cin(gnd),
	.combout(\filt0|reg_3~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~11 .lut_mask = 16'hF000;
defparam \filt0|reg_3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N13
dffeas \filt0|reg_3[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[20] .is_wysiwyg = "true";
defparam \filt0|reg_3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
fiftyfivenm_lcell_comb \filt0|reg_4~11 (
// Equation(s):
// \filt0|reg_4~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [20]),
	.cin(gnd),
	.combout(\filt0|reg_4~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~11 .lut_mask = 16'hF000;
defparam \filt0|reg_4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N3
dffeas \filt0|reg_4[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[20] .is_wysiwyg = "true";
defparam \filt0|reg_4[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
fiftyfivenm_lcell_comb \filt0|reg_5~11 (
// Equation(s):
// \filt0|reg_5~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_4 [20]),
	.cin(gnd),
	.combout(\filt0|reg_5~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~11 .lut_mask = 16'hF000;
defparam \filt0|reg_5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N17
dffeas \filt0|reg_5[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[20] .is_wysiwyg = "true";
defparam \filt0|reg_5[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
fiftyfivenm_lcell_comb \filt0|reg_2~13 (
// Equation(s):
// \filt0|reg_2~13_combout  = (\filt0|reg_1 [18] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_1 [18]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_2~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~13 .lut_mask = 16'hA0A0;
defparam \filt0|reg_2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N13
dffeas \filt0|reg_2[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[18] .is_wysiwyg = "true";
defparam \filt0|reg_2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
fiftyfivenm_lcell_comb \filt0|reg_3~13 (
// Equation(s):
// \filt0|reg_3~13_combout  = (\filt0|reg_2 [18] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_2 [18]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_3~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~13 .lut_mask = 16'hC0C0;
defparam \filt0|reg_3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N7
dffeas \filt0|reg_3[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[18] .is_wysiwyg = "true";
defparam \filt0|reg_3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
fiftyfivenm_lcell_comb \filt0|reg_4~13 (
// Equation(s):
// \filt0|reg_4~13_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [18]),
	.cin(gnd),
	.combout(\filt0|reg_4~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~13 .lut_mask = 16'hF000;
defparam \filt0|reg_4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N25
dffeas \filt0|reg_4[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[18] .is_wysiwyg = "true";
defparam \filt0|reg_4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
fiftyfivenm_lcell_comb \filt0|reg_5~13 (
// Equation(s):
// \filt0|reg_5~13_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_4 [18]),
	.cin(gnd),
	.combout(\filt0|reg_5~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~13 .lut_mask = 16'hF000;
defparam \filt0|reg_5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N11
dffeas \filt0|reg_5[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[18] .is_wysiwyg = "true";
defparam \filt0|reg_5[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
fiftyfivenm_lcell_comb \filt0|reg_2~14 (
// Equation(s):
// \filt0|reg_2~14_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [17]),
	.cin(gnd),
	.combout(\filt0|reg_2~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~14 .lut_mask = 16'hF000;
defparam \filt0|reg_2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N7
dffeas \filt0|reg_2[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[17] .is_wysiwyg = "true";
defparam \filt0|reg_2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
fiftyfivenm_lcell_comb \filt0|reg_3~14 (
// Equation(s):
// \filt0|reg_3~14_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [17]),
	.cin(gnd),
	.combout(\filt0|reg_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~14 .lut_mask = 16'hF000;
defparam \filt0|reg_3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N25
dffeas \filt0|reg_3[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[17] .is_wysiwyg = "true";
defparam \filt0|reg_3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
fiftyfivenm_lcell_comb \filt0|reg_4~14 (
// Equation(s):
// \filt0|reg_4~14_combout  = (\filt0|reg_3 [17] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_3 [17]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_4~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~14 .lut_mask = 16'hA0A0;
defparam \filt0|reg_4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N19
dffeas \filt0|reg_4[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[17] .is_wysiwyg = "true";
defparam \filt0|reg_4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
fiftyfivenm_lcell_comb \filt0|reg_5~14 (
// Equation(s):
// \filt0|reg_5~14_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_4 [17]),
	.cin(gnd),
	.combout(\filt0|reg_5~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~14 .lut_mask = 16'hF000;
defparam \filt0|reg_5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N21
dffeas \filt0|reg_5[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[17] .is_wysiwyg = "true";
defparam \filt0|reg_5[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
fiftyfivenm_lcell_comb \filt0|reg_3~15 (
// Equation(s):
// \filt0|reg_3~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [16]),
	.cin(gnd),
	.combout(\filt0|reg_3~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~15 .lut_mask = 16'hF000;
defparam \filt0|reg_3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N1
dffeas \filt0|reg_3[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[16] .is_wysiwyg = "true";
defparam \filt0|reg_3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
fiftyfivenm_lcell_comb \filt0|reg_4~15 (
// Equation(s):
// \filt0|reg_4~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [16]),
	.cin(gnd),
	.combout(\filt0|reg_4~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~15 .lut_mask = 16'hF000;
defparam \filt0|reg_4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N3
dffeas \filt0|reg_4[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[16] .is_wysiwyg = "true";
defparam \filt0|reg_4[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
fiftyfivenm_lcell_comb \filt0|reg_5~15 (
// Equation(s):
// \filt0|reg_5~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_4 [16]),
	.cin(gnd),
	.combout(\filt0|reg_5~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~15 .lut_mask = 16'hF000;
defparam \filt0|reg_5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N13
dffeas \filt0|reg_5[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[16] .is_wysiwyg = "true";
defparam \filt0|reg_5[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
fiftyfivenm_lcell_comb \filt0|reg_1~16 (
// Equation(s):
// \filt0|reg_1~16_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [15]),
	.cin(gnd),
	.combout(\filt0|reg_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~16 .lut_mask = 16'hF000;
defparam \filt0|reg_1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N25
dffeas \filt0|reg_1[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[15] .is_wysiwyg = "true";
defparam \filt0|reg_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
fiftyfivenm_lcell_comb \filt0|reg_2~16 (
// Equation(s):
// \filt0|reg_2~16_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [15]),
	.cin(gnd),
	.combout(\filt0|reg_2~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~16 .lut_mask = 16'hF000;
defparam \filt0|reg_2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N15
dffeas \filt0|reg_2[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[15] .is_wysiwyg = "true";
defparam \filt0|reg_2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
fiftyfivenm_lcell_comb \filt0|reg_3~16 (
// Equation(s):
// \filt0|reg_3~16_combout  = (\filt0|reg_2 [15] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_2 [15]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_3~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~16 .lut_mask = 16'hC0C0;
defparam \filt0|reg_3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N17
dffeas \filt0|reg_3[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[15] .is_wysiwyg = "true";
defparam \filt0|reg_3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
fiftyfivenm_lcell_comb \filt0|reg_4~16 (
// Equation(s):
// \filt0|reg_4~16_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [15]),
	.cin(gnd),
	.combout(\filt0|reg_4~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~16 .lut_mask = 16'hF000;
defparam \filt0|reg_4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N27
dffeas \filt0|reg_4[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[15] .is_wysiwyg = "true";
defparam \filt0|reg_4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N20
fiftyfivenm_lcell_comb \filt0|reg_5~16 (
// Equation(s):
// \filt0|reg_5~16_combout  = (\filt0|reg_4 [15] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_4 [15]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_5~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~16 .lut_mask = 16'hA0A0;
defparam \filt0|reg_5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N21
dffeas \filt0|reg_5[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[15] .is_wysiwyg = "true";
defparam \filt0|reg_5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
fiftyfivenm_lcell_comb \filt0|reg_0~17 (
// Equation(s):
// \filt0|reg_0~17_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [14] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [14]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_0~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~17 .lut_mask = 16'hF000;
defparam \filt0|reg_0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N27
dffeas \filt0|reg_0[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[14] .is_wysiwyg = "true";
defparam \filt0|reg_0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
fiftyfivenm_lcell_comb \filt0|reg_1~17 (
// Equation(s):
// \filt0|reg_1~17_combout  = (\filt0|reg_0 [14] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_0 [14]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_1~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~17 .lut_mask = 16'hF000;
defparam \filt0|reg_1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N13
dffeas \filt0|reg_1[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[14] .is_wysiwyg = "true";
defparam \filt0|reg_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
fiftyfivenm_lcell_comb \filt0|reg_2~17 (
// Equation(s):
// \filt0|reg_2~17_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [14]),
	.cin(gnd),
	.combout(\filt0|reg_2~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~17 .lut_mask = 16'hF000;
defparam \filt0|reg_2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N29
dffeas \filt0|reg_2[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[14] .is_wysiwyg = "true";
defparam \filt0|reg_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
fiftyfivenm_lcell_comb \filt0|reg_3~17 (
// Equation(s):
// \filt0|reg_3~17_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [14]),
	.cin(gnd),
	.combout(\filt0|reg_3~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~17 .lut_mask = 16'hF000;
defparam \filt0|reg_3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N3
dffeas \filt0|reg_3[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[14] .is_wysiwyg = "true";
defparam \filt0|reg_3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
fiftyfivenm_lcell_comb \filt0|reg_4~17 (
// Equation(s):
// \filt0|reg_4~17_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [14]),
	.cin(gnd),
	.combout(\filt0|reg_4~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~17 .lut_mask = 16'hF000;
defparam \filt0|reg_4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N25
dffeas \filt0|reg_4[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[14] .is_wysiwyg = "true";
defparam \filt0|reg_4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
fiftyfivenm_lcell_comb \filt0|reg_5~17 (
// Equation(s):
// \filt0|reg_5~17_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_4 [14]),
	.cin(gnd),
	.combout(\filt0|reg_5~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~17 .lut_mask = 16'hF000;
defparam \filt0|reg_5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N31
dffeas \filt0|reg_5[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[14] .is_wysiwyg = "true";
defparam \filt0|reg_5[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N12
fiftyfivenm_lcell_comb \filt0|reg_0~20 (
// Equation(s):
// \filt0|reg_0~20_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [11])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\filt0|reg_0~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~20 .lut_mask = 16'hCC00;
defparam \filt0|reg_0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N13
dffeas \filt0|reg_0[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[11] .is_wysiwyg = "true";
defparam \filt0|reg_0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
fiftyfivenm_lcell_comb \filt0|reg_0~22 (
// Equation(s):
// \filt0|reg_0~22_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\filt0|reg_0~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~22 .lut_mask = 16'hF000;
defparam \filt0|reg_0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N25
dffeas \filt0|reg_0[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[9] .is_wysiwyg = "true";
defparam \filt0|reg_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
fiftyfivenm_lcell_comb \filt0|Mux19~0 (
// Equation(s):
// \filt0|Mux19~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\filt0|reg_div2 [13]))) # (!\SW[0]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [12]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [12]),
	.datab(\filt0|reg_div2 [13]),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux19~0 .lut_mask = 16'hFC0A;
defparam \filt0|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
fiftyfivenm_lcell_comb \filt0|reg_6~16 (
// Equation(s):
// \filt0|reg_6~16_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [15]),
	.cin(gnd),
	.combout(\filt0|reg_6~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~16 .lut_mask = 16'hF000;
defparam \filt0|reg_6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N31
dffeas \filt0|reg_6[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[15] .is_wysiwyg = "true";
defparam \filt0|reg_6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N14
fiftyfivenm_lcell_comb \filt0|Add4~30 (
// Equation(s):
// \filt0|Add4~30_combout  = (\filt0|reg_4 [15] & ((\filt0|reg_5 [15] & (\filt0|Add4~29  & VCC)) # (!\filt0|reg_5 [15] & (!\filt0|Add4~29 )))) # (!\filt0|reg_4 [15] & ((\filt0|reg_5 [15] & (!\filt0|Add4~29 )) # (!\filt0|reg_5 [15] & ((\filt0|Add4~29 ) # 
// (GND)))))
// \filt0|Add4~31  = CARRY((\filt0|reg_4 [15] & (!\filt0|reg_5 [15] & !\filt0|Add4~29 )) # (!\filt0|reg_4 [15] & ((!\filt0|Add4~29 ) # (!\filt0|reg_5 [15]))))

	.dataa(\filt0|reg_4 [15]),
	.datab(\filt0|reg_5 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~29 ),
	.combout(\filt0|Add4~30_combout ),
	.cout(\filt0|Add4~31 ));
// synopsys translate_off
defparam \filt0|Add4~30 .lut_mask = 16'h9617;
defparam \filt0|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
fiftyfivenm_lcell_comb \filt0|reg_6~17 (
// Equation(s):
// \filt0|reg_6~17_combout  = (\filt0|reg_5 [14] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_5 [14]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_6~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~17 .lut_mask = 16'hA0A0;
defparam \filt0|reg_6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N17
dffeas \filt0|reg_6[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[14] .is_wysiwyg = "true";
defparam \filt0|reg_6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
fiftyfivenm_lcell_comb \filt0|Add4~28 (
// Equation(s):
// \filt0|Add4~28_combout  = ((\filt0|reg_5 [14] $ (\filt0|reg_4 [14] $ (!\filt0|Add4~27 )))) # (GND)
// \filt0|Add4~29  = CARRY((\filt0|reg_5 [14] & ((\filt0|reg_4 [14]) # (!\filt0|Add4~27 ))) # (!\filt0|reg_5 [14] & (\filt0|reg_4 [14] & !\filt0|Add4~27 )))

	.dataa(\filt0|reg_5 [14]),
	.datab(\filt0|reg_4 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~27 ),
	.combout(\filt0|Add4~28_combout ),
	.cout(\filt0|Add4~29 ));
// synopsys translate_off
defparam \filt0|Add4~28 .lut_mask = 16'h698E;
defparam \filt0|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
fiftyfivenm_lcell_comb \filt0|reg_5~18 (
// Equation(s):
// \filt0|reg_5~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [13])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_4 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_5~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~18 .lut_mask = 16'hC0C0;
defparam \filt0|reg_5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N17
dffeas \filt0|reg_5[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[13] .is_wysiwyg = "true";
defparam \filt0|reg_5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
fiftyfivenm_lcell_comb \filt0|reg_6~18 (
// Equation(s):
// \filt0|reg_6~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [13]),
	.cin(gnd),
	.combout(\filt0|reg_6~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~18 .lut_mask = 16'hF000;
defparam \filt0|reg_6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N31
dffeas \filt0|reg_6[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[13] .is_wysiwyg = "true";
defparam \filt0|reg_6[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
fiftyfivenm_lcell_comb \filt0|reg_2~19 (
// Equation(s):
// \filt0|reg_2~19_combout  = (\filt0|reg_1 [12] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_1 [12]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_2~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~19 .lut_mask = 16'hCC00;
defparam \filt0|reg_2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N1
dffeas \filt0|reg_2[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[12] .is_wysiwyg = "true";
defparam \filt0|reg_2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
fiftyfivenm_lcell_comb \filt0|reg_3~19 (
// Equation(s):
// \filt0|reg_3~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [12])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_2 [12]),
	.cin(gnd),
	.combout(\filt0|reg_3~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~19 .lut_mask = 16'hCC00;
defparam \filt0|reg_3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N3
dffeas \filt0|reg_3[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[12] .is_wysiwyg = "true";
defparam \filt0|reg_3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
fiftyfivenm_lcell_comb \filt0|reg_4~19 (
// Equation(s):
// \filt0|reg_4~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [12]),
	.cin(gnd),
	.combout(\filt0|reg_4~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~19 .lut_mask = 16'hF000;
defparam \filt0|reg_4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N5
dffeas \filt0|reg_4[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[12] .is_wysiwyg = "true";
defparam \filt0|reg_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
fiftyfivenm_lcell_comb \filt0|reg_5~19 (
// Equation(s):
// \filt0|reg_5~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [12])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\filt0|reg_4 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_5~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~19 .lut_mask = 16'hA0A0;
defparam \filt0|reg_5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N31
dffeas \filt0|reg_5[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[12] .is_wysiwyg = "true";
defparam \filt0|reg_5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N10
fiftyfivenm_lcell_comb \filt0|reg_1~20 (
// Equation(s):
// \filt0|reg_1~20_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [11])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_0 [11]),
	.cin(gnd),
	.combout(\filt0|reg_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~20 .lut_mask = 16'hCC00;
defparam \filt0|reg_1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N11
dffeas \filt0|reg_1[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[11] .is_wysiwyg = "true";
defparam \filt0|reg_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N20
fiftyfivenm_lcell_comb \filt0|reg_2~20 (
// Equation(s):
// \filt0|reg_2~20_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [11])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_1 [11]),
	.cin(gnd),
	.combout(\filt0|reg_2~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~20 .lut_mask = 16'hCC00;
defparam \filt0|reg_2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N21
dffeas \filt0|reg_2[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[11] .is_wysiwyg = "true";
defparam \filt0|reg_2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N2
fiftyfivenm_lcell_comb \filt0|reg_3~20 (
// Equation(s):
// \filt0|reg_3~20_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [11])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_2 [11]),
	.cin(gnd),
	.combout(\filt0|reg_3~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~20 .lut_mask = 16'hCC00;
defparam \filt0|reg_3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N3
dffeas \filt0|reg_3[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[11] .is_wysiwyg = "true";
defparam \filt0|reg_3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N0
fiftyfivenm_lcell_comb \filt0|reg_4~20 (
// Equation(s):
// \filt0|reg_4~20_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [11])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_3 [11]),
	.cin(gnd),
	.combout(\filt0|reg_4~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~20 .lut_mask = 16'hCC00;
defparam \filt0|reg_4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N1
dffeas \filt0|reg_4[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[11] .is_wysiwyg = "true";
defparam \filt0|reg_4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N26
fiftyfivenm_lcell_comb \filt0|reg_5~20 (
// Equation(s):
// \filt0|reg_5~20_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [11])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_4 [11]),
	.cin(gnd),
	.combout(\filt0|reg_5~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~20 .lut_mask = 16'hCC00;
defparam \filt0|reg_5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N27
dffeas \filt0|reg_5[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[11] .is_wysiwyg = "true";
defparam \filt0|reg_5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N28
fiftyfivenm_lcell_comb \filt0|reg_5~21 (
// Equation(s):
// \filt0|reg_5~21_combout  = (\filt0|reg_4 [10] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_4 [10]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_5~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~21 .lut_mask = 16'hF000;
defparam \filt0|reg_5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N29
dffeas \filt0|reg_5[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[10] .is_wysiwyg = "true";
defparam \filt0|reg_5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
fiftyfivenm_lcell_comb \filt0|reg_1~22 (
// Equation(s):
// \filt0|reg_1~22_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [9]),
	.cin(gnd),
	.combout(\filt0|reg_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~22 .lut_mask = 16'hF000;
defparam \filt0|reg_1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N23
dffeas \filt0|reg_1[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[9] .is_wysiwyg = "true";
defparam \filt0|reg_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
fiftyfivenm_lcell_comb \filt0|reg_2~22 (
// Equation(s):
// \filt0|reg_2~22_combout  = (\filt0|reg_1 [9] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_1 [9]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_2~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~22 .lut_mask = 16'hA0A0;
defparam \filt0|reg_2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N21
dffeas \filt0|reg_2[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[9] .is_wysiwyg = "true";
defparam \filt0|reg_2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
fiftyfivenm_lcell_comb \filt0|reg_3~22 (
// Equation(s):
// \filt0|reg_3~22_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [9]),
	.cin(gnd),
	.combout(\filt0|reg_3~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~22 .lut_mask = 16'hF000;
defparam \filt0|reg_3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N27
dffeas \filt0|reg_3[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[9] .is_wysiwyg = "true";
defparam \filt0|reg_3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
fiftyfivenm_lcell_comb \filt0|reg_4~22 (
// Equation(s):
// \filt0|reg_4~22_combout  = (\filt0|reg_3 [9] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_3 [9]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_4~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~22 .lut_mask = 16'hA0A0;
defparam \filt0|reg_4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N29
dffeas \filt0|reg_4[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[9] .is_wysiwyg = "true";
defparam \filt0|reg_4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
fiftyfivenm_lcell_comb \filt0|reg_5~22 (
// Equation(s):
// \filt0|reg_5~22_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_4 [9]),
	.cin(gnd),
	.combout(\filt0|reg_5~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~22 .lut_mask = 16'hF000;
defparam \filt0|reg_5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N23
dffeas \filt0|reg_5[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[9] .is_wysiwyg = "true";
defparam \filt0|reg_5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
fiftyfivenm_lcell_comb \filt0|reg_2~23 (
// Equation(s):
// \filt0|reg_2~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [8]),
	.cin(gnd),
	.combout(\filt0|reg_2~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~23 .lut_mask = 16'hF000;
defparam \filt0|reg_2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N23
dffeas \filt0|reg_2[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[8] .is_wysiwyg = "true";
defparam \filt0|reg_2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N14
fiftyfivenm_lcell_comb \filt0|reg_3~23 (
// Equation(s):
// \filt0|reg_3~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [8])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_2 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_3~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~23 .lut_mask = 16'hC0C0;
defparam \filt0|reg_3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N15
dffeas \filt0|reg_3[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[8] .is_wysiwyg = "true";
defparam \filt0|reg_3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N30
fiftyfivenm_lcell_comb \filt0|reg_4~23 (
// Equation(s):
// \filt0|reg_4~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [8])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_3 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_4~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~23 .lut_mask = 16'hC0C0;
defparam \filt0|reg_4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N31
dffeas \filt0|reg_4[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[8] .is_wysiwyg = "true";
defparam \filt0|reg_4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N20
fiftyfivenm_lcell_comb \filt0|reg_5~23 (
// Equation(s):
// \filt0|reg_5~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [8])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_4 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_5~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~23 .lut_mask = 16'hC0C0;
defparam \filt0|reg_5~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N21
dffeas \filt0|reg_5[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[8] .is_wysiwyg = "true";
defparam \filt0|reg_5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
fiftyfivenm_lcell_comb \filt0|reg_0~24 (
// Equation(s):
// \filt0|reg_0~24_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [7])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\filt0|reg_0~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~24 .lut_mask = 16'hCC00;
defparam \filt0|reg_0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N17
dffeas \filt0|reg_0[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[7] .is_wysiwyg = "true";
defparam \filt0|reg_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
fiftyfivenm_lcell_comb \filt0|reg_1~24 (
// Equation(s):
// \filt0|reg_1~24_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [7])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_0 [7]),
	.cin(gnd),
	.combout(\filt0|reg_1~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~24 .lut_mask = 16'hCC00;
defparam \filt0|reg_1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N31
dffeas \filt0|reg_1[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[7] .is_wysiwyg = "true";
defparam \filt0|reg_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
fiftyfivenm_lcell_comb \filt0|reg_2~24 (
// Equation(s):
// \filt0|reg_2~24_combout  = (\filt0|reg_1 [7] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_1 [7]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_2~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~24 .lut_mask = 16'hF000;
defparam \filt0|reg_2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N7
dffeas \filt0|reg_2[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[7] .is_wysiwyg = "true";
defparam \filt0|reg_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N4
fiftyfivenm_lcell_comb \filt0|reg_3~24 (
// Equation(s):
// \filt0|reg_3~24_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [7]),
	.cin(gnd),
	.combout(\filt0|reg_3~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~24 .lut_mask = 16'hF000;
defparam \filt0|reg_3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N5
dffeas \filt0|reg_3[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[7] .is_wysiwyg = "true";
defparam \filt0|reg_3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N18
fiftyfivenm_lcell_comb \filt0|reg_4~24 (
// Equation(s):
// \filt0|reg_4~24_combout  = (\filt0|reg_3 [7] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_3 [7]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_4~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~24 .lut_mask = 16'hC0C0;
defparam \filt0|reg_4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N19
dffeas \filt0|reg_4[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[7] .is_wysiwyg = "true";
defparam \filt0|reg_4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
fiftyfivenm_lcell_comb \filt0|reg_5~24 (
// Equation(s):
// \filt0|reg_5~24_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [7])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_4 [7]),
	.cin(gnd),
	.combout(\filt0|reg_5~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~24 .lut_mask = 16'hCC00;
defparam \filt0|reg_5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N1
dffeas \filt0|reg_5[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[7] .is_wysiwyg = "true";
defparam \filt0|reg_5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
fiftyfivenm_lcell_comb \filt0|reg_1~25 (
// Equation(s):
// \filt0|reg_1~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [6])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_0 [6]),
	.cin(gnd),
	.combout(\filt0|reg_1~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~25 .lut_mask = 16'hAA00;
defparam \filt0|reg_1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N1
dffeas \filt0|reg_1[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[6] .is_wysiwyg = "true";
defparam \filt0|reg_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
fiftyfivenm_lcell_comb \filt0|reg_2~25 (
// Equation(s):
// \filt0|reg_2~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [6])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_1 [6]),
	.cin(gnd),
	.combout(\filt0|reg_2~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~25 .lut_mask = 16'hAA00;
defparam \filt0|reg_2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N17
dffeas \filt0|reg_2[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[6] .is_wysiwyg = "true";
defparam \filt0|reg_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N8
fiftyfivenm_lcell_comb \filt0|reg_3~25 (
// Equation(s):
// \filt0|reg_3~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [6])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_2 [6]),
	.cin(gnd),
	.combout(\filt0|reg_3~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~25 .lut_mask = 16'hAA00;
defparam \filt0|reg_3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N9
dffeas \filt0|reg_3[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[6] .is_wysiwyg = "true";
defparam \filt0|reg_3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
fiftyfivenm_lcell_comb \filt0|reg_4~25 (
// Equation(s):
// \filt0|reg_4~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [6])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_3 [6]),
	.cin(gnd),
	.combout(\filt0|reg_4~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~25 .lut_mask = 16'hCC00;
defparam \filt0|reg_4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N11
dffeas \filt0|reg_4[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[6] .is_wysiwyg = "true";
defparam \filt0|reg_4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
fiftyfivenm_lcell_comb \filt0|reg_5~25 (
// Equation(s):
// \filt0|reg_5~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [6])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_4 [6]),
	.cin(gnd),
	.combout(\filt0|reg_5~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~25 .lut_mask = 16'hCC00;
defparam \filt0|reg_5~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N13
dffeas \filt0|reg_5[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[6] .is_wysiwyg = "true";
defparam \filt0|reg_5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
fiftyfivenm_lcell_comb \filt0|reg_div2[13]~59 (
// Equation(s):
// \filt0|reg_div2[13]~59_combout  = (\filt0|reg_0 [13] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13] & (\filt0|reg_div2[12]~58  & VCC)) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13] & 
// (!\filt0|reg_div2[12]~58 )))) # (!\filt0|reg_0 [13] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13] & (!\filt0|reg_div2[12]~58 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13] & 
// ((\filt0|reg_div2[12]~58 ) # (GND)))))
// \filt0|reg_div2[13]~60  = CARRY((\filt0|reg_0 [13] & (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13] & !\filt0|reg_div2[12]~58 )) # (!\filt0|reg_0 [13] & ((!\filt0|reg_div2[12]~58 ) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13]))))

	.dataa(\filt0|reg_0 [13]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[12]~58 ),
	.combout(\filt0|reg_div2[13]~59_combout ),
	.cout(\filt0|reg_div2[13]~60 ));
// synopsys translate_off
defparam \filt0|reg_div2[13]~59 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
fiftyfivenm_lcell_comb \filt0|reg_div2[14]~61 (
// Equation(s):
// \filt0|reg_div2[14]~61_combout  = ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [14] $ (\filt0|reg_0 [14] $ (!\filt0|reg_div2[13]~60 )))) # (GND)
// \filt0|reg_div2[14]~62  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [14] & ((\filt0|reg_0 [14]) # (!\filt0|reg_div2[13]~60 ))) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [14] & (\filt0|reg_0 
// [14] & !\filt0|reg_div2[13]~60 )))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [14]),
	.datab(\filt0|reg_0 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[13]~60 ),
	.combout(\filt0|reg_div2[14]~61_combout ),
	.cout(\filt0|reg_div2[14]~62 ));
// synopsys translate_off
defparam \filt0|reg_div2[14]~61 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y26_N13
dffeas \filt0|reg_div2[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[14] .is_wysiwyg = "true";
defparam \filt0|reg_div2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
fiftyfivenm_lcell_comb \filt0|reg_div2[12]~57 (
// Equation(s):
// \filt0|reg_div2[12]~57_combout  = ((\filt0|reg_0 [12] $ (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [12] $ (!\filt0|reg_div2[11]~56 )))) # (GND)
// \filt0|reg_div2[12]~58  = CARRY((\filt0|reg_0 [12] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [12]) # (!\filt0|reg_div2[11]~56 ))) # (!\filt0|reg_0 [12] & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b 
// [12] & !\filt0|reg_div2[11]~56 )))

	.dataa(\filt0|reg_0 [12]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[11]~56 ),
	.combout(\filt0|reg_div2[12]~57_combout ),
	.cout(\filt0|reg_div2[12]~58 ));
// synopsys translate_off
defparam \filt0|reg_div2[12]~57 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y26_N9
dffeas \filt0|reg_div2[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[12] .is_wysiwyg = "true";
defparam \filt0|reg_div2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
fiftyfivenm_lcell_comb \filt0|reg_div2[10]~53 (
// Equation(s):
// \filt0|reg_div2[10]~53_combout  = ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [10] $ (\filt0|reg_0 [10] $ (!\filt0|reg_div2[9]~52 )))) # (GND)
// \filt0|reg_div2[10]~54  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [10] & ((\filt0|reg_0 [10]) # (!\filt0|reg_div2[9]~52 ))) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [10] & (\filt0|reg_0 
// [10] & !\filt0|reg_div2[9]~52 )))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [10]),
	.datab(\filt0|reg_0 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[9]~52 ),
	.combout(\filt0|reg_div2[10]~53_combout ),
	.cout(\filt0|reg_div2[10]~54 ));
// synopsys translate_off
defparam \filt0|reg_div2[10]~53 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y26_N5
dffeas \filt0|reg_div2[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[10] .is_wysiwyg = "true";
defparam \filt0|reg_div2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
fiftyfivenm_lcell_comb \filt0|reg_div2[8]~49 (
// Equation(s):
// \filt0|reg_div2[8]~49_combout  = ((\filt0|reg_0 [8] $ (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [8] $ (!\filt0|reg_div2[7]~48 )))) # (GND)
// \filt0|reg_div2[8]~50  = CARRY((\filt0|reg_0 [8] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [8]) # (!\filt0|reg_div2[7]~48 ))) # (!\filt0|reg_0 [8] & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [8] & 
// !\filt0|reg_div2[7]~48 )))

	.dataa(\filt0|reg_0 [8]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[7]~48 ),
	.combout(\filt0|reg_div2[8]~49_combout ),
	.cout(\filt0|reg_div2[8]~50 ));
// synopsys translate_off
defparam \filt0|reg_div2[8]~49 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y26_N1
dffeas \filt0|reg_div2[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[8] .is_wysiwyg = "true";
defparam \filt0|reg_div2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
fiftyfivenm_lcell_comb \filt0|reg_0~27 (
// Equation(s):
// \filt0|reg_0~27_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [4])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\filt0|reg_0~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~27 .lut_mask = 16'hCC00;
defparam \filt0|reg_0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N9
dffeas \filt0|reg_0[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[4] .is_wysiwyg = "true";
defparam \filt0|reg_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
fiftyfivenm_lcell_comb \filt0|reg_1~27 (
// Equation(s):
// \filt0|reg_1~27_combout  = (\filt0|reg_0 [4] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_0 [4]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_1~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~27 .lut_mask = 16'hCC00;
defparam \filt0|reg_1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N1
dffeas \filt0|reg_1[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[4] .is_wysiwyg = "true";
defparam \filt0|reg_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
fiftyfivenm_lcell_comb \filt0|reg_2~27 (
// Equation(s):
// \filt0|reg_2~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [4])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\filt0|reg_1 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_2~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~27 .lut_mask = 16'hA0A0;
defparam \filt0|reg_2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N7
dffeas \filt0|reg_2[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[4] .is_wysiwyg = "true";
defparam \filt0|reg_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
fiftyfivenm_lcell_comb \filt0|reg_div2[5]~43 (
// Equation(s):
// \filt0|reg_div2[5]~43_combout  = (\filt0|reg_0 [5] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5] & (\filt0|reg_div2[4]~42  & VCC)) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5] & 
// (!\filt0|reg_div2[4]~42 )))) # (!\filt0|reg_0 [5] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5] & (!\filt0|reg_div2[4]~42 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5] & 
// ((\filt0|reg_div2[4]~42 ) # (GND)))))
// \filt0|reg_div2[5]~44  = CARRY((\filt0|reg_0 [5] & (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5] & !\filt0|reg_div2[4]~42 )) # (!\filt0|reg_0 [5] & ((!\filt0|reg_div2[4]~42 ) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\filt0|reg_0 [5]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[4]~42 ),
	.combout(\filt0|reg_div2[5]~43_combout ),
	.cout(\filt0|reg_div2[5]~44 ));
// synopsys translate_off
defparam \filt0|reg_div2[5]~43 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N27
dffeas \filt0|reg_div2[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[5] .is_wysiwyg = "true";
defparam \filt0|reg_div2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
fiftyfivenm_lcell_comb \filt0|reg_1~28 (
// Equation(s):
// \filt0|reg_1~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [3]),
	.cin(gnd),
	.combout(\filt0|reg_1~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~28 .lut_mask = 16'hF000;
defparam \filt0|reg_1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N9
dffeas \filt0|reg_1[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[3] .is_wysiwyg = "true";
defparam \filt0|reg_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
fiftyfivenm_lcell_comb \filt0|Mux28~0 (
// Equation(s):
// \filt0|Mux28~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\filt0|reg_div4 [5]))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\SW[0]~input_o ),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3]),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div4 [5]),
	.cin(gnd),
	.combout(\filt0|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux28~0 .lut_mask = 16'hF4A4;
defparam \filt0|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
fiftyfivenm_lcell_comb \filt0|Add4~12 (
// Equation(s):
// \filt0|Add4~12_combout  = ((\filt0|reg_4 [6] $ (\filt0|reg_5 [6] $ (!\filt0|Add4~11 )))) # (GND)
// \filt0|Add4~13  = CARRY((\filt0|reg_4 [6] & ((\filt0|reg_5 [6]) # (!\filt0|Add4~11 ))) # (!\filt0|reg_4 [6] & (\filt0|reg_5 [6] & !\filt0|Add4~11 )))

	.dataa(\filt0|reg_4 [6]),
	.datab(\filt0|reg_5 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~11 ),
	.combout(\filt0|Add4~12_combout ),
	.cout(\filt0|Add4~13 ));
// synopsys translate_off
defparam \filt0|Add4~12 .lut_mask = 16'h698E;
defparam \filt0|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
fiftyfivenm_lcell_comb \filt0|reg_6~25 (
// Equation(s):
// \filt0|reg_6~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [6])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_5 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_6~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~25 .lut_mask = 16'hC0C0;
defparam \filt0|reg_6~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N3
dffeas \filt0|reg_6[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[6] .is_wysiwyg = "true";
defparam \filt0|reg_6[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
fiftyfivenm_lcell_comb \filt0|reg_5~26 (
// Equation(s):
// \filt0|reg_5~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [5])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_4 [5]),
	.cin(gnd),
	.combout(\filt0|reg_5~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~26 .lut_mask = 16'hCC00;
defparam \filt0|reg_5~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N15
dffeas \filt0|reg_5[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[5] .is_wysiwyg = "true";
defparam \filt0|reg_5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N22
fiftyfivenm_lcell_comb \filt0|reg_6~26 (
// Equation(s):
// \filt0|reg_6~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [5]),
	.cin(gnd),
	.combout(\filt0|reg_6~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~26 .lut_mask = 16'hF000;
defparam \filt0|reg_6~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N23
dffeas \filt0|reg_6[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[5] .is_wysiwyg = "true";
defparam \filt0|reg_6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
fiftyfivenm_lcell_comb \filt0|reg_3~27 (
// Equation(s):
// \filt0|reg_3~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [4]),
	.cin(gnd),
	.combout(\filt0|reg_3~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~27 .lut_mask = 16'hF000;
defparam \filt0|reg_3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N9
dffeas \filt0|reg_3[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[4] .is_wysiwyg = "true";
defparam \filt0|reg_3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
fiftyfivenm_lcell_comb \filt0|reg_4~27 (
// Equation(s):
// \filt0|reg_4~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [4]),
	.cin(gnd),
	.combout(\filt0|reg_4~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~27 .lut_mask = 16'hF000;
defparam \filt0|reg_4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N5
dffeas \filt0|reg_4[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[4] .is_wysiwyg = "true";
defparam \filt0|reg_4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
fiftyfivenm_lcell_comb \filt0|reg_5~27 (
// Equation(s):
// \filt0|reg_5~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [4])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_4 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_5~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~27 .lut_mask = 16'hC0C0;
defparam \filt0|reg_5~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N7
dffeas \filt0|reg_5[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[4] .is_wysiwyg = "true";
defparam \filt0|reg_5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
fiftyfivenm_lcell_comb \filt0|reg_2~28 (
// Equation(s):
// \filt0|reg_2~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [3])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\filt0|reg_1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_2~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~28 .lut_mask = 16'hA0A0;
defparam \filt0|reg_2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N1
dffeas \filt0|reg_2[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[3] .is_wysiwyg = "true";
defparam \filt0|reg_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
fiftyfivenm_lcell_comb \filt0|reg_3~28 (
// Equation(s):
// \filt0|reg_3~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [3]),
	.cin(gnd),
	.combout(\filt0|reg_3~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~28 .lut_mask = 16'hF000;
defparam \filt0|reg_3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N3
dffeas \filt0|reg_3[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[3] .is_wysiwyg = "true";
defparam \filt0|reg_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
fiftyfivenm_lcell_comb \filt0|reg_4~28 (
// Equation(s):
// \filt0|reg_4~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [3]),
	.cin(gnd),
	.combout(\filt0|reg_4~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~28 .lut_mask = 16'hF000;
defparam \filt0|reg_4~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N7
dffeas \filt0|reg_4[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[3] .is_wysiwyg = "true";
defparam \filt0|reg_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
fiftyfivenm_lcell_comb \filt0|reg_5~28 (
// Equation(s):
// \filt0|reg_5~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [3])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_4 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_5~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~28 .lut_mask = 16'hC0C0;
defparam \filt0|reg_5~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \filt0|reg_5[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[3] .is_wysiwyg = "true";
defparam \filt0|reg_5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
fiftyfivenm_lcell_comb \filt0|reg_1~29 (
// Equation(s):
// \filt0|reg_1~29_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [2])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_0 [2]),
	.cin(gnd),
	.combout(\filt0|reg_1~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~29 .lut_mask = 16'hCC00;
defparam \filt0|reg_1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N3
dffeas \filt0|reg_1[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[2] .is_wysiwyg = "true";
defparam \filt0|reg_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
fiftyfivenm_lcell_comb \filt0|reg_2~29 (
// Equation(s):
// \filt0|reg_2~29_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [2]),
	.cin(gnd),
	.combout(\filt0|reg_2~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~29 .lut_mask = 16'hF000;
defparam \filt0|reg_2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N11
dffeas \filt0|reg_2[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[2] .is_wysiwyg = "true";
defparam \filt0|reg_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
fiftyfivenm_lcell_comb \filt0|reg_3~29 (
// Equation(s):
// \filt0|reg_3~29_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [2])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_3~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~29 .lut_mask = 16'hC0C0;
defparam \filt0|reg_3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N3
dffeas \filt0|reg_3[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[2] .is_wysiwyg = "true";
defparam \filt0|reg_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
fiftyfivenm_lcell_comb \filt0|reg_4~29 (
// Equation(s):
// \filt0|reg_4~29_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [2]),
	.cin(gnd),
	.combout(\filt0|reg_4~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~29 .lut_mask = 16'hF000;
defparam \filt0|reg_4~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N9
dffeas \filt0|reg_4[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[2] .is_wysiwyg = "true";
defparam \filt0|reg_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
fiftyfivenm_lcell_comb \filt0|reg_5~29 (
// Equation(s):
// \filt0|reg_5~29_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [2])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_4 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_5~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~29 .lut_mask = 16'hC0C0;
defparam \filt0|reg_5~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N7
dffeas \filt0|reg_5[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[2] .is_wysiwyg = "true";
defparam \filt0|reg_5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
fiftyfivenm_lcell_comb \filt0|Add1~10 (
// Equation(s):
// \filt0|Add1~10_combout  = (\filt0|reg_div2 [5] & ((\filt0|reg_1 [5] & (\filt0|Add1~9  & VCC)) # (!\filt0|reg_1 [5] & (!\filt0|Add1~9 )))) # (!\filt0|reg_div2 [5] & ((\filt0|reg_1 [5] & (!\filt0|Add1~9 )) # (!\filt0|reg_1 [5] & ((\filt0|Add1~9 ) # 
// (GND)))))
// \filt0|Add1~11  = CARRY((\filt0|reg_div2 [5] & (!\filt0|reg_1 [5] & !\filt0|Add1~9 )) # (!\filt0|reg_div2 [5] & ((!\filt0|Add1~9 ) # (!\filt0|reg_1 [5]))))

	.dataa(\filt0|reg_div2 [5]),
	.datab(\filt0|reg_1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~9 ),
	.combout(\filt0|Add1~10_combout ),
	.cout(\filt0|Add1~11 ));
// synopsys translate_off
defparam \filt0|Add1~10 .lut_mask = 16'h9617;
defparam \filt0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
fiftyfivenm_lcell_comb \filt0|Add1~12 (
// Equation(s):
// \filt0|Add1~12_combout  = ((\filt0|reg_div2 [6] $ (\filt0|reg_1 [6] $ (!\filt0|Add1~11 )))) # (GND)
// \filt0|Add1~13  = CARRY((\filt0|reg_div2 [6] & ((\filt0|reg_1 [6]) # (!\filt0|Add1~11 ))) # (!\filt0|reg_div2 [6] & (\filt0|reg_1 [6] & !\filt0|Add1~11 )))

	.dataa(\filt0|reg_div2 [6]),
	.datab(\filt0|reg_1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~11 ),
	.combout(\filt0|Add1~12_combout ),
	.cout(\filt0|Add1~13 ));
// synopsys translate_off
defparam \filt0|Add1~12 .lut_mask = 16'h698E;
defparam \filt0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N12
fiftyfivenm_lcell_comb \filt0|reg_0~31 (
// Equation(s):
// \filt0|reg_0~31_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\filt0|reg_0~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~31 .lut_mask = 16'hF000;
defparam \filt0|reg_0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N13
dffeas \filt0|reg_0[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[0] .is_wysiwyg = "true";
defparam \filt0|reg_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
fiftyfivenm_lcell_comb \filt0|reg_div2[0]~33 (
// Equation(s):
// \filt0|reg_div2[0]~33_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [0] & (\filt0|reg_0 [0] $ (VCC))) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [0] & (\filt0|reg_0 [0] & VCC))
// \filt0|reg_div2[0]~34  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [0] & \filt0|reg_0 [0]))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [0]),
	.datab(\filt0|reg_0 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|reg_div2[0]~33_combout ),
	.cout(\filt0|reg_div2[0]~34 ));
// synopsys translate_off
defparam \filt0|reg_div2[0]~33 .lut_mask = 16'h6688;
defparam \filt0|reg_div2[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
fiftyfivenm_lcell_comb \filt0|reg_div2[1]~35 (
// Equation(s):
// \filt0|reg_div2[1]~35_combout  = (\filt0|reg_0 [1] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1] & (\filt0|reg_div2[0]~34  & VCC)) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1] & 
// (!\filt0|reg_div2[0]~34 )))) # (!\filt0|reg_0 [1] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1] & (!\filt0|reg_div2[0]~34 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1] & 
// ((\filt0|reg_div2[0]~34 ) # (GND)))))
// \filt0|reg_div2[1]~36  = CARRY((\filt0|reg_0 [1] & (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1] & !\filt0|reg_div2[0]~34 )) # (!\filt0|reg_0 [1] & ((!\filt0|reg_div2[0]~34 ) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\filt0|reg_0 [1]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[0]~34 ),
	.combout(\filt0|reg_div2[1]~35_combout ),
	.cout(\filt0|reg_div2[1]~36 ));
// synopsys translate_off
defparam \filt0|reg_div2[1]~35 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
fiftyfivenm_lcell_comb \filt0|reg_div2[2]~37 (
// Equation(s):
// \filt0|reg_div2[2]~37_combout  = ((\filt0|reg_0 [2] $ (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [2] $ (!\filt0|reg_div2[1]~36 )))) # (GND)
// \filt0|reg_div2[2]~38  = CARRY((\filt0|reg_0 [2] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [2]) # (!\filt0|reg_div2[1]~36 ))) # (!\filt0|reg_0 [2] & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [2] & 
// !\filt0|reg_div2[1]~36 )))

	.dataa(\filt0|reg_0 [2]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[1]~36 ),
	.combout(\filt0|reg_div2[2]~37_combout ),
	.cout(\filt0|reg_div2[2]~38 ));
// synopsys translate_off
defparam \filt0|reg_div2[2]~37 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N21
dffeas \filt0|reg_div2[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[2] .is_wysiwyg = "true";
defparam \filt0|reg_div2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N19
dffeas \filt0|reg_div2[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[1] .is_wysiwyg = "true";
defparam \filt0|reg_div2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N17
dffeas \filt0|reg_div2[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[0] .is_wysiwyg = "true";
defparam \filt0|reg_div2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N4
fiftyfivenm_lcell_comb \filt0|reg_1~31 (
// Equation(s):
// \filt0|reg_1~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [0]),
	.cin(gnd),
	.combout(\filt0|reg_1~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~31 .lut_mask = 16'hF000;
defparam \filt0|reg_1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N5
dffeas \filt0|reg_1[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[0] .is_wysiwyg = "true";
defparam \filt0|reg_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
fiftyfivenm_lcell_comb \filt0|Add1~0 (
// Equation(s):
// \filt0|Add1~0_combout  = (\filt0|reg_div2 [0] & (\filt0|reg_1 [0] $ (VCC))) # (!\filt0|reg_div2 [0] & (\filt0|reg_1 [0] & VCC))
// \filt0|Add1~1  = CARRY((\filt0|reg_div2 [0] & \filt0|reg_1 [0]))

	.dataa(\filt0|reg_div2 [0]),
	.datab(\filt0|reg_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add1~0_combout ),
	.cout(\filt0|Add1~1 ));
// synopsys translate_off
defparam \filt0|Add1~0 .lut_mask = 16'h6688;
defparam \filt0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
fiftyfivenm_lcell_comb \filt0|Add1~2 (
// Equation(s):
// \filt0|Add1~2_combout  = (\filt0|reg_1 [1] & ((\filt0|reg_div2 [1] & (\filt0|Add1~1  & VCC)) # (!\filt0|reg_div2 [1] & (!\filt0|Add1~1 )))) # (!\filt0|reg_1 [1] & ((\filt0|reg_div2 [1] & (!\filt0|Add1~1 )) # (!\filt0|reg_div2 [1] & ((\filt0|Add1~1 ) # 
// (GND)))))
// \filt0|Add1~3  = CARRY((\filt0|reg_1 [1] & (!\filt0|reg_div2 [1] & !\filt0|Add1~1 )) # (!\filt0|reg_1 [1] & ((!\filt0|Add1~1 ) # (!\filt0|reg_div2 [1]))))

	.dataa(\filt0|reg_1 [1]),
	.datab(\filt0|reg_div2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~1 ),
	.combout(\filt0|Add1~2_combout ),
	.cout(\filt0|Add1~3 ));
// synopsys translate_off
defparam \filt0|Add1~2 .lut_mask = 16'h9617;
defparam \filt0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
fiftyfivenm_lcell_comb \filt0|Add1~4 (
// Equation(s):
// \filt0|Add1~4_combout  = ((\filt0|reg_div2 [2] $ (\filt0|reg_1 [2] $ (!\filt0|Add1~3 )))) # (GND)
// \filt0|Add1~5  = CARRY((\filt0|reg_div2 [2] & ((\filt0|reg_1 [2]) # (!\filt0|Add1~3 ))) # (!\filt0|reg_div2 [2] & (\filt0|reg_1 [2] & !\filt0|Add1~3 )))

	.dataa(\filt0|reg_div2 [2]),
	.datab(\filt0|reg_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~3 ),
	.combout(\filt0|Add1~4_combout ),
	.cout(\filt0|Add1~5 ));
// synopsys translate_off
defparam \filt0|Add1~4 .lut_mask = 16'h698E;
defparam \filt0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
fiftyfivenm_lcell_comb \filt0|Add1~6 (
// Equation(s):
// \filt0|Add1~6_combout  = (\filt0|reg_1 [3] & ((\filt0|reg_div2 [3] & (\filt0|Add1~5  & VCC)) # (!\filt0|reg_div2 [3] & (!\filt0|Add1~5 )))) # (!\filt0|reg_1 [3] & ((\filt0|reg_div2 [3] & (!\filt0|Add1~5 )) # (!\filt0|reg_div2 [3] & ((\filt0|Add1~5 ) # 
// (GND)))))
// \filt0|Add1~7  = CARRY((\filt0|reg_1 [3] & (!\filt0|reg_div2 [3] & !\filt0|Add1~5 )) # (!\filt0|reg_1 [3] & ((!\filt0|Add1~5 ) # (!\filt0|reg_div2 [3]))))

	.dataa(\filt0|reg_1 [3]),
	.datab(\filt0|reg_div2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~5 ),
	.combout(\filt0|Add1~6_combout ),
	.cout(\filt0|Add1~7 ));
// synopsys translate_off
defparam \filt0|Add1~6 .lut_mask = 16'h9617;
defparam \filt0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
fiftyfivenm_lcell_comb \filt0|reg_2~31 (
// Equation(s):
// \filt0|reg_2~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [0])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_1 [0]),
	.cin(gnd),
	.combout(\filt0|reg_2~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~31 .lut_mask = 16'hCC00;
defparam \filt0|reg_2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N5
dffeas \filt0|reg_2[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[0] .is_wysiwyg = "true";
defparam \filt0|reg_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
fiftyfivenm_lcell_comb \filt0|reg_div4[0]~35 (
// Equation(s):
// \filt0|reg_div4[0]~35_combout  = (\filt0|reg_2 [0] & (\filt0|Add1~0_combout  $ (VCC))) # (!\filt0|reg_2 [0] & (\filt0|Add1~0_combout  & VCC))
// \filt0|reg_div4[0]~36  = CARRY((\filt0|reg_2 [0] & \filt0|Add1~0_combout ))

	.dataa(\filt0|reg_2 [0]),
	.datab(\filt0|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|reg_div4[0]~35_combout ),
	.cout(\filt0|reg_div4[0]~36 ));
// synopsys translate_off
defparam \filt0|reg_div4[0]~35 .lut_mask = 16'h6688;
defparam \filt0|reg_div4[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
fiftyfivenm_lcell_comb \filt0|reg_div4[1]~37 (
// Equation(s):
// \filt0|reg_div4[1]~37_combout  = (\filt0|reg_2 [1] & ((\filt0|Add1~2_combout  & (\filt0|reg_div4[0]~36  & VCC)) # (!\filt0|Add1~2_combout  & (!\filt0|reg_div4[0]~36 )))) # (!\filt0|reg_2 [1] & ((\filt0|Add1~2_combout  & (!\filt0|reg_div4[0]~36 )) # 
// (!\filt0|Add1~2_combout  & ((\filt0|reg_div4[0]~36 ) # (GND)))))
// \filt0|reg_div4[1]~38  = CARRY((\filt0|reg_2 [1] & (!\filt0|Add1~2_combout  & !\filt0|reg_div4[0]~36 )) # (!\filt0|reg_2 [1] & ((!\filt0|reg_div4[0]~36 ) # (!\filt0|Add1~2_combout ))))

	.dataa(\filt0|reg_2 [1]),
	.datab(\filt0|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[0]~36 ),
	.combout(\filt0|reg_div4[1]~37_combout ),
	.cout(\filt0|reg_div4[1]~38 ));
// synopsys translate_off
defparam \filt0|reg_div4[1]~37 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[1]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
fiftyfivenm_lcell_comb \filt0|reg_div4[2]~39 (
// Equation(s):
// \filt0|reg_div4[2]~39_combout  = ((\filt0|reg_2 [2] $ (\filt0|Add1~4_combout  $ (!\filt0|reg_div4[1]~38 )))) # (GND)
// \filt0|reg_div4[2]~40  = CARRY((\filt0|reg_2 [2] & ((\filt0|Add1~4_combout ) # (!\filt0|reg_div4[1]~38 ))) # (!\filt0|reg_2 [2] & (\filt0|Add1~4_combout  & !\filt0|reg_div4[1]~38 )))

	.dataa(\filt0|reg_2 [2]),
	.datab(\filt0|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[1]~38 ),
	.combout(\filt0|reg_div4[2]~39_combout ),
	.cout(\filt0|reg_div4[2]~40 ));
// synopsys translate_off
defparam \filt0|reg_div4[2]~39 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[2]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
fiftyfivenm_lcell_comb \filt0|reg_div4[3]~41 (
// Equation(s):
// \filt0|reg_div4[3]~41_combout  = (\filt0|Add1~6_combout  & ((\filt0|reg_2 [3] & (\filt0|reg_div4[2]~40  & VCC)) # (!\filt0|reg_2 [3] & (!\filt0|reg_div4[2]~40 )))) # (!\filt0|Add1~6_combout  & ((\filt0|reg_2 [3] & (!\filt0|reg_div4[2]~40 )) # 
// (!\filt0|reg_2 [3] & ((\filt0|reg_div4[2]~40 ) # (GND)))))
// \filt0|reg_div4[3]~42  = CARRY((\filt0|Add1~6_combout  & (!\filt0|reg_2 [3] & !\filt0|reg_div4[2]~40 )) # (!\filt0|Add1~6_combout  & ((!\filt0|reg_div4[2]~40 ) # (!\filt0|reg_2 [3]))))

	.dataa(\filt0|Add1~6_combout ),
	.datab(\filt0|reg_2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[2]~40 ),
	.combout(\filt0|reg_div4[3]~41_combout ),
	.cout(\filt0|reg_div4[3]~42 ));
// synopsys translate_off
defparam \filt0|reg_div4[3]~41 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[3]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
fiftyfivenm_lcell_comb \filt0|reg_div4[4]~43 (
// Equation(s):
// \filt0|reg_div4[4]~43_combout  = ((\filt0|reg_2 [4] $ (\filt0|Add1~8_combout  $ (!\filt0|reg_div4[3]~42 )))) # (GND)
// \filt0|reg_div4[4]~44  = CARRY((\filt0|reg_2 [4] & ((\filt0|Add1~8_combout ) # (!\filt0|reg_div4[3]~42 ))) # (!\filt0|reg_2 [4] & (\filt0|Add1~8_combout  & !\filt0|reg_div4[3]~42 )))

	.dataa(\filt0|reg_2 [4]),
	.datab(\filt0|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[3]~42 ),
	.combout(\filt0|reg_div4[4]~43_combout ),
	.cout(\filt0|reg_div4[4]~44 ));
// synopsys translate_off
defparam \filt0|reg_div4[4]~43 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[4]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
fiftyfivenm_lcell_comb \filt0|reg_div4[5]~45 (
// Equation(s):
// \filt0|reg_div4[5]~45_combout  = (\filt0|reg_2 [5] & ((\filt0|Add1~10_combout  & (\filt0|reg_div4[4]~44  & VCC)) # (!\filt0|Add1~10_combout  & (!\filt0|reg_div4[4]~44 )))) # (!\filt0|reg_2 [5] & ((\filt0|Add1~10_combout  & (!\filt0|reg_div4[4]~44 )) # 
// (!\filt0|Add1~10_combout  & ((\filt0|reg_div4[4]~44 ) # (GND)))))
// \filt0|reg_div4[5]~46  = CARRY((\filt0|reg_2 [5] & (!\filt0|Add1~10_combout  & !\filt0|reg_div4[4]~44 )) # (!\filt0|reg_2 [5] & ((!\filt0|reg_div4[4]~44 ) # (!\filt0|Add1~10_combout ))))

	.dataa(\filt0|reg_2 [5]),
	.datab(\filt0|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[4]~44 ),
	.combout(\filt0|reg_div4[5]~45_combout ),
	.cout(\filt0|reg_div4[5]~46 ));
// synopsys translate_off
defparam \filt0|reg_div4[5]~45 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[5]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N26
fiftyfivenm_lcell_comb \filt0|reg_div4[6]~47 (
// Equation(s):
// \filt0|reg_div4[6]~47_combout  = ((\filt0|reg_2 [6] $ (\filt0|Add1~12_combout  $ (!\filt0|reg_div4[5]~46 )))) # (GND)
// \filt0|reg_div4[6]~48  = CARRY((\filt0|reg_2 [6] & ((\filt0|Add1~12_combout ) # (!\filt0|reg_div4[5]~46 ))) # (!\filt0|reg_2 [6] & (\filt0|Add1~12_combout  & !\filt0|reg_div4[5]~46 )))

	.dataa(\filt0|reg_2 [6]),
	.datab(\filt0|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[5]~46 ),
	.combout(\filt0|reg_div4[6]~47_combout ),
	.cout(\filt0|reg_div4[6]~48 ));
// synopsys translate_off
defparam \filt0|reg_div4[6]~47 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[6]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y27_N27
dffeas \filt0|reg_div4[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[6]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[6] .is_wysiwyg = "true";
defparam \filt0|reg_div4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
fiftyfivenm_lcell_comb \filt0|Add1~14 (
// Equation(s):
// \filt0|Add1~14_combout  = (\filt0|reg_1 [7] & ((\filt0|reg_div2 [7] & (\filt0|Add1~13  & VCC)) # (!\filt0|reg_div2 [7] & (!\filt0|Add1~13 )))) # (!\filt0|reg_1 [7] & ((\filt0|reg_div2 [7] & (!\filt0|Add1~13 )) # (!\filt0|reg_div2 [7] & ((\filt0|Add1~13 ) 
// # (GND)))))
// \filt0|Add1~15  = CARRY((\filt0|reg_1 [7] & (!\filt0|reg_div2 [7] & !\filt0|Add1~13 )) # (!\filt0|reg_1 [7] & ((!\filt0|Add1~13 ) # (!\filt0|reg_div2 [7]))))

	.dataa(\filt0|reg_1 [7]),
	.datab(\filt0|reg_div2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~13 ),
	.combout(\filt0|Add1~14_combout ),
	.cout(\filt0|Add1~15 ));
// synopsys translate_off
defparam \filt0|Add1~14 .lut_mask = 16'h9617;
defparam \filt0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
fiftyfivenm_lcell_comb \filt0|reg_div4[7]~49 (
// Equation(s):
// \filt0|reg_div4[7]~49_combout  = (\filt0|reg_2 [7] & ((\filt0|Add1~14_combout  & (\filt0|reg_div4[6]~48  & VCC)) # (!\filt0|Add1~14_combout  & (!\filt0|reg_div4[6]~48 )))) # (!\filt0|reg_2 [7] & ((\filt0|Add1~14_combout  & (!\filt0|reg_div4[6]~48 )) # 
// (!\filt0|Add1~14_combout  & ((\filt0|reg_div4[6]~48 ) # (GND)))))
// \filt0|reg_div4[7]~50  = CARRY((\filt0|reg_2 [7] & (!\filt0|Add1~14_combout  & !\filt0|reg_div4[6]~48 )) # (!\filt0|reg_2 [7] & ((!\filt0|reg_div4[6]~48 ) # (!\filt0|Add1~14_combout ))))

	.dataa(\filt0|reg_2 [7]),
	.datab(\filt0|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[6]~48 ),
	.combout(\filt0|reg_div4[7]~49_combout ),
	.cout(\filt0|reg_div4[7]~50 ));
// synopsys translate_off
defparam \filt0|reg_div4[7]~49 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[7]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y27_N29
dffeas \filt0|reg_div4[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[7]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[7] .is_wysiwyg = "true";
defparam \filt0|reg_div4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N21
dffeas \filt0|reg_div4[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[3]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[3] .is_wysiwyg = "true";
defparam \filt0|reg_div4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N19
dffeas \filt0|reg_div4[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[2]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[2] .is_wysiwyg = "true";
defparam \filt0|reg_div4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N17
dffeas \filt0|reg_div4[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[1]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[1] .is_wysiwyg = "true";
defparam \filt0|reg_div4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
fiftyfivenm_lcell_comb \filt0|reg_3~31 (
// Equation(s):
// \filt0|reg_3~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [0]),
	.cin(gnd),
	.combout(\filt0|reg_3~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~31 .lut_mask = 16'hF000;
defparam \filt0|reg_3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N5
dffeas \filt0|reg_3[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[0] .is_wysiwyg = "true";
defparam \filt0|reg_3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N15
dffeas \filt0|reg_div4[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[0]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[0] .is_wysiwyg = "true";
defparam \filt0|reg_div4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
fiftyfivenm_lcell_comb \filt0|Add3~0 (
// Equation(s):
// \filt0|Add3~0_combout  = (\filt0|reg_3 [0] & (\filt0|reg_div4 [0] $ (VCC))) # (!\filt0|reg_3 [0] & (\filt0|reg_div4 [0] & VCC))
// \filt0|Add3~1  = CARRY((\filt0|reg_3 [0] & \filt0|reg_div4 [0]))

	.dataa(\filt0|reg_3 [0]),
	.datab(\filt0|reg_div4 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add3~0_combout ),
	.cout(\filt0|Add3~1 ));
// synopsys translate_off
defparam \filt0|Add3~0 .lut_mask = 16'h6688;
defparam \filt0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
fiftyfivenm_lcell_comb \filt0|Add3~2 (
// Equation(s):
// \filt0|Add3~2_combout  = (\filt0|reg_div4 [1] & ((\filt0|reg_3 [1] & (\filt0|Add3~1  & VCC)) # (!\filt0|reg_3 [1] & (!\filt0|Add3~1 )))) # (!\filt0|reg_div4 [1] & ((\filt0|reg_3 [1] & (!\filt0|Add3~1 )) # (!\filt0|reg_3 [1] & ((\filt0|Add3~1 ) # (GND)))))
// \filt0|Add3~3  = CARRY((\filt0|reg_div4 [1] & (!\filt0|reg_3 [1] & !\filt0|Add3~1 )) # (!\filt0|reg_div4 [1] & ((!\filt0|Add3~1 ) # (!\filt0|reg_3 [1]))))

	.dataa(\filt0|reg_div4 [1]),
	.datab(\filt0|reg_3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~1 ),
	.combout(\filt0|Add3~2_combout ),
	.cout(\filt0|Add3~3 ));
// synopsys translate_off
defparam \filt0|Add3~2 .lut_mask = 16'h9617;
defparam \filt0|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
fiftyfivenm_lcell_comb \filt0|Add3~4 (
// Equation(s):
// \filt0|Add3~4_combout  = ((\filt0|reg_3 [2] $ (\filt0|reg_div4 [2] $ (!\filt0|Add3~3 )))) # (GND)
// \filt0|Add3~5  = CARRY((\filt0|reg_3 [2] & ((\filt0|reg_div4 [2]) # (!\filt0|Add3~3 ))) # (!\filt0|reg_3 [2] & (\filt0|reg_div4 [2] & !\filt0|Add3~3 )))

	.dataa(\filt0|reg_3 [2]),
	.datab(\filt0|reg_div4 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~3 ),
	.combout(\filt0|Add3~4_combout ),
	.cout(\filt0|Add3~5 ));
// synopsys translate_off
defparam \filt0|Add3~4 .lut_mask = 16'h698E;
defparam \filt0|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
fiftyfivenm_lcell_comb \filt0|Add3~6 (
// Equation(s):
// \filt0|Add3~6_combout  = (\filt0|reg_3 [3] & ((\filt0|reg_div4 [3] & (\filt0|Add3~5  & VCC)) # (!\filt0|reg_div4 [3] & (!\filt0|Add3~5 )))) # (!\filt0|reg_3 [3] & ((\filt0|reg_div4 [3] & (!\filt0|Add3~5 )) # (!\filt0|reg_div4 [3] & ((\filt0|Add3~5 ) # 
// (GND)))))
// \filt0|Add3~7  = CARRY((\filt0|reg_3 [3] & (!\filt0|reg_div4 [3] & !\filt0|Add3~5 )) # (!\filt0|reg_3 [3] & ((!\filt0|Add3~5 ) # (!\filt0|reg_div4 [3]))))

	.dataa(\filt0|reg_3 [3]),
	.datab(\filt0|reg_div4 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~5 ),
	.combout(\filt0|Add3~6_combout ),
	.cout(\filt0|Add3~7 ));
// synopsys translate_off
defparam \filt0|Add3~6 .lut_mask = 16'h9617;
defparam \filt0|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
fiftyfivenm_lcell_comb \filt0|Add3~8 (
// Equation(s):
// \filt0|Add3~8_combout  = ((\filt0|reg_div4 [4] $ (\filt0|reg_3 [4] $ (!\filt0|Add3~7 )))) # (GND)
// \filt0|Add3~9  = CARRY((\filt0|reg_div4 [4] & ((\filt0|reg_3 [4]) # (!\filt0|Add3~7 ))) # (!\filt0|reg_div4 [4] & (\filt0|reg_3 [4] & !\filt0|Add3~7 )))

	.dataa(\filt0|reg_div4 [4]),
	.datab(\filt0|reg_3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~7 ),
	.combout(\filt0|Add3~8_combout ),
	.cout(\filt0|Add3~9 ));
// synopsys translate_off
defparam \filt0|Add3~8 .lut_mask = 16'h698E;
defparam \filt0|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
fiftyfivenm_lcell_comb \filt0|Add3~10 (
// Equation(s):
// \filt0|Add3~10_combout  = (\filt0|reg_3 [5] & ((\filt0|reg_div4 [5] & (\filt0|Add3~9  & VCC)) # (!\filt0|reg_div4 [5] & (!\filt0|Add3~9 )))) # (!\filt0|reg_3 [5] & ((\filt0|reg_div4 [5] & (!\filt0|Add3~9 )) # (!\filt0|reg_div4 [5] & ((\filt0|Add3~9 ) # 
// (GND)))))
// \filt0|Add3~11  = CARRY((\filt0|reg_3 [5] & (!\filt0|reg_div4 [5] & !\filt0|Add3~9 )) # (!\filt0|reg_3 [5] & ((!\filt0|Add3~9 ) # (!\filt0|reg_div4 [5]))))

	.dataa(\filt0|reg_3 [5]),
	.datab(\filt0|reg_div4 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~9 ),
	.combout(\filt0|Add3~10_combout ),
	.cout(\filt0|Add3~11 ));
// synopsys translate_off
defparam \filt0|Add3~10 .lut_mask = 16'h9617;
defparam \filt0|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
fiftyfivenm_lcell_comb \filt0|Add3~12 (
// Equation(s):
// \filt0|Add3~12_combout  = ((\filt0|reg_3 [6] $ (\filt0|reg_div4 [6] $ (!\filt0|Add3~11 )))) # (GND)
// \filt0|Add3~13  = CARRY((\filt0|reg_3 [6] & ((\filt0|reg_div4 [6]) # (!\filt0|Add3~11 ))) # (!\filt0|reg_3 [6] & (\filt0|reg_div4 [6] & !\filt0|Add3~11 )))

	.dataa(\filt0|reg_3 [6]),
	.datab(\filt0|reg_div4 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~11 ),
	.combout(\filt0|Add3~12_combout ),
	.cout(\filt0|Add3~13 ));
// synopsys translate_off
defparam \filt0|Add3~12 .lut_mask = 16'h698E;
defparam \filt0|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
fiftyfivenm_lcell_comb \filt0|Add3~14 (
// Equation(s):
// \filt0|Add3~14_combout  = (\filt0|reg_3 [7] & ((\filt0|reg_div4 [7] & (\filt0|Add3~13  & VCC)) # (!\filt0|reg_div4 [7] & (!\filt0|Add3~13 )))) # (!\filt0|reg_3 [7] & ((\filt0|reg_div4 [7] & (!\filt0|Add3~13 )) # (!\filt0|reg_div4 [7] & ((\filt0|Add3~13 ) 
// # (GND)))))
// \filt0|Add3~15  = CARRY((\filt0|reg_3 [7] & (!\filt0|reg_div4 [7] & !\filt0|Add3~13 )) # (!\filt0|reg_3 [7] & ((!\filt0|Add3~13 ) # (!\filt0|reg_div4 [7]))))

	.dataa(\filt0|reg_3 [7]),
	.datab(\filt0|reg_div4 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~13 ),
	.combout(\filt0|Add3~14_combout ),
	.cout(\filt0|Add3~15 ));
// synopsys translate_off
defparam \filt0|Add3~14 .lut_mask = 16'h9617;
defparam \filt0|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
fiftyfivenm_lcell_comb \filt0|Add4~14 (
// Equation(s):
// \filt0|Add4~14_combout  = (\filt0|reg_5 [7] & ((\filt0|reg_4 [7] & (\filt0|Add4~13  & VCC)) # (!\filt0|reg_4 [7] & (!\filt0|Add4~13 )))) # (!\filt0|reg_5 [7] & ((\filt0|reg_4 [7] & (!\filt0|Add4~13 )) # (!\filt0|reg_4 [7] & ((\filt0|Add4~13 ) # (GND)))))
// \filt0|Add4~15  = CARRY((\filt0|reg_5 [7] & (!\filt0|reg_4 [7] & !\filt0|Add4~13 )) # (!\filt0|reg_5 [7] & ((!\filt0|Add4~13 ) # (!\filt0|reg_4 [7]))))

	.dataa(\filt0|reg_5 [7]),
	.datab(\filt0|reg_4 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~13 ),
	.combout(\filt0|Add4~14_combout ),
	.cout(\filt0|Add4~15 ));
// synopsys translate_off
defparam \filt0|Add4~14 .lut_mask = 16'h9617;
defparam \filt0|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
fiftyfivenm_lcell_comb \filt0|reg_6~24 (
// Equation(s):
// \filt0|reg_6~24_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [7])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_5 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_6~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~24 .lut_mask = 16'hC0C0;
defparam \filt0|reg_6~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N5
dffeas \filt0|reg_6[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[7] .is_wysiwyg = "true";
defparam \filt0|reg_6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
fiftyfivenm_lcell_comb \filt0|Add5~12 (
// Equation(s):
// \filt0|Add5~12_combout  = ((\filt0|Add4~12_combout  $ (\filt0|reg_6 [6] $ (!\filt0|Add5~11 )))) # (GND)
// \filt0|Add5~13  = CARRY((\filt0|Add4~12_combout  & ((\filt0|reg_6 [6]) # (!\filt0|Add5~11 ))) # (!\filt0|Add4~12_combout  & (\filt0|reg_6 [6] & !\filt0|Add5~11 )))

	.dataa(\filt0|Add4~12_combout ),
	.datab(\filt0|reg_6 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~11 ),
	.combout(\filt0|Add5~12_combout ),
	.cout(\filt0|Add5~13 ));
// synopsys translate_off
defparam \filt0|Add5~12 .lut_mask = 16'h698E;
defparam \filt0|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
fiftyfivenm_lcell_comb \filt0|Add5~14 (
// Equation(s):
// \filt0|Add5~14_combout  = (\filt0|Add4~14_combout  & ((\filt0|reg_6 [7] & (\filt0|Add5~13  & VCC)) # (!\filt0|reg_6 [7] & (!\filt0|Add5~13 )))) # (!\filt0|Add4~14_combout  & ((\filt0|reg_6 [7] & (!\filt0|Add5~13 )) # (!\filt0|reg_6 [7] & ((\filt0|Add5~13 
// ) # (GND)))))
// \filt0|Add5~15  = CARRY((\filt0|Add4~14_combout  & (!\filt0|reg_6 [7] & !\filt0|Add5~13 )) # (!\filt0|Add4~14_combout  & ((!\filt0|Add5~13 ) # (!\filt0|reg_6 [7]))))

	.dataa(\filt0|Add4~14_combout ),
	.datab(\filt0|reg_6 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~13 ),
	.combout(\filt0|Add5~14_combout ),
	.cout(\filt0|Add5~15 ));
// synopsys translate_off
defparam \filt0|Add5~14 .lut_mask = 16'h9617;
defparam \filt0|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
fiftyfivenm_lcell_comb \filt0|reg_6~27 (
// Equation(s):
// \filt0|reg_6~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [4]),
	.cin(gnd),
	.combout(\filt0|reg_6~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~27 .lut_mask = 16'hF000;
defparam \filt0|reg_6~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N19
dffeas \filt0|reg_6[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[4] .is_wysiwyg = "true";
defparam \filt0|reg_6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
fiftyfivenm_lcell_comb \filt0|Add4~8 (
// Equation(s):
// \filt0|Add4~8_combout  = ((\filt0|reg_5 [4] $ (\filt0|reg_4 [4] $ (!\filt0|Add4~7 )))) # (GND)
// \filt0|Add4~9  = CARRY((\filt0|reg_5 [4] & ((\filt0|reg_4 [4]) # (!\filt0|Add4~7 ))) # (!\filt0|reg_5 [4] & (\filt0|reg_4 [4] & !\filt0|Add4~7 )))

	.dataa(\filt0|reg_5 [4]),
	.datab(\filt0|reg_4 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~7 ),
	.combout(\filt0|Add4~8_combout ),
	.cout(\filt0|Add4~9 ));
// synopsys translate_off
defparam \filt0|Add4~8 .lut_mask = 16'h698E;
defparam \filt0|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
fiftyfivenm_lcell_comb \filt0|Add4~6 (
// Equation(s):
// \filt0|Add4~6_combout  = (\filt0|reg_4 [3] & ((\filt0|reg_5 [3] & (\filt0|Add4~5  & VCC)) # (!\filt0|reg_5 [3] & (!\filt0|Add4~5 )))) # (!\filt0|reg_4 [3] & ((\filt0|reg_5 [3] & (!\filt0|Add4~5 )) # (!\filt0|reg_5 [3] & ((\filt0|Add4~5 ) # (GND)))))
// \filt0|Add4~7  = CARRY((\filt0|reg_4 [3] & (!\filt0|reg_5 [3] & !\filt0|Add4~5 )) # (!\filt0|reg_4 [3] & ((!\filt0|Add4~5 ) # (!\filt0|reg_5 [3]))))

	.dataa(\filt0|reg_4 [3]),
	.datab(\filt0|reg_5 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~5 ),
	.combout(\filt0|Add4~6_combout ),
	.cout(\filt0|Add4~7 ));
// synopsys translate_off
defparam \filt0|Add4~6 .lut_mask = 16'h9617;
defparam \filt0|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
fiftyfivenm_lcell_comb \filt0|reg_6~28 (
// Equation(s):
// \filt0|reg_6~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [3]),
	.cin(gnd),
	.combout(\filt0|reg_6~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~28 .lut_mask = 16'hF000;
defparam \filt0|reg_6~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N29
dffeas \filt0|reg_6[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[3] .is_wysiwyg = "true";
defparam \filt0|reg_6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
fiftyfivenm_lcell_comb \filt0|reg_6~29 (
// Equation(s):
// \filt0|reg_6~29_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [2]),
	.cin(gnd),
	.combout(\filt0|reg_6~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~29 .lut_mask = 16'hF000;
defparam \filt0|reg_6~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N13
dffeas \filt0|reg_6[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[2] .is_wysiwyg = "true";
defparam \filt0|reg_6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
fiftyfivenm_lcell_comb \filt0|Add4~4 (
// Equation(s):
// \filt0|Add4~4_combout  = ((\filt0|reg_4 [2] $ (\filt0|reg_5 [2] $ (!\filt0|Add4~3 )))) # (GND)
// \filt0|Add4~5  = CARRY((\filt0|reg_4 [2] & ((\filt0|reg_5 [2]) # (!\filt0|Add4~3 ))) # (!\filt0|reg_4 [2] & (\filt0|reg_5 [2] & !\filt0|Add4~3 )))

	.dataa(\filt0|reg_4 [2]),
	.datab(\filt0|reg_5 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~3 ),
	.combout(\filt0|Add4~4_combout ),
	.cout(\filt0|Add4~5 ));
// synopsys translate_off
defparam \filt0|Add4~4 .lut_mask = 16'h698E;
defparam \filt0|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
fiftyfivenm_lcell_comb \filt0|reg_5~30 (
// Equation(s):
// \filt0|reg_5~30_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [1])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_4 [1]),
	.cin(gnd),
	.combout(\filt0|reg_5~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~30 .lut_mask = 16'hCC00;
defparam \filt0|reg_5~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N9
dffeas \filt0|reg_5[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[1] .is_wysiwyg = "true";
defparam \filt0|reg_5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
fiftyfivenm_lcell_comb \filt0|reg_4~31 (
// Equation(s):
// \filt0|reg_4~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [0]),
	.cin(gnd),
	.combout(\filt0|reg_4~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~31 .lut_mask = 16'hF000;
defparam \filt0|reg_4~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N11
dffeas \filt0|reg_4[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[0] .is_wysiwyg = "true";
defparam \filt0|reg_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
fiftyfivenm_lcell_comb \filt0|reg_5~31 (
// Equation(s):
// \filt0|reg_5~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [0])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_4 [0]),
	.cin(gnd),
	.combout(\filt0|reg_5~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~31 .lut_mask = 16'hCC00;
defparam \filt0|reg_5~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N7
dffeas \filt0|reg_5[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[0] .is_wysiwyg = "true";
defparam \filt0|reg_5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
fiftyfivenm_lcell_comb \filt0|Add4~0 (
// Equation(s):
// \filt0|Add4~0_combout  = (\filt0|reg_5 [0] & (\filt0|reg_4 [0] $ (VCC))) # (!\filt0|reg_5 [0] & (\filt0|reg_4 [0] & VCC))
// \filt0|Add4~1  = CARRY((\filt0|reg_5 [0] & \filt0|reg_4 [0]))

	.dataa(\filt0|reg_5 [0]),
	.datab(\filt0|reg_4 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add4~0_combout ),
	.cout(\filt0|Add4~1 ));
// synopsys translate_off
defparam \filt0|Add4~0 .lut_mask = 16'h6688;
defparam \filt0|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
fiftyfivenm_lcell_comb \filt0|Add4~2 (
// Equation(s):
// \filt0|Add4~2_combout  = (\filt0|reg_4 [1] & ((\filt0|reg_5 [1] & (\filt0|Add4~1  & VCC)) # (!\filt0|reg_5 [1] & (!\filt0|Add4~1 )))) # (!\filt0|reg_4 [1] & ((\filt0|reg_5 [1] & (!\filt0|Add4~1 )) # (!\filt0|reg_5 [1] & ((\filt0|Add4~1 ) # (GND)))))
// \filt0|Add4~3  = CARRY((\filt0|reg_4 [1] & (!\filt0|reg_5 [1] & !\filt0|Add4~1 )) # (!\filt0|reg_4 [1] & ((!\filt0|Add4~1 ) # (!\filt0|reg_5 [1]))))

	.dataa(\filt0|reg_4 [1]),
	.datab(\filt0|reg_5 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~1 ),
	.combout(\filt0|Add4~2_combout ),
	.cout(\filt0|Add4~3 ));
// synopsys translate_off
defparam \filt0|Add4~2 .lut_mask = 16'h9617;
defparam \filt0|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
fiftyfivenm_lcell_comb \filt0|reg_6~30 (
// Equation(s):
// \filt0|reg_6~30_combout  = (\filt0|reg_5 [1] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_5 [1]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_6~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~30 .lut_mask = 16'hCC00;
defparam \filt0|reg_6~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N5
dffeas \filt0|reg_6[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[1] .is_wysiwyg = "true";
defparam \filt0|reg_6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
fiftyfivenm_lcell_comb \filt0|reg_6~31 (
// Equation(s):
// \filt0|reg_6~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [0])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_5 [0]),
	.cin(gnd),
	.combout(\filt0|reg_6~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~31 .lut_mask = 16'hCC00;
defparam \filt0|reg_6~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N3
dffeas \filt0|reg_6[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[0] .is_wysiwyg = "true";
defparam \filt0|reg_6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
fiftyfivenm_lcell_comb \filt0|Add5~0 (
// Equation(s):
// \filt0|Add5~0_combout  = (\filt0|reg_6 [0] & (\filt0|Add4~0_combout  $ (VCC))) # (!\filt0|reg_6 [0] & (\filt0|Add4~0_combout  & VCC))
// \filt0|Add5~1  = CARRY((\filt0|reg_6 [0] & \filt0|Add4~0_combout ))

	.dataa(\filt0|reg_6 [0]),
	.datab(\filt0|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add5~0_combout ),
	.cout(\filt0|Add5~1 ));
// synopsys translate_off
defparam \filt0|Add5~0 .lut_mask = 16'h6688;
defparam \filt0|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
fiftyfivenm_lcell_comb \filt0|Add5~2 (
// Equation(s):
// \filt0|Add5~2_combout  = (\filt0|Add4~2_combout  & ((\filt0|reg_6 [1] & (\filt0|Add5~1  & VCC)) # (!\filt0|reg_6 [1] & (!\filt0|Add5~1 )))) # (!\filt0|Add4~2_combout  & ((\filt0|reg_6 [1] & (!\filt0|Add5~1 )) # (!\filt0|reg_6 [1] & ((\filt0|Add5~1 ) # 
// (GND)))))
// \filt0|Add5~3  = CARRY((\filt0|Add4~2_combout  & (!\filt0|reg_6 [1] & !\filt0|Add5~1 )) # (!\filt0|Add4~2_combout  & ((!\filt0|Add5~1 ) # (!\filt0|reg_6 [1]))))

	.dataa(\filt0|Add4~2_combout ),
	.datab(\filt0|reg_6 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~1 ),
	.combout(\filt0|Add5~2_combout ),
	.cout(\filt0|Add5~3 ));
// synopsys translate_off
defparam \filt0|Add5~2 .lut_mask = 16'h9617;
defparam \filt0|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
fiftyfivenm_lcell_comb \filt0|Add5~4 (
// Equation(s):
// \filt0|Add5~4_combout  = ((\filt0|reg_6 [2] $ (\filt0|Add4~4_combout  $ (!\filt0|Add5~3 )))) # (GND)
// \filt0|Add5~5  = CARRY((\filt0|reg_6 [2] & ((\filt0|Add4~4_combout ) # (!\filt0|Add5~3 ))) # (!\filt0|reg_6 [2] & (\filt0|Add4~4_combout  & !\filt0|Add5~3 )))

	.dataa(\filt0|reg_6 [2]),
	.datab(\filt0|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~3 ),
	.combout(\filt0|Add5~4_combout ),
	.cout(\filt0|Add5~5 ));
// synopsys translate_off
defparam \filt0|Add5~4 .lut_mask = 16'h698E;
defparam \filt0|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
fiftyfivenm_lcell_comb \filt0|Add5~6 (
// Equation(s):
// \filt0|Add5~6_combout  = (\filt0|Add4~6_combout  & ((\filt0|reg_6 [3] & (\filt0|Add5~5  & VCC)) # (!\filt0|reg_6 [3] & (!\filt0|Add5~5 )))) # (!\filt0|Add4~6_combout  & ((\filt0|reg_6 [3] & (!\filt0|Add5~5 )) # (!\filt0|reg_6 [3] & ((\filt0|Add5~5 ) # 
// (GND)))))
// \filt0|Add5~7  = CARRY((\filt0|Add4~6_combout  & (!\filt0|reg_6 [3] & !\filt0|Add5~5 )) # (!\filt0|Add4~6_combout  & ((!\filt0|Add5~5 ) # (!\filt0|reg_6 [3]))))

	.dataa(\filt0|Add4~6_combout ),
	.datab(\filt0|reg_6 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~5 ),
	.combout(\filt0|Add5~6_combout ),
	.cout(\filt0|Add5~7 ));
// synopsys translate_off
defparam \filt0|Add5~6 .lut_mask = 16'h9617;
defparam \filt0|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
fiftyfivenm_lcell_comb \filt0|Add5~8 (
// Equation(s):
// \filt0|Add5~8_combout  = ((\filt0|reg_6 [4] $ (\filt0|Add4~8_combout  $ (!\filt0|Add5~7 )))) # (GND)
// \filt0|Add5~9  = CARRY((\filt0|reg_6 [4] & ((\filt0|Add4~8_combout ) # (!\filt0|Add5~7 ))) # (!\filt0|reg_6 [4] & (\filt0|Add4~8_combout  & !\filt0|Add5~7 )))

	.dataa(\filt0|reg_6 [4]),
	.datab(\filt0|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~7 ),
	.combout(\filt0|Add5~8_combout ),
	.cout(\filt0|Add5~9 ));
// synopsys translate_off
defparam \filt0|Add5~8 .lut_mask = 16'h698E;
defparam \filt0|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
fiftyfivenm_lcell_comb \filt0|Add5~10 (
// Equation(s):
// \filt0|Add5~10_combout  = (\filt0|reg_6 [5] & ((\filt0|Add4~10_combout  & (\filt0|Add5~9  & VCC)) # (!\filt0|Add4~10_combout  & (!\filt0|Add5~9 )))) # (!\filt0|reg_6 [5] & ((\filt0|Add4~10_combout  & (!\filt0|Add5~9 )) # (!\filt0|Add4~10_combout  & 
// ((\filt0|Add5~9 ) # (GND)))))
// \filt0|Add5~11  = CARRY((\filt0|reg_6 [5] & (!\filt0|Add4~10_combout  & !\filt0|Add5~9 )) # (!\filt0|reg_6 [5] & ((!\filt0|Add5~9 ) # (!\filt0|Add4~10_combout ))))

	.dataa(\filt0|reg_6 [5]),
	.datab(\filt0|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~9 ),
	.combout(\filt0|Add5~10_combout ),
	.cout(\filt0|Add5~11 ));
// synopsys translate_off
defparam \filt0|Add5~10 .lut_mask = 16'h9617;
defparam \filt0|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
fiftyfivenm_lcell_comb \filt0|reg_div8[0]~36 (
// Equation(s):
// \filt0|reg_div8[0]~36_combout  = (\filt0|Add5~0_combout  & (\filt0|Add3~0_combout  $ (VCC))) # (!\filt0|Add5~0_combout  & (\filt0|Add3~0_combout  & VCC))
// \filt0|reg_div8[0]~37  = CARRY((\filt0|Add5~0_combout  & \filt0|Add3~0_combout ))

	.dataa(\filt0|Add5~0_combout ),
	.datab(\filt0|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|reg_div8[0]~36_combout ),
	.cout(\filt0|reg_div8[0]~37 ));
// synopsys translate_off
defparam \filt0|reg_div8[0]~36 .lut_mask = 16'h6688;
defparam \filt0|reg_div8[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
fiftyfivenm_lcell_comb \filt0|reg_div8[1]~38 (
// Equation(s):
// \filt0|reg_div8[1]~38_combout  = (\filt0|Add5~2_combout  & ((\filt0|Add3~2_combout  & (\filt0|reg_div8[0]~37  & VCC)) # (!\filt0|Add3~2_combout  & (!\filt0|reg_div8[0]~37 )))) # (!\filt0|Add5~2_combout  & ((\filt0|Add3~2_combout  & (!\filt0|reg_div8[0]~37 
// )) # (!\filt0|Add3~2_combout  & ((\filt0|reg_div8[0]~37 ) # (GND)))))
// \filt0|reg_div8[1]~39  = CARRY((\filt0|Add5~2_combout  & (!\filt0|Add3~2_combout  & !\filt0|reg_div8[0]~37 )) # (!\filt0|Add5~2_combout  & ((!\filt0|reg_div8[0]~37 ) # (!\filt0|Add3~2_combout ))))

	.dataa(\filt0|Add5~2_combout ),
	.datab(\filt0|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[0]~37 ),
	.combout(\filt0|reg_div8[1]~38_combout ),
	.cout(\filt0|reg_div8[1]~39 ));
// synopsys translate_off
defparam \filt0|reg_div8[1]~38 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[1]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
fiftyfivenm_lcell_comb \filt0|reg_div8[2]~40 (
// Equation(s):
// \filt0|reg_div8[2]~40_combout  = ((\filt0|Add5~4_combout  $ (\filt0|Add3~4_combout  $ (!\filt0|reg_div8[1]~39 )))) # (GND)
// \filt0|reg_div8[2]~41  = CARRY((\filt0|Add5~4_combout  & ((\filt0|Add3~4_combout ) # (!\filt0|reg_div8[1]~39 ))) # (!\filt0|Add5~4_combout  & (\filt0|Add3~4_combout  & !\filt0|reg_div8[1]~39 )))

	.dataa(\filt0|Add5~4_combout ),
	.datab(\filt0|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[1]~39 ),
	.combout(\filt0|reg_div8[2]~40_combout ),
	.cout(\filt0|reg_div8[2]~41 ));
// synopsys translate_off
defparam \filt0|reg_div8[2]~40 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[2]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
fiftyfivenm_lcell_comb \filt0|reg_div8[3]~42 (
// Equation(s):
// \filt0|reg_div8[3]~42_combout  = (\filt0|Add5~6_combout  & ((\filt0|Add3~6_combout  & (\filt0|reg_div8[2]~41  & VCC)) # (!\filt0|Add3~6_combout  & (!\filt0|reg_div8[2]~41 )))) # (!\filt0|Add5~6_combout  & ((\filt0|Add3~6_combout  & (!\filt0|reg_div8[2]~41 
// )) # (!\filt0|Add3~6_combout  & ((\filt0|reg_div8[2]~41 ) # (GND)))))
// \filt0|reg_div8[3]~43  = CARRY((\filt0|Add5~6_combout  & (!\filt0|Add3~6_combout  & !\filt0|reg_div8[2]~41 )) # (!\filt0|Add5~6_combout  & ((!\filt0|reg_div8[2]~41 ) # (!\filt0|Add3~6_combout ))))

	.dataa(\filt0|Add5~6_combout ),
	.datab(\filt0|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[2]~41 ),
	.combout(\filt0|reg_div8[3]~42_combout ),
	.cout(\filt0|reg_div8[3]~43 ));
// synopsys translate_off
defparam \filt0|reg_div8[3]~42 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[3]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
fiftyfivenm_lcell_comb \filt0|reg_div8[4]~44 (
// Equation(s):
// \filt0|reg_div8[4]~44_combout  = ((\filt0|Add3~8_combout  $ (\filt0|Add5~8_combout  $ (!\filt0|reg_div8[3]~43 )))) # (GND)
// \filt0|reg_div8[4]~45  = CARRY((\filt0|Add3~8_combout  & ((\filt0|Add5~8_combout ) # (!\filt0|reg_div8[3]~43 ))) # (!\filt0|Add3~8_combout  & (\filt0|Add5~8_combout  & !\filt0|reg_div8[3]~43 )))

	.dataa(\filt0|Add3~8_combout ),
	.datab(\filt0|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[3]~43 ),
	.combout(\filt0|reg_div8[4]~44_combout ),
	.cout(\filt0|reg_div8[4]~45 ));
// synopsys translate_off
defparam \filt0|reg_div8[4]~44 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[4]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
fiftyfivenm_lcell_comb \filt0|reg_div8[5]~46 (
// Equation(s):
// \filt0|reg_div8[5]~46_combout  = (\filt0|Add3~10_combout  & ((\filt0|Add5~10_combout  & (\filt0|reg_div8[4]~45  & VCC)) # (!\filt0|Add5~10_combout  & (!\filt0|reg_div8[4]~45 )))) # (!\filt0|Add3~10_combout  & ((\filt0|Add5~10_combout  & 
// (!\filt0|reg_div8[4]~45 )) # (!\filt0|Add5~10_combout  & ((\filt0|reg_div8[4]~45 ) # (GND)))))
// \filt0|reg_div8[5]~47  = CARRY((\filt0|Add3~10_combout  & (!\filt0|Add5~10_combout  & !\filt0|reg_div8[4]~45 )) # (!\filt0|Add3~10_combout  & ((!\filt0|reg_div8[4]~45 ) # (!\filt0|Add5~10_combout ))))

	.dataa(\filt0|Add3~10_combout ),
	.datab(\filt0|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[4]~45 ),
	.combout(\filt0|reg_div8[5]~46_combout ),
	.cout(\filt0|reg_div8[5]~47 ));
// synopsys translate_off
defparam \filt0|reg_div8[5]~46 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[5]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
fiftyfivenm_lcell_comb \filt0|reg_div8[6]~48 (
// Equation(s):
// \filt0|reg_div8[6]~48_combout  = ((\filt0|Add5~12_combout  $ (\filt0|Add3~12_combout  $ (!\filt0|reg_div8[5]~47 )))) # (GND)
// \filt0|reg_div8[6]~49  = CARRY((\filt0|Add5~12_combout  & ((\filt0|Add3~12_combout ) # (!\filt0|reg_div8[5]~47 ))) # (!\filt0|Add5~12_combout  & (\filt0|Add3~12_combout  & !\filt0|reg_div8[5]~47 )))

	.dataa(\filt0|Add5~12_combout ),
	.datab(\filt0|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[5]~47 ),
	.combout(\filt0|reg_div8[6]~48_combout ),
	.cout(\filt0|reg_div8[6]~49 ));
// synopsys translate_off
defparam \filt0|reg_div8[6]~48 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[6]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
fiftyfivenm_lcell_comb \filt0|reg_div8[7]~50 (
// Equation(s):
// \filt0|reg_div8[7]~50_combout  = (\filt0|Add3~14_combout  & ((\filt0|Add5~14_combout  & (\filt0|reg_div8[6]~49  & VCC)) # (!\filt0|Add5~14_combout  & (!\filt0|reg_div8[6]~49 )))) # (!\filt0|Add3~14_combout  & ((\filt0|Add5~14_combout  & 
// (!\filt0|reg_div8[6]~49 )) # (!\filt0|Add5~14_combout  & ((\filt0|reg_div8[6]~49 ) # (GND)))))
// \filt0|reg_div8[7]~51  = CARRY((\filt0|Add3~14_combout  & (!\filt0|Add5~14_combout  & !\filt0|reg_div8[6]~49 )) # (!\filt0|Add3~14_combout  & ((!\filt0|reg_div8[6]~49 ) # (!\filt0|Add5~14_combout ))))

	.dataa(\filt0|Add3~14_combout ),
	.datab(\filt0|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[6]~49 ),
	.combout(\filt0|reg_div8[7]~50_combout ),
	.cout(\filt0|reg_div8[7]~51 ));
// synopsys translate_off
defparam \filt0|reg_div8[7]~50 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[7]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N27
dffeas \filt0|reg_div8[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[7]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[7] .is_wysiwyg = "true";
defparam \filt0|reg_div8[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
fiftyfivenm_lcell_comb \filt0|Mux27~0 (
// Equation(s):
// \filt0|Mux27~0_combout  = (\SW[0]~input_o  & ((\filt0|reg_div2 [5]) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((!\SW[1]~input_o  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\filt0|reg_div2 [5]),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\filt0|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux27~0 .lut_mask = 16'hCBC8;
defparam \filt0|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
fiftyfivenm_lcell_comb \filt0|Mux27~1 (
// Equation(s):
// \filt0|Mux27~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux27~0_combout  & ((\filt0|reg_div8 [7]))) # (!\filt0|Mux27~0_combout  & (\filt0|reg_div4 [6])))) # (!\SW[1]~input_o  & (((\filt0|Mux27~0_combout ))))

	.dataa(\filt0|reg_div4 [6]),
	.datab(\filt0|reg_div8 [7]),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|Mux27~0_combout ),
	.cin(gnd),
	.combout(\filt0|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux27~1 .lut_mask = 16'hCFA0;
defparam \filt0|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
fiftyfivenm_lcell_comb \filt0|reg_q[4]~feeder (
// Equation(s):
// \filt0|reg_q[4]~feeder_combout  = \filt0|Mux27~1_combout 

	.dataa(gnd),
	.datab(\filt0|Mux27~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[4]~feeder .lut_mask = 16'hCCCC;
defparam \filt0|reg_q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N28
fiftyfivenm_lcell_comb \filt0|reg_6~23 (
// Equation(s):
// \filt0|reg_6~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [8]),
	.cin(gnd),
	.combout(\filt0|reg_6~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~23 .lut_mask = 16'hF000;
defparam \filt0|reg_6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N29
dffeas \filt0|reg_6[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[8] .is_wysiwyg = "true";
defparam \filt0|reg_6[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
fiftyfivenm_lcell_comb \filt0|reg_7~23 (
// Equation(s):
// \filt0|reg_7~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [8]),
	.cin(gnd),
	.combout(\filt0|reg_7~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~23 .lut_mask = 16'hF000;
defparam \filt0|reg_7~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N11
dffeas \filt0|reg_7[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[8] .is_wysiwyg = "true";
defparam \filt0|reg_7[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
fiftyfivenm_lcell_comb \filt0|reg_8~23 (
// Equation(s):
// \filt0|reg_8~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [8])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_7 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~23 .lut_mask = 16'hC0C0;
defparam \filt0|reg_8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N1
dffeas \filt0|reg_8[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[8] .is_wysiwyg = "true";
defparam \filt0|reg_8[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
fiftyfivenm_lcell_comb \filt0|reg_9~23 (
// Equation(s):
// \filt0|reg_9~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [8])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_8 [8]),
	.cin(gnd),
	.combout(\filt0|reg_9~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~23 .lut_mask = 16'hCC00;
defparam \filt0|reg_9~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N3
dffeas \filt0|reg_9[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[8] .is_wysiwyg = "true";
defparam \filt0|reg_9[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N16
fiftyfivenm_lcell_comb \filt0|reg_10~23 (
// Equation(s):
// \filt0|reg_10~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [8])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_9 [8]),
	.cin(gnd),
	.combout(\filt0|reg_10~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~23 .lut_mask = 16'hCC00;
defparam \filt0|reg_10~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N17
dffeas \filt0|reg_10[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[8] .is_wysiwyg = "true";
defparam \filt0|reg_10[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
fiftyfivenm_lcell_comb \filt0|reg_11~23 (
// Equation(s):
// \filt0|reg_11~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [8])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_10 [8]),
	.cin(gnd),
	.combout(\filt0|reg_11~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~23 .lut_mask = 16'hCC00;
defparam \filt0|reg_11~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N23
dffeas \filt0|reg_11[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[8] .is_wysiwyg = "true";
defparam \filt0|reg_11[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
fiftyfivenm_lcell_comb \filt0|reg_7~24 (
// Equation(s):
// \filt0|reg_7~24_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [7]),
	.cin(gnd),
	.combout(\filt0|reg_7~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~24 .lut_mask = 16'hF000;
defparam \filt0|reg_7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N3
dffeas \filt0|reg_7[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[7] .is_wysiwyg = "true";
defparam \filt0|reg_7[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
fiftyfivenm_lcell_comb \filt0|reg_8~24 (
// Equation(s):
// \filt0|reg_8~24_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [7]),
	.cin(gnd),
	.combout(\filt0|reg_8~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~24 .lut_mask = 16'hF000;
defparam \filt0|reg_8~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N11
dffeas \filt0|reg_8[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[7] .is_wysiwyg = "true";
defparam \filt0|reg_8[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
fiftyfivenm_lcell_comb \filt0|reg_9~24 (
// Equation(s):
// \filt0|reg_9~24_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_8 [7]),
	.cin(gnd),
	.combout(\filt0|reg_9~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~24 .lut_mask = 16'hF000;
defparam \filt0|reg_9~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N15
dffeas \filt0|reg_9[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[7] .is_wysiwyg = "true";
defparam \filt0|reg_9[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
fiftyfivenm_lcell_comb \filt0|reg_10~24 (
// Equation(s):
// \filt0|reg_10~24_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [7])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_9 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_10~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~24 .lut_mask = 16'hC0C0;
defparam \filt0|reg_10~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N9
dffeas \filt0|reg_10[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[7] .is_wysiwyg = "true";
defparam \filt0|reg_10[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N4
fiftyfivenm_lcell_comb \filt0|reg_11~24 (
// Equation(s):
// \filt0|reg_11~24_combout  = (\filt0|reg_10 [7] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_10 [7]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_11~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~24 .lut_mask = 16'hCC00;
defparam \filt0|reg_11~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N5
dffeas \filt0|reg_11[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[7] .is_wysiwyg = "true";
defparam \filt0|reg_11[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
fiftyfivenm_lcell_comb \filt0|reg_7~25 (
// Equation(s):
// \filt0|reg_7~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [6])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_6 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~25 .lut_mask = 16'hC0C0;
defparam \filt0|reg_7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N5
dffeas \filt0|reg_7[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[6] .is_wysiwyg = "true";
defparam \filt0|reg_7[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
fiftyfivenm_lcell_comb \filt0|reg_8~25 (
// Equation(s):
// \filt0|reg_8~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [6]),
	.cin(gnd),
	.combout(\filt0|reg_8~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~25 .lut_mask = 16'hF000;
defparam \filt0|reg_8~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N5
dffeas \filt0|reg_8[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[6] .is_wysiwyg = "true";
defparam \filt0|reg_8[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
fiftyfivenm_lcell_comb \filt0|reg_9~25 (
// Equation(s):
// \filt0|reg_9~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [6])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_8 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_9~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~25 .lut_mask = 16'hC0C0;
defparam \filt0|reg_9~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N13
dffeas \filt0|reg_9[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[6] .is_wysiwyg = "true";
defparam \filt0|reg_9[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
fiftyfivenm_lcell_comb \filt0|reg_10~25 (
// Equation(s):
// \filt0|reg_10~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [6]),
	.cin(gnd),
	.combout(\filt0|reg_10~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~25 .lut_mask = 16'hF000;
defparam \filt0|reg_10~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N11
dffeas \filt0|reg_10[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[6] .is_wysiwyg = "true";
defparam \filt0|reg_10[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
fiftyfivenm_lcell_comb \filt0|reg_11~25 (
// Equation(s):
// \filt0|reg_11~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [6]),
	.cin(gnd),
	.combout(\filt0|reg_11~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~25 .lut_mask = 16'hF000;
defparam \filt0|reg_11~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N5
dffeas \filt0|reg_11[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[6] .is_wysiwyg = "true";
defparam \filt0|reg_11[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
fiftyfivenm_lcell_comb \filt0|reg_7~26 (
// Equation(s):
// \filt0|reg_7~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [5])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_6 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~26 .lut_mask = 16'hC0C0;
defparam \filt0|reg_7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N7
dffeas \filt0|reg_7[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[5] .is_wysiwyg = "true";
defparam \filt0|reg_7[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
fiftyfivenm_lcell_comb \filt0|reg_8~26 (
// Equation(s):
// \filt0|reg_8~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [5]),
	.cin(gnd),
	.combout(\filt0|reg_8~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~26 .lut_mask = 16'hF000;
defparam \filt0|reg_8~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N9
dffeas \filt0|reg_8[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[5] .is_wysiwyg = "true";
defparam \filt0|reg_8[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
fiftyfivenm_lcell_comb \filt0|reg_9~26 (
// Equation(s):
// \filt0|reg_9~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [5])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_8 [5]),
	.cin(gnd),
	.combout(\filt0|reg_9~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~26 .lut_mask = 16'hAA00;
defparam \filt0|reg_9~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N31
dffeas \filt0|reg_9[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[5] .is_wysiwyg = "true";
defparam \filt0|reg_9[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
fiftyfivenm_lcell_comb \filt0|reg_10~26 (
// Equation(s):
// \filt0|reg_10~26_combout  = (\filt0|reg_9 [5] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_9 [5]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_10~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~26 .lut_mask = 16'hF000;
defparam \filt0|reg_10~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N9
dffeas \filt0|reg_10[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[5] .is_wysiwyg = "true";
defparam \filt0|reg_10[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
fiftyfivenm_lcell_comb \filt0|reg_11~26 (
// Equation(s):
// \filt0|reg_11~26_combout  = (\filt0|reg_10 [5] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_10 [5]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_11~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~26 .lut_mask = 16'hF000;
defparam \filt0|reg_11~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N3
dffeas \filt0|reg_11[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[5] .is_wysiwyg = "true";
defparam \filt0|reg_11[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
fiftyfivenm_lcell_comb \filt0|reg_7~27 (
// Equation(s):
// \filt0|reg_7~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [4]),
	.cin(gnd),
	.combout(\filt0|reg_7~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~27 .lut_mask = 16'hF000;
defparam \filt0|reg_7~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N13
dffeas \filt0|reg_7[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[4] .is_wysiwyg = "true";
defparam \filt0|reg_7[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
fiftyfivenm_lcell_comb \filt0|reg_8~27 (
// Equation(s):
// \filt0|reg_8~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [4])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_7 [4]),
	.cin(gnd),
	.combout(\filt0|reg_8~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~27 .lut_mask = 16'hAA00;
defparam \filt0|reg_8~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N29
dffeas \filt0|reg_8[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[4] .is_wysiwyg = "true";
defparam \filt0|reg_8[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
fiftyfivenm_lcell_comb \filt0|reg_9~27 (
// Equation(s):
// \filt0|reg_9~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [4])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_8 [4]),
	.cin(gnd),
	.combout(\filt0|reg_9~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~27 .lut_mask = 16'hAA00;
defparam \filt0|reg_9~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N11
dffeas \filt0|reg_9[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[4] .is_wysiwyg = "true";
defparam \filt0|reg_9[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
fiftyfivenm_lcell_comb \filt0|reg_10~27 (
// Equation(s):
// \filt0|reg_10~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [4])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_9 [4]),
	.cin(gnd),
	.combout(\filt0|reg_10~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~27 .lut_mask = 16'hAA00;
defparam \filt0|reg_10~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N1
dffeas \filt0|reg_10[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[4] .is_wysiwyg = "true";
defparam \filt0|reg_10[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
fiftyfivenm_lcell_comb \filt0|reg_11~27 (
// Equation(s):
// \filt0|reg_11~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [4])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_10 [4]),
	.cin(gnd),
	.combout(\filt0|reg_11~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~27 .lut_mask = 16'hAA00;
defparam \filt0|reg_11~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N19
dffeas \filt0|reg_11[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[4] .is_wysiwyg = "true";
defparam \filt0|reg_11[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
fiftyfivenm_lcell_comb \filt0|reg_7~28 (
// Equation(s):
// \filt0|reg_7~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [3]),
	.cin(gnd),
	.combout(\filt0|reg_7~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~28 .lut_mask = 16'hF000;
defparam \filt0|reg_7~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N3
dffeas \filt0|reg_7[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[3] .is_wysiwyg = "true";
defparam \filt0|reg_7[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
fiftyfivenm_lcell_comb \filt0|reg_8~28 (
// Equation(s):
// \filt0|reg_8~28_combout  = (\filt0|reg_7 [3] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_7 [3]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~28 .lut_mask = 16'hA0A0;
defparam \filt0|reg_8~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N7
dffeas \filt0|reg_8[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[3] .is_wysiwyg = "true";
defparam \filt0|reg_8[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
fiftyfivenm_lcell_comb \filt0|reg_9~28 (
// Equation(s):
// \filt0|reg_9~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_8 [3]),
	.cin(gnd),
	.combout(\filt0|reg_9~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~28 .lut_mask = 16'hF000;
defparam \filt0|reg_9~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N1
dffeas \filt0|reg_9[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[3] .is_wysiwyg = "true";
defparam \filt0|reg_9[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
fiftyfivenm_lcell_comb \filt0|reg_10~28 (
// Equation(s):
// \filt0|reg_10~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [3])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_9 [3]),
	.cin(gnd),
	.combout(\filt0|reg_10~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~28 .lut_mask = 16'hAA00;
defparam \filt0|reg_10~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N7
dffeas \filt0|reg_10[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[3] .is_wysiwyg = "true";
defparam \filt0|reg_10[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
fiftyfivenm_lcell_comb \filt0|reg_11~28 (
// Equation(s):
// \filt0|reg_11~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [3])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_10 [3]),
	.cin(gnd),
	.combout(\filt0|reg_11~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~28 .lut_mask = 16'hAA00;
defparam \filt0|reg_11~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N9
dffeas \filt0|reg_11[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[3] .is_wysiwyg = "true";
defparam \filt0|reg_11[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
fiftyfivenm_lcell_comb \filt0|reg_7~29 (
// Equation(s):
// \filt0|reg_7~29_combout  = (\filt0|reg_6 [2] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_6 [2]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~29 .lut_mask = 16'hC0C0;
defparam \filt0|reg_7~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N21
dffeas \filt0|reg_7[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[2] .is_wysiwyg = "true";
defparam \filt0|reg_7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
fiftyfivenm_lcell_comb \filt0|reg_8~29 (
// Equation(s):
// \filt0|reg_8~29_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [2]),
	.cin(gnd),
	.combout(\filt0|reg_8~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~29 .lut_mask = 16'hF000;
defparam \filt0|reg_8~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N7
dffeas \filt0|reg_8[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[2] .is_wysiwyg = "true";
defparam \filt0|reg_8[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
fiftyfivenm_lcell_comb \filt0|reg_9~29 (
// Equation(s):
// \filt0|reg_9~29_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [2])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_8 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_9~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~29 .lut_mask = 16'hC0C0;
defparam \filt0|reg_9~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N3
dffeas \filt0|reg_9[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[2] .is_wysiwyg = "true";
defparam \filt0|reg_9[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
fiftyfivenm_lcell_comb \filt0|reg_10~29 (
// Equation(s):
// \filt0|reg_10~29_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [2])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_9 [2]),
	.cin(gnd),
	.combout(\filt0|reg_10~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~29 .lut_mask = 16'hAA00;
defparam \filt0|reg_10~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N25
dffeas \filt0|reg_10[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[2] .is_wysiwyg = "true";
defparam \filt0|reg_10[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
fiftyfivenm_lcell_comb \filt0|reg_11~29 (
// Equation(s):
// \filt0|reg_11~29_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [2])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_10 [2]),
	.cin(gnd),
	.combout(\filt0|reg_11~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~29 .lut_mask = 16'hAA00;
defparam \filt0|reg_11~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N15
dffeas \filt0|reg_11[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[2] .is_wysiwyg = "true";
defparam \filt0|reg_11[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
fiftyfivenm_lcell_comb \filt0|reg_7~30 (
// Equation(s):
// \filt0|reg_7~30_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [1]),
	.cin(gnd),
	.combout(\filt0|reg_7~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~30 .lut_mask = 16'hF000;
defparam \filt0|reg_7~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N15
dffeas \filt0|reg_7[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[1] .is_wysiwyg = "true";
defparam \filt0|reg_7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
fiftyfivenm_lcell_comb \filt0|reg_8~30 (
// Equation(s):
// \filt0|reg_8~30_combout  = (\filt0|reg_7 [1] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_7 [1]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~30 .lut_mask = 16'hC0C0;
defparam \filt0|reg_8~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N9
dffeas \filt0|reg_8[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[1] .is_wysiwyg = "true";
defparam \filt0|reg_8[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
fiftyfivenm_lcell_comb \filt0|reg_9~30 (
// Equation(s):
// \filt0|reg_9~30_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [1])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_8 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_9~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~30 .lut_mask = 16'hC0C0;
defparam \filt0|reg_9~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N11
dffeas \filt0|reg_9[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[1] .is_wysiwyg = "true";
defparam \filt0|reg_9[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
fiftyfivenm_lcell_comb \filt0|reg_10~30 (
// Equation(s):
// \filt0|reg_10~30_combout  = (\filt0|reg_9 [1] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_9 [1]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_10~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~30 .lut_mask = 16'hF000;
defparam \filt0|reg_10~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N13
dffeas \filt0|reg_10[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[1] .is_wysiwyg = "true";
defparam \filt0|reg_10[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
fiftyfivenm_lcell_comb \filt0|reg_11~30 (
// Equation(s):
// \filt0|reg_11~30_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [1])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_10 [1]),
	.cin(gnd),
	.combout(\filt0|reg_11~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~30 .lut_mask = 16'hAA00;
defparam \filt0|reg_11~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N3
dffeas \filt0|reg_11[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[1] .is_wysiwyg = "true";
defparam \filt0|reg_11[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
fiftyfivenm_lcell_comb \filt0|reg_7~31 (
// Equation(s):
// \filt0|reg_7~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [0]),
	.cin(gnd),
	.combout(\filt0|reg_7~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~31 .lut_mask = 16'hF000;
defparam \filt0|reg_7~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N1
dffeas \filt0|reg_7[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[0] .is_wysiwyg = "true";
defparam \filt0|reg_7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
fiftyfivenm_lcell_comb \filt0|reg_8~31 (
// Equation(s):
// \filt0|reg_8~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [0])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_7 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~31 .lut_mask = 16'hC0C0;
defparam \filt0|reg_8~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N9
dffeas \filt0|reg_8[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[0] .is_wysiwyg = "true";
defparam \filt0|reg_8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N30
fiftyfivenm_lcell_comb \filt0|reg_9~31 (
// Equation(s):
// \filt0|reg_9~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [0])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_8 [0]),
	.cin(gnd),
	.combout(\filt0|reg_9~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~31 .lut_mask = 16'hAA00;
defparam \filt0|reg_9~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N31
dffeas \filt0|reg_9[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[0] .is_wysiwyg = "true";
defparam \filt0|reg_9[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
fiftyfivenm_lcell_comb \filt0|reg_10~31 (
// Equation(s):
// \filt0|reg_10~31_combout  = (\filt0|reg_9 [0] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_9 [0]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_10~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~31 .lut_mask = 16'hF000;
defparam \filt0|reg_10~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N15
dffeas \filt0|reg_10[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[0] .is_wysiwyg = "true";
defparam \filt0|reg_10[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
fiftyfivenm_lcell_comb \filt0|reg_11~31 (
// Equation(s):
// \filt0|reg_11~31_combout  = (\filt0|reg_10 [0] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_10 [0]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_11~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~31 .lut_mask = 16'hF000;
defparam \filt0|reg_11~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N21
dffeas \filt0|reg_11[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[0] .is_wysiwyg = "true";
defparam \filt0|reg_11[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
fiftyfivenm_lcell_comb \filt0|Add10~0 (
// Equation(s):
// \filt0|Add10~0_combout  = (\filt0|reg_10 [0] & (\filt0|reg_11 [0] $ (VCC))) # (!\filt0|reg_10 [0] & (\filt0|reg_11 [0] & VCC))
// \filt0|Add10~1  = CARRY((\filt0|reg_10 [0] & \filt0|reg_11 [0]))

	.dataa(\filt0|reg_10 [0]),
	.datab(\filt0|reg_11 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add10~0_combout ),
	.cout(\filt0|Add10~1 ));
// synopsys translate_off
defparam \filt0|Add10~0 .lut_mask = 16'h6688;
defparam \filt0|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
fiftyfivenm_lcell_comb \filt0|Add10~2 (
// Equation(s):
// \filt0|Add10~2_combout  = (\filt0|reg_10 [1] & ((\filt0|reg_11 [1] & (\filt0|Add10~1  & VCC)) # (!\filt0|reg_11 [1] & (!\filt0|Add10~1 )))) # (!\filt0|reg_10 [1] & ((\filt0|reg_11 [1] & (!\filt0|Add10~1 )) # (!\filt0|reg_11 [1] & ((\filt0|Add10~1 ) # 
// (GND)))))
// \filt0|Add10~3  = CARRY((\filt0|reg_10 [1] & (!\filt0|reg_11 [1] & !\filt0|Add10~1 )) # (!\filt0|reg_10 [1] & ((!\filt0|Add10~1 ) # (!\filt0|reg_11 [1]))))

	.dataa(\filt0|reg_10 [1]),
	.datab(\filt0|reg_11 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~1 ),
	.combout(\filt0|Add10~2_combout ),
	.cout(\filt0|Add10~3 ));
// synopsys translate_off
defparam \filt0|Add10~2 .lut_mask = 16'h9617;
defparam \filt0|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
fiftyfivenm_lcell_comb \filt0|Add10~4 (
// Equation(s):
// \filt0|Add10~4_combout  = ((\filt0|reg_11 [2] $ (\filt0|reg_10 [2] $ (!\filt0|Add10~3 )))) # (GND)
// \filt0|Add10~5  = CARRY((\filt0|reg_11 [2] & ((\filt0|reg_10 [2]) # (!\filt0|Add10~3 ))) # (!\filt0|reg_11 [2] & (\filt0|reg_10 [2] & !\filt0|Add10~3 )))

	.dataa(\filt0|reg_11 [2]),
	.datab(\filt0|reg_10 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~3 ),
	.combout(\filt0|Add10~4_combout ),
	.cout(\filt0|Add10~5 ));
// synopsys translate_off
defparam \filt0|Add10~4 .lut_mask = 16'h698E;
defparam \filt0|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
fiftyfivenm_lcell_comb \filt0|Add10~6 (
// Equation(s):
// \filt0|Add10~6_combout  = (\filt0|reg_10 [3] & ((\filt0|reg_11 [3] & (\filt0|Add10~5  & VCC)) # (!\filt0|reg_11 [3] & (!\filt0|Add10~5 )))) # (!\filt0|reg_10 [3] & ((\filt0|reg_11 [3] & (!\filt0|Add10~5 )) # (!\filt0|reg_11 [3] & ((\filt0|Add10~5 ) # 
// (GND)))))
// \filt0|Add10~7  = CARRY((\filt0|reg_10 [3] & (!\filt0|reg_11 [3] & !\filt0|Add10~5 )) # (!\filt0|reg_10 [3] & ((!\filt0|Add10~5 ) # (!\filt0|reg_11 [3]))))

	.dataa(\filt0|reg_10 [3]),
	.datab(\filt0|reg_11 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~5 ),
	.combout(\filt0|Add10~6_combout ),
	.cout(\filt0|Add10~7 ));
// synopsys translate_off
defparam \filt0|Add10~6 .lut_mask = 16'h9617;
defparam \filt0|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
fiftyfivenm_lcell_comb \filt0|Add10~8 (
// Equation(s):
// \filt0|Add10~8_combout  = ((\filt0|reg_11 [4] $ (\filt0|reg_10 [4] $ (!\filt0|Add10~7 )))) # (GND)
// \filt0|Add10~9  = CARRY((\filt0|reg_11 [4] & ((\filt0|reg_10 [4]) # (!\filt0|Add10~7 ))) # (!\filt0|reg_11 [4] & (\filt0|reg_10 [4] & !\filt0|Add10~7 )))

	.dataa(\filt0|reg_11 [4]),
	.datab(\filt0|reg_10 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~7 ),
	.combout(\filt0|Add10~8_combout ),
	.cout(\filt0|Add10~9 ));
// synopsys translate_off
defparam \filt0|Add10~8 .lut_mask = 16'h698E;
defparam \filt0|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
fiftyfivenm_lcell_comb \filt0|Add10~10 (
// Equation(s):
// \filt0|Add10~10_combout  = (\filt0|reg_11 [5] & ((\filt0|reg_10 [5] & (\filt0|Add10~9  & VCC)) # (!\filt0|reg_10 [5] & (!\filt0|Add10~9 )))) # (!\filt0|reg_11 [5] & ((\filt0|reg_10 [5] & (!\filt0|Add10~9 )) # (!\filt0|reg_10 [5] & ((\filt0|Add10~9 ) # 
// (GND)))))
// \filt0|Add10~11  = CARRY((\filt0|reg_11 [5] & (!\filt0|reg_10 [5] & !\filt0|Add10~9 )) # (!\filt0|reg_11 [5] & ((!\filt0|Add10~9 ) # (!\filt0|reg_10 [5]))))

	.dataa(\filt0|reg_11 [5]),
	.datab(\filt0|reg_10 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~9 ),
	.combout(\filt0|Add10~10_combout ),
	.cout(\filt0|Add10~11 ));
// synopsys translate_off
defparam \filt0|Add10~10 .lut_mask = 16'h9617;
defparam \filt0|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
fiftyfivenm_lcell_comb \filt0|Add10~12 (
// Equation(s):
// \filt0|Add10~12_combout  = ((\filt0|reg_10 [6] $ (\filt0|reg_11 [6] $ (!\filt0|Add10~11 )))) # (GND)
// \filt0|Add10~13  = CARRY((\filt0|reg_10 [6] & ((\filt0|reg_11 [6]) # (!\filt0|Add10~11 ))) # (!\filt0|reg_10 [6] & (\filt0|reg_11 [6] & !\filt0|Add10~11 )))

	.dataa(\filt0|reg_10 [6]),
	.datab(\filt0|reg_11 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~11 ),
	.combout(\filt0|Add10~12_combout ),
	.cout(\filt0|Add10~13 ));
// synopsys translate_off
defparam \filt0|Add10~12 .lut_mask = 16'h698E;
defparam \filt0|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
fiftyfivenm_lcell_comb \filt0|Add10~14 (
// Equation(s):
// \filt0|Add10~14_combout  = (\filt0|reg_11 [7] & ((\filt0|reg_10 [7] & (\filt0|Add10~13  & VCC)) # (!\filt0|reg_10 [7] & (!\filt0|Add10~13 )))) # (!\filt0|reg_11 [7] & ((\filt0|reg_10 [7] & (!\filt0|Add10~13 )) # (!\filt0|reg_10 [7] & ((\filt0|Add10~13 ) # 
// (GND)))))
// \filt0|Add10~15  = CARRY((\filt0|reg_11 [7] & (!\filt0|reg_10 [7] & !\filt0|Add10~13 )) # (!\filt0|reg_11 [7] & ((!\filt0|Add10~13 ) # (!\filt0|reg_10 [7]))))

	.dataa(\filt0|reg_11 [7]),
	.datab(\filt0|reg_10 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~13 ),
	.combout(\filt0|Add10~14_combout ),
	.cout(\filt0|Add10~15 ));
// synopsys translate_off
defparam \filt0|Add10~14 .lut_mask = 16'h9617;
defparam \filt0|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
fiftyfivenm_lcell_comb \filt0|Add10~16 (
// Equation(s):
// \filt0|Add10~16_combout  = ((\filt0|reg_11 [8] $ (\filt0|reg_10 [8] $ (!\filt0|Add10~15 )))) # (GND)
// \filt0|Add10~17  = CARRY((\filt0|reg_11 [8] & ((\filt0|reg_10 [8]) # (!\filt0|Add10~15 ))) # (!\filt0|reg_11 [8] & (\filt0|reg_10 [8] & !\filt0|Add10~15 )))

	.dataa(\filt0|reg_11 [8]),
	.datab(\filt0|reg_10 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~15 ),
	.combout(\filt0|Add10~16_combout ),
	.cout(\filt0|Add10~17 ));
// synopsys translate_off
defparam \filt0|Add10~16 .lut_mask = 16'h698E;
defparam \filt0|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
fiftyfivenm_lcell_comb \filt0|Add8~0 (
// Equation(s):
// \filt0|Add8~0_combout  = (\filt0|reg_9 [0] & (\filt0|reg_8 [0] $ (VCC))) # (!\filt0|reg_9 [0] & (\filt0|reg_8 [0] & VCC))
// \filt0|Add8~1  = CARRY((\filt0|reg_9 [0] & \filt0|reg_8 [0]))

	.dataa(\filt0|reg_9 [0]),
	.datab(\filt0|reg_8 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add8~0_combout ),
	.cout(\filt0|Add8~1 ));
// synopsys translate_off
defparam \filt0|Add8~0 .lut_mask = 16'h6688;
defparam \filt0|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
fiftyfivenm_lcell_comb \filt0|Add8~2 (
// Equation(s):
// \filt0|Add8~2_combout  = (\filt0|reg_8 [1] & ((\filt0|reg_9 [1] & (\filt0|Add8~1  & VCC)) # (!\filt0|reg_9 [1] & (!\filt0|Add8~1 )))) # (!\filt0|reg_8 [1] & ((\filt0|reg_9 [1] & (!\filt0|Add8~1 )) # (!\filt0|reg_9 [1] & ((\filt0|Add8~1 ) # (GND)))))
// \filt0|Add8~3  = CARRY((\filt0|reg_8 [1] & (!\filt0|reg_9 [1] & !\filt0|Add8~1 )) # (!\filt0|reg_8 [1] & ((!\filt0|Add8~1 ) # (!\filt0|reg_9 [1]))))

	.dataa(\filt0|reg_8 [1]),
	.datab(\filt0|reg_9 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~1 ),
	.combout(\filt0|Add8~2_combout ),
	.cout(\filt0|Add8~3 ));
// synopsys translate_off
defparam \filt0|Add8~2 .lut_mask = 16'h9617;
defparam \filt0|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
fiftyfivenm_lcell_comb \filt0|Add8~4 (
// Equation(s):
// \filt0|Add8~4_combout  = ((\filt0|reg_9 [2] $ (\filt0|reg_8 [2] $ (!\filt0|Add8~3 )))) # (GND)
// \filt0|Add8~5  = CARRY((\filt0|reg_9 [2] & ((\filt0|reg_8 [2]) # (!\filt0|Add8~3 ))) # (!\filt0|reg_9 [2] & (\filt0|reg_8 [2] & !\filt0|Add8~3 )))

	.dataa(\filt0|reg_9 [2]),
	.datab(\filt0|reg_8 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~3 ),
	.combout(\filt0|Add8~4_combout ),
	.cout(\filt0|Add8~5 ));
// synopsys translate_off
defparam \filt0|Add8~4 .lut_mask = 16'h698E;
defparam \filt0|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
fiftyfivenm_lcell_comb \filt0|Add8~6 (
// Equation(s):
// \filt0|Add8~6_combout  = (\filt0|reg_8 [3] & ((\filt0|reg_9 [3] & (\filt0|Add8~5  & VCC)) # (!\filt0|reg_9 [3] & (!\filt0|Add8~5 )))) # (!\filt0|reg_8 [3] & ((\filt0|reg_9 [3] & (!\filt0|Add8~5 )) # (!\filt0|reg_9 [3] & ((\filt0|Add8~5 ) # (GND)))))
// \filt0|Add8~7  = CARRY((\filt0|reg_8 [3] & (!\filt0|reg_9 [3] & !\filt0|Add8~5 )) # (!\filt0|reg_8 [3] & ((!\filt0|Add8~5 ) # (!\filt0|reg_9 [3]))))

	.dataa(\filt0|reg_8 [3]),
	.datab(\filt0|reg_9 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~5 ),
	.combout(\filt0|Add8~6_combout ),
	.cout(\filt0|Add8~7 ));
// synopsys translate_off
defparam \filt0|Add8~6 .lut_mask = 16'h9617;
defparam \filt0|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
fiftyfivenm_lcell_comb \filt0|Add8~8 (
// Equation(s):
// \filt0|Add8~8_combout  = ((\filt0|reg_9 [4] $ (\filt0|reg_8 [4] $ (!\filt0|Add8~7 )))) # (GND)
// \filt0|Add8~9  = CARRY((\filt0|reg_9 [4] & ((\filt0|reg_8 [4]) # (!\filt0|Add8~7 ))) # (!\filt0|reg_9 [4] & (\filt0|reg_8 [4] & !\filt0|Add8~7 )))

	.dataa(\filt0|reg_9 [4]),
	.datab(\filt0|reg_8 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~7 ),
	.combout(\filt0|Add8~8_combout ),
	.cout(\filt0|Add8~9 ));
// synopsys translate_off
defparam \filt0|Add8~8 .lut_mask = 16'h698E;
defparam \filt0|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
fiftyfivenm_lcell_comb \filt0|Add8~10 (
// Equation(s):
// \filt0|Add8~10_combout  = (\filt0|reg_8 [5] & ((\filt0|reg_9 [5] & (\filt0|Add8~9  & VCC)) # (!\filt0|reg_9 [5] & (!\filt0|Add8~9 )))) # (!\filt0|reg_8 [5] & ((\filt0|reg_9 [5] & (!\filt0|Add8~9 )) # (!\filt0|reg_9 [5] & ((\filt0|Add8~9 ) # (GND)))))
// \filt0|Add8~11  = CARRY((\filt0|reg_8 [5] & (!\filt0|reg_9 [5] & !\filt0|Add8~9 )) # (!\filt0|reg_8 [5] & ((!\filt0|Add8~9 ) # (!\filt0|reg_9 [5]))))

	.dataa(\filt0|reg_8 [5]),
	.datab(\filt0|reg_9 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~9 ),
	.combout(\filt0|Add8~10_combout ),
	.cout(\filt0|Add8~11 ));
// synopsys translate_off
defparam \filt0|Add8~10 .lut_mask = 16'h9617;
defparam \filt0|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
fiftyfivenm_lcell_comb \filt0|Add8~12 (
// Equation(s):
// \filt0|Add8~12_combout  = ((\filt0|reg_9 [6] $ (\filt0|reg_8 [6] $ (!\filt0|Add8~11 )))) # (GND)
// \filt0|Add8~13  = CARRY((\filt0|reg_9 [6] & ((\filt0|reg_8 [6]) # (!\filt0|Add8~11 ))) # (!\filt0|reg_9 [6] & (\filt0|reg_8 [6] & !\filt0|Add8~11 )))

	.dataa(\filt0|reg_9 [6]),
	.datab(\filt0|reg_8 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~11 ),
	.combout(\filt0|Add8~12_combout ),
	.cout(\filt0|Add8~13 ));
// synopsys translate_off
defparam \filt0|Add8~12 .lut_mask = 16'h698E;
defparam \filt0|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
fiftyfivenm_lcell_comb \filt0|Add8~14 (
// Equation(s):
// \filt0|Add8~14_combout  = (\filt0|reg_8 [7] & ((\filt0|reg_9 [7] & (\filt0|Add8~13  & VCC)) # (!\filt0|reg_9 [7] & (!\filt0|Add8~13 )))) # (!\filt0|reg_8 [7] & ((\filt0|reg_9 [7] & (!\filt0|Add8~13 )) # (!\filt0|reg_9 [7] & ((\filt0|Add8~13 ) # (GND)))))
// \filt0|Add8~15  = CARRY((\filt0|reg_8 [7] & (!\filt0|reg_9 [7] & !\filt0|Add8~13 )) # (!\filt0|reg_8 [7] & ((!\filt0|Add8~13 ) # (!\filt0|reg_9 [7]))))

	.dataa(\filt0|reg_8 [7]),
	.datab(\filt0|reg_9 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~13 ),
	.combout(\filt0|Add8~14_combout ),
	.cout(\filt0|Add8~15 ));
// synopsys translate_off
defparam \filt0|Add8~14 .lut_mask = 16'h9617;
defparam \filt0|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
fiftyfivenm_lcell_comb \filt0|Add8~16 (
// Equation(s):
// \filt0|Add8~16_combout  = ((\filt0|reg_8 [8] $ (\filt0|reg_9 [8] $ (!\filt0|Add8~15 )))) # (GND)
// \filt0|Add8~17  = CARRY((\filt0|reg_8 [8] & ((\filt0|reg_9 [8]) # (!\filt0|Add8~15 ))) # (!\filt0|reg_8 [8] & (\filt0|reg_9 [8] & !\filt0|Add8~15 )))

	.dataa(\filt0|reg_8 [8]),
	.datab(\filt0|reg_9 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~15 ),
	.combout(\filt0|Add8~16_combout ),
	.cout(\filt0|Add8~17 ));
// synopsys translate_off
defparam \filt0|Add8~16 .lut_mask = 16'h698E;
defparam \filt0|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
fiftyfivenm_lcell_comb \filt0|Add9~0 (
// Equation(s):
// \filt0|Add9~0_combout  = (\filt0|Add8~0_combout  & (\filt0|Add10~0_combout  $ (VCC))) # (!\filt0|Add8~0_combout  & (\filt0|Add10~0_combout  & VCC))
// \filt0|Add9~1  = CARRY((\filt0|Add8~0_combout  & \filt0|Add10~0_combout ))

	.dataa(\filt0|Add8~0_combout ),
	.datab(\filt0|Add10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add9~0_combout ),
	.cout(\filt0|Add9~1 ));
// synopsys translate_off
defparam \filt0|Add9~0 .lut_mask = 16'h6688;
defparam \filt0|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
fiftyfivenm_lcell_comb \filt0|Add9~2 (
// Equation(s):
// \filt0|Add9~2_combout  = (\filt0|Add8~2_combout  & ((\filt0|Add10~2_combout  & (\filt0|Add9~1  & VCC)) # (!\filt0|Add10~2_combout  & (!\filt0|Add9~1 )))) # (!\filt0|Add8~2_combout  & ((\filt0|Add10~2_combout  & (!\filt0|Add9~1 )) # 
// (!\filt0|Add10~2_combout  & ((\filt0|Add9~1 ) # (GND)))))
// \filt0|Add9~3  = CARRY((\filt0|Add8~2_combout  & (!\filt0|Add10~2_combout  & !\filt0|Add9~1 )) # (!\filt0|Add8~2_combout  & ((!\filt0|Add9~1 ) # (!\filt0|Add10~2_combout ))))

	.dataa(\filt0|Add8~2_combout ),
	.datab(\filt0|Add10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~1 ),
	.combout(\filt0|Add9~2_combout ),
	.cout(\filt0|Add9~3 ));
// synopsys translate_off
defparam \filt0|Add9~2 .lut_mask = 16'h9617;
defparam \filt0|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
fiftyfivenm_lcell_comb \filt0|Add9~4 (
// Equation(s):
// \filt0|Add9~4_combout  = ((\filt0|Add10~4_combout  $ (\filt0|Add8~4_combout  $ (!\filt0|Add9~3 )))) # (GND)
// \filt0|Add9~5  = CARRY((\filt0|Add10~4_combout  & ((\filt0|Add8~4_combout ) # (!\filt0|Add9~3 ))) # (!\filt0|Add10~4_combout  & (\filt0|Add8~4_combout  & !\filt0|Add9~3 )))

	.dataa(\filt0|Add10~4_combout ),
	.datab(\filt0|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~3 ),
	.combout(\filt0|Add9~4_combout ),
	.cout(\filt0|Add9~5 ));
// synopsys translate_off
defparam \filt0|Add9~4 .lut_mask = 16'h698E;
defparam \filt0|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
fiftyfivenm_lcell_comb \filt0|Add9~6 (
// Equation(s):
// \filt0|Add9~6_combout  = (\filt0|Add10~6_combout  & ((\filt0|Add8~6_combout  & (\filt0|Add9~5  & VCC)) # (!\filt0|Add8~6_combout  & (!\filt0|Add9~5 )))) # (!\filt0|Add10~6_combout  & ((\filt0|Add8~6_combout  & (!\filt0|Add9~5 )) # (!\filt0|Add8~6_combout  
// & ((\filt0|Add9~5 ) # (GND)))))
// \filt0|Add9~7  = CARRY((\filt0|Add10~6_combout  & (!\filt0|Add8~6_combout  & !\filt0|Add9~5 )) # (!\filt0|Add10~6_combout  & ((!\filt0|Add9~5 ) # (!\filt0|Add8~6_combout ))))

	.dataa(\filt0|Add10~6_combout ),
	.datab(\filt0|Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~5 ),
	.combout(\filt0|Add9~6_combout ),
	.cout(\filt0|Add9~7 ));
// synopsys translate_off
defparam \filt0|Add9~6 .lut_mask = 16'h9617;
defparam \filt0|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
fiftyfivenm_lcell_comb \filt0|Add9~8 (
// Equation(s):
// \filt0|Add9~8_combout  = ((\filt0|Add10~8_combout  $ (\filt0|Add8~8_combout  $ (!\filt0|Add9~7 )))) # (GND)
// \filt0|Add9~9  = CARRY((\filt0|Add10~8_combout  & ((\filt0|Add8~8_combout ) # (!\filt0|Add9~7 ))) # (!\filt0|Add10~8_combout  & (\filt0|Add8~8_combout  & !\filt0|Add9~7 )))

	.dataa(\filt0|Add10~8_combout ),
	.datab(\filt0|Add8~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~7 ),
	.combout(\filt0|Add9~8_combout ),
	.cout(\filt0|Add9~9 ));
// synopsys translate_off
defparam \filt0|Add9~8 .lut_mask = 16'h698E;
defparam \filt0|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
fiftyfivenm_lcell_comb \filt0|Add9~10 (
// Equation(s):
// \filt0|Add9~10_combout  = (\filt0|Add8~10_combout  & ((\filt0|Add10~10_combout  & (\filt0|Add9~9  & VCC)) # (!\filt0|Add10~10_combout  & (!\filt0|Add9~9 )))) # (!\filt0|Add8~10_combout  & ((\filt0|Add10~10_combout  & (!\filt0|Add9~9 )) # 
// (!\filt0|Add10~10_combout  & ((\filt0|Add9~9 ) # (GND)))))
// \filt0|Add9~11  = CARRY((\filt0|Add8~10_combout  & (!\filt0|Add10~10_combout  & !\filt0|Add9~9 )) # (!\filt0|Add8~10_combout  & ((!\filt0|Add9~9 ) # (!\filt0|Add10~10_combout ))))

	.dataa(\filt0|Add8~10_combout ),
	.datab(\filt0|Add10~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~9 ),
	.combout(\filt0|Add9~10_combout ),
	.cout(\filt0|Add9~11 ));
// synopsys translate_off
defparam \filt0|Add9~10 .lut_mask = 16'h9617;
defparam \filt0|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
fiftyfivenm_lcell_comb \filt0|Add9~12 (
// Equation(s):
// \filt0|Add9~12_combout  = ((\filt0|Add8~12_combout  $ (\filt0|Add10~12_combout  $ (!\filt0|Add9~11 )))) # (GND)
// \filt0|Add9~13  = CARRY((\filt0|Add8~12_combout  & ((\filt0|Add10~12_combout ) # (!\filt0|Add9~11 ))) # (!\filt0|Add8~12_combout  & (\filt0|Add10~12_combout  & !\filt0|Add9~11 )))

	.dataa(\filt0|Add8~12_combout ),
	.datab(\filt0|Add10~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~11 ),
	.combout(\filt0|Add9~12_combout ),
	.cout(\filt0|Add9~13 ));
// synopsys translate_off
defparam \filt0|Add9~12 .lut_mask = 16'h698E;
defparam \filt0|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
fiftyfivenm_lcell_comb \filt0|Add9~14 (
// Equation(s):
// \filt0|Add9~14_combout  = (\filt0|Add10~14_combout  & ((\filt0|Add8~14_combout  & (\filt0|Add9~13  & VCC)) # (!\filt0|Add8~14_combout  & (!\filt0|Add9~13 )))) # (!\filt0|Add10~14_combout  & ((\filt0|Add8~14_combout  & (!\filt0|Add9~13 )) # 
// (!\filt0|Add8~14_combout  & ((\filt0|Add9~13 ) # (GND)))))
// \filt0|Add9~15  = CARRY((\filt0|Add10~14_combout  & (!\filt0|Add8~14_combout  & !\filt0|Add9~13 )) # (!\filt0|Add10~14_combout  & ((!\filt0|Add9~13 ) # (!\filt0|Add8~14_combout ))))

	.dataa(\filt0|Add10~14_combout ),
	.datab(\filt0|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~13 ),
	.combout(\filt0|Add9~14_combout ),
	.cout(\filt0|Add9~15 ));
// synopsys translate_off
defparam \filt0|Add9~14 .lut_mask = 16'h9617;
defparam \filt0|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
fiftyfivenm_lcell_comb \filt0|Add9~16 (
// Equation(s):
// \filt0|Add9~16_combout  = ((\filt0|Add10~16_combout  $ (\filt0|Add8~16_combout  $ (!\filt0|Add9~15 )))) # (GND)
// \filt0|Add9~17  = CARRY((\filt0|Add10~16_combout  & ((\filt0|Add8~16_combout ) # (!\filt0|Add9~15 ))) # (!\filt0|Add10~16_combout  & (\filt0|Add8~16_combout  & !\filt0|Add9~15 )))

	.dataa(\filt0|Add10~16_combout ),
	.datab(\filt0|Add8~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~15 ),
	.combout(\filt0|Add9~16_combout ),
	.cout(\filt0|Add9~17 ));
// synopsys translate_off
defparam \filt0|Add9~16 .lut_mask = 16'h698E;
defparam \filt0|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
fiftyfivenm_lcell_comb \filt0|reg_12~23 (
// Equation(s):
// \filt0|reg_12~23_combout  = (\filt0|reg_11 [8] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_11 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_12~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~23 .lut_mask = 16'hAA00;
defparam \filt0|reg_12~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N9
dffeas \filt0|reg_12[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[8] .is_wysiwyg = "true";
defparam \filt0|reg_12[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
fiftyfivenm_lcell_comb \filt0|reg_13~23 (
// Equation(s):
// \filt0|reg_13~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [8])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_12 [8]),
	.cin(gnd),
	.combout(\filt0|reg_13~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~23 .lut_mask = 16'hCC00;
defparam \filt0|reg_13~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N9
dffeas \filt0|reg_13[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[8] .is_wysiwyg = "true";
defparam \filt0|reg_13[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
fiftyfivenm_lcell_comb \filt0|reg_14~23 (
// Equation(s):
// \filt0|reg_14~23_combout  = (\filt0|reg_13 [8] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_13 [8]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_14~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~23 .lut_mask = 16'hF000;
defparam \filt0|reg_14~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N3
dffeas \filt0|reg_14[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[8] .is_wysiwyg = "true";
defparam \filt0|reg_14[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
fiftyfivenm_lcell_comb \filt0|reg_12~24 (
// Equation(s):
// \filt0|reg_12~24_combout  = (\filt0|reg_11 [7] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_11 [7]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_12~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~24 .lut_mask = 16'hCC00;
defparam \filt0|reg_12~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N15
dffeas \filt0|reg_12[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[7] .is_wysiwyg = "true";
defparam \filt0|reg_12[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
fiftyfivenm_lcell_comb \filt0|reg_13~24 (
// Equation(s):
// \filt0|reg_13~24_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [7])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_12 [7]),
	.cin(gnd),
	.combout(\filt0|reg_13~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~24 .lut_mask = 16'hCC00;
defparam \filt0|reg_13~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N5
dffeas \filt0|reg_13[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[7] .is_wysiwyg = "true";
defparam \filt0|reg_13[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
fiftyfivenm_lcell_comb \filt0|reg_14~24 (
// Equation(s):
// \filt0|reg_14~24_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [7])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_13 [7]),
	.cin(gnd),
	.combout(\filt0|reg_14~24_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~24 .lut_mask = 16'hCC00;
defparam \filt0|reg_14~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N13
dffeas \filt0|reg_14[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[7] .is_wysiwyg = "true";
defparam \filt0|reg_14[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
fiftyfivenm_lcell_comb \filt0|reg_12~25 (
// Equation(s):
// \filt0|reg_12~25_combout  = (\filt0|reg_11 [6] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_11 [6]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_12~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~25 .lut_mask = 16'hF000;
defparam \filt0|reg_12~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N13
dffeas \filt0|reg_12[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[6] .is_wysiwyg = "true";
defparam \filt0|reg_12[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
fiftyfivenm_lcell_comb \filt0|reg_13~25 (
// Equation(s):
// \filt0|reg_13~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [6])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_12 [6]),
	.cin(gnd),
	.combout(\filt0|reg_13~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~25 .lut_mask = 16'hCC00;
defparam \filt0|reg_13~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N5
dffeas \filt0|reg_13[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[6] .is_wysiwyg = "true";
defparam \filt0|reg_13[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
fiftyfivenm_lcell_comb \filt0|reg_14~25 (
// Equation(s):
// \filt0|reg_14~25_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [6])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_13 [6]),
	.cin(gnd),
	.combout(\filt0|reg_14~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~25 .lut_mask = 16'hCC00;
defparam \filt0|reg_14~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N5
dffeas \filt0|reg_14[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[6] .is_wysiwyg = "true";
defparam \filt0|reg_14[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
fiftyfivenm_lcell_comb \filt0|reg_12~26 (
// Equation(s):
// \filt0|reg_12~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [5])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_11 [5]),
	.cin(gnd),
	.combout(\filt0|reg_12~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~26 .lut_mask = 16'hAA00;
defparam \filt0|reg_12~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N13
dffeas \filt0|reg_12[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[5] .is_wysiwyg = "true";
defparam \filt0|reg_12[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
fiftyfivenm_lcell_comb \filt0|reg_13~26 (
// Equation(s):
// \filt0|reg_13~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [5])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_12 [5]),
	.cin(gnd),
	.combout(\filt0|reg_13~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~26 .lut_mask = 16'hCC00;
defparam \filt0|reg_13~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N11
dffeas \filt0|reg_13[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[5] .is_wysiwyg = "true";
defparam \filt0|reg_13[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
fiftyfivenm_lcell_comb \filt0|reg_14~26 (
// Equation(s):
// \filt0|reg_14~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [5])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_13 [5]),
	.cin(gnd),
	.combout(\filt0|reg_14~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~26 .lut_mask = 16'hCC00;
defparam \filt0|reg_14~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N3
dffeas \filt0|reg_14[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[5] .is_wysiwyg = "true";
defparam \filt0|reg_14[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
fiftyfivenm_lcell_comb \filt0|reg_12~27 (
// Equation(s):
// \filt0|reg_12~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [4])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_11 [4]),
	.cin(gnd),
	.combout(\filt0|reg_12~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~27 .lut_mask = 16'hAA00;
defparam \filt0|reg_12~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N23
dffeas \filt0|reg_12[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[4] .is_wysiwyg = "true";
defparam \filt0|reg_12[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
fiftyfivenm_lcell_comb \filt0|reg_13~27 (
// Equation(s):
// \filt0|reg_13~27_combout  = (\filt0|reg_12 [4] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_12 [4]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_13~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~27 .lut_mask = 16'hF000;
defparam \filt0|reg_13~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N5
dffeas \filt0|reg_13[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[4] .is_wysiwyg = "true";
defparam \filt0|reg_13[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
fiftyfivenm_lcell_comb \filt0|reg_14~27 (
// Equation(s):
// \filt0|reg_14~27_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [4])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_13 [4]),
	.cin(gnd),
	.combout(\filt0|reg_14~27_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~27 .lut_mask = 16'hCC00;
defparam \filt0|reg_14~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N5
dffeas \filt0|reg_14[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[4] .is_wysiwyg = "true";
defparam \filt0|reg_14[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
fiftyfivenm_lcell_comb \filt0|reg_12~28 (
// Equation(s):
// \filt0|reg_12~28_combout  = (\filt0|reg_11 [3] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_11 [3]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_12~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~28 .lut_mask = 16'hF000;
defparam \filt0|reg_12~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N1
dffeas \filt0|reg_12[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[3] .is_wysiwyg = "true";
defparam \filt0|reg_12[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
fiftyfivenm_lcell_comb \filt0|reg_13~28 (
// Equation(s):
// \filt0|reg_13~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [3])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_12 [3]),
	.cin(gnd),
	.combout(\filt0|reg_13~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~28 .lut_mask = 16'hCC00;
defparam \filt0|reg_13~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N7
dffeas \filt0|reg_13[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[3] .is_wysiwyg = "true";
defparam \filt0|reg_13[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
fiftyfivenm_lcell_comb \filt0|reg_14~28 (
// Equation(s):
// \filt0|reg_14~28_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [3])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_13 [3]),
	.cin(gnd),
	.combout(\filt0|reg_14~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~28 .lut_mask = 16'hCC00;
defparam \filt0|reg_14~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N1
dffeas \filt0|reg_14[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[3] .is_wysiwyg = "true";
defparam \filt0|reg_14[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
fiftyfivenm_lcell_comb \filt0|reg_12~29 (
// Equation(s):
// \filt0|reg_12~29_combout  = (\filt0|reg_11 [2] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_11 [2]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_12~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~29 .lut_mask = 16'hF000;
defparam \filt0|reg_12~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \filt0|reg_12[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[2] .is_wysiwyg = "true";
defparam \filt0|reg_12[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
fiftyfivenm_lcell_comb \filt0|reg_13~29 (
// Equation(s):
// \filt0|reg_13~29_combout  = (\filt0|reg_12 [2] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_12 [2]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_13~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~29 .lut_mask = 16'hF000;
defparam \filt0|reg_13~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N1
dffeas \filt0|reg_13[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[2] .is_wysiwyg = "true";
defparam \filt0|reg_13[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
fiftyfivenm_lcell_comb \filt0|reg_14~29 (
// Equation(s):
// \filt0|reg_14~29_combout  = (\filt0|reg_13 [2] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_13 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_14~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~29 .lut_mask = 16'hAA00;
defparam \filt0|reg_14~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N15
dffeas \filt0|reg_14[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[2] .is_wysiwyg = "true";
defparam \filt0|reg_14[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
fiftyfivenm_lcell_comb \filt0|reg_12~30 (
// Equation(s):
// \filt0|reg_12~30_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [1])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_11 [1]),
	.cin(gnd),
	.combout(\filt0|reg_12~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~30 .lut_mask = 16'hAA00;
defparam \filt0|reg_12~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N5
dffeas \filt0|reg_12[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[1] .is_wysiwyg = "true";
defparam \filt0|reg_12[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
fiftyfivenm_lcell_comb \filt0|reg_13~30 (
// Equation(s):
// \filt0|reg_13~30_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [1])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_12 [1]),
	.cin(gnd),
	.combout(\filt0|reg_13~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~30 .lut_mask = 16'hCC00;
defparam \filt0|reg_13~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N7
dffeas \filt0|reg_13[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[1] .is_wysiwyg = "true";
defparam \filt0|reg_13[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
fiftyfivenm_lcell_comb \filt0|reg_14~30 (
// Equation(s):
// \filt0|reg_14~30_combout  = (\filt0|reg_13 [1] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_13 [1]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_14~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~30 .lut_mask = 16'hCC00;
defparam \filt0|reg_14~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N9
dffeas \filt0|reg_14[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[1] .is_wysiwyg = "true";
defparam \filt0|reg_14[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
fiftyfivenm_lcell_comb \filt0|reg_12~31 (
// Equation(s):
// \filt0|reg_12~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [0])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_11 [0]),
	.cin(gnd),
	.combout(\filt0|reg_12~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~31 .lut_mask = 16'hAA00;
defparam \filt0|reg_12~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N29
dffeas \filt0|reg_12[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[0] .is_wysiwyg = "true";
defparam \filt0|reg_12[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N26
fiftyfivenm_lcell_comb \filt0|reg_13~31 (
// Equation(s):
// \filt0|reg_13~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [0])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_12 [0]),
	.cin(gnd),
	.combout(\filt0|reg_13~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~31 .lut_mask = 16'hAA00;
defparam \filt0|reg_13~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N27
dffeas \filt0|reg_13[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[0] .is_wysiwyg = "true";
defparam \filt0|reg_13[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
fiftyfivenm_lcell_comb \filt0|reg_14~31 (
// Equation(s):
// \filt0|reg_14~31_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [0])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_13 [0]),
	.cin(gnd),
	.combout(\filt0|reg_14~31_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~31 .lut_mask = 16'hCC00;
defparam \filt0|reg_14~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \filt0|reg_14[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[0] .is_wysiwyg = "true";
defparam \filt0|reg_14[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
fiftyfivenm_lcell_comb \filt0|Add13~0 (
// Equation(s):
// \filt0|Add13~0_combout  = (\filt0|reg_14 [0] & (\filt0|reg_13 [0] $ (VCC))) # (!\filt0|reg_14 [0] & (\filt0|reg_13 [0] & VCC))
// \filt0|Add13~1  = CARRY((\filt0|reg_14 [0] & \filt0|reg_13 [0]))

	.dataa(\filt0|reg_14 [0]),
	.datab(\filt0|reg_13 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add13~0_combout ),
	.cout(\filt0|Add13~1 ));
// synopsys translate_off
defparam \filt0|Add13~0 .lut_mask = 16'h6688;
defparam \filt0|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
fiftyfivenm_lcell_comb \filt0|Add13~2 (
// Equation(s):
// \filt0|Add13~2_combout  = (\filt0|reg_14 [1] & ((\filt0|reg_13 [1] & (\filt0|Add13~1  & VCC)) # (!\filt0|reg_13 [1] & (!\filt0|Add13~1 )))) # (!\filt0|reg_14 [1] & ((\filt0|reg_13 [1] & (!\filt0|Add13~1 )) # (!\filt0|reg_13 [1] & ((\filt0|Add13~1 ) # 
// (GND)))))
// \filt0|Add13~3  = CARRY((\filt0|reg_14 [1] & (!\filt0|reg_13 [1] & !\filt0|Add13~1 )) # (!\filt0|reg_14 [1] & ((!\filt0|Add13~1 ) # (!\filt0|reg_13 [1]))))

	.dataa(\filt0|reg_14 [1]),
	.datab(\filt0|reg_13 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~1 ),
	.combout(\filt0|Add13~2_combout ),
	.cout(\filt0|Add13~3 ));
// synopsys translate_off
defparam \filt0|Add13~2 .lut_mask = 16'h9617;
defparam \filt0|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
fiftyfivenm_lcell_comb \filt0|Add13~4 (
// Equation(s):
// \filt0|Add13~4_combout  = ((\filt0|reg_13 [2] $ (\filt0|reg_14 [2] $ (!\filt0|Add13~3 )))) # (GND)
// \filt0|Add13~5  = CARRY((\filt0|reg_13 [2] & ((\filt0|reg_14 [2]) # (!\filt0|Add13~3 ))) # (!\filt0|reg_13 [2] & (\filt0|reg_14 [2] & !\filt0|Add13~3 )))

	.dataa(\filt0|reg_13 [2]),
	.datab(\filt0|reg_14 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~3 ),
	.combout(\filt0|Add13~4_combout ),
	.cout(\filt0|Add13~5 ));
// synopsys translate_off
defparam \filt0|Add13~4 .lut_mask = 16'h698E;
defparam \filt0|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
fiftyfivenm_lcell_comb \filt0|Add13~6 (
// Equation(s):
// \filt0|Add13~6_combout  = (\filt0|reg_13 [3] & ((\filt0|reg_14 [3] & (\filt0|Add13~5  & VCC)) # (!\filt0|reg_14 [3] & (!\filt0|Add13~5 )))) # (!\filt0|reg_13 [3] & ((\filt0|reg_14 [3] & (!\filt0|Add13~5 )) # (!\filt0|reg_14 [3] & ((\filt0|Add13~5 ) # 
// (GND)))))
// \filt0|Add13~7  = CARRY((\filt0|reg_13 [3] & (!\filt0|reg_14 [3] & !\filt0|Add13~5 )) # (!\filt0|reg_13 [3] & ((!\filt0|Add13~5 ) # (!\filt0|reg_14 [3]))))

	.dataa(\filt0|reg_13 [3]),
	.datab(\filt0|reg_14 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~5 ),
	.combout(\filt0|Add13~6_combout ),
	.cout(\filt0|Add13~7 ));
// synopsys translate_off
defparam \filt0|Add13~6 .lut_mask = 16'h9617;
defparam \filt0|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
fiftyfivenm_lcell_comb \filt0|Add13~8 (
// Equation(s):
// \filt0|Add13~8_combout  = ((\filt0|reg_13 [4] $ (\filt0|reg_14 [4] $ (!\filt0|Add13~7 )))) # (GND)
// \filt0|Add13~9  = CARRY((\filt0|reg_13 [4] & ((\filt0|reg_14 [4]) # (!\filt0|Add13~7 ))) # (!\filt0|reg_13 [4] & (\filt0|reg_14 [4] & !\filt0|Add13~7 )))

	.dataa(\filt0|reg_13 [4]),
	.datab(\filt0|reg_14 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~7 ),
	.combout(\filt0|Add13~8_combout ),
	.cout(\filt0|Add13~9 ));
// synopsys translate_off
defparam \filt0|Add13~8 .lut_mask = 16'h698E;
defparam \filt0|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
fiftyfivenm_lcell_comb \filt0|Add13~10 (
// Equation(s):
// \filt0|Add13~10_combout  = (\filt0|reg_13 [5] & ((\filt0|reg_14 [5] & (\filt0|Add13~9  & VCC)) # (!\filt0|reg_14 [5] & (!\filt0|Add13~9 )))) # (!\filt0|reg_13 [5] & ((\filt0|reg_14 [5] & (!\filt0|Add13~9 )) # (!\filt0|reg_14 [5] & ((\filt0|Add13~9 ) # 
// (GND)))))
// \filt0|Add13~11  = CARRY((\filt0|reg_13 [5] & (!\filt0|reg_14 [5] & !\filt0|Add13~9 )) # (!\filt0|reg_13 [5] & ((!\filt0|Add13~9 ) # (!\filt0|reg_14 [5]))))

	.dataa(\filt0|reg_13 [5]),
	.datab(\filt0|reg_14 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~9 ),
	.combout(\filt0|Add13~10_combout ),
	.cout(\filt0|Add13~11 ));
// synopsys translate_off
defparam \filt0|Add13~10 .lut_mask = 16'h9617;
defparam \filt0|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
fiftyfivenm_lcell_comb \filt0|Add13~12 (
// Equation(s):
// \filt0|Add13~12_combout  = ((\filt0|reg_14 [6] $ (\filt0|reg_13 [6] $ (!\filt0|Add13~11 )))) # (GND)
// \filt0|Add13~13  = CARRY((\filt0|reg_14 [6] & ((\filt0|reg_13 [6]) # (!\filt0|Add13~11 ))) # (!\filt0|reg_14 [6] & (\filt0|reg_13 [6] & !\filt0|Add13~11 )))

	.dataa(\filt0|reg_14 [6]),
	.datab(\filt0|reg_13 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~11 ),
	.combout(\filt0|Add13~12_combout ),
	.cout(\filt0|Add13~13 ));
// synopsys translate_off
defparam \filt0|Add13~12 .lut_mask = 16'h698E;
defparam \filt0|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
fiftyfivenm_lcell_comb \filt0|Add13~14 (
// Equation(s):
// \filt0|Add13~14_combout  = (\filt0|reg_14 [7] & ((\filt0|reg_13 [7] & (\filt0|Add13~13  & VCC)) # (!\filt0|reg_13 [7] & (!\filt0|Add13~13 )))) # (!\filt0|reg_14 [7] & ((\filt0|reg_13 [7] & (!\filt0|Add13~13 )) # (!\filt0|reg_13 [7] & ((\filt0|Add13~13 ) # 
// (GND)))))
// \filt0|Add13~15  = CARRY((\filt0|reg_14 [7] & (!\filt0|reg_13 [7] & !\filt0|Add13~13 )) # (!\filt0|reg_14 [7] & ((!\filt0|Add13~13 ) # (!\filt0|reg_13 [7]))))

	.dataa(\filt0|reg_14 [7]),
	.datab(\filt0|reg_13 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~13 ),
	.combout(\filt0|Add13~14_combout ),
	.cout(\filt0|Add13~15 ));
// synopsys translate_off
defparam \filt0|Add13~14 .lut_mask = 16'h9617;
defparam \filt0|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
fiftyfivenm_lcell_comb \filt0|Add13~16 (
// Equation(s):
// \filt0|Add13~16_combout  = ((\filt0|reg_14 [8] $ (\filt0|reg_13 [8] $ (!\filt0|Add13~15 )))) # (GND)
// \filt0|Add13~17  = CARRY((\filt0|reg_14 [8] & ((\filt0|reg_13 [8]) # (!\filt0|Add13~15 ))) # (!\filt0|reg_14 [8] & (\filt0|reg_13 [8] & !\filt0|Add13~15 )))

	.dataa(\filt0|reg_14 [8]),
	.datab(\filt0|reg_13 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~15 ),
	.combout(\filt0|Add13~16_combout ),
	.cout(\filt0|Add13~17 ));
// synopsys translate_off
defparam \filt0|Add13~16 .lut_mask = 16'h698E;
defparam \filt0|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
fiftyfivenm_lcell_comb \filt0|Add12~0 (
// Equation(s):
// \filt0|Add12~0_combout  = (\filt0|Add13~0_combout  & (\filt0|reg_12 [0] $ (VCC))) # (!\filt0|Add13~0_combout  & (\filt0|reg_12 [0] & VCC))
// \filt0|Add12~1  = CARRY((\filt0|Add13~0_combout  & \filt0|reg_12 [0]))

	.dataa(\filt0|Add13~0_combout ),
	.datab(\filt0|reg_12 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add12~0_combout ),
	.cout(\filt0|Add12~1 ));
// synopsys translate_off
defparam \filt0|Add12~0 .lut_mask = 16'h6688;
defparam \filt0|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
fiftyfivenm_lcell_comb \filt0|Add12~2 (
// Equation(s):
// \filt0|Add12~2_combout  = (\filt0|reg_12 [1] & ((\filt0|Add13~2_combout  & (\filt0|Add12~1  & VCC)) # (!\filt0|Add13~2_combout  & (!\filt0|Add12~1 )))) # (!\filt0|reg_12 [1] & ((\filt0|Add13~2_combout  & (!\filt0|Add12~1 )) # (!\filt0|Add13~2_combout  & 
// ((\filt0|Add12~1 ) # (GND)))))
// \filt0|Add12~3  = CARRY((\filt0|reg_12 [1] & (!\filt0|Add13~2_combout  & !\filt0|Add12~1 )) # (!\filt0|reg_12 [1] & ((!\filt0|Add12~1 ) # (!\filt0|Add13~2_combout ))))

	.dataa(\filt0|reg_12 [1]),
	.datab(\filt0|Add13~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~1 ),
	.combout(\filt0|Add12~2_combout ),
	.cout(\filt0|Add12~3 ));
// synopsys translate_off
defparam \filt0|Add12~2 .lut_mask = 16'h9617;
defparam \filt0|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
fiftyfivenm_lcell_comb \filt0|Add12~4 (
// Equation(s):
// \filt0|Add12~4_combout  = ((\filt0|Add13~4_combout  $ (\filt0|reg_12 [2] $ (!\filt0|Add12~3 )))) # (GND)
// \filt0|Add12~5  = CARRY((\filt0|Add13~4_combout  & ((\filt0|reg_12 [2]) # (!\filt0|Add12~3 ))) # (!\filt0|Add13~4_combout  & (\filt0|reg_12 [2] & !\filt0|Add12~3 )))

	.dataa(\filt0|Add13~4_combout ),
	.datab(\filt0|reg_12 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~3 ),
	.combout(\filt0|Add12~4_combout ),
	.cout(\filt0|Add12~5 ));
// synopsys translate_off
defparam \filt0|Add12~4 .lut_mask = 16'h698E;
defparam \filt0|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
fiftyfivenm_lcell_comb \filt0|Add12~6 (
// Equation(s):
// \filt0|Add12~6_combout  = (\filt0|Add13~6_combout  & ((\filt0|reg_12 [3] & (\filt0|Add12~5  & VCC)) # (!\filt0|reg_12 [3] & (!\filt0|Add12~5 )))) # (!\filt0|Add13~6_combout  & ((\filt0|reg_12 [3] & (!\filt0|Add12~5 )) # (!\filt0|reg_12 [3] & 
// ((\filt0|Add12~5 ) # (GND)))))
// \filt0|Add12~7  = CARRY((\filt0|Add13~6_combout  & (!\filt0|reg_12 [3] & !\filt0|Add12~5 )) # (!\filt0|Add13~6_combout  & ((!\filt0|Add12~5 ) # (!\filt0|reg_12 [3]))))

	.dataa(\filt0|Add13~6_combout ),
	.datab(\filt0|reg_12 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~5 ),
	.combout(\filt0|Add12~6_combout ),
	.cout(\filt0|Add12~7 ));
// synopsys translate_off
defparam \filt0|Add12~6 .lut_mask = 16'h9617;
defparam \filt0|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
fiftyfivenm_lcell_comb \filt0|Add12~8 (
// Equation(s):
// \filt0|Add12~8_combout  = ((\filt0|reg_12 [4] $ (\filt0|Add13~8_combout  $ (!\filt0|Add12~7 )))) # (GND)
// \filt0|Add12~9  = CARRY((\filt0|reg_12 [4] & ((\filt0|Add13~8_combout ) # (!\filt0|Add12~7 ))) # (!\filt0|reg_12 [4] & (\filt0|Add13~8_combout  & !\filt0|Add12~7 )))

	.dataa(\filt0|reg_12 [4]),
	.datab(\filt0|Add13~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~7 ),
	.combout(\filt0|Add12~8_combout ),
	.cout(\filt0|Add12~9 ));
// synopsys translate_off
defparam \filt0|Add12~8 .lut_mask = 16'h698E;
defparam \filt0|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
fiftyfivenm_lcell_comb \filt0|Add12~10 (
// Equation(s):
// \filt0|Add12~10_combout  = (\filt0|reg_12 [5] & ((\filt0|Add13~10_combout  & (\filt0|Add12~9  & VCC)) # (!\filt0|Add13~10_combout  & (!\filt0|Add12~9 )))) # (!\filt0|reg_12 [5] & ((\filt0|Add13~10_combout  & (!\filt0|Add12~9 )) # (!\filt0|Add13~10_combout 
//  & ((\filt0|Add12~9 ) # (GND)))))
// \filt0|Add12~11  = CARRY((\filt0|reg_12 [5] & (!\filt0|Add13~10_combout  & !\filt0|Add12~9 )) # (!\filt0|reg_12 [5] & ((!\filt0|Add12~9 ) # (!\filt0|Add13~10_combout ))))

	.dataa(\filt0|reg_12 [5]),
	.datab(\filt0|Add13~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~9 ),
	.combout(\filt0|Add12~10_combout ),
	.cout(\filt0|Add12~11 ));
// synopsys translate_off
defparam \filt0|Add12~10 .lut_mask = 16'h9617;
defparam \filt0|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
fiftyfivenm_lcell_comb \filt0|Add12~12 (
// Equation(s):
// \filt0|Add12~12_combout  = ((\filt0|reg_12 [6] $ (\filt0|Add13~12_combout  $ (!\filt0|Add12~11 )))) # (GND)
// \filt0|Add12~13  = CARRY((\filt0|reg_12 [6] & ((\filt0|Add13~12_combout ) # (!\filt0|Add12~11 ))) # (!\filt0|reg_12 [6] & (\filt0|Add13~12_combout  & !\filt0|Add12~11 )))

	.dataa(\filt0|reg_12 [6]),
	.datab(\filt0|Add13~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~11 ),
	.combout(\filt0|Add12~12_combout ),
	.cout(\filt0|Add12~13 ));
// synopsys translate_off
defparam \filt0|Add12~12 .lut_mask = 16'h698E;
defparam \filt0|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
fiftyfivenm_lcell_comb \filt0|Add12~14 (
// Equation(s):
// \filt0|Add12~14_combout  = (\filt0|Add13~14_combout  & ((\filt0|reg_12 [7] & (\filt0|Add12~13  & VCC)) # (!\filt0|reg_12 [7] & (!\filt0|Add12~13 )))) # (!\filt0|Add13~14_combout  & ((\filt0|reg_12 [7] & (!\filt0|Add12~13 )) # (!\filt0|reg_12 [7] & 
// ((\filt0|Add12~13 ) # (GND)))))
// \filt0|Add12~15  = CARRY((\filt0|Add13~14_combout  & (!\filt0|reg_12 [7] & !\filt0|Add12~13 )) # (!\filt0|Add13~14_combout  & ((!\filt0|Add12~13 ) # (!\filt0|reg_12 [7]))))

	.dataa(\filt0|Add13~14_combout ),
	.datab(\filt0|reg_12 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~13 ),
	.combout(\filt0|Add12~14_combout ),
	.cout(\filt0|Add12~15 ));
// synopsys translate_off
defparam \filt0|Add12~14 .lut_mask = 16'h9617;
defparam \filt0|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
fiftyfivenm_lcell_comb \filt0|Add12~16 (
// Equation(s):
// \filt0|Add12~16_combout  = ((\filt0|Add13~16_combout  $ (\filt0|reg_12 [8] $ (!\filt0|Add12~15 )))) # (GND)
// \filt0|Add12~17  = CARRY((\filt0|Add13~16_combout  & ((\filt0|reg_12 [8]) # (!\filt0|Add12~15 ))) # (!\filt0|Add13~16_combout  & (\filt0|reg_12 [8] & !\filt0|Add12~15 )))

	.dataa(\filt0|Add13~16_combout ),
	.datab(\filt0|reg_12 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~15 ),
	.combout(\filt0|Add12~16_combout ),
	.cout(\filt0|Add12~17 ));
// synopsys translate_off
defparam \filt0|Add12~16 .lut_mask = 16'h698E;
defparam \filt0|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
fiftyfivenm_lcell_comb \filt0|Add11~0 (
// Equation(s):
// \filt0|Add11~0_combout  = (\filt0|Add12~0_combout  & (\filt0|Add9~0_combout  $ (VCC))) # (!\filt0|Add12~0_combout  & (\filt0|Add9~0_combout  & VCC))
// \filt0|Add11~1  = CARRY((\filt0|Add12~0_combout  & \filt0|Add9~0_combout ))

	.dataa(\filt0|Add12~0_combout ),
	.datab(\filt0|Add9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add11~0_combout ),
	.cout(\filt0|Add11~1 ));
// synopsys translate_off
defparam \filt0|Add11~0 .lut_mask = 16'h6688;
defparam \filt0|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
fiftyfivenm_lcell_comb \filt0|Add11~2 (
// Equation(s):
// \filt0|Add11~2_combout  = (\filt0|Add12~2_combout  & ((\filt0|Add9~2_combout  & (\filt0|Add11~1  & VCC)) # (!\filt0|Add9~2_combout  & (!\filt0|Add11~1 )))) # (!\filt0|Add12~2_combout  & ((\filt0|Add9~2_combout  & (!\filt0|Add11~1 )) # 
// (!\filt0|Add9~2_combout  & ((\filt0|Add11~1 ) # (GND)))))
// \filt0|Add11~3  = CARRY((\filt0|Add12~2_combout  & (!\filt0|Add9~2_combout  & !\filt0|Add11~1 )) # (!\filt0|Add12~2_combout  & ((!\filt0|Add11~1 ) # (!\filt0|Add9~2_combout ))))

	.dataa(\filt0|Add12~2_combout ),
	.datab(\filt0|Add9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~1 ),
	.combout(\filt0|Add11~2_combout ),
	.cout(\filt0|Add11~3 ));
// synopsys translate_off
defparam \filt0|Add11~2 .lut_mask = 16'h9617;
defparam \filt0|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
fiftyfivenm_lcell_comb \filt0|Add11~4 (
// Equation(s):
// \filt0|Add11~4_combout  = ((\filt0|Add12~4_combout  $ (\filt0|Add9~4_combout  $ (!\filt0|Add11~3 )))) # (GND)
// \filt0|Add11~5  = CARRY((\filt0|Add12~4_combout  & ((\filt0|Add9~4_combout ) # (!\filt0|Add11~3 ))) # (!\filt0|Add12~4_combout  & (\filt0|Add9~4_combout  & !\filt0|Add11~3 )))

	.dataa(\filt0|Add12~4_combout ),
	.datab(\filt0|Add9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~3 ),
	.combout(\filt0|Add11~4_combout ),
	.cout(\filt0|Add11~5 ));
// synopsys translate_off
defparam \filt0|Add11~4 .lut_mask = 16'h698E;
defparam \filt0|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
fiftyfivenm_lcell_comb \filt0|Add11~6 (
// Equation(s):
// \filt0|Add11~6_combout  = (\filt0|Add9~6_combout  & ((\filt0|Add12~6_combout  & (\filt0|Add11~5  & VCC)) # (!\filt0|Add12~6_combout  & (!\filt0|Add11~5 )))) # (!\filt0|Add9~6_combout  & ((\filt0|Add12~6_combout  & (!\filt0|Add11~5 )) # 
// (!\filt0|Add12~6_combout  & ((\filt0|Add11~5 ) # (GND)))))
// \filt0|Add11~7  = CARRY((\filt0|Add9~6_combout  & (!\filt0|Add12~6_combout  & !\filt0|Add11~5 )) # (!\filt0|Add9~6_combout  & ((!\filt0|Add11~5 ) # (!\filt0|Add12~6_combout ))))

	.dataa(\filt0|Add9~6_combout ),
	.datab(\filt0|Add12~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~5 ),
	.combout(\filt0|Add11~6_combout ),
	.cout(\filt0|Add11~7 ));
// synopsys translate_off
defparam \filt0|Add11~6 .lut_mask = 16'h9617;
defparam \filt0|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
fiftyfivenm_lcell_comb \filt0|Add11~8 (
// Equation(s):
// \filt0|Add11~8_combout  = ((\filt0|Add12~8_combout  $ (\filt0|Add9~8_combout  $ (!\filt0|Add11~7 )))) # (GND)
// \filt0|Add11~9  = CARRY((\filt0|Add12~8_combout  & ((\filt0|Add9~8_combout ) # (!\filt0|Add11~7 ))) # (!\filt0|Add12~8_combout  & (\filt0|Add9~8_combout  & !\filt0|Add11~7 )))

	.dataa(\filt0|Add12~8_combout ),
	.datab(\filt0|Add9~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~7 ),
	.combout(\filt0|Add11~8_combout ),
	.cout(\filt0|Add11~9 ));
// synopsys translate_off
defparam \filt0|Add11~8 .lut_mask = 16'h698E;
defparam \filt0|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
fiftyfivenm_lcell_comb \filt0|Add11~10 (
// Equation(s):
// \filt0|Add11~10_combout  = (\filt0|Add12~10_combout  & ((\filt0|Add9~10_combout  & (\filt0|Add11~9  & VCC)) # (!\filt0|Add9~10_combout  & (!\filt0|Add11~9 )))) # (!\filt0|Add12~10_combout  & ((\filt0|Add9~10_combout  & (!\filt0|Add11~9 )) # 
// (!\filt0|Add9~10_combout  & ((\filt0|Add11~9 ) # (GND)))))
// \filt0|Add11~11  = CARRY((\filt0|Add12~10_combout  & (!\filt0|Add9~10_combout  & !\filt0|Add11~9 )) # (!\filt0|Add12~10_combout  & ((!\filt0|Add11~9 ) # (!\filt0|Add9~10_combout ))))

	.dataa(\filt0|Add12~10_combout ),
	.datab(\filt0|Add9~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~9 ),
	.combout(\filt0|Add11~10_combout ),
	.cout(\filt0|Add11~11 ));
// synopsys translate_off
defparam \filt0|Add11~10 .lut_mask = 16'h9617;
defparam \filt0|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
fiftyfivenm_lcell_comb \filt0|Add11~12 (
// Equation(s):
// \filt0|Add11~12_combout  = ((\filt0|Add9~12_combout  $ (\filt0|Add12~12_combout  $ (!\filt0|Add11~11 )))) # (GND)
// \filt0|Add11~13  = CARRY((\filt0|Add9~12_combout  & ((\filt0|Add12~12_combout ) # (!\filt0|Add11~11 ))) # (!\filt0|Add9~12_combout  & (\filt0|Add12~12_combout  & !\filt0|Add11~11 )))

	.dataa(\filt0|Add9~12_combout ),
	.datab(\filt0|Add12~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~11 ),
	.combout(\filt0|Add11~12_combout ),
	.cout(\filt0|Add11~13 ));
// synopsys translate_off
defparam \filt0|Add11~12 .lut_mask = 16'h698E;
defparam \filt0|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
fiftyfivenm_lcell_comb \filt0|Add11~14 (
// Equation(s):
// \filt0|Add11~14_combout  = (\filt0|Add12~14_combout  & ((\filt0|Add9~14_combout  & (\filt0|Add11~13  & VCC)) # (!\filt0|Add9~14_combout  & (!\filt0|Add11~13 )))) # (!\filt0|Add12~14_combout  & ((\filt0|Add9~14_combout  & (!\filt0|Add11~13 )) # 
// (!\filt0|Add9~14_combout  & ((\filt0|Add11~13 ) # (GND)))))
// \filt0|Add11~15  = CARRY((\filt0|Add12~14_combout  & (!\filt0|Add9~14_combout  & !\filt0|Add11~13 )) # (!\filt0|Add12~14_combout  & ((!\filt0|Add11~13 ) # (!\filt0|Add9~14_combout ))))

	.dataa(\filt0|Add12~14_combout ),
	.datab(\filt0|Add9~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~13 ),
	.combout(\filt0|Add11~14_combout ),
	.cout(\filt0|Add11~15 ));
// synopsys translate_off
defparam \filt0|Add11~14 .lut_mask = 16'h9617;
defparam \filt0|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
fiftyfivenm_lcell_comb \filt0|Add11~16 (
// Equation(s):
// \filt0|Add11~16_combout  = ((\filt0|Add9~16_combout  $ (\filt0|Add12~16_combout  $ (!\filt0|Add11~15 )))) # (GND)
// \filt0|Add11~17  = CARRY((\filt0|Add9~16_combout  & ((\filt0|Add12~16_combout ) # (!\filt0|Add11~15 ))) # (!\filt0|Add9~16_combout  & (\filt0|Add12~16_combout  & !\filt0|Add11~15 )))

	.dataa(\filt0|Add9~16_combout ),
	.datab(\filt0|Add12~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~15 ),
	.combout(\filt0|Add11~16_combout ),
	.cout(\filt0|Add11~17 ));
// synopsys translate_off
defparam \filt0|Add11~16 .lut_mask = 16'h698E;
defparam \filt0|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
fiftyfivenm_lcell_comb \filt0|Add4~16 (
// Equation(s):
// \filt0|Add4~16_combout  = ((\filt0|reg_5 [8] $ (\filt0|reg_4 [8] $ (!\filt0|Add4~15 )))) # (GND)
// \filt0|Add4~17  = CARRY((\filt0|reg_5 [8] & ((\filt0|reg_4 [8]) # (!\filt0|Add4~15 ))) # (!\filt0|reg_5 [8] & (\filt0|reg_4 [8] & !\filt0|Add4~15 )))

	.dataa(\filt0|reg_5 [8]),
	.datab(\filt0|reg_4 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~15 ),
	.combout(\filt0|Add4~16_combout ),
	.cout(\filt0|Add4~17 ));
// synopsys translate_off
defparam \filt0|Add4~16 .lut_mask = 16'h698E;
defparam \filt0|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
fiftyfivenm_lcell_comb \filt0|Add5~16 (
// Equation(s):
// \filt0|Add5~16_combout  = ((\filt0|Add4~16_combout  $ (\filt0|reg_6 [8] $ (!\filt0|Add5~15 )))) # (GND)
// \filt0|Add5~17  = CARRY((\filt0|Add4~16_combout  & ((\filt0|reg_6 [8]) # (!\filt0|Add5~15 ))) # (!\filt0|Add4~16_combout  & (\filt0|reg_6 [8] & !\filt0|Add5~15 )))

	.dataa(\filt0|Add4~16_combout ),
	.datab(\filt0|reg_6 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~15 ),
	.combout(\filt0|Add5~16_combout ),
	.cout(\filt0|Add5~17 ));
// synopsys translate_off
defparam \filt0|Add5~16 .lut_mask = 16'h698E;
defparam \filt0|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
fiftyfivenm_lcell_comb \filt0|Add3~16 (
// Equation(s):
// \filt0|Add3~16_combout  = ((\filt0|reg_div4 [8] $ (\filt0|reg_3 [8] $ (!\filt0|Add3~15 )))) # (GND)
// \filt0|Add3~17  = CARRY((\filt0|reg_div4 [8] & ((\filt0|reg_3 [8]) # (!\filt0|Add3~15 ))) # (!\filt0|reg_div4 [8] & (\filt0|reg_3 [8] & !\filt0|Add3~15 )))

	.dataa(\filt0|reg_div4 [8]),
	.datab(\filt0|reg_3 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~15 ),
	.combout(\filt0|Add3~16_combout ),
	.cout(\filt0|Add3~17 ));
// synopsys translate_off
defparam \filt0|Add3~16 .lut_mask = 16'h698E;
defparam \filt0|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
fiftyfivenm_lcell_comb \filt0|reg_div8[8]~52 (
// Equation(s):
// \filt0|reg_div8[8]~52_combout  = ((\filt0|Add5~16_combout  $ (\filt0|Add3~16_combout  $ (!\filt0|reg_div8[7]~51 )))) # (GND)
// \filt0|reg_div8[8]~53  = CARRY((\filt0|Add5~16_combout  & ((\filt0|Add3~16_combout ) # (!\filt0|reg_div8[7]~51 ))) # (!\filt0|Add5~16_combout  & (\filt0|Add3~16_combout  & !\filt0|reg_div8[7]~51 )))

	.dataa(\filt0|Add5~16_combout ),
	.datab(\filt0|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[7]~51 ),
	.combout(\filt0|reg_div8[8]~52_combout ),
	.cout(\filt0|reg_div8[8]~53 ));
// synopsys translate_off
defparam \filt0|reg_div8[8]~52 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[8]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N29
dffeas \filt0|reg_div8[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[8]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[8] .is_wysiwyg = "true";
defparam \filt0|reg_div8[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N19
dffeas \filt0|reg_div8[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[3]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[3] .is_wysiwyg = "true";
defparam \filt0|reg_div8[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N17
dffeas \filt0|reg_div8[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[2]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[2] .is_wysiwyg = "true";
defparam \filt0|reg_div8[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N15
dffeas \filt0|reg_div8[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[1]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[1] .is_wysiwyg = "true";
defparam \filt0|reg_div8[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N13
dffeas \filt0|reg_div8[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[0]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[0] .is_wysiwyg = "true";
defparam \filt0|reg_div8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
fiftyfivenm_lcell_comb \filt0|Add7~0 (
// Equation(s):
// \filt0|Add7~0_combout  = (\filt0|reg_div8 [0] & (\filt0|reg_7 [0] $ (VCC))) # (!\filt0|reg_div8 [0] & (\filt0|reg_7 [0] & VCC))
// \filt0|Add7~1  = CARRY((\filt0|reg_div8 [0] & \filt0|reg_7 [0]))

	.dataa(\filt0|reg_div8 [0]),
	.datab(\filt0|reg_7 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\filt0|Add7~0_combout ),
	.cout(\filt0|Add7~1 ));
// synopsys translate_off
defparam \filt0|Add7~0 .lut_mask = 16'h6688;
defparam \filt0|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
fiftyfivenm_lcell_comb \filt0|Add7~2 (
// Equation(s):
// \filt0|Add7~2_combout  = (\filt0|reg_7 [1] & ((\filt0|reg_div8 [1] & (\filt0|Add7~1  & VCC)) # (!\filt0|reg_div8 [1] & (!\filt0|Add7~1 )))) # (!\filt0|reg_7 [1] & ((\filt0|reg_div8 [1] & (!\filt0|Add7~1 )) # (!\filt0|reg_div8 [1] & ((\filt0|Add7~1 ) # 
// (GND)))))
// \filt0|Add7~3  = CARRY((\filt0|reg_7 [1] & (!\filt0|reg_div8 [1] & !\filt0|Add7~1 )) # (!\filt0|reg_7 [1] & ((!\filt0|Add7~1 ) # (!\filt0|reg_div8 [1]))))

	.dataa(\filt0|reg_7 [1]),
	.datab(\filt0|reg_div8 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~1 ),
	.combout(\filt0|Add7~2_combout ),
	.cout(\filt0|Add7~3 ));
// synopsys translate_off
defparam \filt0|Add7~2 .lut_mask = 16'h9617;
defparam \filt0|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
fiftyfivenm_lcell_comb \filt0|Add7~4 (
// Equation(s):
// \filt0|Add7~4_combout  = ((\filt0|reg_7 [2] $ (\filt0|reg_div8 [2] $ (!\filt0|Add7~3 )))) # (GND)
// \filt0|Add7~5  = CARRY((\filt0|reg_7 [2] & ((\filt0|reg_div8 [2]) # (!\filt0|Add7~3 ))) # (!\filt0|reg_7 [2] & (\filt0|reg_div8 [2] & !\filt0|Add7~3 )))

	.dataa(\filt0|reg_7 [2]),
	.datab(\filt0|reg_div8 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~3 ),
	.combout(\filt0|Add7~4_combout ),
	.cout(\filt0|Add7~5 ));
// synopsys translate_off
defparam \filt0|Add7~4 .lut_mask = 16'h698E;
defparam \filt0|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
fiftyfivenm_lcell_comb \filt0|Add7~6 (
// Equation(s):
// \filt0|Add7~6_combout  = (\filt0|reg_7 [3] & ((\filt0|reg_div8 [3] & (\filt0|Add7~5  & VCC)) # (!\filt0|reg_div8 [3] & (!\filt0|Add7~5 )))) # (!\filt0|reg_7 [3] & ((\filt0|reg_div8 [3] & (!\filt0|Add7~5 )) # (!\filt0|reg_div8 [3] & ((\filt0|Add7~5 ) # 
// (GND)))))
// \filt0|Add7~7  = CARRY((\filt0|reg_7 [3] & (!\filt0|reg_div8 [3] & !\filt0|Add7~5 )) # (!\filt0|reg_7 [3] & ((!\filt0|Add7~5 ) # (!\filt0|reg_div8 [3]))))

	.dataa(\filt0|reg_7 [3]),
	.datab(\filt0|reg_div8 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~5 ),
	.combout(\filt0|Add7~6_combout ),
	.cout(\filt0|Add7~7 ));
// synopsys translate_off
defparam \filt0|Add7~6 .lut_mask = 16'h9617;
defparam \filt0|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
fiftyfivenm_lcell_comb \filt0|Add7~8 (
// Equation(s):
// \filt0|Add7~8_combout  = ((\filt0|reg_7 [4] $ (\filt0|reg_div8 [4] $ (!\filt0|Add7~7 )))) # (GND)
// \filt0|Add7~9  = CARRY((\filt0|reg_7 [4] & ((\filt0|reg_div8 [4]) # (!\filt0|Add7~7 ))) # (!\filt0|reg_7 [4] & (\filt0|reg_div8 [4] & !\filt0|Add7~7 )))

	.dataa(\filt0|reg_7 [4]),
	.datab(\filt0|reg_div8 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~7 ),
	.combout(\filt0|Add7~8_combout ),
	.cout(\filt0|Add7~9 ));
// synopsys translate_off
defparam \filt0|Add7~8 .lut_mask = 16'h698E;
defparam \filt0|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
fiftyfivenm_lcell_comb \filt0|Add7~10 (
// Equation(s):
// \filt0|Add7~10_combout  = (\filt0|reg_7 [5] & ((\filt0|reg_div8 [5] & (\filt0|Add7~9  & VCC)) # (!\filt0|reg_div8 [5] & (!\filt0|Add7~9 )))) # (!\filt0|reg_7 [5] & ((\filt0|reg_div8 [5] & (!\filt0|Add7~9 )) # (!\filt0|reg_div8 [5] & ((\filt0|Add7~9 ) # 
// (GND)))))
// \filt0|Add7~11  = CARRY((\filt0|reg_7 [5] & (!\filt0|reg_div8 [5] & !\filt0|Add7~9 )) # (!\filt0|reg_7 [5] & ((!\filt0|Add7~9 ) # (!\filt0|reg_div8 [5]))))

	.dataa(\filt0|reg_7 [5]),
	.datab(\filt0|reg_div8 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~9 ),
	.combout(\filt0|Add7~10_combout ),
	.cout(\filt0|Add7~11 ));
// synopsys translate_off
defparam \filt0|Add7~10 .lut_mask = 16'h9617;
defparam \filt0|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
fiftyfivenm_lcell_comb \filt0|Add7~12 (
// Equation(s):
// \filt0|Add7~12_combout  = ((\filt0|reg_7 [6] $ (\filt0|reg_div8 [6] $ (!\filt0|Add7~11 )))) # (GND)
// \filt0|Add7~13  = CARRY((\filt0|reg_7 [6] & ((\filt0|reg_div8 [6]) # (!\filt0|Add7~11 ))) # (!\filt0|reg_7 [6] & (\filt0|reg_div8 [6] & !\filt0|Add7~11 )))

	.dataa(\filt0|reg_7 [6]),
	.datab(\filt0|reg_div8 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~11 ),
	.combout(\filt0|Add7~12_combout ),
	.cout(\filt0|Add7~13 ));
// synopsys translate_off
defparam \filt0|Add7~12 .lut_mask = 16'h698E;
defparam \filt0|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
fiftyfivenm_lcell_comb \filt0|Add7~14 (
// Equation(s):
// \filt0|Add7~14_combout  = (\filt0|reg_div8 [7] & ((\filt0|reg_7 [7] & (\filt0|Add7~13  & VCC)) # (!\filt0|reg_7 [7] & (!\filt0|Add7~13 )))) # (!\filt0|reg_div8 [7] & ((\filt0|reg_7 [7] & (!\filt0|Add7~13 )) # (!\filt0|reg_7 [7] & ((\filt0|Add7~13 ) # 
// (GND)))))
// \filt0|Add7~15  = CARRY((\filt0|reg_div8 [7] & (!\filt0|reg_7 [7] & !\filt0|Add7~13 )) # (!\filt0|reg_div8 [7] & ((!\filt0|Add7~13 ) # (!\filt0|reg_7 [7]))))

	.dataa(\filt0|reg_div8 [7]),
	.datab(\filt0|reg_7 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~13 ),
	.combout(\filt0|Add7~14_combout ),
	.cout(\filt0|Add7~15 ));
// synopsys translate_off
defparam \filt0|Add7~14 .lut_mask = 16'h9617;
defparam \filt0|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
fiftyfivenm_lcell_comb \filt0|Add7~16 (
// Equation(s):
// \filt0|Add7~16_combout  = ((\filt0|reg_div8 [8] $ (\filt0|reg_7 [8] $ (!\filt0|Add7~15 )))) # (GND)
// \filt0|Add7~17  = CARRY((\filt0|reg_div8 [8] & ((\filt0|reg_7 [8]) # (!\filt0|Add7~15 ))) # (!\filt0|reg_div8 [8] & (\filt0|reg_7 [8] & !\filt0|Add7~15 )))

	.dataa(\filt0|reg_div8 [8]),
	.datab(\filt0|reg_7 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~15 ),
	.combout(\filt0|Add7~16_combout ),
	.cout(\filt0|Add7~17 ));
// synopsys translate_off
defparam \filt0|Add7~16 .lut_mask = 16'h698E;
defparam \filt0|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
fiftyfivenm_lcell_comb \filt0|reg_div16[4]~33 (
// Equation(s):
// \filt0|reg_div16[4]~33_cout  = CARRY((\filt0|Add7~0_combout  & \filt0|Add11~0_combout ))

	.dataa(\filt0|Add7~0_combout ),
	.datab(\filt0|Add11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\filt0|reg_div16[4]~33_cout ));
// synopsys translate_off
defparam \filt0|reg_div16[4]~33 .lut_mask = 16'h0088;
defparam \filt0|reg_div16[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
fiftyfivenm_lcell_comb \filt0|reg_div16[4]~35 (
// Equation(s):
// \filt0|reg_div16[4]~35_cout  = CARRY((\filt0|Add11~2_combout  & (!\filt0|Add7~2_combout  & !\filt0|reg_div16[4]~33_cout )) # (!\filt0|Add11~2_combout  & ((!\filt0|reg_div16[4]~33_cout ) # (!\filt0|Add7~2_combout ))))

	.dataa(\filt0|Add11~2_combout ),
	.datab(\filt0|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[4]~33_cout ),
	.combout(),
	.cout(\filt0|reg_div16[4]~35_cout ));
// synopsys translate_off
defparam \filt0|reg_div16[4]~35 .lut_mask = 16'h0017;
defparam \filt0|reg_div16[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
fiftyfivenm_lcell_comb \filt0|reg_div16[4]~37 (
// Equation(s):
// \filt0|reg_div16[4]~37_cout  = CARRY((\filt0|Add7~4_combout  & ((\filt0|Add11~4_combout ) # (!\filt0|reg_div16[4]~35_cout ))) # (!\filt0|Add7~4_combout  & (\filt0|Add11~4_combout  & !\filt0|reg_div16[4]~35_cout )))

	.dataa(\filt0|Add7~4_combout ),
	.datab(\filt0|Add11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[4]~35_cout ),
	.combout(),
	.cout(\filt0|reg_div16[4]~37_cout ));
// synopsys translate_off
defparam \filt0|reg_div16[4]~37 .lut_mask = 16'h008E;
defparam \filt0|reg_div16[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
fiftyfivenm_lcell_comb \filt0|reg_div16[4]~39 (
// Equation(s):
// \filt0|reg_div16[4]~39_cout  = CARRY((\filt0|Add7~6_combout  & (!\filt0|Add11~6_combout  & !\filt0|reg_div16[4]~37_cout )) # (!\filt0|Add7~6_combout  & ((!\filt0|reg_div16[4]~37_cout ) # (!\filt0|Add11~6_combout ))))

	.dataa(\filt0|Add7~6_combout ),
	.datab(\filt0|Add11~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[4]~37_cout ),
	.combout(),
	.cout(\filt0|reg_div16[4]~39_cout ));
// synopsys translate_off
defparam \filt0|reg_div16[4]~39 .lut_mask = 16'h0017;
defparam \filt0|reg_div16[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
fiftyfivenm_lcell_comb \filt0|reg_div16[4]~40 (
// Equation(s):
// \filt0|reg_div16[4]~40_combout  = ((\filt0|Add7~8_combout  $ (\filt0|Add11~8_combout  $ (!\filt0|reg_div16[4]~39_cout )))) # (GND)
// \filt0|reg_div16[4]~41  = CARRY((\filt0|Add7~8_combout  & ((\filt0|Add11~8_combout ) # (!\filt0|reg_div16[4]~39_cout ))) # (!\filt0|Add7~8_combout  & (\filt0|Add11~8_combout  & !\filt0|reg_div16[4]~39_cout )))

	.dataa(\filt0|Add7~8_combout ),
	.datab(\filt0|Add11~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[4]~39_cout ),
	.combout(\filt0|reg_div16[4]~40_combout ),
	.cout(\filt0|reg_div16[4]~41 ));
// synopsys translate_off
defparam \filt0|reg_div16[4]~40 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
fiftyfivenm_lcell_comb \filt0|reg_div16[5]~42 (
// Equation(s):
// \filt0|reg_div16[5]~42_combout  = (\filt0|Add7~10_combout  & ((\filt0|Add11~10_combout  & (\filt0|reg_div16[4]~41  & VCC)) # (!\filt0|Add11~10_combout  & (!\filt0|reg_div16[4]~41 )))) # (!\filt0|Add7~10_combout  & ((\filt0|Add11~10_combout  & 
// (!\filt0|reg_div16[4]~41 )) # (!\filt0|Add11~10_combout  & ((\filt0|reg_div16[4]~41 ) # (GND)))))
// \filt0|reg_div16[5]~43  = CARRY((\filt0|Add7~10_combout  & (!\filt0|Add11~10_combout  & !\filt0|reg_div16[4]~41 )) # (!\filt0|Add7~10_combout  & ((!\filt0|reg_div16[4]~41 ) # (!\filt0|Add11~10_combout ))))

	.dataa(\filt0|Add7~10_combout ),
	.datab(\filt0|Add11~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[4]~41 ),
	.combout(\filt0|reg_div16[5]~42_combout ),
	.cout(\filt0|reg_div16[5]~43 ));
// synopsys translate_off
defparam \filt0|reg_div16[5]~42 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
fiftyfivenm_lcell_comb \filt0|reg_div16[6]~44 (
// Equation(s):
// \filt0|reg_div16[6]~44_combout  = ((\filt0|Add11~12_combout  $ (\filt0|Add7~12_combout  $ (!\filt0|reg_div16[5]~43 )))) # (GND)
// \filt0|reg_div16[6]~45  = CARRY((\filt0|Add11~12_combout  & ((\filt0|Add7~12_combout ) # (!\filt0|reg_div16[5]~43 ))) # (!\filt0|Add11~12_combout  & (\filt0|Add7~12_combout  & !\filt0|reg_div16[5]~43 )))

	.dataa(\filt0|Add11~12_combout ),
	.datab(\filt0|Add7~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[5]~43 ),
	.combout(\filt0|reg_div16[6]~44_combout ),
	.cout(\filt0|reg_div16[6]~45 ));
// synopsys translate_off
defparam \filt0|reg_div16[6]~44 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
fiftyfivenm_lcell_comb \filt0|reg_div16[7]~46 (
// Equation(s):
// \filt0|reg_div16[7]~46_combout  = (\filt0|Add11~14_combout  & ((\filt0|Add7~14_combout  & (\filt0|reg_div16[6]~45  & VCC)) # (!\filt0|Add7~14_combout  & (!\filt0|reg_div16[6]~45 )))) # (!\filt0|Add11~14_combout  & ((\filt0|Add7~14_combout  & 
// (!\filt0|reg_div16[6]~45 )) # (!\filt0|Add7~14_combout  & ((\filt0|reg_div16[6]~45 ) # (GND)))))
// \filt0|reg_div16[7]~47  = CARRY((\filt0|Add11~14_combout  & (!\filt0|Add7~14_combout  & !\filt0|reg_div16[6]~45 )) # (!\filt0|Add11~14_combout  & ((!\filt0|reg_div16[6]~45 ) # (!\filt0|Add7~14_combout ))))

	.dataa(\filt0|Add11~14_combout ),
	.datab(\filt0|Add7~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[6]~45 ),
	.combout(\filt0|reg_div16[7]~46_combout ),
	.cout(\filt0|reg_div16[7]~47 ));
// synopsys translate_off
defparam \filt0|reg_div16[7]~46 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
fiftyfivenm_lcell_comb \filt0|reg_div16[8]~48 (
// Equation(s):
// \filt0|reg_div16[8]~48_combout  = ((\filt0|Add11~16_combout  $ (\filt0|Add7~16_combout  $ (!\filt0|reg_div16[7]~47 )))) # (GND)
// \filt0|reg_div16[8]~49  = CARRY((\filt0|Add11~16_combout  & ((\filt0|Add7~16_combout ) # (!\filt0|reg_div16[7]~47 ))) # (!\filt0|Add11~16_combout  & (\filt0|Add7~16_combout  & !\filt0|reg_div16[7]~47 )))

	.dataa(\filt0|Add11~16_combout ),
	.datab(\filt0|Add7~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[7]~47 ),
	.combout(\filt0|reg_div16[8]~48_combout ),
	.cout(\filt0|reg_div16[8]~49 ));
// synopsys translate_off
defparam \filt0|reg_div16[8]~48 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y27_N29
dffeas \filt0|reg_div16[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[8] .is_wysiwyg = "true";
defparam \filt0|reg_div16[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N8
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N5
dffeas \filt0|reg_q[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[4]~feeder_combout ),
	.asdata(\filt0|reg_div16 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[4] .is_wysiwyg = "true";
defparam \filt0|reg_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
fiftyfivenm_lcell_comb \mem0|d~27 (
// Equation(s):
// \mem0|d~27_combout  = (\mem0|trigged~q  & (\lfsr1|out [4])) # (!\mem0|trigged~q  & ((\filt0|reg_q [4])))

	.dataa(gnd),
	.datab(\lfsr1|out [4]),
	.datac(\filt0|reg_q [4]),
	.datad(\mem0|trigged~q ),
	.cin(gnd),
	.combout(\mem0|d~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~27 .lut_mask = 16'hCCF0;
defparam \mem0|d~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N13
dffeas \mem0|d[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[4] .is_wysiwyg = "true";
defparam \mem0|d[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\AUDIO_WCLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~q ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\mem0|d [4],\mem0|d [3],\mem0|d [2],\mem0|d [1],\mem0|d [0]}),
	.portaaddr({\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\mem0|rd_ptr [9],\mem0|rd_ptr [8],\mem0|rd_ptr [7],\mem0|rd_ptr [6],\mem0|rd_ptr [5],\mem0|rd_ptr [4],\mem0|rd_ptr [3],\mem0|rd_ptr [2],\mem0|rd_ptr [1],\mem0|rd_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component|altsyncram_ear1:auto_generated|ALTSYNCRAM";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
fiftyfivenm_lcell_comb \filt0|reg_0~30 (
// Equation(s):
// \filt0|reg_0~30_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\filt0|reg_0~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~30 .lut_mask = 16'hCC00;
defparam \filt0|reg_0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N11
dffeas \filt0|reg_0[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[1] .is_wysiwyg = "true";
defparam \filt0|reg_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
fiftyfivenm_lcell_comb \filt0|reg_1~30 (
// Equation(s):
// \filt0|reg_1~30_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [1])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_0 [1]),
	.cin(gnd),
	.combout(\filt0|reg_1~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~30 .lut_mask = 16'hCC00;
defparam \filt0|reg_1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N13
dffeas \filt0|reg_1[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[1] .is_wysiwyg = "true";
defparam \filt0|reg_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
fiftyfivenm_lcell_comb \filt0|reg_2~30 (
// Equation(s):
// \filt0|reg_2~30_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [1])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\filt0|reg_1 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_2~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~30 .lut_mask = 16'hA0A0;
defparam \filt0|reg_2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N13
dffeas \filt0|reg_2[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[1] .is_wysiwyg = "true";
defparam \filt0|reg_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
fiftyfivenm_lcell_comb \filt0|reg_3~30 (
// Equation(s):
// \filt0|reg_3~30_combout  = (\filt0|reg_2 [1] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_2 [1]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_3~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~30 .lut_mask = 16'hC0C0;
defparam \filt0|reg_3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N1
dffeas \filt0|reg_3[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[1] .is_wysiwyg = "true";
defparam \filt0|reg_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
fiftyfivenm_lcell_comb \filt0|reg_4~30 (
// Equation(s):
// \filt0|reg_4~30_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [1]),
	.cin(gnd),
	.combout(\filt0|reg_4~30_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~30 .lut_mask = 16'hF000;
defparam \filt0|reg_4~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N5
dffeas \filt0|reg_4[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[1] .is_wysiwyg = "true";
defparam \filt0|reg_4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
fiftyfivenm_lcell_comb \filt0|Add4~10 (
// Equation(s):
// \filt0|Add4~10_combout  = (\filt0|reg_4 [5] & ((\filt0|reg_5 [5] & (\filt0|Add4~9  & VCC)) # (!\filt0|reg_5 [5] & (!\filt0|Add4~9 )))) # (!\filt0|reg_4 [5] & ((\filt0|reg_5 [5] & (!\filt0|Add4~9 )) # (!\filt0|reg_5 [5] & ((\filt0|Add4~9 ) # (GND)))))
// \filt0|Add4~11  = CARRY((\filt0|reg_4 [5] & (!\filt0|reg_5 [5] & !\filt0|Add4~9 )) # (!\filt0|reg_4 [5] & ((!\filt0|Add4~9 ) # (!\filt0|reg_5 [5]))))

	.dataa(\filt0|reg_4 [5]),
	.datab(\filt0|reg_5 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~9 ),
	.combout(\filt0|Add4~10_combout ),
	.cout(\filt0|Add4~11 ));
// synopsys translate_off
defparam \filt0|Add4~10 .lut_mask = 16'h9617;
defparam \filt0|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N25
dffeas \filt0|reg_div8[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[6]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[6] .is_wysiwyg = "true";
defparam \filt0|reg_div8[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
fiftyfivenm_lcell_comb \filt0|Mux28~1 (
// Equation(s):
// \filt0|Mux28~1_combout  = (\filt0|Mux28~0_combout  & (((\filt0|reg_div8 [6]) # (!\SW[0]~input_o )))) # (!\filt0|Mux28~0_combout  & (\filt0|reg_div2 [4] & ((\SW[0]~input_o ))))

	.dataa(\filt0|Mux28~0_combout ),
	.datab(\filt0|reg_div2 [4]),
	.datac(\filt0|reg_div8 [6]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux28~1 .lut_mask = 16'hE4AA;
defparam \filt0|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
fiftyfivenm_lcell_comb \filt0|reg_q[3]~feeder (
// Equation(s):
// \filt0|reg_q[3]~feeder_combout  = \filt0|Mux28~1_combout 

	.dataa(gnd),
	.datab(\filt0|Mux28~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[3]~feeder .lut_mask = 16'hCCCC;
defparam \filt0|reg_q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N27
dffeas \filt0|reg_div16[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[7] .is_wysiwyg = "true";
defparam \filt0|reg_div16[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N23
dffeas \filt0|reg_q[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[3]~feeder_combout ),
	.asdata(\filt0|reg_div16 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[3] .is_wysiwyg = "true";
defparam \filt0|reg_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
fiftyfivenm_lcell_comb \mem0|d~28 (
// Equation(s):
// \mem0|d~28_combout  = (\mem0|trigged~q  & ((\lfsr1|out [3]))) # (!\mem0|trigged~q  & (\filt0|reg_q [3]))

	.dataa(\mem0|trigged~q ),
	.datab(gnd),
	.datac(\filt0|reg_q [3]),
	.datad(\lfsr1|out [3]),
	.cin(gnd),
	.combout(\mem0|d~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~28 .lut_mask = 16'hFA50;
defparam \mem0|d~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N9
dffeas \mem0|d[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[3] .is_wysiwyg = "true";
defparam \mem0|d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
fiftyfivenm_lcell_comb \filt0|reg_0~29 (
// Equation(s):
// \filt0|reg_0~29_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [2])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\filt0|reg_0~29_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~29 .lut_mask = 16'hCC00;
defparam \filt0|reg_0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N11
dffeas \filt0|reg_0[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[2] .is_wysiwyg = "true";
defparam \filt0|reg_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
fiftyfivenm_lcell_comb \filt0|reg_div2[3]~39 (
// Equation(s):
// \filt0|reg_div2[3]~39_combout  = (\filt0|reg_0 [3] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3] & (\filt0|reg_div2[2]~38  & VCC)) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3] & 
// (!\filt0|reg_div2[2]~38 )))) # (!\filt0|reg_0 [3] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3] & (!\filt0|reg_div2[2]~38 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3] & 
// ((\filt0|reg_div2[2]~38 ) # (GND)))))
// \filt0|reg_div2[3]~40  = CARRY((\filt0|reg_0 [3] & (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3] & !\filt0|reg_div2[2]~38 )) # (!\filt0|reg_0 [3] & ((!\filt0|reg_div2[2]~38 ) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\filt0|reg_0 [3]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[2]~38 ),
	.combout(\filt0|reg_div2[3]~39_combout ),
	.cout(\filt0|reg_div2[3]~40 ));
// synopsys translate_off
defparam \filt0|reg_div2[3]~39 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N23
dffeas \filt0|reg_div2[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[3] .is_wysiwyg = "true";
defparam \filt0|reg_div2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
fiftyfivenm_lcell_comb \filt0|Add1~8 (
// Equation(s):
// \filt0|Add1~8_combout  = ((\filt0|reg_1 [4] $ (\filt0|reg_div2 [4] $ (!\filt0|Add1~7 )))) # (GND)
// \filt0|Add1~9  = CARRY((\filt0|reg_1 [4] & ((\filt0|reg_div2 [4]) # (!\filt0|Add1~7 ))) # (!\filt0|reg_1 [4] & (\filt0|reg_div2 [4] & !\filt0|Add1~7 )))

	.dataa(\filt0|reg_1 [4]),
	.datab(\filt0|reg_div2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~7 ),
	.combout(\filt0|Add1~8_combout ),
	.cout(\filt0|Add1~9 ));
// synopsys translate_off
defparam \filt0|Add1~8 .lut_mask = 16'h698E;
defparam \filt0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y27_N25
dffeas \filt0|reg_div4[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[5]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[5] .is_wysiwyg = "true";
defparam \filt0|reg_div4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N23
dffeas \filt0|reg_div8[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[5]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[5] .is_wysiwyg = "true";
defparam \filt0|reg_div8[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
fiftyfivenm_lcell_comb \filt0|Mux29~0 (
// Equation(s):
// \filt0|Mux29~0_combout  = (\SW[0]~input_o  & ((\filt0|reg_div2 [3]) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((!\SW[1]~input_o  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\filt0|reg_div2 [3]),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\filt0|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux29~0 .lut_mask = 16'hCBC8;
defparam \filt0|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
fiftyfivenm_lcell_comb \filt0|Mux29~1 (
// Equation(s):
// \filt0|Mux29~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux29~0_combout  & ((\filt0|reg_div8 [5]))) # (!\filt0|Mux29~0_combout  & (\filt0|reg_div4 [4])))) # (!\SW[1]~input_o  & (((\filt0|Mux29~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|reg_div4 [4]),
	.datac(\filt0|reg_div8 [5]),
	.datad(\filt0|Mux29~0_combout ),
	.cin(gnd),
	.combout(\filt0|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux29~1 .lut_mask = 16'hF588;
defparam \filt0|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
fiftyfivenm_lcell_comb \filt0|reg_q[2]~feeder (
// Equation(s):
// \filt0|reg_q[2]~feeder_combout  = \filt0|Mux29~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux29~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[2]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \filt0|reg_div16[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[6] .is_wysiwyg = "true";
defparam \filt0|reg_div16[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N21
dffeas \filt0|reg_q[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[2]~feeder_combout ),
	.asdata(\filt0|reg_div16 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[2] .is_wysiwyg = "true";
defparam \filt0|reg_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
fiftyfivenm_lcell_comb \mem0|d~29 (
// Equation(s):
// \mem0|d~29_combout  = (\mem0|trigged~q  & ((\lfsr1|out [2]))) # (!\mem0|trigged~q  & (\filt0|reg_q [2]))

	.dataa(\mem0|trigged~q ),
	.datab(\filt0|reg_q [2]),
	.datac(gnd),
	.datad(\lfsr1|out [2]),
	.cin(gnd),
	.combout(\mem0|d~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~29 .lut_mask = 16'hEE44;
defparam \mem0|d~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N3
dffeas \mem0|d[2] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[2] .is_wysiwyg = "true";
defparam \mem0|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
fiftyfivenm_lcell_comb \filt0|reg_0~28 (
// Equation(s):
// \filt0|reg_0~28_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_0~28_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~28 .lut_mask = 16'hCC00;
defparam \filt0|reg_0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N13
dffeas \filt0|reg_0[3] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[3] .is_wysiwyg = "true";
defparam \filt0|reg_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
fiftyfivenm_lcell_comb \filt0|reg_div2[4]~41 (
// Equation(s):
// \filt0|reg_div2[4]~41_combout  = ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [4] $ (\filt0|reg_0 [4] $ (!\filt0|reg_div2[3]~40 )))) # (GND)
// \filt0|reg_div2[4]~42  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [4] & ((\filt0|reg_0 [4]) # (!\filt0|reg_div2[3]~40 ))) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [4] & (\filt0|reg_0 [4] & 
// !\filt0|reg_div2[3]~40 )))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [4]),
	.datab(\filt0|reg_0 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[3]~40 ),
	.combout(\filt0|reg_div2[4]~41_combout ),
	.cout(\filt0|reg_div2[4]~42 ));
// synopsys translate_off
defparam \filt0|reg_div2[4]~41 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N25
dffeas \filt0|reg_div2[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[4] .is_wysiwyg = "true";
defparam \filt0|reg_div2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N23
dffeas \filt0|reg_div4[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[4]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[4] .is_wysiwyg = "true";
defparam \filt0|reg_div4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N21
dffeas \filt0|reg_div8[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[4]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[4] .is_wysiwyg = "true";
defparam \filt0|reg_div8[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
fiftyfivenm_lcell_comb \filt0|Mux30~0 (
// Equation(s):
// \filt0|Mux30~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\filt0|reg_div4 [3]))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [1]),
	.datad(\filt0|reg_div4 [3]),
	.cin(gnd),
	.combout(\filt0|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux30~0 .lut_mask = 16'hDC98;
defparam \filt0|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
fiftyfivenm_lcell_comb \filt0|Mux30~1 (
// Equation(s):
// \filt0|Mux30~1_combout  = (\SW[0]~input_o  & ((\filt0|Mux30~0_combout  & (\filt0|reg_div8 [4])) # (!\filt0|Mux30~0_combout  & ((\filt0|reg_div2 [2]))))) # (!\SW[0]~input_o  & (((\filt0|Mux30~0_combout ))))

	.dataa(\filt0|reg_div8 [4]),
	.datab(\SW[0]~input_o ),
	.datac(\filt0|Mux30~0_combout ),
	.datad(\filt0|reg_div2 [2]),
	.cin(gnd),
	.combout(\filt0|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux30~1 .lut_mask = 16'hBCB0;
defparam \filt0|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
fiftyfivenm_lcell_comb \filt0|reg_q[1]~feeder (
// Equation(s):
// \filt0|reg_q[1]~feeder_combout  = \filt0|Mux30~1_combout 

	.dataa(gnd),
	.datab(\filt0|Mux30~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[1]~feeder .lut_mask = 16'hCCCC;
defparam \filt0|reg_q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N23
dffeas \filt0|reg_div16[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[5] .is_wysiwyg = "true";
defparam \filt0|reg_div16[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N7
dffeas \filt0|reg_q[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[1]~feeder_combout ),
	.asdata(\filt0|reg_div16 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[1] .is_wysiwyg = "true";
defparam \filt0|reg_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
fiftyfivenm_lcell_comb \mem0|d~30 (
// Equation(s):
// \mem0|d~30_combout  = (\mem0|trigged~q  & ((\lfsr1|out [1]))) # (!\mem0|trigged~q  & (\filt0|reg_q [1]))

	.dataa(\mem0|trigged~q ),
	.datab(gnd),
	.datac(\filt0|reg_q [1]),
	.datad(\lfsr1|out [1]),
	.cin(gnd),
	.combout(\mem0|d~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~30 .lut_mask = 16'hFA50;
defparam \mem0|d~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N5
dffeas \mem0|d[1] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[1] .is_wysiwyg = "true";
defparam \mem0|d[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
fiftyfivenm_lcell_comb \filt0|Mux31~0 (
// Equation(s):
// \filt0|Mux31~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\filt0|reg_div2 [1]))) # (!\SW[0]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [0]),
	.datab(\filt0|reg_div2 [1]),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux31~0 .lut_mask = 16'hFC0A;
defparam \filt0|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
fiftyfivenm_lcell_comb \filt0|Mux31~1 (
// Equation(s):
// \filt0|Mux31~1_combout  = (\filt0|Mux31~0_combout  & ((\filt0|reg_div8 [3]) # ((!\SW[1]~input_o )))) # (!\filt0|Mux31~0_combout  & (((\SW[1]~input_o  & \filt0|reg_div4 [2]))))

	.dataa(\filt0|Mux31~0_combout ),
	.datab(\filt0|reg_div8 [3]),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div4 [2]),
	.cin(gnd),
	.combout(\filt0|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux31~1 .lut_mask = 16'hDA8A;
defparam \filt0|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
fiftyfivenm_lcell_comb \filt0|reg_q[0]~feeder (
// Equation(s):
// \filt0|reg_q[0]~feeder_combout  = \filt0|Mux31~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux31~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[0]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \filt0|reg_div16[4] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[4] .is_wysiwyg = "true";
defparam \filt0|reg_div16[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N19
dffeas \filt0|reg_q[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[0]~feeder_combout ),
	.asdata(\filt0|reg_div16 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[0] .is_wysiwyg = "true";
defparam \filt0|reg_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
fiftyfivenm_lcell_comb \mem0|d~31 (
// Equation(s):
// \mem0|d~31_combout  = (\mem0|trigged~q  & ((\lfsr1|out [0]))) # (!\mem0|trigged~q  & (\filt0|reg_q [0]))

	.dataa(gnd),
	.datab(\filt0|reg_q [0]),
	.datac(\lfsr1|out [0]),
	.datad(\mem0|trigged~q ),
	.cin(gnd),
	.combout(\mem0|d~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~31 .lut_mask = 16'hF0CC;
defparam \mem0|d~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N11
dffeas \mem0|d[0] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[0] .is_wysiwyg = "true";
defparam \mem0|d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
fiftyfivenm_lcell_comb \filt0|reg_div2[6]~45 (
// Equation(s):
// \filt0|reg_div2[6]~45_combout  = ((\filt0|reg_0 [6] $ (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [6] $ (!\filt0|reg_div2[5]~44 )))) # (GND)
// \filt0|reg_div2[6]~46  = CARRY((\filt0|reg_0 [6] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [6]) # (!\filt0|reg_div2[5]~44 ))) # (!\filt0|reg_0 [6] & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [6] & 
// !\filt0|reg_div2[5]~44 )))

	.dataa(\filt0|reg_0 [6]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[5]~44 ),
	.combout(\filt0|reg_div2[6]~45_combout ),
	.cout(\filt0|reg_div2[6]~46 ));
// synopsys translate_off
defparam \filt0|reg_div2[6]~45 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
fiftyfivenm_lcell_comb \filt0|reg_div2[7]~47 (
// Equation(s):
// \filt0|reg_div2[7]~47_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [7] & ((\filt0|reg_0 [7] & (\filt0|reg_div2[6]~46  & VCC)) # (!\filt0|reg_0 [7] & (!\filt0|reg_div2[6]~46 )))) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [7] & ((\filt0|reg_0 [7] & (!\filt0|reg_div2[6]~46 )) # (!\filt0|reg_0 [7] & ((\filt0|reg_div2[6]~46 ) # (GND)))))
// \filt0|reg_div2[7]~48  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [7] & (!\filt0|reg_0 [7] & !\filt0|reg_div2[6]~46 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [7] & 
// ((!\filt0|reg_div2[6]~46 ) # (!\filt0|reg_0 [7]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [7]),
	.datab(\filt0|reg_0 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[6]~46 ),
	.combout(\filt0|reg_div2[7]~47_combout ),
	.cout(\filt0|reg_div2[7]~48 ));
// synopsys translate_off
defparam \filt0|reg_div2[7]~47 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \filt0|reg_div2[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[7] .is_wysiwyg = "true";
defparam \filt0|reg_div2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
fiftyfivenm_lcell_comb \filt0|Add1~16 (
// Equation(s):
// \filt0|Add1~16_combout  = ((\filt0|reg_1 [8] $ (\filt0|reg_div2 [8] $ (!\filt0|Add1~15 )))) # (GND)
// \filt0|Add1~17  = CARRY((\filt0|reg_1 [8] & ((\filt0|reg_div2 [8]) # (!\filt0|Add1~15 ))) # (!\filt0|reg_1 [8] & (\filt0|reg_div2 [8] & !\filt0|Add1~15 )))

	.dataa(\filt0|reg_1 [8]),
	.datab(\filt0|reg_div2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~15 ),
	.combout(\filt0|Add1~16_combout ),
	.cout(\filt0|Add1~17 ));
// synopsys translate_off
defparam \filt0|Add1~16 .lut_mask = 16'h698E;
defparam \filt0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
fiftyfivenm_lcell_comb \filt0|Add1~18 (
// Equation(s):
// \filt0|Add1~18_combout  = (\filt0|reg_1 [9] & ((\filt0|reg_div2 [9] & (\filt0|Add1~17  & VCC)) # (!\filt0|reg_div2 [9] & (!\filt0|Add1~17 )))) # (!\filt0|reg_1 [9] & ((\filt0|reg_div2 [9] & (!\filt0|Add1~17 )) # (!\filt0|reg_div2 [9] & ((\filt0|Add1~17 ) 
// # (GND)))))
// \filt0|Add1~19  = CARRY((\filt0|reg_1 [9] & (!\filt0|reg_div2 [9] & !\filt0|Add1~17 )) # (!\filt0|reg_1 [9] & ((!\filt0|Add1~17 ) # (!\filt0|reg_div2 [9]))))

	.dataa(\filt0|reg_1 [9]),
	.datab(\filt0|reg_div2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~17 ),
	.combout(\filt0|Add1~18_combout ),
	.cout(\filt0|Add1~19 ));
// synopsys translate_off
defparam \filt0|Add1~18 .lut_mask = 16'h9617;
defparam \filt0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
fiftyfivenm_lcell_comb \filt0|Add1~20 (
// Equation(s):
// \filt0|Add1~20_combout  = ((\filt0|reg_1 [10] $ (\filt0|reg_div2 [10] $ (!\filt0|Add1~19 )))) # (GND)
// \filt0|Add1~21  = CARRY((\filt0|reg_1 [10] & ((\filt0|reg_div2 [10]) # (!\filt0|Add1~19 ))) # (!\filt0|reg_1 [10] & (\filt0|reg_div2 [10] & !\filt0|Add1~19 )))

	.dataa(\filt0|reg_1 [10]),
	.datab(\filt0|reg_div2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~19 ),
	.combout(\filt0|Add1~20_combout ),
	.cout(\filt0|Add1~21 ));
// synopsys translate_off
defparam \filt0|Add1~20 .lut_mask = 16'h698E;
defparam \filt0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N4
fiftyfivenm_lcell_comb \filt0|Add1~22 (
// Equation(s):
// \filt0|Add1~22_combout  = (\filt0|reg_div2 [11] & ((\filt0|reg_1 [11] & (\filt0|Add1~21  & VCC)) # (!\filt0|reg_1 [11] & (!\filt0|Add1~21 )))) # (!\filt0|reg_div2 [11] & ((\filt0|reg_1 [11] & (!\filt0|Add1~21 )) # (!\filt0|reg_1 [11] & ((\filt0|Add1~21 ) 
// # (GND)))))
// \filt0|Add1~23  = CARRY((\filt0|reg_div2 [11] & (!\filt0|reg_1 [11] & !\filt0|Add1~21 )) # (!\filt0|reg_div2 [11] & ((!\filt0|Add1~21 ) # (!\filt0|reg_1 [11]))))

	.dataa(\filt0|reg_div2 [11]),
	.datab(\filt0|reg_1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~21 ),
	.combout(\filt0|Add1~22_combout ),
	.cout(\filt0|Add1~23 ));
// synopsys translate_off
defparam \filt0|Add1~22 .lut_mask = 16'h9617;
defparam \filt0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N6
fiftyfivenm_lcell_comb \filt0|Add1~24 (
// Equation(s):
// \filt0|Add1~24_combout  = ((\filt0|reg_1 [12] $ (\filt0|reg_div2 [12] $ (!\filt0|Add1~23 )))) # (GND)
// \filt0|Add1~25  = CARRY((\filt0|reg_1 [12] & ((\filt0|reg_div2 [12]) # (!\filt0|Add1~23 ))) # (!\filt0|reg_1 [12] & (\filt0|reg_div2 [12] & !\filt0|Add1~23 )))

	.dataa(\filt0|reg_1 [12]),
	.datab(\filt0|reg_div2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~23 ),
	.combout(\filt0|Add1~24_combout ),
	.cout(\filt0|Add1~25 ));
// synopsys translate_off
defparam \filt0|Add1~24 .lut_mask = 16'h698E;
defparam \filt0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
fiftyfivenm_lcell_comb \filt0|Add1~26 (
// Equation(s):
// \filt0|Add1~26_combout  = (\filt0|reg_1 [13] & ((\filt0|reg_div2 [13] & (\filt0|Add1~25  & VCC)) # (!\filt0|reg_div2 [13] & (!\filt0|Add1~25 )))) # (!\filt0|reg_1 [13] & ((\filt0|reg_div2 [13] & (!\filt0|Add1~25 )) # (!\filt0|reg_div2 [13] & 
// ((\filt0|Add1~25 ) # (GND)))))
// \filt0|Add1~27  = CARRY((\filt0|reg_1 [13] & (!\filt0|reg_div2 [13] & !\filt0|Add1~25 )) # (!\filt0|reg_1 [13] & ((!\filt0|Add1~25 ) # (!\filt0|reg_div2 [13]))))

	.dataa(\filt0|reg_1 [13]),
	.datab(\filt0|reg_div2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~25 ),
	.combout(\filt0|Add1~26_combout ),
	.cout(\filt0|Add1~27 ));
// synopsys translate_off
defparam \filt0|Add1~26 .lut_mask = 16'h9617;
defparam \filt0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N10
fiftyfivenm_lcell_comb \filt0|Add1~28 (
// Equation(s):
// \filt0|Add1~28_combout  = ((\filt0|reg_div2 [14] $ (\filt0|reg_1 [14] $ (!\filt0|Add1~27 )))) # (GND)
// \filt0|Add1~29  = CARRY((\filt0|reg_div2 [14] & ((\filt0|reg_1 [14]) # (!\filt0|Add1~27 ))) # (!\filt0|reg_div2 [14] & (\filt0|reg_1 [14] & !\filt0|Add1~27 )))

	.dataa(\filt0|reg_div2 [14]),
	.datab(\filt0|reg_1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~27 ),
	.combout(\filt0|Add1~28_combout ),
	.cout(\filt0|Add1~29 ));
// synopsys translate_off
defparam \filt0|Add1~28 .lut_mask = 16'h698E;
defparam \filt0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
fiftyfivenm_lcell_comb \filt0|Add1~30 (
// Equation(s):
// \filt0|Add1~30_combout  = (\filt0|reg_div2 [15] & ((\filt0|reg_1 [15] & (\filt0|Add1~29  & VCC)) # (!\filt0|reg_1 [15] & (!\filt0|Add1~29 )))) # (!\filt0|reg_div2 [15] & ((\filt0|reg_1 [15] & (!\filt0|Add1~29 )) # (!\filt0|reg_1 [15] & ((\filt0|Add1~29 ) 
// # (GND)))))
// \filt0|Add1~31  = CARRY((\filt0|reg_div2 [15] & (!\filt0|reg_1 [15] & !\filt0|Add1~29 )) # (!\filt0|reg_div2 [15] & ((!\filt0|Add1~29 ) # (!\filt0|reg_1 [15]))))

	.dataa(\filt0|reg_div2 [15]),
	.datab(\filt0|reg_1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~29 ),
	.combout(\filt0|Add1~30_combout ),
	.cout(\filt0|Add1~31 ));
// synopsys translate_off
defparam \filt0|Add1~30 .lut_mask = 16'h9617;
defparam \filt0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N30
fiftyfivenm_lcell_comb \filt0|reg_div4[8]~51 (
// Equation(s):
// \filt0|reg_div4[8]~51_combout  = ((\filt0|Add1~16_combout  $ (\filt0|reg_2 [8] $ (!\filt0|reg_div4[7]~50 )))) # (GND)
// \filt0|reg_div4[8]~52  = CARRY((\filt0|Add1~16_combout  & ((\filt0|reg_2 [8]) # (!\filt0|reg_div4[7]~50 ))) # (!\filt0|Add1~16_combout  & (\filt0|reg_2 [8] & !\filt0|reg_div4[7]~50 )))

	.dataa(\filt0|Add1~16_combout ),
	.datab(\filt0|reg_2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[7]~50 ),
	.combout(\filt0|reg_div4[8]~51_combout ),
	.cout(\filt0|reg_div4[8]~52 ));
// synopsys translate_off
defparam \filt0|reg_div4[8]~51 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[8]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N0
fiftyfivenm_lcell_comb \filt0|reg_div4[9]~53 (
// Equation(s):
// \filt0|reg_div4[9]~53_combout  = (\filt0|reg_2 [9] & ((\filt0|Add1~18_combout  & (\filt0|reg_div4[8]~52  & VCC)) # (!\filt0|Add1~18_combout  & (!\filt0|reg_div4[8]~52 )))) # (!\filt0|reg_2 [9] & ((\filt0|Add1~18_combout  & (!\filt0|reg_div4[8]~52 )) # 
// (!\filt0|Add1~18_combout  & ((\filt0|reg_div4[8]~52 ) # (GND)))))
// \filt0|reg_div4[9]~54  = CARRY((\filt0|reg_2 [9] & (!\filt0|Add1~18_combout  & !\filt0|reg_div4[8]~52 )) # (!\filt0|reg_2 [9] & ((!\filt0|reg_div4[8]~52 ) # (!\filt0|Add1~18_combout ))))

	.dataa(\filt0|reg_2 [9]),
	.datab(\filt0|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[8]~52 ),
	.combout(\filt0|reg_div4[9]~53_combout ),
	.cout(\filt0|reg_div4[9]~54 ));
// synopsys translate_off
defparam \filt0|reg_div4[9]~53 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[9]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N2
fiftyfivenm_lcell_comb \filt0|reg_div4[10]~55 (
// Equation(s):
// \filt0|reg_div4[10]~55_combout  = ((\filt0|Add1~20_combout  $ (\filt0|reg_2 [10] $ (!\filt0|reg_div4[9]~54 )))) # (GND)
// \filt0|reg_div4[10]~56  = CARRY((\filt0|Add1~20_combout  & ((\filt0|reg_2 [10]) # (!\filt0|reg_div4[9]~54 ))) # (!\filt0|Add1~20_combout  & (\filt0|reg_2 [10] & !\filt0|reg_div4[9]~54 )))

	.dataa(\filt0|Add1~20_combout ),
	.datab(\filt0|reg_2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[9]~54 ),
	.combout(\filt0|reg_div4[10]~55_combout ),
	.cout(\filt0|reg_div4[10]~56 ));
// synopsys translate_off
defparam \filt0|reg_div4[10]~55 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[10]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N4
fiftyfivenm_lcell_comb \filt0|reg_div4[11]~57 (
// Equation(s):
// \filt0|reg_div4[11]~57_combout  = (\filt0|Add1~22_combout  & ((\filt0|reg_2 [11] & (\filt0|reg_div4[10]~56  & VCC)) # (!\filt0|reg_2 [11] & (!\filt0|reg_div4[10]~56 )))) # (!\filt0|Add1~22_combout  & ((\filt0|reg_2 [11] & (!\filt0|reg_div4[10]~56 )) # 
// (!\filt0|reg_2 [11] & ((\filt0|reg_div4[10]~56 ) # (GND)))))
// \filt0|reg_div4[11]~58  = CARRY((\filt0|Add1~22_combout  & (!\filt0|reg_2 [11] & !\filt0|reg_div4[10]~56 )) # (!\filt0|Add1~22_combout  & ((!\filt0|reg_div4[10]~56 ) # (!\filt0|reg_2 [11]))))

	.dataa(\filt0|Add1~22_combout ),
	.datab(\filt0|reg_2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[10]~56 ),
	.combout(\filt0|reg_div4[11]~57_combout ),
	.cout(\filt0|reg_div4[11]~58 ));
// synopsys translate_off
defparam \filt0|reg_div4[11]~57 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[11]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N6
fiftyfivenm_lcell_comb \filt0|reg_div4[12]~59 (
// Equation(s):
// \filt0|reg_div4[12]~59_combout  = ((\filt0|Add1~24_combout  $ (\filt0|reg_2 [12] $ (!\filt0|reg_div4[11]~58 )))) # (GND)
// \filt0|reg_div4[12]~60  = CARRY((\filt0|Add1~24_combout  & ((\filt0|reg_2 [12]) # (!\filt0|reg_div4[11]~58 ))) # (!\filt0|Add1~24_combout  & (\filt0|reg_2 [12] & !\filt0|reg_div4[11]~58 )))

	.dataa(\filt0|Add1~24_combout ),
	.datab(\filt0|reg_2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[11]~58 ),
	.combout(\filt0|reg_div4[12]~59_combout ),
	.cout(\filt0|reg_div4[12]~60 ));
// synopsys translate_off
defparam \filt0|reg_div4[12]~59 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[12]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
fiftyfivenm_lcell_comb \filt0|reg_div4[13]~61 (
// Equation(s):
// \filt0|reg_div4[13]~61_combout  = (\filt0|Add1~26_combout  & ((\filt0|reg_2 [13] & (\filt0|reg_div4[12]~60  & VCC)) # (!\filt0|reg_2 [13] & (!\filt0|reg_div4[12]~60 )))) # (!\filt0|Add1~26_combout  & ((\filt0|reg_2 [13] & (!\filt0|reg_div4[12]~60 )) # 
// (!\filt0|reg_2 [13] & ((\filt0|reg_div4[12]~60 ) # (GND)))))
// \filt0|reg_div4[13]~62  = CARRY((\filt0|Add1~26_combout  & (!\filt0|reg_2 [13] & !\filt0|reg_div4[12]~60 )) # (!\filt0|Add1~26_combout  & ((!\filt0|reg_div4[12]~60 ) # (!\filt0|reg_2 [13]))))

	.dataa(\filt0|Add1~26_combout ),
	.datab(\filt0|reg_2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[12]~60 ),
	.combout(\filt0|reg_div4[13]~61_combout ),
	.cout(\filt0|reg_div4[13]~62 ));
// synopsys translate_off
defparam \filt0|reg_div4[13]~61 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[13]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N10
fiftyfivenm_lcell_comb \filt0|reg_div4[14]~63 (
// Equation(s):
// \filt0|reg_div4[14]~63_combout  = ((\filt0|reg_2 [14] $ (\filt0|Add1~28_combout  $ (!\filt0|reg_div4[13]~62 )))) # (GND)
// \filt0|reg_div4[14]~64  = CARRY((\filt0|reg_2 [14] & ((\filt0|Add1~28_combout ) # (!\filt0|reg_div4[13]~62 ))) # (!\filt0|reg_2 [14] & (\filt0|Add1~28_combout  & !\filt0|reg_div4[13]~62 )))

	.dataa(\filt0|reg_2 [14]),
	.datab(\filt0|Add1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[13]~62 ),
	.combout(\filt0|reg_div4[14]~63_combout ),
	.cout(\filt0|reg_div4[14]~64 ));
// synopsys translate_off
defparam \filt0|reg_div4[14]~63 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[14]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N12
fiftyfivenm_lcell_comb \filt0|reg_div4[15]~65 (
// Equation(s):
// \filt0|reg_div4[15]~65_combout  = (\filt0|reg_2 [15] & ((\filt0|Add1~30_combout  & (\filt0|reg_div4[14]~64  & VCC)) # (!\filt0|Add1~30_combout  & (!\filt0|reg_div4[14]~64 )))) # (!\filt0|reg_2 [15] & ((\filt0|Add1~30_combout  & (!\filt0|reg_div4[14]~64 )) 
// # (!\filt0|Add1~30_combout  & ((\filt0|reg_div4[14]~64 ) # (GND)))))
// \filt0|reg_div4[15]~66  = CARRY((\filt0|reg_2 [15] & (!\filt0|Add1~30_combout  & !\filt0|reg_div4[14]~64 )) # (!\filt0|reg_2 [15] & ((!\filt0|reg_div4[14]~64 ) # (!\filt0|Add1~30_combout ))))

	.dataa(\filt0|reg_2 [15]),
	.datab(\filt0|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[14]~64 ),
	.combout(\filt0|reg_div4[15]~65_combout ),
	.cout(\filt0|reg_div4[15]~66 ));
// synopsys translate_off
defparam \filt0|reg_div4[15]~65 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[15]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N13
dffeas \filt0|reg_div4[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[15]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[15] .is_wysiwyg = "true";
defparam \filt0|reg_div4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
fiftyfivenm_lcell_comb \filt0|Mux18~0 (
// Equation(s):
// \filt0|Mux18~0_combout  = (\SW[1]~input_o  & (((\filt0|reg_div4 [15]) # (\SW[0]~input_o )))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13] & ((!\SW[0]~input_o ))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13]),
	.datab(\filt0|reg_div4 [15]),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux18~0 .lut_mask = 16'hF0CA;
defparam \filt0|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
fiftyfivenm_lcell_comb \filt0|reg_6~15 (
// Equation(s):
// \filt0|reg_6~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [16]),
	.cin(gnd),
	.combout(\filt0|reg_6~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~15 .lut_mask = 16'hF000;
defparam \filt0|reg_6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N7
dffeas \filt0|reg_6[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[16] .is_wysiwyg = "true";
defparam \filt0|reg_6[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
fiftyfivenm_lcell_comb \filt0|Add4~32 (
// Equation(s):
// \filt0|Add4~32_combout  = ((\filt0|reg_4 [16] $ (\filt0|reg_5 [16] $ (!\filt0|Add4~31 )))) # (GND)
// \filt0|Add4~33  = CARRY((\filt0|reg_4 [16] & ((\filt0|reg_5 [16]) # (!\filt0|Add4~31 ))) # (!\filt0|reg_4 [16] & (\filt0|reg_5 [16] & !\filt0|Add4~31 )))

	.dataa(\filt0|reg_4 [16]),
	.datab(\filt0|reg_5 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~31 ),
	.combout(\filt0|Add4~32_combout ),
	.cout(\filt0|Add4~33 ));
// synopsys translate_off
defparam \filt0|Add4~32 .lut_mask = 16'h698E;
defparam \filt0|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
fiftyfivenm_lcell_comb \filt0|Add5~30 (
// Equation(s):
// \filt0|Add5~30_combout  = (\filt0|reg_6 [15] & ((\filt0|Add4~30_combout  & (\filt0|Add5~29  & VCC)) # (!\filt0|Add4~30_combout  & (!\filt0|Add5~29 )))) # (!\filt0|reg_6 [15] & ((\filt0|Add4~30_combout  & (!\filt0|Add5~29 )) # (!\filt0|Add4~30_combout  & 
// ((\filt0|Add5~29 ) # (GND)))))
// \filt0|Add5~31  = CARRY((\filt0|reg_6 [15] & (!\filt0|Add4~30_combout  & !\filt0|Add5~29 )) # (!\filt0|reg_6 [15] & ((!\filt0|Add5~29 ) # (!\filt0|Add4~30_combout ))))

	.dataa(\filt0|reg_6 [15]),
	.datab(\filt0|Add4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~29 ),
	.combout(\filt0|Add5~30_combout ),
	.cout(\filt0|Add5~31 ));
// synopsys translate_off
defparam \filt0|Add5~30 .lut_mask = 16'h9617;
defparam \filt0|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
fiftyfivenm_lcell_comb \filt0|Add5~32 (
// Equation(s):
// \filt0|Add5~32_combout  = ((\filt0|reg_6 [16] $ (\filt0|Add4~32_combout  $ (!\filt0|Add5~31 )))) # (GND)
// \filt0|Add5~33  = CARRY((\filt0|reg_6 [16] & ((\filt0|Add4~32_combout ) # (!\filt0|Add5~31 ))) # (!\filt0|reg_6 [16] & (\filt0|Add4~32_combout  & !\filt0|Add5~31 )))

	.dataa(\filt0|reg_6 [16]),
	.datab(\filt0|Add4~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~31 ),
	.combout(\filt0|Add5~32_combout ),
	.cout(\filt0|Add5~33 ));
// synopsys translate_off
defparam \filt0|Add5~32 .lut_mask = 16'h698E;
defparam \filt0|Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N11
dffeas \filt0|reg_div4[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[14]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[14] .is_wysiwyg = "true";
defparam \filt0|reg_div4[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N5
dffeas \filt0|reg_div4[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[11]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[11] .is_wysiwyg = "true";
defparam \filt0|reg_div4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N3
dffeas \filt0|reg_div4[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[10]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[10] .is_wysiwyg = "true";
defparam \filt0|reg_div4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N1
dffeas \filt0|reg_div4[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[9]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[9] .is_wysiwyg = "true";
defparam \filt0|reg_div4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
fiftyfivenm_lcell_comb \filt0|Add3~18 (
// Equation(s):
// \filt0|Add3~18_combout  = (\filt0|reg_div4 [9] & ((\filt0|reg_3 [9] & (\filt0|Add3~17  & VCC)) # (!\filt0|reg_3 [9] & (!\filt0|Add3~17 )))) # (!\filt0|reg_div4 [9] & ((\filt0|reg_3 [9] & (!\filt0|Add3~17 )) # (!\filt0|reg_3 [9] & ((\filt0|Add3~17 ) # 
// (GND)))))
// \filt0|Add3~19  = CARRY((\filt0|reg_div4 [9] & (!\filt0|reg_3 [9] & !\filt0|Add3~17 )) # (!\filt0|reg_div4 [9] & ((!\filt0|Add3~17 ) # (!\filt0|reg_3 [9]))))

	.dataa(\filt0|reg_div4 [9]),
	.datab(\filt0|reg_3 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~17 ),
	.combout(\filt0|Add3~18_combout ),
	.cout(\filt0|Add3~19 ));
// synopsys translate_off
defparam \filt0|Add3~18 .lut_mask = 16'h9617;
defparam \filt0|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
fiftyfivenm_lcell_comb \filt0|Add3~20 (
// Equation(s):
// \filt0|Add3~20_combout  = ((\filt0|reg_div4 [10] $ (\filt0|reg_3 [10] $ (!\filt0|Add3~19 )))) # (GND)
// \filt0|Add3~21  = CARRY((\filt0|reg_div4 [10] & ((\filt0|reg_3 [10]) # (!\filt0|Add3~19 ))) # (!\filt0|reg_div4 [10] & (\filt0|reg_3 [10] & !\filt0|Add3~19 )))

	.dataa(\filt0|reg_div4 [10]),
	.datab(\filt0|reg_3 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~19 ),
	.combout(\filt0|Add3~20_combout ),
	.cout(\filt0|Add3~21 ));
// synopsys translate_off
defparam \filt0|Add3~20 .lut_mask = 16'h698E;
defparam \filt0|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
fiftyfivenm_lcell_comb \filt0|Add3~22 (
// Equation(s):
// \filt0|Add3~22_combout  = (\filt0|reg_div4 [11] & ((\filt0|reg_3 [11] & (\filt0|Add3~21  & VCC)) # (!\filt0|reg_3 [11] & (!\filt0|Add3~21 )))) # (!\filt0|reg_div4 [11] & ((\filt0|reg_3 [11] & (!\filt0|Add3~21 )) # (!\filt0|reg_3 [11] & ((\filt0|Add3~21 ) 
// # (GND)))))
// \filt0|Add3~23  = CARRY((\filt0|reg_div4 [11] & (!\filt0|reg_3 [11] & !\filt0|Add3~21 )) # (!\filt0|reg_div4 [11] & ((!\filt0|Add3~21 ) # (!\filt0|reg_3 [11]))))

	.dataa(\filt0|reg_div4 [11]),
	.datab(\filt0|reg_3 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~21 ),
	.combout(\filt0|Add3~22_combout ),
	.cout(\filt0|Add3~23 ));
// synopsys translate_off
defparam \filt0|Add3~22 .lut_mask = 16'h9617;
defparam \filt0|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
fiftyfivenm_lcell_comb \filt0|Add3~24 (
// Equation(s):
// \filt0|Add3~24_combout  = ((\filt0|reg_div4 [12] $ (\filt0|reg_3 [12] $ (!\filt0|Add3~23 )))) # (GND)
// \filt0|Add3~25  = CARRY((\filt0|reg_div4 [12] & ((\filt0|reg_3 [12]) # (!\filt0|Add3~23 ))) # (!\filt0|reg_div4 [12] & (\filt0|reg_3 [12] & !\filt0|Add3~23 )))

	.dataa(\filt0|reg_div4 [12]),
	.datab(\filt0|reg_3 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~23 ),
	.combout(\filt0|Add3~24_combout ),
	.cout(\filt0|Add3~25 ));
// synopsys translate_off
defparam \filt0|Add3~24 .lut_mask = 16'h698E;
defparam \filt0|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
fiftyfivenm_lcell_comb \filt0|Add3~26 (
// Equation(s):
// \filt0|Add3~26_combout  = (\filt0|reg_3 [13] & ((\filt0|reg_div4 [13] & (\filt0|Add3~25  & VCC)) # (!\filt0|reg_div4 [13] & (!\filt0|Add3~25 )))) # (!\filt0|reg_3 [13] & ((\filt0|reg_div4 [13] & (!\filt0|Add3~25 )) # (!\filt0|reg_div4 [13] & 
// ((\filt0|Add3~25 ) # (GND)))))
// \filt0|Add3~27  = CARRY((\filt0|reg_3 [13] & (!\filt0|reg_div4 [13] & !\filt0|Add3~25 )) # (!\filt0|reg_3 [13] & ((!\filt0|Add3~25 ) # (!\filt0|reg_div4 [13]))))

	.dataa(\filt0|reg_3 [13]),
	.datab(\filt0|reg_div4 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~25 ),
	.combout(\filt0|Add3~26_combout ),
	.cout(\filt0|Add3~27 ));
// synopsys translate_off
defparam \filt0|Add3~26 .lut_mask = 16'h9617;
defparam \filt0|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
fiftyfivenm_lcell_comb \filt0|Add3~28 (
// Equation(s):
// \filt0|Add3~28_combout  = ((\filt0|reg_3 [14] $ (\filt0|reg_div4 [14] $ (!\filt0|Add3~27 )))) # (GND)
// \filt0|Add3~29  = CARRY((\filt0|reg_3 [14] & ((\filt0|reg_div4 [14]) # (!\filt0|Add3~27 ))) # (!\filt0|reg_3 [14] & (\filt0|reg_div4 [14] & !\filt0|Add3~27 )))

	.dataa(\filt0|reg_3 [14]),
	.datab(\filt0|reg_div4 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~27 ),
	.combout(\filt0|Add3~28_combout ),
	.cout(\filt0|Add3~29 ));
// synopsys translate_off
defparam \filt0|Add3~28 .lut_mask = 16'h698E;
defparam \filt0|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
fiftyfivenm_lcell_comb \filt0|Add3~30 (
// Equation(s):
// \filt0|Add3~30_combout  = (\filt0|reg_3 [15] & ((\filt0|reg_div4 [15] & (\filt0|Add3~29  & VCC)) # (!\filt0|reg_div4 [15] & (!\filt0|Add3~29 )))) # (!\filt0|reg_3 [15] & ((\filt0|reg_div4 [15] & (!\filt0|Add3~29 )) # (!\filt0|reg_div4 [15] & 
// ((\filt0|Add3~29 ) # (GND)))))
// \filt0|Add3~31  = CARRY((\filt0|reg_3 [15] & (!\filt0|reg_div4 [15] & !\filt0|Add3~29 )) # (!\filt0|reg_3 [15] & ((!\filt0|Add3~29 ) # (!\filt0|reg_div4 [15]))))

	.dataa(\filt0|reg_3 [15]),
	.datab(\filt0|reg_div4 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~29 ),
	.combout(\filt0|Add3~30_combout ),
	.cout(\filt0|Add3~31 ));
// synopsys translate_off
defparam \filt0|Add3~30 .lut_mask = 16'h9617;
defparam \filt0|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
fiftyfivenm_lcell_comb \filt0|Add3~32 (
// Equation(s):
// \filt0|Add3~32_combout  = ((\filt0|reg_3 [16] $ (\filt0|reg_div4 [16] $ (!\filt0|Add3~31 )))) # (GND)
// \filt0|Add3~33  = CARRY((\filt0|reg_3 [16] & ((\filt0|reg_div4 [16]) # (!\filt0|Add3~31 ))) # (!\filt0|reg_3 [16] & (\filt0|reg_div4 [16] & !\filt0|Add3~31 )))

	.dataa(\filt0|reg_3 [16]),
	.datab(\filt0|reg_div4 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~31 ),
	.combout(\filt0|Add3~32_combout ),
	.cout(\filt0|Add3~33 ));
// synopsys translate_off
defparam \filt0|Add3~32 .lut_mask = 16'h698E;
defparam \filt0|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
fiftyfivenm_lcell_comb \filt0|Add5~28 (
// Equation(s):
// \filt0|Add5~28_combout  = ((\filt0|reg_6 [14] $ (\filt0|Add4~28_combout  $ (!\filt0|Add5~27 )))) # (GND)
// \filt0|Add5~29  = CARRY((\filt0|reg_6 [14] & ((\filt0|Add4~28_combout ) # (!\filt0|Add5~27 ))) # (!\filt0|reg_6 [14] & (\filt0|Add4~28_combout  & !\filt0|Add5~27 )))

	.dataa(\filt0|reg_6 [14]),
	.datab(\filt0|Add4~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~27 ),
	.combout(\filt0|Add5~28_combout ),
	.cout(\filt0|Add5~29 ));
// synopsys translate_off
defparam \filt0|Add5~28 .lut_mask = 16'h698E;
defparam \filt0|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
fiftyfivenm_lcell_comb \filt0|reg_6~19 (
// Equation(s):
// \filt0|reg_6~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [12])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\filt0|reg_5 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_6~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~19 .lut_mask = 16'hA0A0;
defparam \filt0|reg_6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N9
dffeas \filt0|reg_6[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[12] .is_wysiwyg = "true";
defparam \filt0|reg_6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
fiftyfivenm_lcell_comb \filt0|Add4~24 (
// Equation(s):
// \filt0|Add4~24_combout  = ((\filt0|reg_4 [12] $ (\filt0|reg_5 [12] $ (!\filt0|Add4~23 )))) # (GND)
// \filt0|Add4~25  = CARRY((\filt0|reg_4 [12] & ((\filt0|reg_5 [12]) # (!\filt0|Add4~23 ))) # (!\filt0|reg_4 [12] & (\filt0|reg_5 [12] & !\filt0|Add4~23 )))

	.dataa(\filt0|reg_4 [12]),
	.datab(\filt0|reg_5 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~23 ),
	.combout(\filt0|Add4~24_combout ),
	.cout(\filt0|Add4~25 ));
// synopsys translate_off
defparam \filt0|Add4~24 .lut_mask = 16'h698E;
defparam \filt0|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N4
fiftyfivenm_lcell_comb \filt0|reg_6~20 (
// Equation(s):
// \filt0|reg_6~20_combout  = (\filt0|reg_5 [11] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_5 [11]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_6~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~20 .lut_mask = 16'hF000;
defparam \filt0|reg_6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N5
dffeas \filt0|reg_6[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[11] .is_wysiwyg = "true";
defparam \filt0|reg_6[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
fiftyfivenm_lcell_comb \filt0|Add4~22 (
// Equation(s):
// \filt0|Add4~22_combout  = (\filt0|reg_5 [11] & ((\filt0|reg_4 [11] & (\filt0|Add4~21  & VCC)) # (!\filt0|reg_4 [11] & (!\filt0|Add4~21 )))) # (!\filt0|reg_5 [11] & ((\filt0|reg_4 [11] & (!\filt0|Add4~21 )) # (!\filt0|reg_4 [11] & ((\filt0|Add4~21 ) # 
// (GND)))))
// \filt0|Add4~23  = CARRY((\filt0|reg_5 [11] & (!\filt0|reg_4 [11] & !\filt0|Add4~21 )) # (!\filt0|reg_5 [11] & ((!\filt0|Add4~21 ) # (!\filt0|reg_4 [11]))))

	.dataa(\filt0|reg_5 [11]),
	.datab(\filt0|reg_4 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~21 ),
	.combout(\filt0|Add4~22_combout ),
	.cout(\filt0|Add4~23 ));
// synopsys translate_off
defparam \filt0|Add4~22 .lut_mask = 16'h9617;
defparam \filt0|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N2
fiftyfivenm_lcell_comb \filt0|reg_6~21 (
// Equation(s):
// \filt0|reg_6~21_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [10])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_5 [10]),
	.cin(gnd),
	.combout(\filt0|reg_6~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~21 .lut_mask = 16'hCC00;
defparam \filt0|reg_6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N3
dffeas \filt0|reg_6[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[10] .is_wysiwyg = "true";
defparam \filt0|reg_6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N2
fiftyfivenm_lcell_comb \filt0|Add4~18 (
// Equation(s):
// \filt0|Add4~18_combout  = (\filt0|reg_5 [9] & ((\filt0|reg_4 [9] & (\filt0|Add4~17  & VCC)) # (!\filt0|reg_4 [9] & (!\filt0|Add4~17 )))) # (!\filt0|reg_5 [9] & ((\filt0|reg_4 [9] & (!\filt0|Add4~17 )) # (!\filt0|reg_4 [9] & ((\filt0|Add4~17 ) # (GND)))))
// \filt0|Add4~19  = CARRY((\filt0|reg_5 [9] & (!\filt0|reg_4 [9] & !\filt0|Add4~17 )) # (!\filt0|reg_5 [9] & ((!\filt0|Add4~17 ) # (!\filt0|reg_4 [9]))))

	.dataa(\filt0|reg_5 [9]),
	.datab(\filt0|reg_4 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~17 ),
	.combout(\filt0|Add4~18_combout ),
	.cout(\filt0|Add4~19 ));
// synopsys translate_off
defparam \filt0|Add4~18 .lut_mask = 16'h9617;
defparam \filt0|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
fiftyfivenm_lcell_comb \filt0|reg_6~22 (
// Equation(s):
// \filt0|reg_6~22_combout  = (\filt0|reg_5 [9] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_5 [9]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_6~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~22 .lut_mask = 16'hA0A0;
defparam \filt0|reg_6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N15
dffeas \filt0|reg_6[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[9] .is_wysiwyg = "true";
defparam \filt0|reg_6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
fiftyfivenm_lcell_comb \filt0|Add5~18 (
// Equation(s):
// \filt0|Add5~18_combout  = (\filt0|Add4~18_combout  & ((\filt0|reg_6 [9] & (\filt0|Add5~17  & VCC)) # (!\filt0|reg_6 [9] & (!\filt0|Add5~17 )))) # (!\filt0|Add4~18_combout  & ((\filt0|reg_6 [9] & (!\filt0|Add5~17 )) # (!\filt0|reg_6 [9] & ((\filt0|Add5~17 
// ) # (GND)))))
// \filt0|Add5~19  = CARRY((\filt0|Add4~18_combout  & (!\filt0|reg_6 [9] & !\filt0|Add5~17 )) # (!\filt0|Add4~18_combout  & ((!\filt0|Add5~17 ) # (!\filt0|reg_6 [9]))))

	.dataa(\filt0|Add4~18_combout ),
	.datab(\filt0|reg_6 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~17 ),
	.combout(\filt0|Add5~18_combout ),
	.cout(\filt0|Add5~19 ));
// synopsys translate_off
defparam \filt0|Add5~18 .lut_mask = 16'h9617;
defparam \filt0|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
fiftyfivenm_lcell_comb \filt0|Add5~20 (
// Equation(s):
// \filt0|Add5~20_combout  = ((\filt0|Add4~20_combout  $ (\filt0|reg_6 [10] $ (!\filt0|Add5~19 )))) # (GND)
// \filt0|Add5~21  = CARRY((\filt0|Add4~20_combout  & ((\filt0|reg_6 [10]) # (!\filt0|Add5~19 ))) # (!\filt0|Add4~20_combout  & (\filt0|reg_6 [10] & !\filt0|Add5~19 )))

	.dataa(\filt0|Add4~20_combout ),
	.datab(\filt0|reg_6 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~19 ),
	.combout(\filt0|Add5~20_combout ),
	.cout(\filt0|Add5~21 ));
// synopsys translate_off
defparam \filt0|Add5~20 .lut_mask = 16'h698E;
defparam \filt0|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
fiftyfivenm_lcell_comb \filt0|Add5~22 (
// Equation(s):
// \filt0|Add5~22_combout  = (\filt0|reg_6 [11] & ((\filt0|Add4~22_combout  & (\filt0|Add5~21  & VCC)) # (!\filt0|Add4~22_combout  & (!\filt0|Add5~21 )))) # (!\filt0|reg_6 [11] & ((\filt0|Add4~22_combout  & (!\filt0|Add5~21 )) # (!\filt0|Add4~22_combout  & 
// ((\filt0|Add5~21 ) # (GND)))))
// \filt0|Add5~23  = CARRY((\filt0|reg_6 [11] & (!\filt0|Add4~22_combout  & !\filt0|Add5~21 )) # (!\filt0|reg_6 [11] & ((!\filt0|Add5~21 ) # (!\filt0|Add4~22_combout ))))

	.dataa(\filt0|reg_6 [11]),
	.datab(\filt0|Add4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~21 ),
	.combout(\filt0|Add5~22_combout ),
	.cout(\filt0|Add5~23 ));
// synopsys translate_off
defparam \filt0|Add5~22 .lut_mask = 16'h9617;
defparam \filt0|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
fiftyfivenm_lcell_comb \filt0|Add5~24 (
// Equation(s):
// \filt0|Add5~24_combout  = ((\filt0|reg_6 [12] $ (\filt0|Add4~24_combout  $ (!\filt0|Add5~23 )))) # (GND)
// \filt0|Add5~25  = CARRY((\filt0|reg_6 [12] & ((\filt0|Add4~24_combout ) # (!\filt0|Add5~23 ))) # (!\filt0|reg_6 [12] & (\filt0|Add4~24_combout  & !\filt0|Add5~23 )))

	.dataa(\filt0|reg_6 [12]),
	.datab(\filt0|Add4~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~23 ),
	.combout(\filt0|Add5~24_combout ),
	.cout(\filt0|Add5~25 ));
// synopsys translate_off
defparam \filt0|Add5~24 .lut_mask = 16'h698E;
defparam \filt0|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
fiftyfivenm_lcell_comb \filt0|Add5~26 (
// Equation(s):
// \filt0|Add5~26_combout  = (\filt0|reg_6 [13] & ((\filt0|Add4~26_combout  & (\filt0|Add5~25  & VCC)) # (!\filt0|Add4~26_combout  & (!\filt0|Add5~25 )))) # (!\filt0|reg_6 [13] & ((\filt0|Add4~26_combout  & (!\filt0|Add5~25 )) # (!\filt0|Add4~26_combout  & 
// ((\filt0|Add5~25 ) # (GND)))))
// \filt0|Add5~27  = CARRY((\filt0|reg_6 [13] & (!\filt0|Add4~26_combout  & !\filt0|Add5~25 )) # (!\filt0|reg_6 [13] & ((!\filt0|Add5~25 ) # (!\filt0|Add4~26_combout ))))

	.dataa(\filt0|reg_6 [13]),
	.datab(\filt0|Add4~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~25 ),
	.combout(\filt0|Add5~26_combout ),
	.cout(\filt0|Add5~27 ));
// synopsys translate_off
defparam \filt0|Add5~26 .lut_mask = 16'h9617;
defparam \filt0|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
fiftyfivenm_lcell_comb \filt0|reg_div8[9]~54 (
// Equation(s):
// \filt0|reg_div8[9]~54_combout  = (\filt0|Add5~18_combout  & ((\filt0|Add3~18_combout  & (\filt0|reg_div8[8]~53  & VCC)) # (!\filt0|Add3~18_combout  & (!\filt0|reg_div8[8]~53 )))) # (!\filt0|Add5~18_combout  & ((\filt0|Add3~18_combout  & 
// (!\filt0|reg_div8[8]~53 )) # (!\filt0|Add3~18_combout  & ((\filt0|reg_div8[8]~53 ) # (GND)))))
// \filt0|reg_div8[9]~55  = CARRY((\filt0|Add5~18_combout  & (!\filt0|Add3~18_combout  & !\filt0|reg_div8[8]~53 )) # (!\filt0|Add5~18_combout  & ((!\filt0|reg_div8[8]~53 ) # (!\filt0|Add3~18_combout ))))

	.dataa(\filt0|Add5~18_combout ),
	.datab(\filt0|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[8]~53 ),
	.combout(\filt0|reg_div8[9]~54_combout ),
	.cout(\filt0|reg_div8[9]~55 ));
// synopsys translate_off
defparam \filt0|reg_div8[9]~54 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[9]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
fiftyfivenm_lcell_comb \filt0|reg_div8[10]~56 (
// Equation(s):
// \filt0|reg_div8[10]~56_combout  = ((\filt0|Add5~20_combout  $ (\filt0|Add3~20_combout  $ (!\filt0|reg_div8[9]~55 )))) # (GND)
// \filt0|reg_div8[10]~57  = CARRY((\filt0|Add5~20_combout  & ((\filt0|Add3~20_combout ) # (!\filt0|reg_div8[9]~55 ))) # (!\filt0|Add5~20_combout  & (\filt0|Add3~20_combout  & !\filt0|reg_div8[9]~55 )))

	.dataa(\filt0|Add5~20_combout ),
	.datab(\filt0|Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[9]~55 ),
	.combout(\filt0|reg_div8[10]~56_combout ),
	.cout(\filt0|reg_div8[10]~57 ));
// synopsys translate_off
defparam \filt0|reg_div8[10]~56 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[10]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N2
fiftyfivenm_lcell_comb \filt0|reg_div8[11]~58 (
// Equation(s):
// \filt0|reg_div8[11]~58_combout  = (\filt0|Add3~22_combout  & ((\filt0|Add5~22_combout  & (\filt0|reg_div8[10]~57  & VCC)) # (!\filt0|Add5~22_combout  & (!\filt0|reg_div8[10]~57 )))) # (!\filt0|Add3~22_combout  & ((\filt0|Add5~22_combout  & 
// (!\filt0|reg_div8[10]~57 )) # (!\filt0|Add5~22_combout  & ((\filt0|reg_div8[10]~57 ) # (GND)))))
// \filt0|reg_div8[11]~59  = CARRY((\filt0|Add3~22_combout  & (!\filt0|Add5~22_combout  & !\filt0|reg_div8[10]~57 )) # (!\filt0|Add3~22_combout  & ((!\filt0|reg_div8[10]~57 ) # (!\filt0|Add5~22_combout ))))

	.dataa(\filt0|Add3~22_combout ),
	.datab(\filt0|Add5~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[10]~57 ),
	.combout(\filt0|reg_div8[11]~58_combout ),
	.cout(\filt0|reg_div8[11]~59 ));
// synopsys translate_off
defparam \filt0|reg_div8[11]~58 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[11]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N4
fiftyfivenm_lcell_comb \filt0|reg_div8[12]~60 (
// Equation(s):
// \filt0|reg_div8[12]~60_combout  = ((\filt0|Add3~24_combout  $ (\filt0|Add5~24_combout  $ (!\filt0|reg_div8[11]~59 )))) # (GND)
// \filt0|reg_div8[12]~61  = CARRY((\filt0|Add3~24_combout  & ((\filt0|Add5~24_combout ) # (!\filt0|reg_div8[11]~59 ))) # (!\filt0|Add3~24_combout  & (\filt0|Add5~24_combout  & !\filt0|reg_div8[11]~59 )))

	.dataa(\filt0|Add3~24_combout ),
	.datab(\filt0|Add5~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[11]~59 ),
	.combout(\filt0|reg_div8[12]~60_combout ),
	.cout(\filt0|reg_div8[12]~61 ));
// synopsys translate_off
defparam \filt0|reg_div8[12]~60 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[12]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N6
fiftyfivenm_lcell_comb \filt0|reg_div8[13]~62 (
// Equation(s):
// \filt0|reg_div8[13]~62_combout  = (\filt0|Add3~26_combout  & ((\filt0|Add5~26_combout  & (\filt0|reg_div8[12]~61  & VCC)) # (!\filt0|Add5~26_combout  & (!\filt0|reg_div8[12]~61 )))) # (!\filt0|Add3~26_combout  & ((\filt0|Add5~26_combout  & 
// (!\filt0|reg_div8[12]~61 )) # (!\filt0|Add5~26_combout  & ((\filt0|reg_div8[12]~61 ) # (GND)))))
// \filt0|reg_div8[13]~63  = CARRY((\filt0|Add3~26_combout  & (!\filt0|Add5~26_combout  & !\filt0|reg_div8[12]~61 )) # (!\filt0|Add3~26_combout  & ((!\filt0|reg_div8[12]~61 ) # (!\filt0|Add5~26_combout ))))

	.dataa(\filt0|Add3~26_combout ),
	.datab(\filt0|Add5~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[12]~61 ),
	.combout(\filt0|reg_div8[13]~62_combout ),
	.cout(\filt0|reg_div8[13]~63 ));
// synopsys translate_off
defparam \filt0|reg_div8[13]~62 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[13]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
fiftyfivenm_lcell_comb \filt0|reg_div8[14]~64 (
// Equation(s):
// \filt0|reg_div8[14]~64_combout  = ((\filt0|Add5~28_combout  $ (\filt0|Add3~28_combout  $ (!\filt0|reg_div8[13]~63 )))) # (GND)
// \filt0|reg_div8[14]~65  = CARRY((\filt0|Add5~28_combout  & ((\filt0|Add3~28_combout ) # (!\filt0|reg_div8[13]~63 ))) # (!\filt0|Add5~28_combout  & (\filt0|Add3~28_combout  & !\filt0|reg_div8[13]~63 )))

	.dataa(\filt0|Add5~28_combout ),
	.datab(\filt0|Add3~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[13]~63 ),
	.combout(\filt0|reg_div8[14]~64_combout ),
	.cout(\filt0|reg_div8[14]~65 ));
// synopsys translate_off
defparam \filt0|reg_div8[14]~64 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[14]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N10
fiftyfivenm_lcell_comb \filt0|reg_div8[15]~66 (
// Equation(s):
// \filt0|reg_div8[15]~66_combout  = (\filt0|Add5~30_combout  & ((\filt0|Add3~30_combout  & (\filt0|reg_div8[14]~65  & VCC)) # (!\filt0|Add3~30_combout  & (!\filt0|reg_div8[14]~65 )))) # (!\filt0|Add5~30_combout  & ((\filt0|Add3~30_combout  & 
// (!\filt0|reg_div8[14]~65 )) # (!\filt0|Add3~30_combout  & ((\filt0|reg_div8[14]~65 ) # (GND)))))
// \filt0|reg_div8[15]~67  = CARRY((\filt0|Add5~30_combout  & (!\filt0|Add3~30_combout  & !\filt0|reg_div8[14]~65 )) # (!\filt0|Add5~30_combout  & ((!\filt0|reg_div8[14]~65 ) # (!\filt0|Add3~30_combout ))))

	.dataa(\filt0|Add5~30_combout ),
	.datab(\filt0|Add3~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[14]~65 ),
	.combout(\filt0|reg_div8[15]~66_combout ),
	.cout(\filt0|reg_div8[15]~67 ));
// synopsys translate_off
defparam \filt0|reg_div8[15]~66 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[15]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
fiftyfivenm_lcell_comb \filt0|reg_div8[16]~68 (
// Equation(s):
// \filt0|reg_div8[16]~68_combout  = ((\filt0|Add5~32_combout  $ (\filt0|Add3~32_combout  $ (!\filt0|reg_div8[15]~67 )))) # (GND)
// \filt0|reg_div8[16]~69  = CARRY((\filt0|Add5~32_combout  & ((\filt0|Add3~32_combout ) # (!\filt0|reg_div8[15]~67 ))) # (!\filt0|Add5~32_combout  & (\filt0|Add3~32_combout  & !\filt0|reg_div8[15]~67 )))

	.dataa(\filt0|Add5~32_combout ),
	.datab(\filt0|Add3~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[15]~67 ),
	.combout(\filt0|reg_div8[16]~68_combout ),
	.cout(\filt0|reg_div8[16]~69 ));
// synopsys translate_off
defparam \filt0|reg_div8[16]~68 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[16]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y26_N13
dffeas \filt0|reg_div8[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[16]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[16] .is_wysiwyg = "true";
defparam \filt0|reg_div8[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N2
fiftyfivenm_lcell_comb \filt0|Mux18~1 (
// Equation(s):
// \filt0|Mux18~1_combout  = (\filt0|Mux18~0_combout  & ((\filt0|reg_div8 [16]) # ((!\SW[0]~input_o )))) # (!\filt0|Mux18~0_combout  & (((\filt0|reg_div2 [14] & \SW[0]~input_o ))))

	.dataa(\filt0|Mux18~0_combout ),
	.datab(\filt0|reg_div8 [16]),
	.datac(\filt0|reg_div2 [14]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux18~1 .lut_mask = 16'hD8AA;
defparam \filt0|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
fiftyfivenm_lcell_comb \filt0|reg_q[13]~feeder (
// Equation(s):
// \filt0|reg_q[13]~feeder_combout  = \filt0|Mux18~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux18~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[13]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
fiftyfivenm_lcell_comb \filt0|reg_6~14 (
// Equation(s):
// \filt0|reg_6~14_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [17]),
	.cin(gnd),
	.combout(\filt0|reg_6~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~14 .lut_mask = 16'hF000;
defparam \filt0|reg_6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N15
dffeas \filt0|reg_6[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[17] .is_wysiwyg = "true";
defparam \filt0|reg_6[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N28
fiftyfivenm_lcell_comb \filt0|reg_7~14 (
// Equation(s):
// \filt0|reg_7~14_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [17]),
	.cin(gnd),
	.combout(\filt0|reg_7~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~14 .lut_mask = 16'hF000;
defparam \filt0|reg_7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N29
dffeas \filt0|reg_7[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[17] .is_wysiwyg = "true";
defparam \filt0|reg_7[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
fiftyfivenm_lcell_comb \filt0|Add4~34 (
// Equation(s):
// \filt0|Add4~34_combout  = (\filt0|reg_4 [17] & ((\filt0|reg_5 [17] & (\filt0|Add4~33  & VCC)) # (!\filt0|reg_5 [17] & (!\filt0|Add4~33 )))) # (!\filt0|reg_4 [17] & ((\filt0|reg_5 [17] & (!\filt0|Add4~33 )) # (!\filt0|reg_5 [17] & ((\filt0|Add4~33 ) # 
// (GND)))))
// \filt0|Add4~35  = CARRY((\filt0|reg_4 [17] & (!\filt0|reg_5 [17] & !\filt0|Add4~33 )) # (!\filt0|reg_4 [17] & ((!\filt0|Add4~33 ) # (!\filt0|reg_5 [17]))))

	.dataa(\filt0|reg_4 [17]),
	.datab(\filt0|reg_5 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~33 ),
	.combout(\filt0|Add4~34_combout ),
	.cout(\filt0|Add4~35 ));
// synopsys translate_off
defparam \filt0|Add4~34 .lut_mask = 16'h9617;
defparam \filt0|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
fiftyfivenm_lcell_comb \filt0|Add5~34 (
// Equation(s):
// \filt0|Add5~34_combout  = (\filt0|Add4~34_combout  & ((\filt0|reg_6 [17] & (\filt0|Add5~33  & VCC)) # (!\filt0|reg_6 [17] & (!\filt0|Add5~33 )))) # (!\filt0|Add4~34_combout  & ((\filt0|reg_6 [17] & (!\filt0|Add5~33 )) # (!\filt0|reg_6 [17] & 
// ((\filt0|Add5~33 ) # (GND)))))
// \filt0|Add5~35  = CARRY((\filt0|Add4~34_combout  & (!\filt0|reg_6 [17] & !\filt0|Add5~33 )) # (!\filt0|Add4~34_combout  & ((!\filt0|Add5~33 ) # (!\filt0|reg_6 [17]))))

	.dataa(\filt0|Add4~34_combout ),
	.datab(\filt0|reg_6 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~33 ),
	.combout(\filt0|Add5~34_combout ),
	.cout(\filt0|Add5~35 ));
// synopsys translate_off
defparam \filt0|Add5~34 .lut_mask = 16'h9617;
defparam \filt0|Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
fiftyfivenm_lcell_comb \filt0|Add1~34 (
// Equation(s):
// \filt0|Add1~34_combout  = (\filt0|reg_1 [17] & ((\filt0|reg_div2 [17] & (\filt0|Add1~33  & VCC)) # (!\filt0|reg_div2 [17] & (!\filt0|Add1~33 )))) # (!\filt0|reg_1 [17] & ((\filt0|reg_div2 [17] & (!\filt0|Add1~33 )) # (!\filt0|reg_div2 [17] & 
// ((\filt0|Add1~33 ) # (GND)))))
// \filt0|Add1~35  = CARRY((\filt0|reg_1 [17] & (!\filt0|reg_div2 [17] & !\filt0|Add1~33 )) # (!\filt0|reg_1 [17] & ((!\filt0|Add1~33 ) # (!\filt0|reg_div2 [17]))))

	.dataa(\filt0|reg_1 [17]),
	.datab(\filt0|reg_div2 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~33 ),
	.combout(\filt0|Add1~34_combout ),
	.cout(\filt0|Add1~35 ));
// synopsys translate_off
defparam \filt0|Add1~34 .lut_mask = 16'h9617;
defparam \filt0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N14
fiftyfivenm_lcell_comb \filt0|Add1~32 (
// Equation(s):
// \filt0|Add1~32_combout  = ((\filt0|reg_div2 [16] $ (\filt0|reg_1 [16] $ (!\filt0|Add1~31 )))) # (GND)
// \filt0|Add1~33  = CARRY((\filt0|reg_div2 [16] & ((\filt0|reg_1 [16]) # (!\filt0|Add1~31 ))) # (!\filt0|reg_div2 [16] & (\filt0|reg_1 [16] & !\filt0|Add1~31 )))

	.dataa(\filt0|reg_div2 [16]),
	.datab(\filt0|reg_1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~31 ),
	.combout(\filt0|Add1~32_combout ),
	.cout(\filt0|Add1~33 ));
// synopsys translate_off
defparam \filt0|Add1~32 .lut_mask = 16'h698E;
defparam \filt0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N14
fiftyfivenm_lcell_comb \filt0|reg_div4[16]~67 (
// Equation(s):
// \filt0|reg_div4[16]~67_combout  = ((\filt0|reg_2 [16] $ (\filt0|Add1~32_combout  $ (!\filt0|reg_div4[15]~66 )))) # (GND)
// \filt0|reg_div4[16]~68  = CARRY((\filt0|reg_2 [16] & ((\filt0|Add1~32_combout ) # (!\filt0|reg_div4[15]~66 ))) # (!\filt0|reg_2 [16] & (\filt0|Add1~32_combout  & !\filt0|reg_div4[15]~66 )))

	.dataa(\filt0|reg_2 [16]),
	.datab(\filt0|Add1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[15]~66 ),
	.combout(\filt0|reg_div4[16]~67_combout ),
	.cout(\filt0|reg_div4[16]~68 ));
// synopsys translate_off
defparam \filt0|reg_div4[16]~67 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[16]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N16
fiftyfivenm_lcell_comb \filt0|reg_div4[17]~69 (
// Equation(s):
// \filt0|reg_div4[17]~69_combout  = (\filt0|reg_2 [17] & ((\filt0|Add1~34_combout  & (\filt0|reg_div4[16]~68  & VCC)) # (!\filt0|Add1~34_combout  & (!\filt0|reg_div4[16]~68 )))) # (!\filt0|reg_2 [17] & ((\filt0|Add1~34_combout  & (!\filt0|reg_div4[16]~68 )) 
// # (!\filt0|Add1~34_combout  & ((\filt0|reg_div4[16]~68 ) # (GND)))))
// \filt0|reg_div4[17]~70  = CARRY((\filt0|reg_2 [17] & (!\filt0|Add1~34_combout  & !\filt0|reg_div4[16]~68 )) # (!\filt0|reg_2 [17] & ((!\filt0|reg_div4[16]~68 ) # (!\filt0|Add1~34_combout ))))

	.dataa(\filt0|reg_2 [17]),
	.datab(\filt0|Add1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[16]~68 ),
	.combout(\filt0|reg_div4[17]~69_combout ),
	.cout(\filt0|reg_div4[17]~70 ));
// synopsys translate_off
defparam \filt0|reg_div4[17]~69 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[17]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N17
dffeas \filt0|reg_div4[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[17]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[17] .is_wysiwyg = "true";
defparam \filt0|reg_div4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
fiftyfivenm_lcell_comb \filt0|Add3~34 (
// Equation(s):
// \filt0|Add3~34_combout  = (\filt0|reg_div4 [17] & ((\filt0|reg_3 [17] & (\filt0|Add3~33  & VCC)) # (!\filt0|reg_3 [17] & (!\filt0|Add3~33 )))) # (!\filt0|reg_div4 [17] & ((\filt0|reg_3 [17] & (!\filt0|Add3~33 )) # (!\filt0|reg_3 [17] & ((\filt0|Add3~33 ) 
// # (GND)))))
// \filt0|Add3~35  = CARRY((\filt0|reg_div4 [17] & (!\filt0|reg_3 [17] & !\filt0|Add3~33 )) # (!\filt0|reg_div4 [17] & ((!\filt0|Add3~33 ) # (!\filt0|reg_3 [17]))))

	.dataa(\filt0|reg_div4 [17]),
	.datab(\filt0|reg_3 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~33 ),
	.combout(\filt0|Add3~34_combout ),
	.cout(\filt0|Add3~35 ));
// synopsys translate_off
defparam \filt0|Add3~34 .lut_mask = 16'h9617;
defparam \filt0|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
fiftyfivenm_lcell_comb \filt0|reg_div8[17]~70 (
// Equation(s):
// \filt0|reg_div8[17]~70_combout  = (\filt0|Add5~34_combout  & ((\filt0|Add3~34_combout  & (\filt0|reg_div8[16]~69  & VCC)) # (!\filt0|Add3~34_combout  & (!\filt0|reg_div8[16]~69 )))) # (!\filt0|Add5~34_combout  & ((\filt0|Add3~34_combout  & 
// (!\filt0|reg_div8[16]~69 )) # (!\filt0|Add3~34_combout  & ((\filt0|reg_div8[16]~69 ) # (GND)))))
// \filt0|reg_div8[17]~71  = CARRY((\filt0|Add5~34_combout  & (!\filt0|Add3~34_combout  & !\filt0|reg_div8[16]~69 )) # (!\filt0|Add5~34_combout  & ((!\filt0|reg_div8[16]~69 ) # (!\filt0|Add3~34_combout ))))

	.dataa(\filt0|Add5~34_combout ),
	.datab(\filt0|Add3~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[16]~69 ),
	.combout(\filt0|reg_div8[17]~70_combout ),
	.cout(\filt0|reg_div8[17]~71 ));
// synopsys translate_off
defparam \filt0|reg_div8[17]~70 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[17]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y26_N15
dffeas \filt0|reg_div8[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[17]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[17] .is_wysiwyg = "true";
defparam \filt0|reg_div8[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
fiftyfivenm_lcell_comb \filt0|reg_7~15 (
// Equation(s):
// \filt0|reg_7~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [16]),
	.cin(gnd),
	.combout(\filt0|reg_7~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~15 .lut_mask = 16'hF000;
defparam \filt0|reg_7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \filt0|reg_7[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[16] .is_wysiwyg = "true";
defparam \filt0|reg_7[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N18
fiftyfivenm_lcell_comb \filt0|reg_7~16 (
// Equation(s):
// \filt0|reg_7~16_combout  = (\filt0|reg_6 [15] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_6 [15]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~16 .lut_mask = 16'hA0A0;
defparam \filt0|reg_7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N19
dffeas \filt0|reg_7[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[15] .is_wysiwyg = "true";
defparam \filt0|reg_7[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
fiftyfivenm_lcell_comb \filt0|reg_7~17 (
// Equation(s):
// \filt0|reg_7~17_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [14]),
	.cin(gnd),
	.combout(\filt0|reg_7~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~17 .lut_mask = 16'hF000;
defparam \filt0|reg_7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N23
dffeas \filt0|reg_7[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[14] .is_wysiwyg = "true";
defparam \filt0|reg_7[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N9
dffeas \filt0|reg_div8[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[14]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[14] .is_wysiwyg = "true";
defparam \filt0|reg_div8[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N7
dffeas \filt0|reg_div8[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[13]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[13] .is_wysiwyg = "true";
defparam \filt0|reg_div8[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
fiftyfivenm_lcell_comb \filt0|reg_7~18 (
// Equation(s):
// \filt0|reg_7~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [13])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_6 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~18 .lut_mask = 16'hC0C0;
defparam \filt0|reg_7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N27
dffeas \filt0|reg_7[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[13] .is_wysiwyg = "true";
defparam \filt0|reg_7[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
fiftyfivenm_lcell_comb \filt0|reg_7~19 (
// Equation(s):
// \filt0|reg_7~19_combout  = (\filt0|reg_6 [12] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_6 [12]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~19 .lut_mask = 16'hC0C0;
defparam \filt0|reg_7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N23
dffeas \filt0|reg_7[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[12] .is_wysiwyg = "true";
defparam \filt0|reg_7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N22
fiftyfivenm_lcell_comb \filt0|reg_7~20 (
// Equation(s):
// \filt0|reg_7~20_combout  = (\filt0|reg_6 [11] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_6 [11]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_7~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~20 .lut_mask = 16'hF000;
defparam \filt0|reg_7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N23
dffeas \filt0|reg_7[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[11] .is_wysiwyg = "true";
defparam \filt0|reg_7[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N3
dffeas \filt0|reg_div8[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[11]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[11] .is_wysiwyg = "true";
defparam \filt0|reg_div8[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N10
fiftyfivenm_lcell_comb \filt0|reg_7~21 (
// Equation(s):
// \filt0|reg_7~21_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [10])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_6 [10]),
	.cin(gnd),
	.combout(\filt0|reg_7~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~21 .lut_mask = 16'hCC00;
defparam \filt0|reg_7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N11
dffeas \filt0|reg_7[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[10] .is_wysiwyg = "true";
defparam \filt0|reg_7[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N31
dffeas \filt0|reg_div8[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[9]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[9] .is_wysiwyg = "true";
defparam \filt0|reg_div8[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
fiftyfivenm_lcell_comb \filt0|reg_7~22 (
// Equation(s):
// \filt0|reg_7~22_combout  = (\filt0|reg_6 [9] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_6 [9]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~22 .lut_mask = 16'hC0C0;
defparam \filt0|reg_7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N11
dffeas \filt0|reg_7[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[9] .is_wysiwyg = "true";
defparam \filt0|reg_7[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
fiftyfivenm_lcell_comb \filt0|Add7~18 (
// Equation(s):
// \filt0|Add7~18_combout  = (\filt0|reg_div8 [9] & ((\filt0|reg_7 [9] & (\filt0|Add7~17  & VCC)) # (!\filt0|reg_7 [9] & (!\filt0|Add7~17 )))) # (!\filt0|reg_div8 [9] & ((\filt0|reg_7 [9] & (!\filt0|Add7~17 )) # (!\filt0|reg_7 [9] & ((\filt0|Add7~17 ) # 
// (GND)))))
// \filt0|Add7~19  = CARRY((\filt0|reg_div8 [9] & (!\filt0|reg_7 [9] & !\filt0|Add7~17 )) # (!\filt0|reg_div8 [9] & ((!\filt0|Add7~17 ) # (!\filt0|reg_7 [9]))))

	.dataa(\filt0|reg_div8 [9]),
	.datab(\filt0|reg_7 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~17 ),
	.combout(\filt0|Add7~18_combout ),
	.cout(\filt0|Add7~19 ));
// synopsys translate_off
defparam \filt0|Add7~18 .lut_mask = 16'h9617;
defparam \filt0|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
fiftyfivenm_lcell_comb \filt0|Add7~20 (
// Equation(s):
// \filt0|Add7~20_combout  = ((\filt0|reg_7 [10] $ (\filt0|reg_div8 [10] $ (!\filt0|Add7~19 )))) # (GND)
// \filt0|Add7~21  = CARRY((\filt0|reg_7 [10] & ((\filt0|reg_div8 [10]) # (!\filt0|Add7~19 ))) # (!\filt0|reg_7 [10] & (\filt0|reg_div8 [10] & !\filt0|Add7~19 )))

	.dataa(\filt0|reg_7 [10]),
	.datab(\filt0|reg_div8 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~19 ),
	.combout(\filt0|Add7~20_combout ),
	.cout(\filt0|Add7~21 ));
// synopsys translate_off
defparam \filt0|Add7~20 .lut_mask = 16'h698E;
defparam \filt0|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N2
fiftyfivenm_lcell_comb \filt0|Add7~22 (
// Equation(s):
// \filt0|Add7~22_combout  = (\filt0|reg_7 [11] & ((\filt0|reg_div8 [11] & (\filt0|Add7~21  & VCC)) # (!\filt0|reg_div8 [11] & (!\filt0|Add7~21 )))) # (!\filt0|reg_7 [11] & ((\filt0|reg_div8 [11] & (!\filt0|Add7~21 )) # (!\filt0|reg_div8 [11] & 
// ((\filt0|Add7~21 ) # (GND)))))
// \filt0|Add7~23  = CARRY((\filt0|reg_7 [11] & (!\filt0|reg_div8 [11] & !\filt0|Add7~21 )) # (!\filt0|reg_7 [11] & ((!\filt0|Add7~21 ) # (!\filt0|reg_div8 [11]))))

	.dataa(\filt0|reg_7 [11]),
	.datab(\filt0|reg_div8 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~21 ),
	.combout(\filt0|Add7~22_combout ),
	.cout(\filt0|Add7~23 ));
// synopsys translate_off
defparam \filt0|Add7~22 .lut_mask = 16'h9617;
defparam \filt0|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
fiftyfivenm_lcell_comb \filt0|Add7~24 (
// Equation(s):
// \filt0|Add7~24_combout  = ((\filt0|reg_div8 [12] $ (\filt0|reg_7 [12] $ (!\filt0|Add7~23 )))) # (GND)
// \filt0|Add7~25  = CARRY((\filt0|reg_div8 [12] & ((\filt0|reg_7 [12]) # (!\filt0|Add7~23 ))) # (!\filt0|reg_div8 [12] & (\filt0|reg_7 [12] & !\filt0|Add7~23 )))

	.dataa(\filt0|reg_div8 [12]),
	.datab(\filt0|reg_7 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~23 ),
	.combout(\filt0|Add7~24_combout ),
	.cout(\filt0|Add7~25 ));
// synopsys translate_off
defparam \filt0|Add7~24 .lut_mask = 16'h698E;
defparam \filt0|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
fiftyfivenm_lcell_comb \filt0|Add7~26 (
// Equation(s):
// \filt0|Add7~26_combout  = (\filt0|reg_div8 [13] & ((\filt0|reg_7 [13] & (\filt0|Add7~25  & VCC)) # (!\filt0|reg_7 [13] & (!\filt0|Add7~25 )))) # (!\filt0|reg_div8 [13] & ((\filt0|reg_7 [13] & (!\filt0|Add7~25 )) # (!\filt0|reg_7 [13] & ((\filt0|Add7~25 ) 
// # (GND)))))
// \filt0|Add7~27  = CARRY((\filt0|reg_div8 [13] & (!\filt0|reg_7 [13] & !\filt0|Add7~25 )) # (!\filt0|reg_div8 [13] & ((!\filt0|Add7~25 ) # (!\filt0|reg_7 [13]))))

	.dataa(\filt0|reg_div8 [13]),
	.datab(\filt0|reg_7 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~25 ),
	.combout(\filt0|Add7~26_combout ),
	.cout(\filt0|Add7~27 ));
// synopsys translate_off
defparam \filt0|Add7~26 .lut_mask = 16'h9617;
defparam \filt0|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
fiftyfivenm_lcell_comb \filt0|Add7~28 (
// Equation(s):
// \filt0|Add7~28_combout  = ((\filt0|reg_7 [14] $ (\filt0|reg_div8 [14] $ (!\filt0|Add7~27 )))) # (GND)
// \filt0|Add7~29  = CARRY((\filt0|reg_7 [14] & ((\filt0|reg_div8 [14]) # (!\filt0|Add7~27 ))) # (!\filt0|reg_7 [14] & (\filt0|reg_div8 [14] & !\filt0|Add7~27 )))

	.dataa(\filt0|reg_7 [14]),
	.datab(\filt0|reg_div8 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~27 ),
	.combout(\filt0|Add7~28_combout ),
	.cout(\filt0|Add7~29 ));
// synopsys translate_off
defparam \filt0|Add7~28 .lut_mask = 16'h698E;
defparam \filt0|Add7~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
fiftyfivenm_lcell_comb \filt0|Add7~30 (
// Equation(s):
// \filt0|Add7~30_combout  = (\filt0|reg_7 [15] & ((\filt0|reg_div8 [15] & (\filt0|Add7~29  & VCC)) # (!\filt0|reg_div8 [15] & (!\filt0|Add7~29 )))) # (!\filt0|reg_7 [15] & ((\filt0|reg_div8 [15] & (!\filt0|Add7~29 )) # (!\filt0|reg_div8 [15] & 
// ((\filt0|Add7~29 ) # (GND)))))
// \filt0|Add7~31  = CARRY((\filt0|reg_7 [15] & (!\filt0|reg_div8 [15] & !\filt0|Add7~29 )) # (!\filt0|reg_7 [15] & ((!\filt0|Add7~29 ) # (!\filt0|reg_div8 [15]))))

	.dataa(\filt0|reg_7 [15]),
	.datab(\filt0|reg_div8 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~29 ),
	.combout(\filt0|Add7~30_combout ),
	.cout(\filt0|Add7~31 ));
// synopsys translate_off
defparam \filt0|Add7~30 .lut_mask = 16'h9617;
defparam \filt0|Add7~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
fiftyfivenm_lcell_comb \filt0|Add7~32 (
// Equation(s):
// \filt0|Add7~32_combout  = ((\filt0|reg_7 [16] $ (\filt0|reg_div8 [16] $ (!\filt0|Add7~31 )))) # (GND)
// \filt0|Add7~33  = CARRY((\filt0|reg_7 [16] & ((\filt0|reg_div8 [16]) # (!\filt0|Add7~31 ))) # (!\filt0|reg_7 [16] & (\filt0|reg_div8 [16] & !\filt0|Add7~31 )))

	.dataa(\filt0|reg_7 [16]),
	.datab(\filt0|reg_div8 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~31 ),
	.combout(\filt0|Add7~32_combout ),
	.cout(\filt0|Add7~33 ));
// synopsys translate_off
defparam \filt0|Add7~32 .lut_mask = 16'h698E;
defparam \filt0|Add7~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
fiftyfivenm_lcell_comb \filt0|Add7~34 (
// Equation(s):
// \filt0|Add7~34_combout  = (\filt0|reg_7 [17] & ((\filt0|reg_div8 [17] & (\filt0|Add7~33  & VCC)) # (!\filt0|reg_div8 [17] & (!\filt0|Add7~33 )))) # (!\filt0|reg_7 [17] & ((\filt0|reg_div8 [17] & (!\filt0|Add7~33 )) # (!\filt0|reg_div8 [17] & 
// ((\filt0|Add7~33 ) # (GND)))))
// \filt0|Add7~35  = CARRY((\filt0|reg_7 [17] & (!\filt0|reg_div8 [17] & !\filt0|Add7~33 )) # (!\filt0|reg_7 [17] & ((!\filt0|Add7~33 ) # (!\filt0|reg_div8 [17]))))

	.dataa(\filt0|reg_7 [17]),
	.datab(\filt0|reg_div8 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~33 ),
	.combout(\filt0|Add7~34_combout ),
	.cout(\filt0|Add7~35 ));
// synopsys translate_off
defparam \filt0|Add7~34 .lut_mask = 16'h9617;
defparam \filt0|Add7~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N0
fiftyfivenm_lcell_comb \filt0|reg_8~14 (
// Equation(s):
// \filt0|reg_8~14_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [17]),
	.cin(gnd),
	.combout(\filt0|reg_8~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~14 .lut_mask = 16'hF000;
defparam \filt0|reg_8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N1
dffeas \filt0|reg_8[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[17] .is_wysiwyg = "true";
defparam \filt0|reg_8[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N22
fiftyfivenm_lcell_comb \filt0|reg_9~14 (
// Equation(s):
// \filt0|reg_9~14_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_8 [17]),
	.cin(gnd),
	.combout(\filt0|reg_9~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~14 .lut_mask = 16'hF000;
defparam \filt0|reg_9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N23
dffeas \filt0|reg_9[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[17] .is_wysiwyg = "true";
defparam \filt0|reg_9[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
fiftyfivenm_lcell_comb \filt0|reg_10~14 (
// Equation(s):
// \filt0|reg_10~14_combout  = (\filt0|reg_9 [17] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_9 [17]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_10~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~14 .lut_mask = 16'hA0A0;
defparam \filt0|reg_10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N9
dffeas \filt0|reg_10[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[17] .is_wysiwyg = "true";
defparam \filt0|reg_10[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N30
fiftyfivenm_lcell_comb \filt0|reg_11~14 (
// Equation(s):
// \filt0|reg_11~14_combout  = (\filt0|reg_10 [17] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_10 [17]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_11~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~14 .lut_mask = 16'hC0C0;
defparam \filt0|reg_11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N31
dffeas \filt0|reg_11[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[17] .is_wysiwyg = "true";
defparam \filt0|reg_11[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
fiftyfivenm_lcell_comb \filt0|reg_12~14 (
// Equation(s):
// \filt0|reg_12~14_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [17]),
	.cin(gnd),
	.combout(\filt0|reg_12~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~14 .lut_mask = 16'hF000;
defparam \filt0|reg_12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N7
dffeas \filt0|reg_12[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[17] .is_wysiwyg = "true";
defparam \filt0|reg_12[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
fiftyfivenm_lcell_comb \filt0|reg_13~14 (
// Equation(s):
// \filt0|reg_13~14_combout  = (\filt0|reg_12 [17] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_12 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_13~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~14 .lut_mask = 16'hAA00;
defparam \filt0|reg_13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N9
dffeas \filt0|reg_13[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[17] .is_wysiwyg = "true";
defparam \filt0|reg_13[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
fiftyfivenm_lcell_comb \filt0|reg_14~14 (
// Equation(s):
// \filt0|reg_14~14_combout  = (\filt0|reg_13 [17] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_13 [17]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_14~14_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~14 .lut_mask = 16'hC0C0;
defparam \filt0|reg_14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N11
dffeas \filt0|reg_14[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[17] .is_wysiwyg = "true";
defparam \filt0|reg_14[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
fiftyfivenm_lcell_comb \filt0|reg_8~15 (
// Equation(s):
// \filt0|reg_8~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [16]),
	.cin(gnd),
	.combout(\filt0|reg_8~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~15 .lut_mask = 16'hF000;
defparam \filt0|reg_8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N15
dffeas \filt0|reg_8[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[16] .is_wysiwyg = "true";
defparam \filt0|reg_8[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
fiftyfivenm_lcell_comb \filt0|reg_9~15 (
// Equation(s):
// \filt0|reg_9~15_combout  = (\filt0|reg_8 [16] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_8 [16]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_9~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~15 .lut_mask = 16'hC0C0;
defparam \filt0|reg_9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N17
dffeas \filt0|reg_9[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[16] .is_wysiwyg = "true";
defparam \filt0|reg_9[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
fiftyfivenm_lcell_comb \filt0|reg_10~15 (
// Equation(s):
// \filt0|reg_10~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [16]),
	.cin(gnd),
	.combout(\filt0|reg_10~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~15 .lut_mask = 16'hF000;
defparam \filt0|reg_10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N23
dffeas \filt0|reg_10[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[16] .is_wysiwyg = "true";
defparam \filt0|reg_10[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
fiftyfivenm_lcell_comb \filt0|reg_11~15 (
// Equation(s):
// \filt0|reg_11~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [16]),
	.cin(gnd),
	.combout(\filt0|reg_11~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~15 .lut_mask = 16'hF000;
defparam \filt0|reg_11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N9
dffeas \filt0|reg_11[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[16] .is_wysiwyg = "true";
defparam \filt0|reg_11[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
fiftyfivenm_lcell_comb \filt0|reg_12~15 (
// Equation(s):
// \filt0|reg_12~15_combout  = (\filt0|reg_11 [16] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_11 [16]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_12~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~15 .lut_mask = 16'hC0C0;
defparam \filt0|reg_12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N11
dffeas \filt0|reg_12[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[16] .is_wysiwyg = "true";
defparam \filt0|reg_12[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
fiftyfivenm_lcell_comb \filt0|reg_13~15 (
// Equation(s):
// \filt0|reg_13~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [16]),
	.cin(gnd),
	.combout(\filt0|reg_13~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~15 .lut_mask = 16'hF000;
defparam \filt0|reg_13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \filt0|reg_13[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[16] .is_wysiwyg = "true";
defparam \filt0|reg_13[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
fiftyfivenm_lcell_comb \filt0|reg_14~15 (
// Equation(s):
// \filt0|reg_14~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_13 [16]),
	.cin(gnd),
	.combout(\filt0|reg_14~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~15 .lut_mask = 16'hF000;
defparam \filt0|reg_14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N31
dffeas \filt0|reg_14[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[16] .is_wysiwyg = "true";
defparam \filt0|reg_14[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
fiftyfivenm_lcell_comb \filt0|reg_8~16 (
// Equation(s):
// \filt0|reg_8~16_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [15]),
	.cin(gnd),
	.combout(\filt0|reg_8~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~16 .lut_mask = 16'hF000;
defparam \filt0|reg_8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N23
dffeas \filt0|reg_8[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[15] .is_wysiwyg = "true";
defparam \filt0|reg_8[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
fiftyfivenm_lcell_comb \filt0|reg_9~16 (
// Equation(s):
// \filt0|reg_9~16_combout  = (\filt0|reg_8 [15] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_8 [15]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_9~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~16 .lut_mask = 16'hA0A0;
defparam \filt0|reg_9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N29
dffeas \filt0|reg_9[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[15] .is_wysiwyg = "true";
defparam \filt0|reg_9[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
fiftyfivenm_lcell_comb \filt0|reg_10~16 (
// Equation(s):
// \filt0|reg_10~16_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [15]),
	.cin(gnd),
	.combout(\filt0|reg_10~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~16 .lut_mask = 16'hF000;
defparam \filt0|reg_10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N3
dffeas \filt0|reg_10[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[15] .is_wysiwyg = "true";
defparam \filt0|reg_10[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
fiftyfivenm_lcell_comb \filt0|reg_11~16 (
// Equation(s):
// \filt0|reg_11~16_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [15]),
	.cin(gnd),
	.combout(\filt0|reg_11~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~16 .lut_mask = 16'hF000;
defparam \filt0|reg_11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N5
dffeas \filt0|reg_11[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[15] .is_wysiwyg = "true";
defparam \filt0|reg_11[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
fiftyfivenm_lcell_comb \filt0|reg_12~16 (
// Equation(s):
// \filt0|reg_12~16_combout  = (\filt0|reg_11 [15] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_11 [15]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_12~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~16 .lut_mask = 16'hC0C0;
defparam \filt0|reg_12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N9
dffeas \filt0|reg_12[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[15] .is_wysiwyg = "true";
defparam \filt0|reg_12[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
fiftyfivenm_lcell_comb \filt0|reg_13~16 (
// Equation(s):
// \filt0|reg_13~16_combout  = (\filt0|reg_12 [15] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_12 [15]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_13~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~16 .lut_mask = 16'hC0C0;
defparam \filt0|reg_13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N1
dffeas \filt0|reg_13[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[15] .is_wysiwyg = "true";
defparam \filt0|reg_13[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
fiftyfivenm_lcell_comb \filt0|reg_14~16 (
// Equation(s):
// \filt0|reg_14~16_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_13 [15]),
	.cin(gnd),
	.combout(\filt0|reg_14~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~16 .lut_mask = 16'hF000;
defparam \filt0|reg_14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N11
dffeas \filt0|reg_14[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[15] .is_wysiwyg = "true";
defparam \filt0|reg_14[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
fiftyfivenm_lcell_comb \filt0|reg_8~17 (
// Equation(s):
// \filt0|reg_8~17_combout  = (\filt0|reg_7 [14] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_7 [14]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~17 .lut_mask = 16'hA0A0;
defparam \filt0|reg_8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N5
dffeas \filt0|reg_8[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[14] .is_wysiwyg = "true";
defparam \filt0|reg_8[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
fiftyfivenm_lcell_comb \filt0|reg_9~17 (
// Equation(s):
// \filt0|reg_9~17_combout  = (\filt0|reg_8 [14] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_8 [14]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_9~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~17 .lut_mask = 16'hC0C0;
defparam \filt0|reg_9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N27
dffeas \filt0|reg_9[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[14] .is_wysiwyg = "true";
defparam \filt0|reg_9[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
fiftyfivenm_lcell_comb \filt0|reg_10~17 (
// Equation(s):
// \filt0|reg_10~17_combout  = (\filt0|reg_9 [14] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_9 [14]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_10~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~17 .lut_mask = 16'hA0A0;
defparam \filt0|reg_10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N13
dffeas \filt0|reg_10[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[14] .is_wysiwyg = "true";
defparam \filt0|reg_10[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
fiftyfivenm_lcell_comb \filt0|reg_11~17 (
// Equation(s):
// \filt0|reg_11~17_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [14]),
	.cin(gnd),
	.combout(\filt0|reg_11~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~17 .lut_mask = 16'hF000;
defparam \filt0|reg_11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N11
dffeas \filt0|reg_11[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[14] .is_wysiwyg = "true";
defparam \filt0|reg_11[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
fiftyfivenm_lcell_comb \filt0|reg_12~17 (
// Equation(s):
// \filt0|reg_12~17_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [14]),
	.cin(gnd),
	.combout(\filt0|reg_12~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~17 .lut_mask = 16'hF000;
defparam \filt0|reg_12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N19
dffeas \filt0|reg_12[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[14] .is_wysiwyg = "true";
defparam \filt0|reg_12[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
fiftyfivenm_lcell_comb \filt0|reg_13~17 (
// Equation(s):
// \filt0|reg_13~17_combout  = (\filt0|reg_12 [14] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_12 [14]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_13~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~17 .lut_mask = 16'hF000;
defparam \filt0|reg_13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N7
dffeas \filt0|reg_13[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[14] .is_wysiwyg = "true";
defparam \filt0|reg_13[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
fiftyfivenm_lcell_comb \filt0|reg_14~17 (
// Equation(s):
// \filt0|reg_14~17_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_13 [14]),
	.cin(gnd),
	.combout(\filt0|reg_14~17_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~17 .lut_mask = 16'hF000;
defparam \filt0|reg_14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N17
dffeas \filt0|reg_14[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[14] .is_wysiwyg = "true";
defparam \filt0|reg_14[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
fiftyfivenm_lcell_comb \filt0|reg_8~18 (
// Equation(s):
// \filt0|reg_8~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [13])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_7 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~18 .lut_mask = 16'hC0C0;
defparam \filt0|reg_8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N21
dffeas \filt0|reg_8[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[13] .is_wysiwyg = "true";
defparam \filt0|reg_8[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
fiftyfivenm_lcell_comb \filt0|reg_9~18 (
// Equation(s):
// \filt0|reg_9~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_8 [13]),
	.cin(gnd),
	.combout(\filt0|reg_9~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~18 .lut_mask = 16'hF000;
defparam \filt0|reg_9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N11
dffeas \filt0|reg_9[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[13] .is_wysiwyg = "true";
defparam \filt0|reg_9[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
fiftyfivenm_lcell_comb \filt0|reg_10~18 (
// Equation(s):
// \filt0|reg_10~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [13]),
	.cin(gnd),
	.combout(\filt0|reg_10~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~18 .lut_mask = 16'hF000;
defparam \filt0|reg_10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N25
dffeas \filt0|reg_10[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[13] .is_wysiwyg = "true";
defparam \filt0|reg_10[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
fiftyfivenm_lcell_comb \filt0|reg_11~18 (
// Equation(s):
// \filt0|reg_11~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [13]),
	.cin(gnd),
	.combout(\filt0|reg_11~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~18 .lut_mask = 16'hF000;
defparam \filt0|reg_11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N19
dffeas \filt0|reg_11[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[13] .is_wysiwyg = "true";
defparam \filt0|reg_11[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
fiftyfivenm_lcell_comb \filt0|reg_12~18 (
// Equation(s):
// \filt0|reg_12~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [13]),
	.cin(gnd),
	.combout(\filt0|reg_12~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~18 .lut_mask = 16'hF000;
defparam \filt0|reg_12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N23
dffeas \filt0|reg_12[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[13] .is_wysiwyg = "true";
defparam \filt0|reg_12[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
fiftyfivenm_lcell_comb \filt0|reg_13~18 (
// Equation(s):
// \filt0|reg_13~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [13])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_12 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_13~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~18 .lut_mask = 16'hC0C0;
defparam \filt0|reg_13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N13
dffeas \filt0|reg_13[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[13] .is_wysiwyg = "true";
defparam \filt0|reg_13[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
fiftyfivenm_lcell_comb \filt0|reg_14~18 (
// Equation(s):
// \filt0|reg_14~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_13 [13]),
	.cin(gnd),
	.combout(\filt0|reg_14~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~18 .lut_mask = 16'hF000;
defparam \filt0|reg_14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N29
dffeas \filt0|reg_14[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[13] .is_wysiwyg = "true";
defparam \filt0|reg_14[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
fiftyfivenm_lcell_comb \filt0|reg_8~19 (
// Equation(s):
// \filt0|reg_8~19_combout  = (\filt0|reg_7 [12] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_7 [12]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~19 .lut_mask = 16'hA0A0;
defparam \filt0|reg_8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N27
dffeas \filt0|reg_8[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[12] .is_wysiwyg = "true";
defparam \filt0|reg_8[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
fiftyfivenm_lcell_comb \filt0|reg_9~19 (
// Equation(s):
// \filt0|reg_9~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [12])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\filt0|reg_8 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_9~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~19 .lut_mask = 16'hA0A0;
defparam \filt0|reg_9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N25
dffeas \filt0|reg_9[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[12] .is_wysiwyg = "true";
defparam \filt0|reg_9[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
fiftyfivenm_lcell_comb \filt0|reg_10~19 (
// Equation(s):
// \filt0|reg_10~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [12]),
	.cin(gnd),
	.combout(\filt0|reg_10~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~19 .lut_mask = 16'hF000;
defparam \filt0|reg_10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N7
dffeas \filt0|reg_10[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[12] .is_wysiwyg = "true";
defparam \filt0|reg_10[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
fiftyfivenm_lcell_comb \filt0|reg_11~19 (
// Equation(s):
// \filt0|reg_11~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [12]),
	.cin(gnd),
	.combout(\filt0|reg_11~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~19 .lut_mask = 16'hF000;
defparam \filt0|reg_11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N29
dffeas \filt0|reg_11[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[12] .is_wysiwyg = "true";
defparam \filt0|reg_11[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
fiftyfivenm_lcell_comb \filt0|reg_12~19 (
// Equation(s):
// \filt0|reg_12~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [12]),
	.cin(gnd),
	.combout(\filt0|reg_12~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~19 .lut_mask = 16'hF000;
defparam \filt0|reg_12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N21
dffeas \filt0|reg_12[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[12] .is_wysiwyg = "true";
defparam \filt0|reg_12[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
fiftyfivenm_lcell_comb \filt0|reg_13~19 (
// Equation(s):
// \filt0|reg_13~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [12]),
	.cin(gnd),
	.combout(\filt0|reg_13~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~19 .lut_mask = 16'hF000;
defparam \filt0|reg_13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N3
dffeas \filt0|reg_13[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[12] .is_wysiwyg = "true";
defparam \filt0|reg_13[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
fiftyfivenm_lcell_comb \filt0|reg_14~19 (
// Equation(s):
// \filt0|reg_14~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_13 [12]),
	.cin(gnd),
	.combout(\filt0|reg_14~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~19 .lut_mask = 16'hF000;
defparam \filt0|reg_14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N13
dffeas \filt0|reg_14[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[12] .is_wysiwyg = "true";
defparam \filt0|reg_14[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N18
fiftyfivenm_lcell_comb \filt0|reg_8~20 (
// Equation(s):
// \filt0|reg_8~20_combout  = (\filt0|reg_7 [11] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_7 [11]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_8~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~20 .lut_mask = 16'hF000;
defparam \filt0|reg_8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N19
dffeas \filt0|reg_8[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[11] .is_wysiwyg = "true";
defparam \filt0|reg_8[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N16
fiftyfivenm_lcell_comb \filt0|reg_9~20 (
// Equation(s):
// \filt0|reg_9~20_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [11])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_8 [11]),
	.cin(gnd),
	.combout(\filt0|reg_9~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~20 .lut_mask = 16'hCC00;
defparam \filt0|reg_9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N17
dffeas \filt0|reg_9[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[11] .is_wysiwyg = "true";
defparam \filt0|reg_9[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N14
fiftyfivenm_lcell_comb \filt0|reg_10~20 (
// Equation(s):
// \filt0|reg_10~20_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [11])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_9 [11]),
	.cin(gnd),
	.combout(\filt0|reg_10~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~20 .lut_mask = 16'hCC00;
defparam \filt0|reg_10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N15
dffeas \filt0|reg_10[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[11] .is_wysiwyg = "true";
defparam \filt0|reg_10[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
fiftyfivenm_lcell_comb \filt0|reg_11~20 (
// Equation(s):
// \filt0|reg_11~20_combout  = (\filt0|reg_10 [11] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_10 [11]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_11~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~20 .lut_mask = 16'hF000;
defparam \filt0|reg_11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N25
dffeas \filt0|reg_11[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[11] .is_wysiwyg = "true";
defparam \filt0|reg_11[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N28
fiftyfivenm_lcell_comb \filt0|reg_12~20 (
// Equation(s):
// \filt0|reg_12~20_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [11])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_11 [11]),
	.cin(gnd),
	.combout(\filt0|reg_12~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~20 .lut_mask = 16'hCC00;
defparam \filt0|reg_12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N29
dffeas \filt0|reg_12[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[11] .is_wysiwyg = "true";
defparam \filt0|reg_12[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N6
fiftyfivenm_lcell_comb \filt0|reg_13~20 (
// Equation(s):
// \filt0|reg_13~20_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [11])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_12 [11]),
	.cin(gnd),
	.combout(\filt0|reg_13~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~20 .lut_mask = 16'hCC00;
defparam \filt0|reg_13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N7
dffeas \filt0|reg_13[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[11] .is_wysiwyg = "true";
defparam \filt0|reg_13[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
fiftyfivenm_lcell_comb \filt0|reg_14~20 (
// Equation(s):
// \filt0|reg_14~20_combout  = (\filt0|reg_13 [11] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_13 [11]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_14~20_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~20 .lut_mask = 16'hC0C0;
defparam \filt0|reg_14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N15
dffeas \filt0|reg_14[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[11] .is_wysiwyg = "true";
defparam \filt0|reg_14[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N22
fiftyfivenm_lcell_comb \filt0|reg_8~21 (
// Equation(s):
// \filt0|reg_8~21_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [10])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_7 [10]),
	.cin(gnd),
	.combout(\filt0|reg_8~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~21 .lut_mask = 16'hCC00;
defparam \filt0|reg_8~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N23
dffeas \filt0|reg_8[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[10] .is_wysiwyg = "true";
defparam \filt0|reg_8[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N12
fiftyfivenm_lcell_comb \filt0|reg_9~21 (
// Equation(s):
// \filt0|reg_9~21_combout  = (\filt0|reg_8 [10] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_8 [10]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_9~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~21 .lut_mask = 16'hF000;
defparam \filt0|reg_9~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N13
dffeas \filt0|reg_9[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[10] .is_wysiwyg = "true";
defparam \filt0|reg_9[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N30
fiftyfivenm_lcell_comb \filt0|reg_10~21 (
// Equation(s):
// \filt0|reg_10~21_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [10])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_9 [10]),
	.cin(gnd),
	.combout(\filt0|reg_10~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~21 .lut_mask = 16'hCC00;
defparam \filt0|reg_10~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N31
dffeas \filt0|reg_10[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[10] .is_wysiwyg = "true";
defparam \filt0|reg_10[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N8
fiftyfivenm_lcell_comb \filt0|reg_11~21 (
// Equation(s):
// \filt0|reg_11~21_combout  = (\filt0|reg_10 [10] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_10 [10]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_11~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~21 .lut_mask = 16'hF000;
defparam \filt0|reg_11~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N9
dffeas \filt0|reg_11[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[10] .is_wysiwyg = "true";
defparam \filt0|reg_11[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N20
fiftyfivenm_lcell_comb \filt0|reg_12~21 (
// Equation(s):
// \filt0|reg_12~21_combout  = (\filt0|reg_11 [10] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_11 [10]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_12~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~21 .lut_mask = 16'hCC00;
defparam \filt0|reg_12~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N21
dffeas \filt0|reg_12[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[10] .is_wysiwyg = "true";
defparam \filt0|reg_12[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N24
fiftyfivenm_lcell_comb \filt0|reg_13~21 (
// Equation(s):
// \filt0|reg_13~21_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [10])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_12 [10]),
	.cin(gnd),
	.combout(\filt0|reg_13~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~21 .lut_mask = 16'hCC00;
defparam \filt0|reg_13~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N25
dffeas \filt0|reg_13[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[10] .is_wysiwyg = "true";
defparam \filt0|reg_13[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
fiftyfivenm_lcell_comb \filt0|reg_14~21 (
// Equation(s):
// \filt0|reg_14~21_combout  = (\filt0|reg_13 [10] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_13 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_14~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~21 .lut_mask = 16'hAA00;
defparam \filt0|reg_14~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N13
dffeas \filt0|reg_14[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[10] .is_wysiwyg = "true";
defparam \filt0|reg_14[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
fiftyfivenm_lcell_comb \filt0|reg_8~22 (
// Equation(s):
// \filt0|reg_8~22_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [9]),
	.cin(gnd),
	.combout(\filt0|reg_8~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~22 .lut_mask = 16'hF000;
defparam \filt0|reg_8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N19
dffeas \filt0|reg_8[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[9] .is_wysiwyg = "true";
defparam \filt0|reg_8[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N4
fiftyfivenm_lcell_comb \filt0|reg_9~22 (
// Equation(s):
// \filt0|reg_9~22_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_8 [9]),
	.cin(gnd),
	.combout(\filt0|reg_9~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~22 .lut_mask = 16'hF000;
defparam \filt0|reg_9~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N5
dffeas \filt0|reg_9[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[9] .is_wysiwyg = "true";
defparam \filt0|reg_9[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N30
fiftyfivenm_lcell_comb \filt0|reg_10~22 (
// Equation(s):
// \filt0|reg_10~22_combout  = (\filt0|reg_9 [9] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_9 [9]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_10~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~22 .lut_mask = 16'hC0C0;
defparam \filt0|reg_10~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N31
dffeas \filt0|reg_10[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[9] .is_wysiwyg = "true";
defparam \filt0|reg_10[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
fiftyfivenm_lcell_comb \filt0|reg_11~22 (
// Equation(s):
// \filt0|reg_11~22_combout  = (\filt0|reg_10 [9] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_10 [9]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_11~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~22 .lut_mask = 16'hA0A0;
defparam \filt0|reg_11~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N1
dffeas \filt0|reg_11[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[9] .is_wysiwyg = "true";
defparam \filt0|reg_11[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
fiftyfivenm_lcell_comb \filt0|reg_12~22 (
// Equation(s):
// \filt0|reg_12~22_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [9]),
	.cin(gnd),
	.combout(\filt0|reg_12~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~22 .lut_mask = 16'hF000;
defparam \filt0|reg_12~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N9
dffeas \filt0|reg_12[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[9] .is_wysiwyg = "true";
defparam \filt0|reg_12[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
fiftyfivenm_lcell_comb \filt0|reg_13~22 (
// Equation(s):
// \filt0|reg_13~22_combout  = (\filt0|reg_12 [9] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_12 [9]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_13~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~22 .lut_mask = 16'hC0C0;
defparam \filt0|reg_13~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N21
dffeas \filt0|reg_13[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[9] .is_wysiwyg = "true";
defparam \filt0|reg_13[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
fiftyfivenm_lcell_comb \filt0|reg_14~22 (
// Equation(s):
// \filt0|reg_14~22_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [9])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_13 [9]),
	.cin(gnd),
	.combout(\filt0|reg_14~22_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~22 .lut_mask = 16'hCC00;
defparam \filt0|reg_14~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N23
dffeas \filt0|reg_14[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[9] .is_wysiwyg = "true";
defparam \filt0|reg_14[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
fiftyfivenm_lcell_comb \filt0|Add13~18 (
// Equation(s):
// \filt0|Add13~18_combout  = (\filt0|reg_13 [9] & ((\filt0|reg_14 [9] & (\filt0|Add13~17  & VCC)) # (!\filt0|reg_14 [9] & (!\filt0|Add13~17 )))) # (!\filt0|reg_13 [9] & ((\filt0|reg_14 [9] & (!\filt0|Add13~17 )) # (!\filt0|reg_14 [9] & ((\filt0|Add13~17 ) # 
// (GND)))))
// \filt0|Add13~19  = CARRY((\filt0|reg_13 [9] & (!\filt0|reg_14 [9] & !\filt0|Add13~17 )) # (!\filt0|reg_13 [9] & ((!\filt0|Add13~17 ) # (!\filt0|reg_14 [9]))))

	.dataa(\filt0|reg_13 [9]),
	.datab(\filt0|reg_14 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~17 ),
	.combout(\filt0|Add13~18_combout ),
	.cout(\filt0|Add13~19 ));
// synopsys translate_off
defparam \filt0|Add13~18 .lut_mask = 16'h9617;
defparam \filt0|Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
fiftyfivenm_lcell_comb \filt0|Add13~20 (
// Equation(s):
// \filt0|Add13~20_combout  = ((\filt0|reg_13 [10] $ (\filt0|reg_14 [10] $ (!\filt0|Add13~19 )))) # (GND)
// \filt0|Add13~21  = CARRY((\filt0|reg_13 [10] & ((\filt0|reg_14 [10]) # (!\filt0|Add13~19 ))) # (!\filt0|reg_13 [10] & (\filt0|reg_14 [10] & !\filt0|Add13~19 )))

	.dataa(\filt0|reg_13 [10]),
	.datab(\filt0|reg_14 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~19 ),
	.combout(\filt0|Add13~20_combout ),
	.cout(\filt0|Add13~21 ));
// synopsys translate_off
defparam \filt0|Add13~20 .lut_mask = 16'h698E;
defparam \filt0|Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
fiftyfivenm_lcell_comb \filt0|Add13~22 (
// Equation(s):
// \filt0|Add13~22_combout  = (\filt0|reg_13 [11] & ((\filt0|reg_14 [11] & (\filt0|Add13~21  & VCC)) # (!\filt0|reg_14 [11] & (!\filt0|Add13~21 )))) # (!\filt0|reg_13 [11] & ((\filt0|reg_14 [11] & (!\filt0|Add13~21 )) # (!\filt0|reg_14 [11] & 
// ((\filt0|Add13~21 ) # (GND)))))
// \filt0|Add13~23  = CARRY((\filt0|reg_13 [11] & (!\filt0|reg_14 [11] & !\filt0|Add13~21 )) # (!\filt0|reg_13 [11] & ((!\filt0|Add13~21 ) # (!\filt0|reg_14 [11]))))

	.dataa(\filt0|reg_13 [11]),
	.datab(\filt0|reg_14 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~21 ),
	.combout(\filt0|Add13~22_combout ),
	.cout(\filt0|Add13~23 ));
// synopsys translate_off
defparam \filt0|Add13~22 .lut_mask = 16'h9617;
defparam \filt0|Add13~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
fiftyfivenm_lcell_comb \filt0|Add13~24 (
// Equation(s):
// \filt0|Add13~24_combout  = ((\filt0|reg_13 [12] $ (\filt0|reg_14 [12] $ (!\filt0|Add13~23 )))) # (GND)
// \filt0|Add13~25  = CARRY((\filt0|reg_13 [12] & ((\filt0|reg_14 [12]) # (!\filt0|Add13~23 ))) # (!\filt0|reg_13 [12] & (\filt0|reg_14 [12] & !\filt0|Add13~23 )))

	.dataa(\filt0|reg_13 [12]),
	.datab(\filt0|reg_14 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~23 ),
	.combout(\filt0|Add13~24_combout ),
	.cout(\filt0|Add13~25 ));
// synopsys translate_off
defparam \filt0|Add13~24 .lut_mask = 16'h698E;
defparam \filt0|Add13~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
fiftyfivenm_lcell_comb \filt0|Add13~26 (
// Equation(s):
// \filt0|Add13~26_combout  = (\filt0|reg_13 [13] & ((\filt0|reg_14 [13] & (\filt0|Add13~25  & VCC)) # (!\filt0|reg_14 [13] & (!\filt0|Add13~25 )))) # (!\filt0|reg_13 [13] & ((\filt0|reg_14 [13] & (!\filt0|Add13~25 )) # (!\filt0|reg_14 [13] & 
// ((\filt0|Add13~25 ) # (GND)))))
// \filt0|Add13~27  = CARRY((\filt0|reg_13 [13] & (!\filt0|reg_14 [13] & !\filt0|Add13~25 )) # (!\filt0|reg_13 [13] & ((!\filt0|Add13~25 ) # (!\filt0|reg_14 [13]))))

	.dataa(\filt0|reg_13 [13]),
	.datab(\filt0|reg_14 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~25 ),
	.combout(\filt0|Add13~26_combout ),
	.cout(\filt0|Add13~27 ));
// synopsys translate_off
defparam \filt0|Add13~26 .lut_mask = 16'h9617;
defparam \filt0|Add13~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
fiftyfivenm_lcell_comb \filt0|Add13~28 (
// Equation(s):
// \filt0|Add13~28_combout  = ((\filt0|reg_13 [14] $ (\filt0|reg_14 [14] $ (!\filt0|Add13~27 )))) # (GND)
// \filt0|Add13~29  = CARRY((\filt0|reg_13 [14] & ((\filt0|reg_14 [14]) # (!\filt0|Add13~27 ))) # (!\filt0|reg_13 [14] & (\filt0|reg_14 [14] & !\filt0|Add13~27 )))

	.dataa(\filt0|reg_13 [14]),
	.datab(\filt0|reg_14 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~27 ),
	.combout(\filt0|Add13~28_combout ),
	.cout(\filt0|Add13~29 ));
// synopsys translate_off
defparam \filt0|Add13~28 .lut_mask = 16'h698E;
defparam \filt0|Add13~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
fiftyfivenm_lcell_comb \filt0|Add13~30 (
// Equation(s):
// \filt0|Add13~30_combout  = (\filt0|reg_13 [15] & ((\filt0|reg_14 [15] & (\filt0|Add13~29  & VCC)) # (!\filt0|reg_14 [15] & (!\filt0|Add13~29 )))) # (!\filt0|reg_13 [15] & ((\filt0|reg_14 [15] & (!\filt0|Add13~29 )) # (!\filt0|reg_14 [15] & 
// ((\filt0|Add13~29 ) # (GND)))))
// \filt0|Add13~31  = CARRY((\filt0|reg_13 [15] & (!\filt0|reg_14 [15] & !\filt0|Add13~29 )) # (!\filt0|reg_13 [15] & ((!\filt0|Add13~29 ) # (!\filt0|reg_14 [15]))))

	.dataa(\filt0|reg_13 [15]),
	.datab(\filt0|reg_14 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~29 ),
	.combout(\filt0|Add13~30_combout ),
	.cout(\filt0|Add13~31 ));
// synopsys translate_off
defparam \filt0|Add13~30 .lut_mask = 16'h9617;
defparam \filt0|Add13~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
fiftyfivenm_lcell_comb \filt0|Add13~32 (
// Equation(s):
// \filt0|Add13~32_combout  = ((\filt0|reg_13 [16] $ (\filt0|reg_14 [16] $ (!\filt0|Add13~31 )))) # (GND)
// \filt0|Add13~33  = CARRY((\filt0|reg_13 [16] & ((\filt0|reg_14 [16]) # (!\filt0|Add13~31 ))) # (!\filt0|reg_13 [16] & (\filt0|reg_14 [16] & !\filt0|Add13~31 )))

	.dataa(\filt0|reg_13 [16]),
	.datab(\filt0|reg_14 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~31 ),
	.combout(\filt0|Add13~32_combout ),
	.cout(\filt0|Add13~33 ));
// synopsys translate_off
defparam \filt0|Add13~32 .lut_mask = 16'h698E;
defparam \filt0|Add13~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
fiftyfivenm_lcell_comb \filt0|Add13~34 (
// Equation(s):
// \filt0|Add13~34_combout  = (\filt0|reg_14 [17] & ((\filt0|reg_13 [17] & (\filt0|Add13~33  & VCC)) # (!\filt0|reg_13 [17] & (!\filt0|Add13~33 )))) # (!\filt0|reg_14 [17] & ((\filt0|reg_13 [17] & (!\filt0|Add13~33 )) # (!\filt0|reg_13 [17] & 
// ((\filt0|Add13~33 ) # (GND)))))
// \filt0|Add13~35  = CARRY((\filt0|reg_14 [17] & (!\filt0|reg_13 [17] & !\filt0|Add13~33 )) # (!\filt0|reg_14 [17] & ((!\filt0|Add13~33 ) # (!\filt0|reg_13 [17]))))

	.dataa(\filt0|reg_14 [17]),
	.datab(\filt0|reg_13 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~33 ),
	.combout(\filt0|Add13~34_combout ),
	.cout(\filt0|Add13~35 ));
// synopsys translate_off
defparam \filt0|Add13~34 .lut_mask = 16'h9617;
defparam \filt0|Add13~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
fiftyfivenm_lcell_comb \filt0|Add12~18 (
// Equation(s):
// \filt0|Add12~18_combout  = (\filt0|Add13~18_combout  & ((\filt0|reg_12 [9] & (\filt0|Add12~17  & VCC)) # (!\filt0|reg_12 [9] & (!\filt0|Add12~17 )))) # (!\filt0|Add13~18_combout  & ((\filt0|reg_12 [9] & (!\filt0|Add12~17 )) # (!\filt0|reg_12 [9] & 
// ((\filt0|Add12~17 ) # (GND)))))
// \filt0|Add12~19  = CARRY((\filt0|Add13~18_combout  & (!\filt0|reg_12 [9] & !\filt0|Add12~17 )) # (!\filt0|Add13~18_combout  & ((!\filt0|Add12~17 ) # (!\filt0|reg_12 [9]))))

	.dataa(\filt0|Add13~18_combout ),
	.datab(\filt0|reg_12 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~17 ),
	.combout(\filt0|Add12~18_combout ),
	.cout(\filt0|Add12~19 ));
// synopsys translate_off
defparam \filt0|Add12~18 .lut_mask = 16'h9617;
defparam \filt0|Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
fiftyfivenm_lcell_comb \filt0|Add12~20 (
// Equation(s):
// \filt0|Add12~20_combout  = ((\filt0|reg_12 [10] $ (\filt0|Add13~20_combout  $ (!\filt0|Add12~19 )))) # (GND)
// \filt0|Add12~21  = CARRY((\filt0|reg_12 [10] & ((\filt0|Add13~20_combout ) # (!\filt0|Add12~19 ))) # (!\filt0|reg_12 [10] & (\filt0|Add13~20_combout  & !\filt0|Add12~19 )))

	.dataa(\filt0|reg_12 [10]),
	.datab(\filt0|Add13~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~19 ),
	.combout(\filt0|Add12~20_combout ),
	.cout(\filt0|Add12~21 ));
// synopsys translate_off
defparam \filt0|Add12~20 .lut_mask = 16'h698E;
defparam \filt0|Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
fiftyfivenm_lcell_comb \filt0|Add12~22 (
// Equation(s):
// \filt0|Add12~22_combout  = (\filt0|Add13~22_combout  & ((\filt0|reg_12 [11] & (\filt0|Add12~21  & VCC)) # (!\filt0|reg_12 [11] & (!\filt0|Add12~21 )))) # (!\filt0|Add13~22_combout  & ((\filt0|reg_12 [11] & (!\filt0|Add12~21 )) # (!\filt0|reg_12 [11] & 
// ((\filt0|Add12~21 ) # (GND)))))
// \filt0|Add12~23  = CARRY((\filt0|Add13~22_combout  & (!\filt0|reg_12 [11] & !\filt0|Add12~21 )) # (!\filt0|Add13~22_combout  & ((!\filt0|Add12~21 ) # (!\filt0|reg_12 [11]))))

	.dataa(\filt0|Add13~22_combout ),
	.datab(\filt0|reg_12 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~21 ),
	.combout(\filt0|Add12~22_combout ),
	.cout(\filt0|Add12~23 ));
// synopsys translate_off
defparam \filt0|Add12~22 .lut_mask = 16'h9617;
defparam \filt0|Add12~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
fiftyfivenm_lcell_comb \filt0|Add12~24 (
// Equation(s):
// \filt0|Add12~24_combout  = ((\filt0|reg_12 [12] $ (\filt0|Add13~24_combout  $ (!\filt0|Add12~23 )))) # (GND)
// \filt0|Add12~25  = CARRY((\filt0|reg_12 [12] & ((\filt0|Add13~24_combout ) # (!\filt0|Add12~23 ))) # (!\filt0|reg_12 [12] & (\filt0|Add13~24_combout  & !\filt0|Add12~23 )))

	.dataa(\filt0|reg_12 [12]),
	.datab(\filt0|Add13~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~23 ),
	.combout(\filt0|Add12~24_combout ),
	.cout(\filt0|Add12~25 ));
// synopsys translate_off
defparam \filt0|Add12~24 .lut_mask = 16'h698E;
defparam \filt0|Add12~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
fiftyfivenm_lcell_comb \filt0|Add12~26 (
// Equation(s):
// \filt0|Add12~26_combout  = (\filt0|reg_12 [13] & ((\filt0|Add13~26_combout  & (\filt0|Add12~25  & VCC)) # (!\filt0|Add13~26_combout  & (!\filt0|Add12~25 )))) # (!\filt0|reg_12 [13] & ((\filt0|Add13~26_combout  & (!\filt0|Add12~25 )) # 
// (!\filt0|Add13~26_combout  & ((\filt0|Add12~25 ) # (GND)))))
// \filt0|Add12~27  = CARRY((\filt0|reg_12 [13] & (!\filt0|Add13~26_combout  & !\filt0|Add12~25 )) # (!\filt0|reg_12 [13] & ((!\filt0|Add12~25 ) # (!\filt0|Add13~26_combout ))))

	.dataa(\filt0|reg_12 [13]),
	.datab(\filt0|Add13~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~25 ),
	.combout(\filt0|Add12~26_combout ),
	.cout(\filt0|Add12~27 ));
// synopsys translate_off
defparam \filt0|Add12~26 .lut_mask = 16'h9617;
defparam \filt0|Add12~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
fiftyfivenm_lcell_comb \filt0|Add12~28 (
// Equation(s):
// \filt0|Add12~28_combout  = ((\filt0|reg_12 [14] $ (\filt0|Add13~28_combout  $ (!\filt0|Add12~27 )))) # (GND)
// \filt0|Add12~29  = CARRY((\filt0|reg_12 [14] & ((\filt0|Add13~28_combout ) # (!\filt0|Add12~27 ))) # (!\filt0|reg_12 [14] & (\filt0|Add13~28_combout  & !\filt0|Add12~27 )))

	.dataa(\filt0|reg_12 [14]),
	.datab(\filt0|Add13~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~27 ),
	.combout(\filt0|Add12~28_combout ),
	.cout(\filt0|Add12~29 ));
// synopsys translate_off
defparam \filt0|Add12~28 .lut_mask = 16'h698E;
defparam \filt0|Add12~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
fiftyfivenm_lcell_comb \filt0|Add12~30 (
// Equation(s):
// \filt0|Add12~30_combout  = (\filt0|reg_12 [15] & ((\filt0|Add13~30_combout  & (\filt0|Add12~29  & VCC)) # (!\filt0|Add13~30_combout  & (!\filt0|Add12~29 )))) # (!\filt0|reg_12 [15] & ((\filt0|Add13~30_combout  & (!\filt0|Add12~29 )) # 
// (!\filt0|Add13~30_combout  & ((\filt0|Add12~29 ) # (GND)))))
// \filt0|Add12~31  = CARRY((\filt0|reg_12 [15] & (!\filt0|Add13~30_combout  & !\filt0|Add12~29 )) # (!\filt0|reg_12 [15] & ((!\filt0|Add12~29 ) # (!\filt0|Add13~30_combout ))))

	.dataa(\filt0|reg_12 [15]),
	.datab(\filt0|Add13~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~29 ),
	.combout(\filt0|Add12~30_combout ),
	.cout(\filt0|Add12~31 ));
// synopsys translate_off
defparam \filt0|Add12~30 .lut_mask = 16'h9617;
defparam \filt0|Add12~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
fiftyfivenm_lcell_comb \filt0|Add12~32 (
// Equation(s):
// \filt0|Add12~32_combout  = ((\filt0|reg_12 [16] $ (\filt0|Add13~32_combout  $ (!\filt0|Add12~31 )))) # (GND)
// \filt0|Add12~33  = CARRY((\filt0|reg_12 [16] & ((\filt0|Add13~32_combout ) # (!\filt0|Add12~31 ))) # (!\filt0|reg_12 [16] & (\filt0|Add13~32_combout  & !\filt0|Add12~31 )))

	.dataa(\filt0|reg_12 [16]),
	.datab(\filt0|Add13~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~31 ),
	.combout(\filt0|Add12~32_combout ),
	.cout(\filt0|Add12~33 ));
// synopsys translate_off
defparam \filt0|Add12~32 .lut_mask = 16'h698E;
defparam \filt0|Add12~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
fiftyfivenm_lcell_comb \filt0|Add12~34 (
// Equation(s):
// \filt0|Add12~34_combout  = (\filt0|reg_12 [17] & ((\filt0|Add13~34_combout  & (\filt0|Add12~33  & VCC)) # (!\filt0|Add13~34_combout  & (!\filt0|Add12~33 )))) # (!\filt0|reg_12 [17] & ((\filt0|Add13~34_combout  & (!\filt0|Add12~33 )) # 
// (!\filt0|Add13~34_combout  & ((\filt0|Add12~33 ) # (GND)))))
// \filt0|Add12~35  = CARRY((\filt0|reg_12 [17] & (!\filt0|Add13~34_combout  & !\filt0|Add12~33 )) # (!\filt0|reg_12 [17] & ((!\filt0|Add12~33 ) # (!\filt0|Add13~34_combout ))))

	.dataa(\filt0|reg_12 [17]),
	.datab(\filt0|Add13~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~33 ),
	.combout(\filt0|Add12~34_combout ),
	.cout(\filt0|Add12~35 ));
// synopsys translate_off
defparam \filt0|Add12~34 .lut_mask = 16'h9617;
defparam \filt0|Add12~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
fiftyfivenm_lcell_comb \filt0|Add8~18 (
// Equation(s):
// \filt0|Add8~18_combout  = (\filt0|reg_8 [9] & ((\filt0|reg_9 [9] & (\filt0|Add8~17  & VCC)) # (!\filt0|reg_9 [9] & (!\filt0|Add8~17 )))) # (!\filt0|reg_8 [9] & ((\filt0|reg_9 [9] & (!\filt0|Add8~17 )) # (!\filt0|reg_9 [9] & ((\filt0|Add8~17 ) # (GND)))))
// \filt0|Add8~19  = CARRY((\filt0|reg_8 [9] & (!\filt0|reg_9 [9] & !\filt0|Add8~17 )) # (!\filt0|reg_8 [9] & ((!\filt0|Add8~17 ) # (!\filt0|reg_9 [9]))))

	.dataa(\filt0|reg_8 [9]),
	.datab(\filt0|reg_9 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~17 ),
	.combout(\filt0|Add8~18_combout ),
	.cout(\filt0|Add8~19 ));
// synopsys translate_off
defparam \filt0|Add8~18 .lut_mask = 16'h9617;
defparam \filt0|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
fiftyfivenm_lcell_comb \filt0|Add8~20 (
// Equation(s):
// \filt0|Add8~20_combout  = ((\filt0|reg_8 [10] $ (\filt0|reg_9 [10] $ (!\filt0|Add8~19 )))) # (GND)
// \filt0|Add8~21  = CARRY((\filt0|reg_8 [10] & ((\filt0|reg_9 [10]) # (!\filt0|Add8~19 ))) # (!\filt0|reg_8 [10] & (\filt0|reg_9 [10] & !\filt0|Add8~19 )))

	.dataa(\filt0|reg_8 [10]),
	.datab(\filt0|reg_9 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~19 ),
	.combout(\filt0|Add8~20_combout ),
	.cout(\filt0|Add8~21 ));
// synopsys translate_off
defparam \filt0|Add8~20 .lut_mask = 16'h698E;
defparam \filt0|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
fiftyfivenm_lcell_comb \filt0|Add8~22 (
// Equation(s):
// \filt0|Add8~22_combout  = (\filt0|reg_8 [11] & ((\filt0|reg_9 [11] & (\filt0|Add8~21  & VCC)) # (!\filt0|reg_9 [11] & (!\filt0|Add8~21 )))) # (!\filt0|reg_8 [11] & ((\filt0|reg_9 [11] & (!\filt0|Add8~21 )) # (!\filt0|reg_9 [11] & ((\filt0|Add8~21 ) # 
// (GND)))))
// \filt0|Add8~23  = CARRY((\filt0|reg_8 [11] & (!\filt0|reg_9 [11] & !\filt0|Add8~21 )) # (!\filt0|reg_8 [11] & ((!\filt0|Add8~21 ) # (!\filt0|reg_9 [11]))))

	.dataa(\filt0|reg_8 [11]),
	.datab(\filt0|reg_9 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~21 ),
	.combout(\filt0|Add8~22_combout ),
	.cout(\filt0|Add8~23 ));
// synopsys translate_off
defparam \filt0|Add8~22 .lut_mask = 16'h9617;
defparam \filt0|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
fiftyfivenm_lcell_comb \filt0|Add8~24 (
// Equation(s):
// \filt0|Add8~24_combout  = ((\filt0|reg_9 [12] $ (\filt0|reg_8 [12] $ (!\filt0|Add8~23 )))) # (GND)
// \filt0|Add8~25  = CARRY((\filt0|reg_9 [12] & ((\filt0|reg_8 [12]) # (!\filt0|Add8~23 ))) # (!\filt0|reg_9 [12] & (\filt0|reg_8 [12] & !\filt0|Add8~23 )))

	.dataa(\filt0|reg_9 [12]),
	.datab(\filt0|reg_8 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~23 ),
	.combout(\filt0|Add8~24_combout ),
	.cout(\filt0|Add8~25 ));
// synopsys translate_off
defparam \filt0|Add8~24 .lut_mask = 16'h698E;
defparam \filt0|Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
fiftyfivenm_lcell_comb \filt0|Add8~26 (
// Equation(s):
// \filt0|Add8~26_combout  = (\filt0|reg_9 [13] & ((\filt0|reg_8 [13] & (\filt0|Add8~25  & VCC)) # (!\filt0|reg_8 [13] & (!\filt0|Add8~25 )))) # (!\filt0|reg_9 [13] & ((\filt0|reg_8 [13] & (!\filt0|Add8~25 )) # (!\filt0|reg_8 [13] & ((\filt0|Add8~25 ) # 
// (GND)))))
// \filt0|Add8~27  = CARRY((\filt0|reg_9 [13] & (!\filt0|reg_8 [13] & !\filt0|Add8~25 )) # (!\filt0|reg_9 [13] & ((!\filt0|Add8~25 ) # (!\filt0|reg_8 [13]))))

	.dataa(\filt0|reg_9 [13]),
	.datab(\filt0|reg_8 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~25 ),
	.combout(\filt0|Add8~26_combout ),
	.cout(\filt0|Add8~27 ));
// synopsys translate_off
defparam \filt0|Add8~26 .lut_mask = 16'h9617;
defparam \filt0|Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
fiftyfivenm_lcell_comb \filt0|Add8~28 (
// Equation(s):
// \filt0|Add8~28_combout  = ((\filt0|reg_9 [14] $ (\filt0|reg_8 [14] $ (!\filt0|Add8~27 )))) # (GND)
// \filt0|Add8~29  = CARRY((\filt0|reg_9 [14] & ((\filt0|reg_8 [14]) # (!\filt0|Add8~27 ))) # (!\filt0|reg_9 [14] & (\filt0|reg_8 [14] & !\filt0|Add8~27 )))

	.dataa(\filt0|reg_9 [14]),
	.datab(\filt0|reg_8 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~27 ),
	.combout(\filt0|Add8~28_combout ),
	.cout(\filt0|Add8~29 ));
// synopsys translate_off
defparam \filt0|Add8~28 .lut_mask = 16'h698E;
defparam \filt0|Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
fiftyfivenm_lcell_comb \filt0|Add8~30 (
// Equation(s):
// \filt0|Add8~30_combout  = (\filt0|reg_8 [15] & ((\filt0|reg_9 [15] & (\filt0|Add8~29  & VCC)) # (!\filt0|reg_9 [15] & (!\filt0|Add8~29 )))) # (!\filt0|reg_8 [15] & ((\filt0|reg_9 [15] & (!\filt0|Add8~29 )) # (!\filt0|reg_9 [15] & ((\filt0|Add8~29 ) # 
// (GND)))))
// \filt0|Add8~31  = CARRY((\filt0|reg_8 [15] & (!\filt0|reg_9 [15] & !\filt0|Add8~29 )) # (!\filt0|reg_8 [15] & ((!\filt0|Add8~29 ) # (!\filt0|reg_9 [15]))))

	.dataa(\filt0|reg_8 [15]),
	.datab(\filt0|reg_9 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~29 ),
	.combout(\filt0|Add8~30_combout ),
	.cout(\filt0|Add8~31 ));
// synopsys translate_off
defparam \filt0|Add8~30 .lut_mask = 16'h9617;
defparam \filt0|Add8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
fiftyfivenm_lcell_comb \filt0|Add8~32 (
// Equation(s):
// \filt0|Add8~32_combout  = ((\filt0|reg_8 [16] $ (\filt0|reg_9 [16] $ (!\filt0|Add8~31 )))) # (GND)
// \filt0|Add8~33  = CARRY((\filt0|reg_8 [16] & ((\filt0|reg_9 [16]) # (!\filt0|Add8~31 ))) # (!\filt0|reg_8 [16] & (\filt0|reg_9 [16] & !\filt0|Add8~31 )))

	.dataa(\filt0|reg_8 [16]),
	.datab(\filt0|reg_9 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~31 ),
	.combout(\filt0|Add8~32_combout ),
	.cout(\filt0|Add8~33 ));
// synopsys translate_off
defparam \filt0|Add8~32 .lut_mask = 16'h698E;
defparam \filt0|Add8~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
fiftyfivenm_lcell_comb \filt0|Add8~34 (
// Equation(s):
// \filt0|Add8~34_combout  = (\filt0|reg_9 [17] & ((\filt0|reg_8 [17] & (\filt0|Add8~33  & VCC)) # (!\filt0|reg_8 [17] & (!\filt0|Add8~33 )))) # (!\filt0|reg_9 [17] & ((\filt0|reg_8 [17] & (!\filt0|Add8~33 )) # (!\filt0|reg_8 [17] & ((\filt0|Add8~33 ) # 
// (GND)))))
// \filt0|Add8~35  = CARRY((\filt0|reg_9 [17] & (!\filt0|reg_8 [17] & !\filt0|Add8~33 )) # (!\filt0|reg_9 [17] & ((!\filt0|Add8~33 ) # (!\filt0|reg_8 [17]))))

	.dataa(\filt0|reg_9 [17]),
	.datab(\filt0|reg_8 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~33 ),
	.combout(\filt0|Add8~34_combout ),
	.cout(\filt0|Add8~35 ));
// synopsys translate_off
defparam \filt0|Add8~34 .lut_mask = 16'h9617;
defparam \filt0|Add8~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N2
fiftyfivenm_lcell_comb \filt0|Add10~18 (
// Equation(s):
// \filt0|Add10~18_combout  = (\filt0|reg_10 [9] & ((\filt0|reg_11 [9] & (\filt0|Add10~17  & VCC)) # (!\filt0|reg_11 [9] & (!\filt0|Add10~17 )))) # (!\filt0|reg_10 [9] & ((\filt0|reg_11 [9] & (!\filt0|Add10~17 )) # (!\filt0|reg_11 [9] & ((\filt0|Add10~17 ) # 
// (GND)))))
// \filt0|Add10~19  = CARRY((\filt0|reg_10 [9] & (!\filt0|reg_11 [9] & !\filt0|Add10~17 )) # (!\filt0|reg_10 [9] & ((!\filt0|Add10~17 ) # (!\filt0|reg_11 [9]))))

	.dataa(\filt0|reg_10 [9]),
	.datab(\filt0|reg_11 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~17 ),
	.combout(\filt0|Add10~18_combout ),
	.cout(\filt0|Add10~19 ));
// synopsys translate_off
defparam \filt0|Add10~18 .lut_mask = 16'h9617;
defparam \filt0|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
fiftyfivenm_lcell_comb \filt0|Add10~20 (
// Equation(s):
// \filt0|Add10~20_combout  = ((\filt0|reg_10 [10] $ (\filt0|reg_11 [10] $ (!\filt0|Add10~19 )))) # (GND)
// \filt0|Add10~21  = CARRY((\filt0|reg_10 [10] & ((\filt0|reg_11 [10]) # (!\filt0|Add10~19 ))) # (!\filt0|reg_10 [10] & (\filt0|reg_11 [10] & !\filt0|Add10~19 )))

	.dataa(\filt0|reg_10 [10]),
	.datab(\filt0|reg_11 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~19 ),
	.combout(\filt0|Add10~20_combout ),
	.cout(\filt0|Add10~21 ));
// synopsys translate_off
defparam \filt0|Add10~20 .lut_mask = 16'h698E;
defparam \filt0|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
fiftyfivenm_lcell_comb \filt0|Add10~22 (
// Equation(s):
// \filt0|Add10~22_combout  = (\filt0|reg_10 [11] & ((\filt0|reg_11 [11] & (\filt0|Add10~21  & VCC)) # (!\filt0|reg_11 [11] & (!\filt0|Add10~21 )))) # (!\filt0|reg_10 [11] & ((\filt0|reg_11 [11] & (!\filt0|Add10~21 )) # (!\filt0|reg_11 [11] & 
// ((\filt0|Add10~21 ) # (GND)))))
// \filt0|Add10~23  = CARRY((\filt0|reg_10 [11] & (!\filt0|reg_11 [11] & !\filt0|Add10~21 )) # (!\filt0|reg_10 [11] & ((!\filt0|Add10~21 ) # (!\filt0|reg_11 [11]))))

	.dataa(\filt0|reg_10 [11]),
	.datab(\filt0|reg_11 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~21 ),
	.combout(\filt0|Add10~22_combout ),
	.cout(\filt0|Add10~23 ));
// synopsys translate_off
defparam \filt0|Add10~22 .lut_mask = 16'h9617;
defparam \filt0|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
fiftyfivenm_lcell_comb \filt0|Add10~24 (
// Equation(s):
// \filt0|Add10~24_combout  = ((\filt0|reg_11 [12] $ (\filt0|reg_10 [12] $ (!\filt0|Add10~23 )))) # (GND)
// \filt0|Add10~25  = CARRY((\filt0|reg_11 [12] & ((\filt0|reg_10 [12]) # (!\filt0|Add10~23 ))) # (!\filt0|reg_11 [12] & (\filt0|reg_10 [12] & !\filt0|Add10~23 )))

	.dataa(\filt0|reg_11 [12]),
	.datab(\filt0|reg_10 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~23 ),
	.combout(\filt0|Add10~24_combout ),
	.cout(\filt0|Add10~25 ));
// synopsys translate_off
defparam \filt0|Add10~24 .lut_mask = 16'h698E;
defparam \filt0|Add10~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
fiftyfivenm_lcell_comb \filt0|Add10~26 (
// Equation(s):
// \filt0|Add10~26_combout  = (\filt0|reg_10 [13] & ((\filt0|reg_11 [13] & (\filt0|Add10~25  & VCC)) # (!\filt0|reg_11 [13] & (!\filt0|Add10~25 )))) # (!\filt0|reg_10 [13] & ((\filt0|reg_11 [13] & (!\filt0|Add10~25 )) # (!\filt0|reg_11 [13] & 
// ((\filt0|Add10~25 ) # (GND)))))
// \filt0|Add10~27  = CARRY((\filt0|reg_10 [13] & (!\filt0|reg_11 [13] & !\filt0|Add10~25 )) # (!\filt0|reg_10 [13] & ((!\filt0|Add10~25 ) # (!\filt0|reg_11 [13]))))

	.dataa(\filt0|reg_10 [13]),
	.datab(\filt0|reg_11 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~25 ),
	.combout(\filt0|Add10~26_combout ),
	.cout(\filt0|Add10~27 ));
// synopsys translate_off
defparam \filt0|Add10~26 .lut_mask = 16'h9617;
defparam \filt0|Add10~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
fiftyfivenm_lcell_comb \filt0|Add10~28 (
// Equation(s):
// \filt0|Add10~28_combout  = ((\filt0|reg_10 [14] $ (\filt0|reg_11 [14] $ (!\filt0|Add10~27 )))) # (GND)
// \filt0|Add10~29  = CARRY((\filt0|reg_10 [14] & ((\filt0|reg_11 [14]) # (!\filt0|Add10~27 ))) # (!\filt0|reg_10 [14] & (\filt0|reg_11 [14] & !\filt0|Add10~27 )))

	.dataa(\filt0|reg_10 [14]),
	.datab(\filt0|reg_11 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~27 ),
	.combout(\filt0|Add10~28_combout ),
	.cout(\filt0|Add10~29 ));
// synopsys translate_off
defparam \filt0|Add10~28 .lut_mask = 16'h698E;
defparam \filt0|Add10~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
fiftyfivenm_lcell_comb \filt0|Add10~30 (
// Equation(s):
// \filt0|Add10~30_combout  = (\filt0|reg_11 [15] & ((\filt0|reg_10 [15] & (\filt0|Add10~29  & VCC)) # (!\filt0|reg_10 [15] & (!\filt0|Add10~29 )))) # (!\filt0|reg_11 [15] & ((\filt0|reg_10 [15] & (!\filt0|Add10~29 )) # (!\filt0|reg_10 [15] & 
// ((\filt0|Add10~29 ) # (GND)))))
// \filt0|Add10~31  = CARRY((\filt0|reg_11 [15] & (!\filt0|reg_10 [15] & !\filt0|Add10~29 )) # (!\filt0|reg_11 [15] & ((!\filt0|Add10~29 ) # (!\filt0|reg_10 [15]))))

	.dataa(\filt0|reg_11 [15]),
	.datab(\filt0|reg_10 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~29 ),
	.combout(\filt0|Add10~30_combout ),
	.cout(\filt0|Add10~31 ));
// synopsys translate_off
defparam \filt0|Add10~30 .lut_mask = 16'h9617;
defparam \filt0|Add10~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
fiftyfivenm_lcell_comb \filt0|Add10~32 (
// Equation(s):
// \filt0|Add10~32_combout  = ((\filt0|reg_10 [16] $ (\filt0|reg_11 [16] $ (!\filt0|Add10~31 )))) # (GND)
// \filt0|Add10~33  = CARRY((\filt0|reg_10 [16] & ((\filt0|reg_11 [16]) # (!\filt0|Add10~31 ))) # (!\filt0|reg_10 [16] & (\filt0|reg_11 [16] & !\filt0|Add10~31 )))

	.dataa(\filt0|reg_10 [16]),
	.datab(\filt0|reg_11 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~31 ),
	.combout(\filt0|Add10~32_combout ),
	.cout(\filt0|Add10~33 ));
// synopsys translate_off
defparam \filt0|Add10~32 .lut_mask = 16'h698E;
defparam \filt0|Add10~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
fiftyfivenm_lcell_comb \filt0|Add10~34 (
// Equation(s):
// \filt0|Add10~34_combout  = (\filt0|reg_10 [17] & ((\filt0|reg_11 [17] & (\filt0|Add10~33  & VCC)) # (!\filt0|reg_11 [17] & (!\filt0|Add10~33 )))) # (!\filt0|reg_10 [17] & ((\filt0|reg_11 [17] & (!\filt0|Add10~33 )) # (!\filt0|reg_11 [17] & 
// ((\filt0|Add10~33 ) # (GND)))))
// \filt0|Add10~35  = CARRY((\filt0|reg_10 [17] & (!\filt0|reg_11 [17] & !\filt0|Add10~33 )) # (!\filt0|reg_10 [17] & ((!\filt0|Add10~33 ) # (!\filt0|reg_11 [17]))))

	.dataa(\filt0|reg_10 [17]),
	.datab(\filt0|reg_11 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~33 ),
	.combout(\filt0|Add10~34_combout ),
	.cout(\filt0|Add10~35 ));
// synopsys translate_off
defparam \filt0|Add10~34 .lut_mask = 16'h9617;
defparam \filt0|Add10~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
fiftyfivenm_lcell_comb \filt0|Add9~18 (
// Equation(s):
// \filt0|Add9~18_combout  = (\filt0|Add10~18_combout  & ((\filt0|Add8~18_combout  & (\filt0|Add9~17  & VCC)) # (!\filt0|Add8~18_combout  & (!\filt0|Add9~17 )))) # (!\filt0|Add10~18_combout  & ((\filt0|Add8~18_combout  & (!\filt0|Add9~17 )) # 
// (!\filt0|Add8~18_combout  & ((\filt0|Add9~17 ) # (GND)))))
// \filt0|Add9~19  = CARRY((\filt0|Add10~18_combout  & (!\filt0|Add8~18_combout  & !\filt0|Add9~17 )) # (!\filt0|Add10~18_combout  & ((!\filt0|Add9~17 ) # (!\filt0|Add8~18_combout ))))

	.dataa(\filt0|Add10~18_combout ),
	.datab(\filt0|Add8~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~17 ),
	.combout(\filt0|Add9~18_combout ),
	.cout(\filt0|Add9~19 ));
// synopsys translate_off
defparam \filt0|Add9~18 .lut_mask = 16'h9617;
defparam \filt0|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
fiftyfivenm_lcell_comb \filt0|Add9~20 (
// Equation(s):
// \filt0|Add9~20_combout  = ((\filt0|Add10~20_combout  $ (\filt0|Add8~20_combout  $ (!\filt0|Add9~19 )))) # (GND)
// \filt0|Add9~21  = CARRY((\filt0|Add10~20_combout  & ((\filt0|Add8~20_combout ) # (!\filt0|Add9~19 ))) # (!\filt0|Add10~20_combout  & (\filt0|Add8~20_combout  & !\filt0|Add9~19 )))

	.dataa(\filt0|Add10~20_combout ),
	.datab(\filt0|Add8~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~19 ),
	.combout(\filt0|Add9~20_combout ),
	.cout(\filt0|Add9~21 ));
// synopsys translate_off
defparam \filt0|Add9~20 .lut_mask = 16'h698E;
defparam \filt0|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
fiftyfivenm_lcell_comb \filt0|Add9~22 (
// Equation(s):
// \filt0|Add9~22_combout  = (\filt0|Add10~22_combout  & ((\filt0|Add8~22_combout  & (\filt0|Add9~21  & VCC)) # (!\filt0|Add8~22_combout  & (!\filt0|Add9~21 )))) # (!\filt0|Add10~22_combout  & ((\filt0|Add8~22_combout  & (!\filt0|Add9~21 )) # 
// (!\filt0|Add8~22_combout  & ((\filt0|Add9~21 ) # (GND)))))
// \filt0|Add9~23  = CARRY((\filt0|Add10~22_combout  & (!\filt0|Add8~22_combout  & !\filt0|Add9~21 )) # (!\filt0|Add10~22_combout  & ((!\filt0|Add9~21 ) # (!\filt0|Add8~22_combout ))))

	.dataa(\filt0|Add10~22_combout ),
	.datab(\filt0|Add8~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~21 ),
	.combout(\filt0|Add9~22_combout ),
	.cout(\filt0|Add9~23 ));
// synopsys translate_off
defparam \filt0|Add9~22 .lut_mask = 16'h9617;
defparam \filt0|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
fiftyfivenm_lcell_comb \filt0|Add9~24 (
// Equation(s):
// \filt0|Add9~24_combout  = ((\filt0|Add8~24_combout  $ (\filt0|Add10~24_combout  $ (!\filt0|Add9~23 )))) # (GND)
// \filt0|Add9~25  = CARRY((\filt0|Add8~24_combout  & ((\filt0|Add10~24_combout ) # (!\filt0|Add9~23 ))) # (!\filt0|Add8~24_combout  & (\filt0|Add10~24_combout  & !\filt0|Add9~23 )))

	.dataa(\filt0|Add8~24_combout ),
	.datab(\filt0|Add10~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~23 ),
	.combout(\filt0|Add9~24_combout ),
	.cout(\filt0|Add9~25 ));
// synopsys translate_off
defparam \filt0|Add9~24 .lut_mask = 16'h698E;
defparam \filt0|Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
fiftyfivenm_lcell_comb \filt0|Add9~26 (
// Equation(s):
// \filt0|Add9~26_combout  = (\filt0|Add8~26_combout  & ((\filt0|Add10~26_combout  & (\filt0|Add9~25  & VCC)) # (!\filt0|Add10~26_combout  & (!\filt0|Add9~25 )))) # (!\filt0|Add8~26_combout  & ((\filt0|Add10~26_combout  & (!\filt0|Add9~25 )) # 
// (!\filt0|Add10~26_combout  & ((\filt0|Add9~25 ) # (GND)))))
// \filt0|Add9~27  = CARRY((\filt0|Add8~26_combout  & (!\filt0|Add10~26_combout  & !\filt0|Add9~25 )) # (!\filt0|Add8~26_combout  & ((!\filt0|Add9~25 ) # (!\filt0|Add10~26_combout ))))

	.dataa(\filt0|Add8~26_combout ),
	.datab(\filt0|Add10~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~25 ),
	.combout(\filt0|Add9~26_combout ),
	.cout(\filt0|Add9~27 ));
// synopsys translate_off
defparam \filt0|Add9~26 .lut_mask = 16'h9617;
defparam \filt0|Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
fiftyfivenm_lcell_comb \filt0|Add9~28 (
// Equation(s):
// \filt0|Add9~28_combout  = ((\filt0|Add8~28_combout  $ (\filt0|Add10~28_combout  $ (!\filt0|Add9~27 )))) # (GND)
// \filt0|Add9~29  = CARRY((\filt0|Add8~28_combout  & ((\filt0|Add10~28_combout ) # (!\filt0|Add9~27 ))) # (!\filt0|Add8~28_combout  & (\filt0|Add10~28_combout  & !\filt0|Add9~27 )))

	.dataa(\filt0|Add8~28_combout ),
	.datab(\filt0|Add10~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~27 ),
	.combout(\filt0|Add9~28_combout ),
	.cout(\filt0|Add9~29 ));
// synopsys translate_off
defparam \filt0|Add9~28 .lut_mask = 16'h698E;
defparam \filt0|Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
fiftyfivenm_lcell_comb \filt0|Add9~30 (
// Equation(s):
// \filt0|Add9~30_combout  = (\filt0|Add8~30_combout  & ((\filt0|Add10~30_combout  & (\filt0|Add9~29  & VCC)) # (!\filt0|Add10~30_combout  & (!\filt0|Add9~29 )))) # (!\filt0|Add8~30_combout  & ((\filt0|Add10~30_combout  & (!\filt0|Add9~29 )) # 
// (!\filt0|Add10~30_combout  & ((\filt0|Add9~29 ) # (GND)))))
// \filt0|Add9~31  = CARRY((\filt0|Add8~30_combout  & (!\filt0|Add10~30_combout  & !\filt0|Add9~29 )) # (!\filt0|Add8~30_combout  & ((!\filt0|Add9~29 ) # (!\filt0|Add10~30_combout ))))

	.dataa(\filt0|Add8~30_combout ),
	.datab(\filt0|Add10~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~29 ),
	.combout(\filt0|Add9~30_combout ),
	.cout(\filt0|Add9~31 ));
// synopsys translate_off
defparam \filt0|Add9~30 .lut_mask = 16'h9617;
defparam \filt0|Add9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
fiftyfivenm_lcell_comb \filt0|Add9~32 (
// Equation(s):
// \filt0|Add9~32_combout  = ((\filt0|Add8~32_combout  $ (\filt0|Add10~32_combout  $ (!\filt0|Add9~31 )))) # (GND)
// \filt0|Add9~33  = CARRY((\filt0|Add8~32_combout  & ((\filt0|Add10~32_combout ) # (!\filt0|Add9~31 ))) # (!\filt0|Add8~32_combout  & (\filt0|Add10~32_combout  & !\filt0|Add9~31 )))

	.dataa(\filt0|Add8~32_combout ),
	.datab(\filt0|Add10~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~31 ),
	.combout(\filt0|Add9~32_combout ),
	.cout(\filt0|Add9~33 ));
// synopsys translate_off
defparam \filt0|Add9~32 .lut_mask = 16'h698E;
defparam \filt0|Add9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
fiftyfivenm_lcell_comb \filt0|Add9~34 (
// Equation(s):
// \filt0|Add9~34_combout  = (\filt0|Add8~34_combout  & ((\filt0|Add10~34_combout  & (\filt0|Add9~33  & VCC)) # (!\filt0|Add10~34_combout  & (!\filt0|Add9~33 )))) # (!\filt0|Add8~34_combout  & ((\filt0|Add10~34_combout  & (!\filt0|Add9~33 )) # 
// (!\filt0|Add10~34_combout  & ((\filt0|Add9~33 ) # (GND)))))
// \filt0|Add9~35  = CARRY((\filt0|Add8~34_combout  & (!\filt0|Add10~34_combout  & !\filt0|Add9~33 )) # (!\filt0|Add8~34_combout  & ((!\filt0|Add9~33 ) # (!\filt0|Add10~34_combout ))))

	.dataa(\filt0|Add8~34_combout ),
	.datab(\filt0|Add10~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~33 ),
	.combout(\filt0|Add9~34_combout ),
	.cout(\filt0|Add9~35 ));
// synopsys translate_off
defparam \filt0|Add9~34 .lut_mask = 16'h9617;
defparam \filt0|Add9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
fiftyfivenm_lcell_comb \filt0|Add11~18 (
// Equation(s):
// \filt0|Add11~18_combout  = (\filt0|Add12~18_combout  & ((\filt0|Add9~18_combout  & (\filt0|Add11~17  & VCC)) # (!\filt0|Add9~18_combout  & (!\filt0|Add11~17 )))) # (!\filt0|Add12~18_combout  & ((\filt0|Add9~18_combout  & (!\filt0|Add11~17 )) # 
// (!\filt0|Add9~18_combout  & ((\filt0|Add11~17 ) # (GND)))))
// \filt0|Add11~19  = CARRY((\filt0|Add12~18_combout  & (!\filt0|Add9~18_combout  & !\filt0|Add11~17 )) # (!\filt0|Add12~18_combout  & ((!\filt0|Add11~17 ) # (!\filt0|Add9~18_combout ))))

	.dataa(\filt0|Add12~18_combout ),
	.datab(\filt0|Add9~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~17 ),
	.combout(\filt0|Add11~18_combout ),
	.cout(\filt0|Add11~19 ));
// synopsys translate_off
defparam \filt0|Add11~18 .lut_mask = 16'h9617;
defparam \filt0|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
fiftyfivenm_lcell_comb \filt0|Add11~20 (
// Equation(s):
// \filt0|Add11~20_combout  = ((\filt0|Add9~20_combout  $ (\filt0|Add12~20_combout  $ (!\filt0|Add11~19 )))) # (GND)
// \filt0|Add11~21  = CARRY((\filt0|Add9~20_combout  & ((\filt0|Add12~20_combout ) # (!\filt0|Add11~19 ))) # (!\filt0|Add9~20_combout  & (\filt0|Add12~20_combout  & !\filt0|Add11~19 )))

	.dataa(\filt0|Add9~20_combout ),
	.datab(\filt0|Add12~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~19 ),
	.combout(\filt0|Add11~20_combout ),
	.cout(\filt0|Add11~21 ));
// synopsys translate_off
defparam \filt0|Add11~20 .lut_mask = 16'h698E;
defparam \filt0|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
fiftyfivenm_lcell_comb \filt0|Add11~22 (
// Equation(s):
// \filt0|Add11~22_combout  = (\filt0|Add9~22_combout  & ((\filt0|Add12~22_combout  & (\filt0|Add11~21  & VCC)) # (!\filt0|Add12~22_combout  & (!\filt0|Add11~21 )))) # (!\filt0|Add9~22_combout  & ((\filt0|Add12~22_combout  & (!\filt0|Add11~21 )) # 
// (!\filt0|Add12~22_combout  & ((\filt0|Add11~21 ) # (GND)))))
// \filt0|Add11~23  = CARRY((\filt0|Add9~22_combout  & (!\filt0|Add12~22_combout  & !\filt0|Add11~21 )) # (!\filt0|Add9~22_combout  & ((!\filt0|Add11~21 ) # (!\filt0|Add12~22_combout ))))

	.dataa(\filt0|Add9~22_combout ),
	.datab(\filt0|Add12~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~21 ),
	.combout(\filt0|Add11~22_combout ),
	.cout(\filt0|Add11~23 ));
// synopsys translate_off
defparam \filt0|Add11~22 .lut_mask = 16'h9617;
defparam \filt0|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
fiftyfivenm_lcell_comb \filt0|Add11~24 (
// Equation(s):
// \filt0|Add11~24_combout  = ((\filt0|Add9~24_combout  $ (\filt0|Add12~24_combout  $ (!\filt0|Add11~23 )))) # (GND)
// \filt0|Add11~25  = CARRY((\filt0|Add9~24_combout  & ((\filt0|Add12~24_combout ) # (!\filt0|Add11~23 ))) # (!\filt0|Add9~24_combout  & (\filt0|Add12~24_combout  & !\filt0|Add11~23 )))

	.dataa(\filt0|Add9~24_combout ),
	.datab(\filt0|Add12~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~23 ),
	.combout(\filt0|Add11~24_combout ),
	.cout(\filt0|Add11~25 ));
// synopsys translate_off
defparam \filt0|Add11~24 .lut_mask = 16'h698E;
defparam \filt0|Add11~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
fiftyfivenm_lcell_comb \filt0|Add11~26 (
// Equation(s):
// \filt0|Add11~26_combout  = (\filt0|Add12~26_combout  & ((\filt0|Add9~26_combout  & (\filt0|Add11~25  & VCC)) # (!\filt0|Add9~26_combout  & (!\filt0|Add11~25 )))) # (!\filt0|Add12~26_combout  & ((\filt0|Add9~26_combout  & (!\filt0|Add11~25 )) # 
// (!\filt0|Add9~26_combout  & ((\filt0|Add11~25 ) # (GND)))))
// \filt0|Add11~27  = CARRY((\filt0|Add12~26_combout  & (!\filt0|Add9~26_combout  & !\filt0|Add11~25 )) # (!\filt0|Add12~26_combout  & ((!\filt0|Add11~25 ) # (!\filt0|Add9~26_combout ))))

	.dataa(\filt0|Add12~26_combout ),
	.datab(\filt0|Add9~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~25 ),
	.combout(\filt0|Add11~26_combout ),
	.cout(\filt0|Add11~27 ));
// synopsys translate_off
defparam \filt0|Add11~26 .lut_mask = 16'h9617;
defparam \filt0|Add11~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
fiftyfivenm_lcell_comb \filt0|Add11~28 (
// Equation(s):
// \filt0|Add11~28_combout  = ((\filt0|Add12~28_combout  $ (\filt0|Add9~28_combout  $ (!\filt0|Add11~27 )))) # (GND)
// \filt0|Add11~29  = CARRY((\filt0|Add12~28_combout  & ((\filt0|Add9~28_combout ) # (!\filt0|Add11~27 ))) # (!\filt0|Add12~28_combout  & (\filt0|Add9~28_combout  & !\filt0|Add11~27 )))

	.dataa(\filt0|Add12~28_combout ),
	.datab(\filt0|Add9~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~27 ),
	.combout(\filt0|Add11~28_combout ),
	.cout(\filt0|Add11~29 ));
// synopsys translate_off
defparam \filt0|Add11~28 .lut_mask = 16'h698E;
defparam \filt0|Add11~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
fiftyfivenm_lcell_comb \filt0|Add11~30 (
// Equation(s):
// \filt0|Add11~30_combout  = (\filt0|Add12~30_combout  & ((\filt0|Add9~30_combout  & (\filt0|Add11~29  & VCC)) # (!\filt0|Add9~30_combout  & (!\filt0|Add11~29 )))) # (!\filt0|Add12~30_combout  & ((\filt0|Add9~30_combout  & (!\filt0|Add11~29 )) # 
// (!\filt0|Add9~30_combout  & ((\filt0|Add11~29 ) # (GND)))))
// \filt0|Add11~31  = CARRY((\filt0|Add12~30_combout  & (!\filt0|Add9~30_combout  & !\filt0|Add11~29 )) # (!\filt0|Add12~30_combout  & ((!\filt0|Add11~29 ) # (!\filt0|Add9~30_combout ))))

	.dataa(\filt0|Add12~30_combout ),
	.datab(\filt0|Add9~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~29 ),
	.combout(\filt0|Add11~30_combout ),
	.cout(\filt0|Add11~31 ));
// synopsys translate_off
defparam \filt0|Add11~30 .lut_mask = 16'h9617;
defparam \filt0|Add11~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
fiftyfivenm_lcell_comb \filt0|Add11~32 (
// Equation(s):
// \filt0|Add11~32_combout  = ((\filt0|Add12~32_combout  $ (\filt0|Add9~32_combout  $ (!\filt0|Add11~31 )))) # (GND)
// \filt0|Add11~33  = CARRY((\filt0|Add12~32_combout  & ((\filt0|Add9~32_combout ) # (!\filt0|Add11~31 ))) # (!\filt0|Add12~32_combout  & (\filt0|Add9~32_combout  & !\filt0|Add11~31 )))

	.dataa(\filt0|Add12~32_combout ),
	.datab(\filt0|Add9~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~31 ),
	.combout(\filt0|Add11~32_combout ),
	.cout(\filt0|Add11~33 ));
// synopsys translate_off
defparam \filt0|Add11~32 .lut_mask = 16'h698E;
defparam \filt0|Add11~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
fiftyfivenm_lcell_comb \filt0|Add11~34 (
// Equation(s):
// \filt0|Add11~34_combout  = (\filt0|Add12~34_combout  & ((\filt0|Add9~34_combout  & (\filt0|Add11~33  & VCC)) # (!\filt0|Add9~34_combout  & (!\filt0|Add11~33 )))) # (!\filt0|Add12~34_combout  & ((\filt0|Add9~34_combout  & (!\filt0|Add11~33 )) # 
// (!\filt0|Add9~34_combout  & ((\filt0|Add11~33 ) # (GND)))))
// \filt0|Add11~35  = CARRY((\filt0|Add12~34_combout  & (!\filt0|Add9~34_combout  & !\filt0|Add11~33 )) # (!\filt0|Add12~34_combout  & ((!\filt0|Add11~33 ) # (!\filt0|Add9~34_combout ))))

	.dataa(\filt0|Add12~34_combout ),
	.datab(\filt0|Add9~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~33 ),
	.combout(\filt0|Add11~34_combout ),
	.cout(\filt0|Add11~35 ));
// synopsys translate_off
defparam \filt0|Add11~34 .lut_mask = 16'h9617;
defparam \filt0|Add11~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
fiftyfivenm_lcell_comb \filt0|reg_div16[9]~50 (
// Equation(s):
// \filt0|reg_div16[9]~50_combout  = (\filt0|Add7~18_combout  & ((\filt0|Add11~18_combout  & (\filt0|reg_div16[8]~49  & VCC)) # (!\filt0|Add11~18_combout  & (!\filt0|reg_div16[8]~49 )))) # (!\filt0|Add7~18_combout  & ((\filt0|Add11~18_combout  & 
// (!\filt0|reg_div16[8]~49 )) # (!\filt0|Add11~18_combout  & ((\filt0|reg_div16[8]~49 ) # (GND)))))
// \filt0|reg_div16[9]~51  = CARRY((\filt0|Add7~18_combout  & (!\filt0|Add11~18_combout  & !\filt0|reg_div16[8]~49 )) # (!\filt0|Add7~18_combout  & ((!\filt0|reg_div16[8]~49 ) # (!\filt0|Add11~18_combout ))))

	.dataa(\filt0|Add7~18_combout ),
	.datab(\filt0|Add11~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[8]~49 ),
	.combout(\filt0|reg_div16[9]~50_combout ),
	.cout(\filt0|reg_div16[9]~51 ));
// synopsys translate_off
defparam \filt0|reg_div16[9]~50 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
fiftyfivenm_lcell_comb \filt0|reg_div16[10]~52 (
// Equation(s):
// \filt0|reg_div16[10]~52_combout  = ((\filt0|Add7~20_combout  $ (\filt0|Add11~20_combout  $ (!\filt0|reg_div16[9]~51 )))) # (GND)
// \filt0|reg_div16[10]~53  = CARRY((\filt0|Add7~20_combout  & ((\filt0|Add11~20_combout ) # (!\filt0|reg_div16[9]~51 ))) # (!\filt0|Add7~20_combout  & (\filt0|Add11~20_combout  & !\filt0|reg_div16[9]~51 )))

	.dataa(\filt0|Add7~20_combout ),
	.datab(\filt0|Add11~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[9]~51 ),
	.combout(\filt0|reg_div16[10]~52_combout ),
	.cout(\filt0|reg_div16[10]~53 ));
// synopsys translate_off
defparam \filt0|reg_div16[10]~52 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
fiftyfivenm_lcell_comb \filt0|reg_div16[11]~54 (
// Equation(s):
// \filt0|reg_div16[11]~54_combout  = (\filt0|Add11~22_combout  & ((\filt0|Add7~22_combout  & (\filt0|reg_div16[10]~53  & VCC)) # (!\filt0|Add7~22_combout  & (!\filt0|reg_div16[10]~53 )))) # (!\filt0|Add11~22_combout  & ((\filt0|Add7~22_combout  & 
// (!\filt0|reg_div16[10]~53 )) # (!\filt0|Add7~22_combout  & ((\filt0|reg_div16[10]~53 ) # (GND)))))
// \filt0|reg_div16[11]~55  = CARRY((\filt0|Add11~22_combout  & (!\filt0|Add7~22_combout  & !\filt0|reg_div16[10]~53 )) # (!\filt0|Add11~22_combout  & ((!\filt0|reg_div16[10]~53 ) # (!\filt0|Add7~22_combout ))))

	.dataa(\filt0|Add11~22_combout ),
	.datab(\filt0|Add7~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[10]~53 ),
	.combout(\filt0|reg_div16[11]~54_combout ),
	.cout(\filt0|reg_div16[11]~55 ));
// synopsys translate_off
defparam \filt0|reg_div16[11]~54 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
fiftyfivenm_lcell_comb \filt0|reg_div16[12]~56 (
// Equation(s):
// \filt0|reg_div16[12]~56_combout  = ((\filt0|Add7~24_combout  $ (\filt0|Add11~24_combout  $ (!\filt0|reg_div16[11]~55 )))) # (GND)
// \filt0|reg_div16[12]~57  = CARRY((\filt0|Add7~24_combout  & ((\filt0|Add11~24_combout ) # (!\filt0|reg_div16[11]~55 ))) # (!\filt0|Add7~24_combout  & (\filt0|Add11~24_combout  & !\filt0|reg_div16[11]~55 )))

	.dataa(\filt0|Add7~24_combout ),
	.datab(\filt0|Add11~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[11]~55 ),
	.combout(\filt0|reg_div16[12]~56_combout ),
	.cout(\filt0|reg_div16[12]~57 ));
// synopsys translate_off
defparam \filt0|reg_div16[12]~56 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
fiftyfivenm_lcell_comb \filt0|reg_div16[13]~58 (
// Equation(s):
// \filt0|reg_div16[13]~58_combout  = (\filt0|Add7~26_combout  & ((\filt0|Add11~26_combout  & (\filt0|reg_div16[12]~57  & VCC)) # (!\filt0|Add11~26_combout  & (!\filt0|reg_div16[12]~57 )))) # (!\filt0|Add7~26_combout  & ((\filt0|Add11~26_combout  & 
// (!\filt0|reg_div16[12]~57 )) # (!\filt0|Add11~26_combout  & ((\filt0|reg_div16[12]~57 ) # (GND)))))
// \filt0|reg_div16[13]~59  = CARRY((\filt0|Add7~26_combout  & (!\filt0|Add11~26_combout  & !\filt0|reg_div16[12]~57 )) # (!\filt0|Add7~26_combout  & ((!\filt0|reg_div16[12]~57 ) # (!\filt0|Add11~26_combout ))))

	.dataa(\filt0|Add7~26_combout ),
	.datab(\filt0|Add11~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[12]~57 ),
	.combout(\filt0|reg_div16[13]~58_combout ),
	.cout(\filt0|reg_div16[13]~59 ));
// synopsys translate_off
defparam \filt0|reg_div16[13]~58 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
fiftyfivenm_lcell_comb \filt0|reg_div16[14]~60 (
// Equation(s):
// \filt0|reg_div16[14]~60_combout  = ((\filt0|Add7~28_combout  $ (\filt0|Add11~28_combout  $ (!\filt0|reg_div16[13]~59 )))) # (GND)
// \filt0|reg_div16[14]~61  = CARRY((\filt0|Add7~28_combout  & ((\filt0|Add11~28_combout ) # (!\filt0|reg_div16[13]~59 ))) # (!\filt0|Add7~28_combout  & (\filt0|Add11~28_combout  & !\filt0|reg_div16[13]~59 )))

	.dataa(\filt0|Add7~28_combout ),
	.datab(\filt0|Add11~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[13]~59 ),
	.combout(\filt0|reg_div16[14]~60_combout ),
	.cout(\filt0|reg_div16[14]~61 ));
// synopsys translate_off
defparam \filt0|reg_div16[14]~60 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
fiftyfivenm_lcell_comb \filt0|reg_div16[15]~62 (
// Equation(s):
// \filt0|reg_div16[15]~62_combout  = (\filt0|Add7~30_combout  & ((\filt0|Add11~30_combout  & (\filt0|reg_div16[14]~61  & VCC)) # (!\filt0|Add11~30_combout  & (!\filt0|reg_div16[14]~61 )))) # (!\filt0|Add7~30_combout  & ((\filt0|Add11~30_combout  & 
// (!\filt0|reg_div16[14]~61 )) # (!\filt0|Add11~30_combout  & ((\filt0|reg_div16[14]~61 ) # (GND)))))
// \filt0|reg_div16[15]~63  = CARRY((\filt0|Add7~30_combout  & (!\filt0|Add11~30_combout  & !\filt0|reg_div16[14]~61 )) # (!\filt0|Add7~30_combout  & ((!\filt0|reg_div16[14]~61 ) # (!\filt0|Add11~30_combout ))))

	.dataa(\filt0|Add7~30_combout ),
	.datab(\filt0|Add11~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[14]~61 ),
	.combout(\filt0|reg_div16[15]~62_combout ),
	.cout(\filt0|reg_div16[15]~63 ));
// synopsys translate_off
defparam \filt0|reg_div16[15]~62 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
fiftyfivenm_lcell_comb \filt0|reg_div16[16]~64 (
// Equation(s):
// \filt0|reg_div16[16]~64_combout  = ((\filt0|Add7~32_combout  $ (\filt0|Add11~32_combout  $ (!\filt0|reg_div16[15]~63 )))) # (GND)
// \filt0|reg_div16[16]~65  = CARRY((\filt0|Add7~32_combout  & ((\filt0|Add11~32_combout ) # (!\filt0|reg_div16[15]~63 ))) # (!\filt0|Add7~32_combout  & (\filt0|Add11~32_combout  & !\filt0|reg_div16[15]~63 )))

	.dataa(\filt0|Add7~32_combout ),
	.datab(\filt0|Add11~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[15]~63 ),
	.combout(\filt0|reg_div16[16]~64_combout ),
	.cout(\filt0|reg_div16[16]~65 ));
// synopsys translate_off
defparam \filt0|reg_div16[16]~64 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
fiftyfivenm_lcell_comb \filt0|reg_div16[17]~66 (
// Equation(s):
// \filt0|reg_div16[17]~66_combout  = (\filt0|Add7~34_combout  & ((\filt0|Add11~34_combout  & (\filt0|reg_div16[16]~65  & VCC)) # (!\filt0|Add11~34_combout  & (!\filt0|reg_div16[16]~65 )))) # (!\filt0|Add7~34_combout  & ((\filt0|Add11~34_combout  & 
// (!\filt0|reg_div16[16]~65 )) # (!\filt0|Add11~34_combout  & ((\filt0|reg_div16[16]~65 ) # (GND)))))
// \filt0|reg_div16[17]~67  = CARRY((\filt0|Add7~34_combout  & (!\filt0|Add11~34_combout  & !\filt0|reg_div16[16]~65 )) # (!\filt0|Add7~34_combout  & ((!\filt0|reg_div16[16]~65 ) # (!\filt0|Add11~34_combout ))))

	.dataa(\filt0|Add7~34_combout ),
	.datab(\filt0|Add11~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[16]~65 ),
	.combout(\filt0|reg_div16[17]~66_combout ),
	.cout(\filt0|reg_div16[17]~67 ));
// synopsys translate_off
defparam \filt0|reg_div16[17]~66 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y26_N15
dffeas \filt0|reg_div16[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[17] .is_wysiwyg = "true";
defparam \filt0|reg_div16[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N25
dffeas \filt0|reg_q[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[13]~feeder_combout ),
	.asdata(\filt0|reg_div16 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[13] .is_wysiwyg = "true";
defparam \filt0|reg_q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
fiftyfivenm_lcell_comb \mem0|d~18 (
// Equation(s):
// \mem0|d~18_combout  = (\mem0|trigged~q  & (\lfsr1|out [13])) # (!\mem0|trigged~q  & ((\filt0|reg_q [13])))

	.dataa(gnd),
	.datab(\lfsr1|out [13]),
	.datac(\mem0|trigged~q ),
	.datad(\filt0|reg_q [13]),
	.cin(gnd),
	.combout(\mem0|d~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~18 .lut_mask = 16'hCFC0;
defparam \mem0|d~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N29
dffeas \mem0|d[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[13] .is_wysiwyg = "true";
defparam \mem0|d[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\AUDIO_WCLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~q ),
	.clr1(gnd),
	.portadatain({\mem0|d [13],\mem0|d [12],\mem0|d [11],\mem0|d [10],\mem0|d [9],\mem0|d [8],\mem0|d [7],\mem0|d [6],\mem0|d [5]}),
	.portaaddr({\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\mem0|rd_ptr [9],\mem0|rd_ptr [8],\mem0|rd_ptr [7],\mem0|rd_ptr [6],\mem0|rd_ptr [5],\mem0|rd_ptr [4],\mem0|rd_ptr [3],\mem0|rd_ptr [2],\mem0|rd_ptr [1],\mem0|rd_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component|altsyncram_ear1:auto_generated|ALTSYNCRAM";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 9;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "clear0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "clear0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 9;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 1023;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
fiftyfivenm_lcell_comb \filt0|reg_0~26 (
// Equation(s):
// \filt0|reg_0~26_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\filt0|reg_0~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~26 .lut_mask = 16'hAA00;
defparam \filt0|reg_0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N25
dffeas \filt0|reg_0[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[5] .is_wysiwyg = "true";
defparam \filt0|reg_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N22
fiftyfivenm_lcell_comb \filt0|reg_1~26 (
// Equation(s):
// \filt0|reg_1~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [5])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_0 [5]),
	.cin(gnd),
	.combout(\filt0|reg_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~26 .lut_mask = 16'hAA00;
defparam \filt0|reg_1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N23
dffeas \filt0|reg_1[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[5] .is_wysiwyg = "true";
defparam \filt0|reg_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
fiftyfivenm_lcell_comb \filt0|reg_2~26 (
// Equation(s):
// \filt0|reg_2~26_combout  = (\filt0|reg_1 [5] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_1 [5]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_2~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~26 .lut_mask = 16'hF000;
defparam \filt0|reg_2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N7
dffeas \filt0|reg_2[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[5] .is_wysiwyg = "true";
defparam \filt0|reg_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N2
fiftyfivenm_lcell_comb \filt0|reg_3~26 (
// Equation(s):
// \filt0|reg_3~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [5])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_2 [5]),
	.cin(gnd),
	.combout(\filt0|reg_3~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~26 .lut_mask = 16'hAA00;
defparam \filt0|reg_3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N3
dffeas \filt0|reg_3[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[5] .is_wysiwyg = "true";
defparam \filt0|reg_3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N4
fiftyfivenm_lcell_comb \filt0|reg_4~26 (
// Equation(s):
// \filt0|reg_4~26_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [5])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_3 [5]),
	.cin(gnd),
	.combout(\filt0|reg_4~26_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~26 .lut_mask = 16'hAA00;
defparam \filt0|reg_4~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N5
dffeas \filt0|reg_4[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[5] .is_wysiwyg = "true";
defparam \filt0|reg_4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N4
fiftyfivenm_lcell_comb \filt0|Add4~20 (
// Equation(s):
// \filt0|Add4~20_combout  = ((\filt0|reg_4 [10] $ (\filt0|reg_5 [10] $ (!\filt0|Add4~19 )))) # (GND)
// \filt0|Add4~21  = CARRY((\filt0|reg_4 [10] & ((\filt0|reg_5 [10]) # (!\filt0|Add4~19 ))) # (!\filt0|reg_4 [10] & (\filt0|reg_5 [10] & !\filt0|Add4~19 )))

	.dataa(\filt0|reg_4 [10]),
	.datab(\filt0|reg_5 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~19 ),
	.combout(\filt0|Add4~20_combout ),
	.cout(\filt0|Add4~21 ));
// synopsys translate_off
defparam \filt0|Add4~20 .lut_mask = 16'h698E;
defparam \filt0|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N10
fiftyfivenm_lcell_comb \filt0|Add4~26 (
// Equation(s):
// \filt0|Add4~26_combout  = (\filt0|reg_4 [13] & ((\filt0|reg_5 [13] & (\filt0|Add4~25  & VCC)) # (!\filt0|reg_5 [13] & (!\filt0|Add4~25 )))) # (!\filt0|reg_4 [13] & ((\filt0|reg_5 [13] & (!\filt0|Add4~25 )) # (!\filt0|reg_5 [13] & ((\filt0|Add4~25 ) # 
// (GND)))))
// \filt0|Add4~27  = CARRY((\filt0|reg_4 [13] & (!\filt0|reg_5 [13] & !\filt0|Add4~25 )) # (!\filt0|reg_4 [13] & ((!\filt0|Add4~25 ) # (!\filt0|reg_5 [13]))))

	.dataa(\filt0|reg_4 [13]),
	.datab(\filt0|reg_5 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~25 ),
	.combout(\filt0|Add4~26_combout ),
	.cout(\filt0|Add4~27 ));
// synopsys translate_off
defparam \filt0|Add4~26 .lut_mask = 16'h9617;
defparam \filt0|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y26_N11
dffeas \filt0|reg_div8[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[15]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[15] .is_wysiwyg = "true";
defparam \filt0|reg_div8[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
fiftyfivenm_lcell_comb \filt0|Mux19~1 (
// Equation(s):
// \filt0|Mux19~1_combout  = (\filt0|Mux19~0_combout  & ((\filt0|reg_div8 [15]) # ((!\SW[1]~input_o )))) # (!\filt0|Mux19~0_combout  & (((\SW[1]~input_o  & \filt0|reg_div4 [14]))))

	.dataa(\filt0|Mux19~0_combout ),
	.datab(\filt0|reg_div8 [15]),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div4 [14]),
	.cin(gnd),
	.combout(\filt0|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux19~1 .lut_mask = 16'hDA8A;
defparam \filt0|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
fiftyfivenm_lcell_comb \filt0|reg_q[12]~feeder (
// Equation(s):
// \filt0|reg_q[12]~feeder_combout  = \filt0|Mux19~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux19~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[12]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \filt0|reg_div16[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[16] .is_wysiwyg = "true";
defparam \filt0|reg_div16[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N5
dffeas \filt0|reg_q[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[12]~feeder_combout ),
	.asdata(\filt0|reg_div16 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[12] .is_wysiwyg = "true";
defparam \filt0|reg_q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
fiftyfivenm_lcell_comb \mem0|d~19 (
// Equation(s):
// \mem0|d~19_combout  = (\mem0|trigged~q  & ((\lfsr1|out [12]))) # (!\mem0|trigged~q  & (\filt0|reg_q [12]))

	.dataa(gnd),
	.datab(\mem0|trigged~q ),
	.datac(\filt0|reg_q [12]),
	.datad(\lfsr1|out [12]),
	.cin(gnd),
	.combout(\mem0|d~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~19 .lut_mask = 16'hFC30;
defparam \mem0|d~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N23
dffeas \mem0|d[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[12] .is_wysiwyg = "true";
defparam \mem0|d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
fiftyfivenm_lcell_comb \filt0|reg_div2[9]~51 (
// Equation(s):
// \filt0|reg_div2[9]~51_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [9] & ((\filt0|reg_0 [9] & (\filt0|reg_div2[8]~50  & VCC)) # (!\filt0|reg_0 [9] & (!\filt0|reg_div2[8]~50 )))) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [9] & ((\filt0|reg_0 [9] & (!\filt0|reg_div2[8]~50 )) # (!\filt0|reg_0 [9] & ((\filt0|reg_div2[8]~50 ) # (GND)))))
// \filt0|reg_div2[9]~52  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [9] & (!\filt0|reg_0 [9] & !\filt0|reg_div2[8]~50 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [9] & 
// ((!\filt0|reg_div2[8]~50 ) # (!\filt0|reg_0 [9]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [9]),
	.datab(\filt0|reg_0 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[8]~50 ),
	.combout(\filt0|reg_div2[9]~51_combout ),
	.cout(\filt0|reg_div2[9]~52 ));
// synopsys translate_off
defparam \filt0|reg_div2[9]~51 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
fiftyfivenm_lcell_comb \filt0|reg_div2[11]~55 (
// Equation(s):
// \filt0|reg_div2[11]~55_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [11] & ((\filt0|reg_0 [11] & (\filt0|reg_div2[10]~54  & VCC)) # (!\filt0|reg_0 [11] & (!\filt0|reg_div2[10]~54 )))) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [11] & ((\filt0|reg_0 [11] & (!\filt0|reg_div2[10]~54 )) # (!\filt0|reg_0 [11] & ((\filt0|reg_div2[10]~54 ) # (GND)))))
// \filt0|reg_div2[11]~56  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [11] & (!\filt0|reg_0 [11] & !\filt0|reg_div2[10]~54 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [11] & 
// ((!\filt0|reg_div2[10]~54 ) # (!\filt0|reg_0 [11]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [11]),
	.datab(\filt0|reg_0 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[10]~54 ),
	.combout(\filt0|reg_div2[11]~55_combout ),
	.cout(\filt0|reg_div2[11]~56 ));
// synopsys translate_off
defparam \filt0|reg_div2[11]~55 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y26_N11
dffeas \filt0|reg_div2[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[13] .is_wysiwyg = "true";
defparam \filt0|reg_div2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N9
dffeas \filt0|reg_div4[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[13]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[13] .is_wysiwyg = "true";
defparam \filt0|reg_div4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
fiftyfivenm_lcell_comb \filt0|Mux20~0 (
// Equation(s):
// \filt0|Mux20~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\filt0|reg_div4 [13])) # (!\SW[1]~input_o  & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [11])))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\filt0|reg_div4 [13]),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\filt0|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux20~0 .lut_mask = 16'hD9C8;
defparam \filt0|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
fiftyfivenm_lcell_comb \filt0|Mux20~1 (
// Equation(s):
// \filt0|Mux20~1_combout  = (\SW[0]~input_o  & ((\filt0|Mux20~0_combout  & ((\filt0|reg_div8 [14]))) # (!\filt0|Mux20~0_combout  & (\filt0|reg_div2 [12])))) # (!\SW[0]~input_o  & (\filt0|Mux20~0_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\filt0|Mux20~0_combout ),
	.datac(\filt0|reg_div2 [12]),
	.datad(\filt0|reg_div8 [14]),
	.cin(gnd),
	.combout(\filt0|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux20~1 .lut_mask = 16'hEC64;
defparam \filt0|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
fiftyfivenm_lcell_comb \filt0|reg_q[11]~feeder (
// Equation(s):
// \filt0|reg_q[11]~feeder_combout  = \filt0|Mux20~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux20~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[11]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N11
dffeas \filt0|reg_div16[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[15] .is_wysiwyg = "true";
defparam \filt0|reg_div16[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N21
dffeas \filt0|reg_q[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[11]~feeder_combout ),
	.asdata(\filt0|reg_div16 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[11] .is_wysiwyg = "true";
defparam \filt0|reg_q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
fiftyfivenm_lcell_comb \mem0|d~20 (
// Equation(s):
// \mem0|d~20_combout  = (\mem0|trigged~q  & ((\lfsr1|out [11]))) # (!\mem0|trigged~q  & (\filt0|reg_q [11]))

	.dataa(gnd),
	.datab(\filt0|reg_q [11]),
	.datac(\lfsr1|out [11]),
	.datad(\mem0|trigged~q ),
	.cin(gnd),
	.combout(\mem0|d~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~20 .lut_mask = 16'hF0CC;
defparam \mem0|d~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N9
dffeas \mem0|d[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[11] .is_wysiwyg = "true";
defparam \mem0|d[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N7
dffeas \filt0|reg_div2[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[11] .is_wysiwyg = "true";
defparam \filt0|reg_div2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N28
fiftyfivenm_lcell_comb \filt0|Mux21~0 (
// Equation(s):
// \filt0|Mux21~0_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\filt0|reg_div2 [11])) # (!\SW[0]~input_o  & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [10])))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\filt0|reg_div2 [11]),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\filt0|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux21~0 .lut_mask = 16'hD9C8;
defparam \filt0|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
fiftyfivenm_lcell_comb \filt0|Mux21~1 (
// Equation(s):
// \filt0|Mux21~1_combout  = (\filt0|Mux21~0_combout  & (((\filt0|reg_div8 [13])) # (!\SW[1]~input_o ))) # (!\filt0|Mux21~0_combout  & (\SW[1]~input_o  & ((\filt0|reg_div4 [12]))))

	.dataa(\filt0|Mux21~0_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\filt0|reg_div8 [13]),
	.datad(\filt0|reg_div4 [12]),
	.cin(gnd),
	.combout(\filt0|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux21~1 .lut_mask = 16'hE6A2;
defparam \filt0|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
fiftyfivenm_lcell_comb \filt0|reg_q[10]~feeder (
// Equation(s):
// \filt0|reg_q[10]~feeder_combout  = \filt0|Mux21~1_combout 

	.dataa(\filt0|Mux21~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[10]~feeder .lut_mask = 16'hAAAA;
defparam \filt0|reg_q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N9
dffeas \filt0|reg_div16[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[14] .is_wysiwyg = "true";
defparam \filt0|reg_div16[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N31
dffeas \filt0|reg_q[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[10]~feeder_combout ),
	.asdata(\filt0|reg_div16 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[10] .is_wysiwyg = "true";
defparam \filt0|reg_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
fiftyfivenm_lcell_comb \mem0|d~21 (
// Equation(s):
// \mem0|d~21_combout  = (\mem0|trigged~q  & (\lfsr1|out [10])) # (!\mem0|trigged~q  & ((\filt0|reg_q [10])))

	.dataa(gnd),
	.datab(\lfsr1|out [10]),
	.datac(\filt0|reg_q [10]),
	.datad(\mem0|trigged~q ),
	.cin(gnd),
	.combout(\mem0|d~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~21 .lut_mask = 16'hCCF0;
defparam \mem0|d~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N27
dffeas \mem0|d[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[10] .is_wysiwyg = "true";
defparam \mem0|d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
fiftyfivenm_lcell_comb \filt0|reg_0~19 (
// Equation(s):
// \filt0|reg_0~19_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\filt0|reg_0~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~19 .lut_mask = 16'hF000;
defparam \filt0|reg_0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N17
dffeas \filt0|reg_0[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[12] .is_wysiwyg = "true";
defparam \filt0|reg_0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N4
fiftyfivenm_lcell_comb \filt0|reg_1~19 (
// Equation(s):
// \filt0|reg_1~19_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [12]),
	.cin(gnd),
	.combout(\filt0|reg_1~19_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~19 .lut_mask = 16'hF000;
defparam \filt0|reg_1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N5
dffeas \filt0|reg_1[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[12] .is_wysiwyg = "true";
defparam \filt0|reg_1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N7
dffeas \filt0|reg_div4[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[12]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[12] .is_wysiwyg = "true";
defparam \filt0|reg_div4[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N5
dffeas \filt0|reg_div8[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[12]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[12] .is_wysiwyg = "true";
defparam \filt0|reg_div8[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
fiftyfivenm_lcell_comb \filt0|Mux22~0 (
// Equation(s):
// \filt0|Mux22~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\filt0|reg_div4 [11]))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [9]))))

	.dataa(\SW[0]~input_o ),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [9]),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div4 [11]),
	.cin(gnd),
	.combout(\filt0|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux22~0 .lut_mask = 16'hF4A4;
defparam \filt0|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
fiftyfivenm_lcell_comb \filt0|Mux22~1 (
// Equation(s):
// \filt0|Mux22~1_combout  = (\filt0|Mux22~0_combout  & ((\filt0|reg_div8 [12]) # ((!\SW[0]~input_o )))) # (!\filt0|Mux22~0_combout  & (((\SW[0]~input_o  & \filt0|reg_div2 [10]))))

	.dataa(\filt0|reg_div8 [12]),
	.datab(\filt0|Mux22~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\filt0|reg_div2 [10]),
	.cin(gnd),
	.combout(\filt0|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux22~1 .lut_mask = 16'hBC8C;
defparam \filt0|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
fiftyfivenm_lcell_comb \filt0|reg_q[9]~feeder (
// Equation(s):
// \filt0|reg_q[9]~feeder_combout  = \filt0|Mux22~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux22~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[9]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \filt0|reg_div16[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[13] .is_wysiwyg = "true";
defparam \filt0|reg_div16[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N13
dffeas \filt0|reg_q[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[9]~feeder_combout ),
	.asdata(\filt0|reg_div16 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[9] .is_wysiwyg = "true";
defparam \filt0|reg_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
fiftyfivenm_lcell_comb \mem0|d~22 (
// Equation(s):
// \mem0|d~22_combout  = (\mem0|trigged~q  & ((\lfsr1|out [9]))) # (!\mem0|trigged~q  & (\filt0|reg_q [9]))

	.dataa(\filt0|reg_q [9]),
	.datab(gnd),
	.datac(\lfsr1|out [9]),
	.datad(\mem0|trigged~q ),
	.cin(gnd),
	.combout(\mem0|d~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~22 .lut_mask = 16'hF0AA;
defparam \mem0|d~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N17
dffeas \mem0|d[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[9] .is_wysiwyg = "true";
defparam \mem0|d[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N3
dffeas \filt0|reg_div2[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[9] .is_wysiwyg = "true";
defparam \filt0|reg_div2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N14
fiftyfivenm_lcell_comb \filt0|Mux23~0 (
// Equation(s):
// \filt0|Mux23~0_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\filt0|reg_div2 [9]))) # (!\SW[0]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [8]))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [8]),
	.datad(\filt0|reg_div2 [9]),
	.cin(gnd),
	.combout(\filt0|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux23~0 .lut_mask = 16'hDC98;
defparam \filt0|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N16
fiftyfivenm_lcell_comb \filt0|Mux23~1 (
// Equation(s):
// \filt0|Mux23~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux23~0_combout  & (\filt0|reg_div8 [11])) # (!\filt0|Mux23~0_combout  & ((\filt0|reg_div4 [10]))))) # (!\SW[1]~input_o  & (\filt0|Mux23~0_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|Mux23~0_combout ),
	.datac(\filt0|reg_div8 [11]),
	.datad(\filt0|reg_div4 [10]),
	.cin(gnd),
	.combout(\filt0|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux23~1 .lut_mask = 16'hE6C4;
defparam \filt0|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N26
fiftyfivenm_lcell_comb \filt0|reg_q[8]~feeder (
// Equation(s):
// \filt0|reg_q[8]~feeder_combout  = \filt0|Mux23~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux23~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[8]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N5
dffeas \filt0|reg_div16[12] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[12] .is_wysiwyg = "true";
defparam \filt0|reg_div16[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N27
dffeas \filt0|reg_q[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[8]~feeder_combout ),
	.asdata(\filt0|reg_div16 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[8] .is_wysiwyg = "true";
defparam \filt0|reg_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
fiftyfivenm_lcell_comb \mem0|d~23 (
// Equation(s):
// \mem0|d~23_combout  = (\mem0|trigged~q  & (\lfsr1|out [8])) # (!\mem0|trigged~q  & ((\filt0|reg_q [8])))

	.dataa(\lfsr1|out [8]),
	.datab(gnd),
	.datac(\mem0|trigged~q ),
	.datad(\filt0|reg_q [8]),
	.cin(gnd),
	.combout(\mem0|d~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~23 .lut_mask = 16'hAFA0;
defparam \mem0|d~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N5
dffeas \mem0|d[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[8] .is_wysiwyg = "true";
defparam \mem0|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
fiftyfivenm_lcell_comb \filt0|reg_0~21 (
// Equation(s):
// \filt0|reg_0~21_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\filt0|reg_0~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~21 .lut_mask = 16'hF000;
defparam \filt0|reg_0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N25
dffeas \filt0|reg_0[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[10] .is_wysiwyg = "true";
defparam \filt0|reg_0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N16
fiftyfivenm_lcell_comb \filt0|reg_1~21 (
// Equation(s):
// \filt0|reg_1~21_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [10])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_0 [10]),
	.cin(gnd),
	.combout(\filt0|reg_1~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~21 .lut_mask = 16'hCC00;
defparam \filt0|reg_1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N17
dffeas \filt0|reg_1[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[10] .is_wysiwyg = "true";
defparam \filt0|reg_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N18
fiftyfivenm_lcell_comb \filt0|reg_2~21 (
// Equation(s):
// \filt0|reg_2~21_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [10])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_1 [10]),
	.cin(gnd),
	.combout(\filt0|reg_2~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~21 .lut_mask = 16'hCC00;
defparam \filt0|reg_2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N19
dffeas \filt0|reg_2[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[10] .is_wysiwyg = "true";
defparam \filt0|reg_2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N0
fiftyfivenm_lcell_comb \filt0|reg_3~21 (
// Equation(s):
// \filt0|reg_3~21_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [10])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_2 [10]),
	.cin(gnd),
	.combout(\filt0|reg_3~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~21 .lut_mask = 16'hCC00;
defparam \filt0|reg_3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N1
dffeas \filt0|reg_3[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[10] .is_wysiwyg = "true";
defparam \filt0|reg_3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N26
fiftyfivenm_lcell_comb \filt0|reg_4~21 (
// Equation(s):
// \filt0|reg_4~21_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [10])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_3 [10]),
	.cin(gnd),
	.combout(\filt0|reg_4~21_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~21 .lut_mask = 16'hCC00;
defparam \filt0|reg_4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N27
dffeas \filt0|reg_4[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[10] .is_wysiwyg = "true";
defparam \filt0|reg_4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N1
dffeas \filt0|reg_div8[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[10]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[10] .is_wysiwyg = "true";
defparam \filt0|reg_div8[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
fiftyfivenm_lcell_comb \filt0|Mux24~0 (
// Equation(s):
// \filt0|Mux24~0_combout  = (\SW[1]~input_o  & (((\filt0|reg_div4 [9]) # (\SW[0]~input_o )))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [7] & ((!\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [7]),
	.datac(\filt0|reg_div4 [9]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux24~0 .lut_mask = 16'hAAE4;
defparam \filt0|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
fiftyfivenm_lcell_comb \filt0|Mux24~1 (
// Equation(s):
// \filt0|Mux24~1_combout  = (\filt0|Mux24~0_combout  & ((\filt0|reg_div8 [10]) # ((!\SW[0]~input_o )))) # (!\filt0|Mux24~0_combout  & (((\filt0|reg_div2 [8] & \SW[0]~input_o ))))

	.dataa(\filt0|reg_div8 [10]),
	.datab(\filt0|reg_div2 [8]),
	.datac(\filt0|Mux24~0_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux24~1 .lut_mask = 16'hACF0;
defparam \filt0|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
fiftyfivenm_lcell_comb \filt0|reg_q[7]~feeder (
// Equation(s):
// \filt0|reg_q[7]~feeder_combout  = \filt0|Mux24~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux24~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[7]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \filt0|reg_div16[11] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[11] .is_wysiwyg = "true";
defparam \filt0|reg_div16[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N19
dffeas \filt0|reg_q[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[7]~feeder_combout ),
	.asdata(\filt0|reg_div16 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[7] .is_wysiwyg = "true";
defparam \filt0|reg_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
fiftyfivenm_lcell_comb \mem0|d~24 (
// Equation(s):
// \mem0|d~24_combout  = (\mem0|trigged~q  & ((\lfsr1|out [7]))) # (!\mem0|trigged~q  & (\filt0|reg_q [7]))

	.dataa(\mem0|trigged~q ),
	.datab(\filt0|reg_q [7]),
	.datac(gnd),
	.datad(\lfsr1|out [7]),
	.cin(gnd),
	.combout(\mem0|d~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~24 .lut_mask = 16'hEE44;
defparam \mem0|d~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N15
dffeas \mem0|d[7] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[7] .is_wysiwyg = "true";
defparam \mem0|d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
fiftyfivenm_lcell_comb \filt0|reg_0~23 (
// Equation(s):
// \filt0|reg_0~23_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [8] & \RESET_DELAY_n~q )

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [8]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_0~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~23 .lut_mask = 16'hA0A0;
defparam \filt0|reg_0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N7
dffeas \filt0|reg_0[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[8] .is_wysiwyg = "true";
defparam \filt0|reg_0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N0
fiftyfivenm_lcell_comb \filt0|reg_1~23 (
// Equation(s):
// \filt0|reg_1~23_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [8]),
	.cin(gnd),
	.combout(\filt0|reg_1~23_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~23 .lut_mask = 16'hF000;
defparam \filt0|reg_1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N1
dffeas \filt0|reg_1[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[8] .is_wysiwyg = "true";
defparam \filt0|reg_1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N31
dffeas \filt0|reg_div4[8] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[8]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[8] .is_wysiwyg = "true";
defparam \filt0|reg_div4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
fiftyfivenm_lcell_comb \filt0|Mux25~0 (
// Equation(s):
// \filt0|Mux25~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o ) # (\filt0|reg_div2 [7])))) # (!\SW[0]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [6] & (!\SW[1]~input_o )))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [6]),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div2 [7]),
	.cin(gnd),
	.combout(\filt0|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux25~0 .lut_mask = 16'hCEC2;
defparam \filt0|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
fiftyfivenm_lcell_comb \filt0|Mux25~1 (
// Equation(s):
// \filt0|Mux25~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux25~0_combout  & ((\filt0|reg_div8 [9]))) # (!\filt0|Mux25~0_combout  & (\filt0|reg_div4 [8])))) # (!\SW[1]~input_o  & (((\filt0|Mux25~0_combout ))))

	.dataa(\filt0|reg_div4 [8]),
	.datab(\SW[1]~input_o ),
	.datac(\filt0|reg_div8 [9]),
	.datad(\filt0|Mux25~0_combout ),
	.cin(gnd),
	.combout(\filt0|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux25~1 .lut_mask = 16'hF388;
defparam \filt0|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
fiftyfivenm_lcell_comb \filt0|reg_q[6]~feeder (
// Equation(s):
// \filt0|reg_q[6]~feeder_combout  = \filt0|Mux25~1_combout 

	.dataa(\filt0|Mux25~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[6]~feeder .lut_mask = 16'hAAAA;
defparam \filt0|reg_q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N1
dffeas \filt0|reg_div16[10] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[10] .is_wysiwyg = "true";
defparam \filt0|reg_div16[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \filt0|reg_q[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[6]~feeder_combout ),
	.asdata(\filt0|reg_div16 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[6] .is_wysiwyg = "true";
defparam \filt0|reg_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
fiftyfivenm_lcell_comb \mem0|d~25 (
// Equation(s):
// \mem0|d~25_combout  = (\mem0|trigged~q  & ((\lfsr1|out [6]))) # (!\mem0|trigged~q  & (\filt0|reg_q [6]))

	.dataa(gnd),
	.datab(\filt0|reg_q [6]),
	.datac(\lfsr1|out [6]),
	.datad(\mem0|trigged~q ),
	.cin(gnd),
	.combout(\mem0|d~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~25 .lut_mask = 16'hF0CC;
defparam \mem0|d~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N1
dffeas \mem0|d[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[6] .is_wysiwyg = "true";
defparam \mem0|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
fiftyfivenm_lcell_comb \filt0|reg_0~25 (
// Equation(s):
// \filt0|reg_0~25_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [6])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\filt0|reg_0~25_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~25 .lut_mask = 16'hAA00;
defparam \filt0|reg_0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N11
dffeas \filt0|reg_0[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[6] .is_wysiwyg = "true";
defparam \filt0|reg_0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N29
dffeas \filt0|reg_div2[6] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[6] .is_wysiwyg = "true";
defparam \filt0|reg_div2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
fiftyfivenm_lcell_comb \filt0|Mux26~0 (
// Equation(s):
// \filt0|Mux26~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\filt0|reg_div4 [7]))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div4 [7]),
	.cin(gnd),
	.combout(\filt0|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux26~0 .lut_mask = 16'hF2C2;
defparam \filt0|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
fiftyfivenm_lcell_comb \filt0|Mux26~1 (
// Equation(s):
// \filt0|Mux26~1_combout  = (\SW[0]~input_o  & ((\filt0|Mux26~0_combout  & ((\filt0|reg_div8 [8]))) # (!\filt0|Mux26~0_combout  & (\filt0|reg_div2 [6])))) # (!\SW[0]~input_o  & (((\filt0|Mux26~0_combout ))))

	.dataa(\filt0|reg_div2 [6]),
	.datab(\SW[0]~input_o ),
	.datac(\filt0|Mux26~0_combout ),
	.datad(\filt0|reg_div8 [8]),
	.cin(gnd),
	.combout(\filt0|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux26~1 .lut_mask = 16'hF838;
defparam \filt0|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
fiftyfivenm_lcell_comb \filt0|reg_q[5]~feeder (
// Equation(s):
// \filt0|reg_q[5]~feeder_combout  = \filt0|Mux26~1_combout 

	.dataa(\filt0|Mux26~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[5]~feeder .lut_mask = 16'hAAAA;
defparam \filt0|reg_q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \filt0|reg_div16[9] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[9] .is_wysiwyg = "true";
defparam \filt0|reg_div16[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N19
dffeas \filt0|reg_q[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[5]~feeder_combout ),
	.asdata(\filt0|reg_div16 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[5] .is_wysiwyg = "true";
defparam \filt0|reg_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
fiftyfivenm_lcell_comb \mem0|d~26 (
// Equation(s):
// \mem0|d~26_combout  = (\mem0|trigged~q  & ((\lfsr1|out [5]))) # (!\mem0|trigged~q  & (\filt0|reg_q [5]))

	.dataa(\mem0|trigged~q ),
	.datab(\filt0|reg_q [5]),
	.datac(gnd),
	.datad(\lfsr1|out [5]),
	.cin(gnd),
	.combout(\mem0|d~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~26 .lut_mask = 16'hEE44;
defparam \mem0|d~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N31
dffeas \mem0|d[5] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[5] .is_wysiwyg = "true";
defparam \mem0|d[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
fiftyfivenm_lcell_comb \filt0|reg_0~18 (
// Equation(s):
// \filt0|reg_0~18_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13] & \RESET_DELAY_n~q )

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_0~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~18 .lut_mask = 16'hAA00;
defparam \filt0|reg_0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N11
dffeas \filt0|reg_0[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[13] .is_wysiwyg = "true";
defparam \filt0|reg_0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
fiftyfivenm_lcell_comb \filt0|reg_1~18 (
// Equation(s):
// \filt0|reg_1~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [13])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_0 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~18 .lut_mask = 16'hC0C0;
defparam \filt0|reg_1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N1
dffeas \filt0|reg_1[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[13] .is_wysiwyg = "true";
defparam \filt0|reg_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
fiftyfivenm_lcell_comb \filt0|reg_2~18 (
// Equation(s):
// \filt0|reg_2~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [13]),
	.cin(gnd),
	.combout(\filt0|reg_2~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~18 .lut_mask = 16'hF000;
defparam \filt0|reg_2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N7
dffeas \filt0|reg_2[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[13] .is_wysiwyg = "true";
defparam \filt0|reg_2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
fiftyfivenm_lcell_comb \filt0|reg_3~18 (
// Equation(s):
// \filt0|reg_3~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [13]),
	.cin(gnd),
	.combout(\filt0|reg_3~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~18 .lut_mask = 16'hF000;
defparam \filt0|reg_3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N29
dffeas \filt0|reg_3[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[13] .is_wysiwyg = "true";
defparam \filt0|reg_3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
fiftyfivenm_lcell_comb \filt0|reg_4~18 (
// Equation(s):
// \filt0|reg_4~18_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [13]),
	.cin(gnd),
	.combout(\filt0|reg_4~18_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~18 .lut_mask = 16'hF000;
defparam \filt0|reg_4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N15
dffeas \filt0|reg_4[13] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[13] .is_wysiwyg = "true";
defparam \filt0|reg_4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
fiftyfivenm_lcell_comb \filt0|Add4~36 (
// Equation(s):
// \filt0|Add4~36_combout  = ((\filt0|reg_5 [18] $ (\filt0|reg_4 [18] $ (!\filt0|Add4~35 )))) # (GND)
// \filt0|Add4~37  = CARRY((\filt0|reg_5 [18] & ((\filt0|reg_4 [18]) # (!\filt0|Add4~35 ))) # (!\filt0|reg_5 [18] & (\filt0|reg_4 [18] & !\filt0|Add4~35 )))

	.dataa(\filt0|reg_5 [18]),
	.datab(\filt0|reg_4 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~35 ),
	.combout(\filt0|Add4~36_combout ),
	.cout(\filt0|Add4~37 ));
// synopsys translate_off
defparam \filt0|Add4~36 .lut_mask = 16'h698E;
defparam \filt0|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
fiftyfivenm_lcell_comb \filt0|Add4~38 (
// Equation(s):
// \filt0|Add4~38_combout  = (\filt0|reg_4 [19] & ((\filt0|reg_5 [19] & (\filt0|Add4~37  & VCC)) # (!\filt0|reg_5 [19] & (!\filt0|Add4~37 )))) # (!\filt0|reg_4 [19] & ((\filt0|reg_5 [19] & (!\filt0|Add4~37 )) # (!\filt0|reg_5 [19] & ((\filt0|Add4~37 ) # 
// (GND)))))
// \filt0|Add4~39  = CARRY((\filt0|reg_4 [19] & (!\filt0|reg_5 [19] & !\filt0|Add4~37 )) # (!\filt0|reg_4 [19] & ((!\filt0|Add4~37 ) # (!\filt0|reg_5 [19]))))

	.dataa(\filt0|reg_4 [19]),
	.datab(\filt0|reg_5 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~37 ),
	.combout(\filt0|Add4~38_combout ),
	.cout(\filt0|Add4~39 ));
// synopsys translate_off
defparam \filt0|Add4~38 .lut_mask = 16'h9617;
defparam \filt0|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
fiftyfivenm_lcell_comb \filt0|Add4~40 (
// Equation(s):
// \filt0|Add4~40_combout  = ((\filt0|reg_4 [20] $ (\filt0|reg_5 [20] $ (!\filt0|Add4~39 )))) # (GND)
// \filt0|Add4~41  = CARRY((\filt0|reg_4 [20] & ((\filt0|reg_5 [20]) # (!\filt0|Add4~39 ))) # (!\filt0|reg_4 [20] & (\filt0|reg_5 [20] & !\filt0|Add4~39 )))

	.dataa(\filt0|reg_4 [20]),
	.datab(\filt0|reg_5 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~39 ),
	.combout(\filt0|Add4~40_combout ),
	.cout(\filt0|Add4~41 ));
// synopsys translate_off
defparam \filt0|Add4~40 .lut_mask = 16'h698E;
defparam \filt0|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
fiftyfivenm_lcell_comb \filt0|Add4~42 (
// Equation(s):
// \filt0|Add4~42_combout  = (\filt0|reg_5 [21] & ((\filt0|reg_4 [21] & (\filt0|Add4~41  & VCC)) # (!\filt0|reg_4 [21] & (!\filt0|Add4~41 )))) # (!\filt0|reg_5 [21] & ((\filt0|reg_4 [21] & (!\filt0|Add4~41 )) # (!\filt0|reg_4 [21] & ((\filt0|Add4~41 ) # 
// (GND)))))
// \filt0|Add4~43  = CARRY((\filt0|reg_5 [21] & (!\filt0|reg_4 [21] & !\filt0|Add4~41 )) # (!\filt0|reg_5 [21] & ((!\filt0|Add4~41 ) # (!\filt0|reg_4 [21]))))

	.dataa(\filt0|reg_5 [21]),
	.datab(\filt0|reg_4 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~41 ),
	.combout(\filt0|Add4~42_combout ),
	.cout(\filt0|Add4~43 ));
// synopsys translate_off
defparam \filt0|Add4~42 .lut_mask = 16'h9617;
defparam \filt0|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
fiftyfivenm_lcell_comb \filt0|reg_6~11 (
// Equation(s):
// \filt0|reg_6~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [20]),
	.cin(gnd),
	.combout(\filt0|reg_6~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~11 .lut_mask = 16'hF000;
defparam \filt0|reg_6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N25
dffeas \filt0|reg_6[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[20] .is_wysiwyg = "true";
defparam \filt0|reg_6[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N0
fiftyfivenm_lcell_comb \filt0|reg_6~13 (
// Equation(s):
// \filt0|reg_6~13_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [18]),
	.cin(gnd),
	.combout(\filt0|reg_6~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~13 .lut_mask = 16'hF000;
defparam \filt0|reg_6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N1
dffeas \filt0|reg_6[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[18] .is_wysiwyg = "true";
defparam \filt0|reg_6[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
fiftyfivenm_lcell_comb \filt0|Add5~36 (
// Equation(s):
// \filt0|Add5~36_combout  = ((\filt0|reg_6 [18] $ (\filt0|Add4~36_combout  $ (!\filt0|Add5~35 )))) # (GND)
// \filt0|Add5~37  = CARRY((\filt0|reg_6 [18] & ((\filt0|Add4~36_combout ) # (!\filt0|Add5~35 ))) # (!\filt0|reg_6 [18] & (\filt0|Add4~36_combout  & !\filt0|Add5~35 )))

	.dataa(\filt0|reg_6 [18]),
	.datab(\filt0|Add4~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~35 ),
	.combout(\filt0|Add5~36_combout ),
	.cout(\filt0|Add5~37 ));
// synopsys translate_off
defparam \filt0|Add5~36 .lut_mask = 16'h698E;
defparam \filt0|Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
fiftyfivenm_lcell_comb \filt0|Add5~38 (
// Equation(s):
// \filt0|Add5~38_combout  = (\filt0|reg_6 [19] & ((\filt0|Add4~38_combout  & (\filt0|Add5~37  & VCC)) # (!\filt0|Add4~38_combout  & (!\filt0|Add5~37 )))) # (!\filt0|reg_6 [19] & ((\filt0|Add4~38_combout  & (!\filt0|Add5~37 )) # (!\filt0|Add4~38_combout  & 
// ((\filt0|Add5~37 ) # (GND)))))
// \filt0|Add5~39  = CARRY((\filt0|reg_6 [19] & (!\filt0|Add4~38_combout  & !\filt0|Add5~37 )) # (!\filt0|reg_6 [19] & ((!\filt0|Add5~37 ) # (!\filt0|Add4~38_combout ))))

	.dataa(\filt0|reg_6 [19]),
	.datab(\filt0|Add4~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~37 ),
	.combout(\filt0|Add5~38_combout ),
	.cout(\filt0|Add5~39 ));
// synopsys translate_off
defparam \filt0|Add5~38 .lut_mask = 16'h9617;
defparam \filt0|Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
fiftyfivenm_lcell_comb \filt0|Add5~40 (
// Equation(s):
// \filt0|Add5~40_combout  = ((\filt0|reg_6 [20] $ (\filt0|Add4~40_combout  $ (!\filt0|Add5~39 )))) # (GND)
// \filt0|Add5~41  = CARRY((\filt0|reg_6 [20] & ((\filt0|Add4~40_combout ) # (!\filt0|Add5~39 ))) # (!\filt0|reg_6 [20] & (\filt0|Add4~40_combout  & !\filt0|Add5~39 )))

	.dataa(\filt0|reg_6 [20]),
	.datab(\filt0|Add4~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~39 ),
	.combout(\filt0|Add5~40_combout ),
	.cout(\filt0|Add5~41 ));
// synopsys translate_off
defparam \filt0|Add5~40 .lut_mask = 16'h698E;
defparam \filt0|Add5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
fiftyfivenm_lcell_comb \filt0|Add5~42 (
// Equation(s):
// \filt0|Add5~42_combout  = (\filt0|reg_6 [21] & ((\filt0|Add4~42_combout  & (\filt0|Add5~41  & VCC)) # (!\filt0|Add4~42_combout  & (!\filt0|Add5~41 )))) # (!\filt0|reg_6 [21] & ((\filt0|Add4~42_combout  & (!\filt0|Add5~41 )) # (!\filt0|Add4~42_combout  & 
// ((\filt0|Add5~41 ) # (GND)))))
// \filt0|Add5~43  = CARRY((\filt0|reg_6 [21] & (!\filt0|Add4~42_combout  & !\filt0|Add5~41 )) # (!\filt0|reg_6 [21] & ((!\filt0|Add5~41 ) # (!\filt0|Add4~42_combout ))))

	.dataa(\filt0|reg_6 [21]),
	.datab(\filt0|Add4~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~41 ),
	.combout(\filt0|Add5~42_combout ),
	.cout(\filt0|Add5~43 ));
// synopsys translate_off
defparam \filt0|Add5~42 .lut_mask = 16'h9617;
defparam \filt0|Add5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
fiftyfivenm_lcell_comb \filt0|Add5~44 (
// Equation(s):
// \filt0|Add5~44_combout  = ((\filt0|reg_6 [22] $ (\filt0|Add4~44_combout  $ (!\filt0|Add5~43 )))) # (GND)
// \filt0|Add5~45  = CARRY((\filt0|reg_6 [22] & ((\filt0|Add4~44_combout ) # (!\filt0|Add5~43 ))) # (!\filt0|reg_6 [22] & (\filt0|Add4~44_combout  & !\filt0|Add5~43 )))

	.dataa(\filt0|reg_6 [22]),
	.datab(\filt0|Add4~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~43 ),
	.combout(\filt0|Add5~44_combout ),
	.cout(\filt0|Add5~45 ));
// synopsys translate_off
defparam \filt0|Add5~44 .lut_mask = 16'h698E;
defparam \filt0|Add5~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
fiftyfivenm_lcell_comb \filt0|Add5~46 (
// Equation(s):
// \filt0|Add5~46_combout  = (\filt0|Add4~46_combout  & ((\filt0|reg_6 [23] & (\filt0|Add5~45  & VCC)) # (!\filt0|reg_6 [23] & (!\filt0|Add5~45 )))) # (!\filt0|Add4~46_combout  & ((\filt0|reg_6 [23] & (!\filt0|Add5~45 )) # (!\filt0|reg_6 [23] & 
// ((\filt0|Add5~45 ) # (GND)))))
// \filt0|Add5~47  = CARRY((\filt0|Add4~46_combout  & (!\filt0|reg_6 [23] & !\filt0|Add5~45 )) # (!\filt0|Add4~46_combout  & ((!\filt0|Add5~45 ) # (!\filt0|reg_6 [23]))))

	.dataa(\filt0|Add4~46_combout ),
	.datab(\filt0|reg_6 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~45 ),
	.combout(\filt0|Add5~46_combout ),
	.cout(\filt0|Add5~47 ));
// synopsys translate_off
defparam \filt0|Add5~46 .lut_mask = 16'h9617;
defparam \filt0|Add5~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
fiftyfivenm_lcell_comb \filt0|Add5~48 (
// Equation(s):
// \filt0|Add5~48_combout  = ((\filt0|reg_6 [24] $ (\filt0|Add4~48_combout  $ (!\filt0|Add5~47 )))) # (GND)
// \filt0|Add5~49  = CARRY((\filt0|reg_6 [24] & ((\filt0|Add4~48_combout ) # (!\filt0|Add5~47 ))) # (!\filt0|reg_6 [24] & (\filt0|Add4~48_combout  & !\filt0|Add5~47 )))

	.dataa(\filt0|reg_6 [24]),
	.datab(\filt0|Add4~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~47 ),
	.combout(\filt0|Add5~48_combout ),
	.cout(\filt0|Add5~49 ));
// synopsys translate_off
defparam \filt0|Add5~48 .lut_mask = 16'h698E;
defparam \filt0|Add5~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
fiftyfivenm_lcell_comb \filt0|Add5~50 (
// Equation(s):
// \filt0|Add5~50_combout  = (\filt0|Add4~50_combout  & ((\filt0|reg_6 [25] & (\filt0|Add5~49  & VCC)) # (!\filt0|reg_6 [25] & (!\filt0|Add5~49 )))) # (!\filt0|Add4~50_combout  & ((\filt0|reg_6 [25] & (!\filt0|Add5~49 )) # (!\filt0|reg_6 [25] & 
// ((\filt0|Add5~49 ) # (GND)))))
// \filt0|Add5~51  = CARRY((\filt0|Add4~50_combout  & (!\filt0|reg_6 [25] & !\filt0|Add5~49 )) # (!\filt0|Add4~50_combout  & ((!\filt0|Add5~49 ) # (!\filt0|reg_6 [25]))))

	.dataa(\filt0|Add4~50_combout ),
	.datab(\filt0|reg_6 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~49 ),
	.combout(\filt0|Add5~50_combout ),
	.cout(\filt0|Add5~51 ));
// synopsys translate_off
defparam \filt0|Add5~50 .lut_mask = 16'h9617;
defparam \filt0|Add5~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
fiftyfivenm_lcell_comb \filt0|Add1~50 (
// Equation(s):
// \filt0|Add1~50_combout  = (\filt0|reg_1 [25] & ((\filt0|reg_div2 [25] & (\filt0|Add1~49  & VCC)) # (!\filt0|reg_div2 [25] & (!\filt0|Add1~49 )))) # (!\filt0|reg_1 [25] & ((\filt0|reg_div2 [25] & (!\filt0|Add1~49 )) # (!\filt0|reg_div2 [25] & 
// ((\filt0|Add1~49 ) # (GND)))))
// \filt0|Add1~51  = CARRY((\filt0|reg_1 [25] & (!\filt0|reg_div2 [25] & !\filt0|Add1~49 )) # (!\filt0|reg_1 [25] & ((!\filt0|Add1~49 ) # (!\filt0|reg_div2 [25]))))

	.dataa(\filt0|reg_1 [25]),
	.datab(\filt0|reg_div2 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~49 ),
	.combout(\filt0|Add1~50_combout ),
	.cout(\filt0|Add1~51 ));
// synopsys translate_off
defparam \filt0|Add1~50 .lut_mask = 16'h9617;
defparam \filt0|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
fiftyfivenm_lcell_comb \filt0|Add1~46 (
// Equation(s):
// \filt0|Add1~46_combout  = (\filt0|reg_1 [23] & ((\filt0|reg_div2 [23] & (\filt0|Add1~45  & VCC)) # (!\filt0|reg_div2 [23] & (!\filt0|Add1~45 )))) # (!\filt0|reg_1 [23] & ((\filt0|reg_div2 [23] & (!\filt0|Add1~45 )) # (!\filt0|reg_div2 [23] & 
// ((\filt0|Add1~45 ) # (GND)))))
// \filt0|Add1~47  = CARRY((\filt0|reg_1 [23] & (!\filt0|reg_div2 [23] & !\filt0|Add1~45 )) # (!\filt0|reg_1 [23] & ((!\filt0|Add1~45 ) # (!\filt0|reg_div2 [23]))))

	.dataa(\filt0|reg_1 [23]),
	.datab(\filt0|reg_div2 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~45 ),
	.combout(\filt0|Add1~46_combout ),
	.cout(\filt0|Add1~47 ));
// synopsys translate_off
defparam \filt0|Add1~46 .lut_mask = 16'h9617;
defparam \filt0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
fiftyfivenm_lcell_comb \filt0|Add1~48 (
// Equation(s):
// \filt0|Add1~48_combout  = ((\filt0|reg_1 [24] $ (\filt0|reg_div2 [24] $ (!\filt0|Add1~47 )))) # (GND)
// \filt0|Add1~49  = CARRY((\filt0|reg_1 [24] & ((\filt0|reg_div2 [24]) # (!\filt0|Add1~47 ))) # (!\filt0|reg_1 [24] & (\filt0|reg_div2 [24] & !\filt0|Add1~47 )))

	.dataa(\filt0|reg_1 [24]),
	.datab(\filt0|reg_div2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~47 ),
	.combout(\filt0|Add1~48_combout ),
	.cout(\filt0|Add1~49 ));
// synopsys translate_off
defparam \filt0|Add1~48 .lut_mask = 16'h698E;
defparam \filt0|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N26
fiftyfivenm_lcell_comb \filt0|Add1~44 (
// Equation(s):
// \filt0|Add1~44_combout  = ((\filt0|reg_div2 [22] $ (\filt0|reg_1 [22] $ (!\filt0|Add1~43 )))) # (GND)
// \filt0|Add1~45  = CARRY((\filt0|reg_div2 [22] & ((\filt0|reg_1 [22]) # (!\filt0|Add1~43 ))) # (!\filt0|reg_div2 [22] & (\filt0|reg_1 [22] & !\filt0|Add1~43 )))

	.dataa(\filt0|reg_div2 [22]),
	.datab(\filt0|reg_1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~43 ),
	.combout(\filt0|Add1~44_combout ),
	.cout(\filt0|Add1~45 ));
// synopsys translate_off
defparam \filt0|Add1~44 .lut_mask = 16'h698E;
defparam \filt0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N24
fiftyfivenm_lcell_comb \filt0|Add1~42 (
// Equation(s):
// \filt0|Add1~42_combout  = (\filt0|reg_div2 [21] & ((\filt0|reg_1 [21] & (\filt0|Add1~41  & VCC)) # (!\filt0|reg_1 [21] & (!\filt0|Add1~41 )))) # (!\filt0|reg_div2 [21] & ((\filt0|reg_1 [21] & (!\filt0|Add1~41 )) # (!\filt0|reg_1 [21] & ((\filt0|Add1~41 ) 
// # (GND)))))
// \filt0|Add1~43  = CARRY((\filt0|reg_div2 [21] & (!\filt0|reg_1 [21] & !\filt0|Add1~41 )) # (!\filt0|reg_div2 [21] & ((!\filt0|Add1~41 ) # (!\filt0|reg_1 [21]))))

	.dataa(\filt0|reg_div2 [21]),
	.datab(\filt0|reg_1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~41 ),
	.combout(\filt0|Add1~42_combout ),
	.cout(\filt0|Add1~43 ));
// synopsys translate_off
defparam \filt0|Add1~42 .lut_mask = 16'h9617;
defparam \filt0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N22
fiftyfivenm_lcell_comb \filt0|Add1~40 (
// Equation(s):
// \filt0|Add1~40_combout  = ((\filt0|reg_div2 [20] $ (\filt0|reg_1 [20] $ (!\filt0|Add1~39 )))) # (GND)
// \filt0|Add1~41  = CARRY((\filt0|reg_div2 [20] & ((\filt0|reg_1 [20]) # (!\filt0|Add1~39 ))) # (!\filt0|reg_div2 [20] & (\filt0|reg_1 [20] & !\filt0|Add1~39 )))

	.dataa(\filt0|reg_div2 [20]),
	.datab(\filt0|reg_1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~39 ),
	.combout(\filt0|Add1~40_combout ),
	.cout(\filt0|Add1~41 ));
// synopsys translate_off
defparam \filt0|Add1~40 .lut_mask = 16'h698E;
defparam \filt0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N20
fiftyfivenm_lcell_comb \filt0|Add1~38 (
// Equation(s):
// \filt0|Add1~38_combout  = (\filt0|reg_1 [19] & ((\filt0|reg_div2 [19] & (\filt0|Add1~37  & VCC)) # (!\filt0|reg_div2 [19] & (!\filt0|Add1~37 )))) # (!\filt0|reg_1 [19] & ((\filt0|reg_div2 [19] & (!\filt0|Add1~37 )) # (!\filt0|reg_div2 [19] & 
// ((\filt0|Add1~37 ) # (GND)))))
// \filt0|Add1~39  = CARRY((\filt0|reg_1 [19] & (!\filt0|reg_div2 [19] & !\filt0|Add1~37 )) # (!\filt0|reg_1 [19] & ((!\filt0|Add1~37 ) # (!\filt0|reg_div2 [19]))))

	.dataa(\filt0|reg_1 [19]),
	.datab(\filt0|reg_div2 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~37 ),
	.combout(\filt0|Add1~38_combout ),
	.cout(\filt0|Add1~39 ));
// synopsys translate_off
defparam \filt0|Add1~38 .lut_mask = 16'h9617;
defparam \filt0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
fiftyfivenm_lcell_comb \filt0|Add1~36 (
// Equation(s):
// \filt0|Add1~36_combout  = ((\filt0|reg_div2 [18] $ (\filt0|reg_1 [18] $ (!\filt0|Add1~35 )))) # (GND)
// \filt0|Add1~37  = CARRY((\filt0|reg_div2 [18] & ((\filt0|reg_1 [18]) # (!\filt0|Add1~35 ))) # (!\filt0|reg_div2 [18] & (\filt0|reg_1 [18] & !\filt0|Add1~35 )))

	.dataa(\filt0|reg_div2 [18]),
	.datab(\filt0|reg_1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~35 ),
	.combout(\filt0|Add1~36_combout ),
	.cout(\filt0|Add1~37 ));
// synopsys translate_off
defparam \filt0|Add1~36 .lut_mask = 16'h698E;
defparam \filt0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
fiftyfivenm_lcell_comb \filt0|reg_div4[18]~71 (
// Equation(s):
// \filt0|reg_div4[18]~71_combout  = ((\filt0|Add1~36_combout  $ (\filt0|reg_2 [18] $ (!\filt0|reg_div4[17]~70 )))) # (GND)
// \filt0|reg_div4[18]~72  = CARRY((\filt0|Add1~36_combout  & ((\filt0|reg_2 [18]) # (!\filt0|reg_div4[17]~70 ))) # (!\filt0|Add1~36_combout  & (\filt0|reg_2 [18] & !\filt0|reg_div4[17]~70 )))

	.dataa(\filt0|Add1~36_combout ),
	.datab(\filt0|reg_2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[17]~70 ),
	.combout(\filt0|reg_div4[18]~71_combout ),
	.cout(\filt0|reg_div4[18]~72 ));
// synopsys translate_off
defparam \filt0|reg_div4[18]~71 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[18]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N20
fiftyfivenm_lcell_comb \filt0|reg_div4[19]~73 (
// Equation(s):
// \filt0|reg_div4[19]~73_combout  = (\filt0|Add1~38_combout  & ((\filt0|reg_2 [19] & (\filt0|reg_div4[18]~72  & VCC)) # (!\filt0|reg_2 [19] & (!\filt0|reg_div4[18]~72 )))) # (!\filt0|Add1~38_combout  & ((\filt0|reg_2 [19] & (!\filt0|reg_div4[18]~72 )) # 
// (!\filt0|reg_2 [19] & ((\filt0|reg_div4[18]~72 ) # (GND)))))
// \filt0|reg_div4[19]~74  = CARRY((\filt0|Add1~38_combout  & (!\filt0|reg_2 [19] & !\filt0|reg_div4[18]~72 )) # (!\filt0|Add1~38_combout  & ((!\filt0|reg_div4[18]~72 ) # (!\filt0|reg_2 [19]))))

	.dataa(\filt0|Add1~38_combout ),
	.datab(\filt0|reg_2 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[18]~72 ),
	.combout(\filt0|reg_div4[19]~73_combout ),
	.cout(\filt0|reg_div4[19]~74 ));
// synopsys translate_off
defparam \filt0|reg_div4[19]~73 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[19]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
fiftyfivenm_lcell_comb \filt0|reg_div4[20]~75 (
// Equation(s):
// \filt0|reg_div4[20]~75_combout  = ((\filt0|reg_2 [20] $ (\filt0|Add1~40_combout  $ (!\filt0|reg_div4[19]~74 )))) # (GND)
// \filt0|reg_div4[20]~76  = CARRY((\filt0|reg_2 [20] & ((\filt0|Add1~40_combout ) # (!\filt0|reg_div4[19]~74 ))) # (!\filt0|reg_2 [20] & (\filt0|Add1~40_combout  & !\filt0|reg_div4[19]~74 )))

	.dataa(\filt0|reg_2 [20]),
	.datab(\filt0|Add1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[19]~74 ),
	.combout(\filt0|reg_div4[20]~75_combout ),
	.cout(\filt0|reg_div4[20]~76 ));
// synopsys translate_off
defparam \filt0|reg_div4[20]~75 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[20]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
fiftyfivenm_lcell_comb \filt0|reg_div4[21]~77 (
// Equation(s):
// \filt0|reg_div4[21]~77_combout  = (\filt0|reg_2 [21] & ((\filt0|Add1~42_combout  & (\filt0|reg_div4[20]~76  & VCC)) # (!\filt0|Add1~42_combout  & (!\filt0|reg_div4[20]~76 )))) # (!\filt0|reg_2 [21] & ((\filt0|Add1~42_combout  & (!\filt0|reg_div4[20]~76 )) 
// # (!\filt0|Add1~42_combout  & ((\filt0|reg_div4[20]~76 ) # (GND)))))
// \filt0|reg_div4[21]~78  = CARRY((\filt0|reg_2 [21] & (!\filt0|Add1~42_combout  & !\filt0|reg_div4[20]~76 )) # (!\filt0|reg_2 [21] & ((!\filt0|reg_div4[20]~76 ) # (!\filt0|Add1~42_combout ))))

	.dataa(\filt0|reg_2 [21]),
	.datab(\filt0|Add1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[20]~76 ),
	.combout(\filt0|reg_div4[21]~77_combout ),
	.cout(\filt0|reg_div4[21]~78 ));
// synopsys translate_off
defparam \filt0|reg_div4[21]~77 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[21]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N26
fiftyfivenm_lcell_comb \filt0|reg_div4[22]~79 (
// Equation(s):
// \filt0|reg_div4[22]~79_combout  = ((\filt0|reg_2 [22] $ (\filt0|Add1~44_combout  $ (!\filt0|reg_div4[21]~78 )))) # (GND)
// \filt0|reg_div4[22]~80  = CARRY((\filt0|reg_2 [22] & ((\filt0|Add1~44_combout ) # (!\filt0|reg_div4[21]~78 ))) # (!\filt0|reg_2 [22] & (\filt0|Add1~44_combout  & !\filt0|reg_div4[21]~78 )))

	.dataa(\filt0|reg_2 [22]),
	.datab(\filt0|Add1~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[21]~78 ),
	.combout(\filt0|reg_div4[22]~79_combout ),
	.cout(\filt0|reg_div4[22]~80 ));
// synopsys translate_off
defparam \filt0|reg_div4[22]~79 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[22]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N28
fiftyfivenm_lcell_comb \filt0|reg_div4[23]~81 (
// Equation(s):
// \filt0|reg_div4[23]~81_combout  = (\filt0|reg_2 [23] & ((\filt0|Add1~46_combout  & (\filt0|reg_div4[22]~80  & VCC)) # (!\filt0|Add1~46_combout  & (!\filt0|reg_div4[22]~80 )))) # (!\filt0|reg_2 [23] & ((\filt0|Add1~46_combout  & (!\filt0|reg_div4[22]~80 )) 
// # (!\filt0|Add1~46_combout  & ((\filt0|reg_div4[22]~80 ) # (GND)))))
// \filt0|reg_div4[23]~82  = CARRY((\filt0|reg_2 [23] & (!\filt0|Add1~46_combout  & !\filt0|reg_div4[22]~80 )) # (!\filt0|reg_2 [23] & ((!\filt0|reg_div4[22]~80 ) # (!\filt0|Add1~46_combout ))))

	.dataa(\filt0|reg_2 [23]),
	.datab(\filt0|Add1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[22]~80 ),
	.combout(\filt0|reg_div4[23]~81_combout ),
	.cout(\filt0|reg_div4[23]~82 ));
// synopsys translate_off
defparam \filt0|reg_div4[23]~81 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[23]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N30
fiftyfivenm_lcell_comb \filt0|reg_div4[24]~83 (
// Equation(s):
// \filt0|reg_div4[24]~83_combout  = ((\filt0|Add1~48_combout  $ (\filt0|reg_2 [24] $ (!\filt0|reg_div4[23]~82 )))) # (GND)
// \filt0|reg_div4[24]~84  = CARRY((\filt0|Add1~48_combout  & ((\filt0|reg_2 [24]) # (!\filt0|reg_div4[23]~82 ))) # (!\filt0|Add1~48_combout  & (\filt0|reg_2 [24] & !\filt0|reg_div4[23]~82 )))

	.dataa(\filt0|Add1~48_combout ),
	.datab(\filt0|reg_2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[23]~82 ),
	.combout(\filt0|reg_div4[24]~83_combout ),
	.cout(\filt0|reg_div4[24]~84 ));
// synopsys translate_off
defparam \filt0|reg_div4[24]~83 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[24]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N0
fiftyfivenm_lcell_comb \filt0|reg_div4[25]~85 (
// Equation(s):
// \filt0|reg_div4[25]~85_combout  = (\filt0|reg_2 [25] & ((\filt0|Add1~50_combout  & (\filt0|reg_div4[24]~84  & VCC)) # (!\filt0|Add1~50_combout  & (!\filt0|reg_div4[24]~84 )))) # (!\filt0|reg_2 [25] & ((\filt0|Add1~50_combout  & (!\filt0|reg_div4[24]~84 )) 
// # (!\filt0|Add1~50_combout  & ((\filt0|reg_div4[24]~84 ) # (GND)))))
// \filt0|reg_div4[25]~86  = CARRY((\filt0|reg_2 [25] & (!\filt0|Add1~50_combout  & !\filt0|reg_div4[24]~84 )) # (!\filt0|reg_2 [25] & ((!\filt0|reg_div4[24]~84 ) # (!\filt0|Add1~50_combout ))))

	.dataa(\filt0|reg_2 [25]),
	.datab(\filt0|Add1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[24]~84 ),
	.combout(\filt0|reg_div4[25]~85_combout ),
	.cout(\filt0|reg_div4[25]~86 ));
// synopsys translate_off
defparam \filt0|reg_div4[25]~85 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[25]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y25_N1
dffeas \filt0|reg_div4[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[25]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[25] .is_wysiwyg = "true";
defparam \filt0|reg_div4[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N31
dffeas \filt0|reg_div4[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[24]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[24] .is_wysiwyg = "true";
defparam \filt0|reg_div4[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N27
dffeas \filt0|reg_div4[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[22]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[22] .is_wysiwyg = "true";
defparam \filt0|reg_div4[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N25
dffeas \filt0|reg_div4[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[21]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[21] .is_wysiwyg = "true";
defparam \filt0|reg_div4[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N23
dffeas \filt0|reg_div4[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[20]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[20] .is_wysiwyg = "true";
defparam \filt0|reg_div4[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N21
dffeas \filt0|reg_div4[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[19]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[19] .is_wysiwyg = "true";
defparam \filt0|reg_div4[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N19
dffeas \filt0|reg_div4[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[18]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[18] .is_wysiwyg = "true";
defparam \filt0|reg_div4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
fiftyfivenm_lcell_comb \filt0|Add3~36 (
// Equation(s):
// \filt0|Add3~36_combout  = ((\filt0|reg_3 [18] $ (\filt0|reg_div4 [18] $ (!\filt0|Add3~35 )))) # (GND)
// \filt0|Add3~37  = CARRY((\filt0|reg_3 [18] & ((\filt0|reg_div4 [18]) # (!\filt0|Add3~35 ))) # (!\filt0|reg_3 [18] & (\filt0|reg_div4 [18] & !\filt0|Add3~35 )))

	.dataa(\filt0|reg_3 [18]),
	.datab(\filt0|reg_div4 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~35 ),
	.combout(\filt0|Add3~36_combout ),
	.cout(\filt0|Add3~37 ));
// synopsys translate_off
defparam \filt0|Add3~36 .lut_mask = 16'h698E;
defparam \filt0|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
fiftyfivenm_lcell_comb \filt0|Add3~38 (
// Equation(s):
// \filt0|Add3~38_combout  = (\filt0|reg_div4 [19] & ((\filt0|reg_3 [19] & (\filt0|Add3~37  & VCC)) # (!\filt0|reg_3 [19] & (!\filt0|Add3~37 )))) # (!\filt0|reg_div4 [19] & ((\filt0|reg_3 [19] & (!\filt0|Add3~37 )) # (!\filt0|reg_3 [19] & ((\filt0|Add3~37 ) 
// # (GND)))))
// \filt0|Add3~39  = CARRY((\filt0|reg_div4 [19] & (!\filt0|reg_3 [19] & !\filt0|Add3~37 )) # (!\filt0|reg_div4 [19] & ((!\filt0|Add3~37 ) # (!\filt0|reg_3 [19]))))

	.dataa(\filt0|reg_div4 [19]),
	.datab(\filt0|reg_3 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~37 ),
	.combout(\filt0|Add3~38_combout ),
	.cout(\filt0|Add3~39 ));
// synopsys translate_off
defparam \filt0|Add3~38 .lut_mask = 16'h9617;
defparam \filt0|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
fiftyfivenm_lcell_comb \filt0|Add3~40 (
// Equation(s):
// \filt0|Add3~40_combout  = ((\filt0|reg_3 [20] $ (\filt0|reg_div4 [20] $ (!\filt0|Add3~39 )))) # (GND)
// \filt0|Add3~41  = CARRY((\filt0|reg_3 [20] & ((\filt0|reg_div4 [20]) # (!\filt0|Add3~39 ))) # (!\filt0|reg_3 [20] & (\filt0|reg_div4 [20] & !\filt0|Add3~39 )))

	.dataa(\filt0|reg_3 [20]),
	.datab(\filt0|reg_div4 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~39 ),
	.combout(\filt0|Add3~40_combout ),
	.cout(\filt0|Add3~41 ));
// synopsys translate_off
defparam \filt0|Add3~40 .lut_mask = 16'h698E;
defparam \filt0|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
fiftyfivenm_lcell_comb \filt0|Add3~42 (
// Equation(s):
// \filt0|Add3~42_combout  = (\filt0|reg_3 [21] & ((\filt0|reg_div4 [21] & (\filt0|Add3~41  & VCC)) # (!\filt0|reg_div4 [21] & (!\filt0|Add3~41 )))) # (!\filt0|reg_3 [21] & ((\filt0|reg_div4 [21] & (!\filt0|Add3~41 )) # (!\filt0|reg_div4 [21] & 
// ((\filt0|Add3~41 ) # (GND)))))
// \filt0|Add3~43  = CARRY((\filt0|reg_3 [21] & (!\filt0|reg_div4 [21] & !\filt0|Add3~41 )) # (!\filt0|reg_3 [21] & ((!\filt0|Add3~41 ) # (!\filt0|reg_div4 [21]))))

	.dataa(\filt0|reg_3 [21]),
	.datab(\filt0|reg_div4 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~41 ),
	.combout(\filt0|Add3~42_combout ),
	.cout(\filt0|Add3~43 ));
// synopsys translate_off
defparam \filt0|Add3~42 .lut_mask = 16'h9617;
defparam \filt0|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
fiftyfivenm_lcell_comb \filt0|Add3~44 (
// Equation(s):
// \filt0|Add3~44_combout  = ((\filt0|reg_div4 [22] $ (\filt0|reg_3 [22] $ (!\filt0|Add3~43 )))) # (GND)
// \filt0|Add3~45  = CARRY((\filt0|reg_div4 [22] & ((\filt0|reg_3 [22]) # (!\filt0|Add3~43 ))) # (!\filt0|reg_div4 [22] & (\filt0|reg_3 [22] & !\filt0|Add3~43 )))

	.dataa(\filt0|reg_div4 [22]),
	.datab(\filt0|reg_3 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~43 ),
	.combout(\filt0|Add3~44_combout ),
	.cout(\filt0|Add3~45 ));
// synopsys translate_off
defparam \filt0|Add3~44 .lut_mask = 16'h698E;
defparam \filt0|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
fiftyfivenm_lcell_comb \filt0|Add3~46 (
// Equation(s):
// \filt0|Add3~46_combout  = (\filt0|reg_3 [23] & ((\filt0|reg_div4 [23] & (\filt0|Add3~45  & VCC)) # (!\filt0|reg_div4 [23] & (!\filt0|Add3~45 )))) # (!\filt0|reg_3 [23] & ((\filt0|reg_div4 [23] & (!\filt0|Add3~45 )) # (!\filt0|reg_div4 [23] & 
// ((\filt0|Add3~45 ) # (GND)))))
// \filt0|Add3~47  = CARRY((\filt0|reg_3 [23] & (!\filt0|reg_div4 [23] & !\filt0|Add3~45 )) # (!\filt0|reg_3 [23] & ((!\filt0|Add3~45 ) # (!\filt0|reg_div4 [23]))))

	.dataa(\filt0|reg_3 [23]),
	.datab(\filt0|reg_div4 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~45 ),
	.combout(\filt0|Add3~46_combout ),
	.cout(\filt0|Add3~47 ));
// synopsys translate_off
defparam \filt0|Add3~46 .lut_mask = 16'h9617;
defparam \filt0|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
fiftyfivenm_lcell_comb \filt0|Add3~48 (
// Equation(s):
// \filt0|Add3~48_combout  = ((\filt0|reg_div4 [24] $ (\filt0|reg_3 [24] $ (!\filt0|Add3~47 )))) # (GND)
// \filt0|Add3~49  = CARRY((\filt0|reg_div4 [24] & ((\filt0|reg_3 [24]) # (!\filt0|Add3~47 ))) # (!\filt0|reg_div4 [24] & (\filt0|reg_3 [24] & !\filt0|Add3~47 )))

	.dataa(\filt0|reg_div4 [24]),
	.datab(\filt0|reg_3 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~47 ),
	.combout(\filt0|Add3~48_combout ),
	.cout(\filt0|Add3~49 ));
// synopsys translate_off
defparam \filt0|Add3~48 .lut_mask = 16'h698E;
defparam \filt0|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
fiftyfivenm_lcell_comb \filt0|Add3~50 (
// Equation(s):
// \filt0|Add3~50_combout  = (\filt0|reg_div4 [25] & ((\filt0|reg_3 [25] & (\filt0|Add3~49  & VCC)) # (!\filt0|reg_3 [25] & (!\filt0|Add3~49 )))) # (!\filt0|reg_div4 [25] & ((\filt0|reg_3 [25] & (!\filt0|Add3~49 )) # (!\filt0|reg_3 [25] & ((\filt0|Add3~49 ) 
// # (GND)))))
// \filt0|Add3~51  = CARRY((\filt0|reg_div4 [25] & (!\filt0|reg_3 [25] & !\filt0|Add3~49 )) # (!\filt0|reg_div4 [25] & ((!\filt0|Add3~49 ) # (!\filt0|reg_3 [25]))))

	.dataa(\filt0|reg_div4 [25]),
	.datab(\filt0|reg_3 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~49 ),
	.combout(\filt0|Add3~50_combout ),
	.cout(\filt0|Add3~51 ));
// synopsys translate_off
defparam \filt0|Add3~50 .lut_mask = 16'h9617;
defparam \filt0|Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
fiftyfivenm_lcell_comb \filt0|reg_div8[18]~72 (
// Equation(s):
// \filt0|reg_div8[18]~72_combout  = ((\filt0|Add3~36_combout  $ (\filt0|Add5~36_combout  $ (!\filt0|reg_div8[17]~71 )))) # (GND)
// \filt0|reg_div8[18]~73  = CARRY((\filt0|Add3~36_combout  & ((\filt0|Add5~36_combout ) # (!\filt0|reg_div8[17]~71 ))) # (!\filt0|Add3~36_combout  & (\filt0|Add5~36_combout  & !\filt0|reg_div8[17]~71 )))

	.dataa(\filt0|Add3~36_combout ),
	.datab(\filt0|Add5~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[17]~71 ),
	.combout(\filt0|reg_div8[18]~72_combout ),
	.cout(\filt0|reg_div8[18]~73 ));
// synopsys translate_off
defparam \filt0|reg_div8[18]~72 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[18]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
fiftyfivenm_lcell_comb \filt0|reg_div8[19]~74 (
// Equation(s):
// \filt0|reg_div8[19]~74_combout  = (\filt0|Add5~38_combout  & ((\filt0|Add3~38_combout  & (\filt0|reg_div8[18]~73  & VCC)) # (!\filt0|Add3~38_combout  & (!\filt0|reg_div8[18]~73 )))) # (!\filt0|Add5~38_combout  & ((\filt0|Add3~38_combout  & 
// (!\filt0|reg_div8[18]~73 )) # (!\filt0|Add3~38_combout  & ((\filt0|reg_div8[18]~73 ) # (GND)))))
// \filt0|reg_div8[19]~75  = CARRY((\filt0|Add5~38_combout  & (!\filt0|Add3~38_combout  & !\filt0|reg_div8[18]~73 )) # (!\filt0|Add5~38_combout  & ((!\filt0|reg_div8[18]~73 ) # (!\filt0|Add3~38_combout ))))

	.dataa(\filt0|Add5~38_combout ),
	.datab(\filt0|Add3~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[18]~73 ),
	.combout(\filt0|reg_div8[19]~74_combout ),
	.cout(\filt0|reg_div8[19]~75 ));
// synopsys translate_off
defparam \filt0|reg_div8[19]~74 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[19]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N20
fiftyfivenm_lcell_comb \filt0|reg_div8[20]~76 (
// Equation(s):
// \filt0|reg_div8[20]~76_combout  = ((\filt0|Add3~40_combout  $ (\filt0|Add5~40_combout  $ (!\filt0|reg_div8[19]~75 )))) # (GND)
// \filt0|reg_div8[20]~77  = CARRY((\filt0|Add3~40_combout  & ((\filt0|Add5~40_combout ) # (!\filt0|reg_div8[19]~75 ))) # (!\filt0|Add3~40_combout  & (\filt0|Add5~40_combout  & !\filt0|reg_div8[19]~75 )))

	.dataa(\filt0|Add3~40_combout ),
	.datab(\filt0|Add5~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[19]~75 ),
	.combout(\filt0|reg_div8[20]~76_combout ),
	.cout(\filt0|reg_div8[20]~77 ));
// synopsys translate_off
defparam \filt0|reg_div8[20]~76 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[20]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N22
fiftyfivenm_lcell_comb \filt0|reg_div8[21]~78 (
// Equation(s):
// \filt0|reg_div8[21]~78_combout  = (\filt0|Add3~42_combout  & ((\filt0|Add5~42_combout  & (\filt0|reg_div8[20]~77  & VCC)) # (!\filt0|Add5~42_combout  & (!\filt0|reg_div8[20]~77 )))) # (!\filt0|Add3~42_combout  & ((\filt0|Add5~42_combout  & 
// (!\filt0|reg_div8[20]~77 )) # (!\filt0|Add5~42_combout  & ((\filt0|reg_div8[20]~77 ) # (GND)))))
// \filt0|reg_div8[21]~79  = CARRY((\filt0|Add3~42_combout  & (!\filt0|Add5~42_combout  & !\filt0|reg_div8[20]~77 )) # (!\filt0|Add3~42_combout  & ((!\filt0|reg_div8[20]~77 ) # (!\filt0|Add5~42_combout ))))

	.dataa(\filt0|Add3~42_combout ),
	.datab(\filt0|Add5~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[20]~77 ),
	.combout(\filt0|reg_div8[21]~78_combout ),
	.cout(\filt0|reg_div8[21]~79 ));
// synopsys translate_off
defparam \filt0|reg_div8[21]~78 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[21]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N24
fiftyfivenm_lcell_comb \filt0|reg_div8[22]~80 (
// Equation(s):
// \filt0|reg_div8[22]~80_combout  = ((\filt0|Add5~44_combout  $ (\filt0|Add3~44_combout  $ (!\filt0|reg_div8[21]~79 )))) # (GND)
// \filt0|reg_div8[22]~81  = CARRY((\filt0|Add5~44_combout  & ((\filt0|Add3~44_combout ) # (!\filt0|reg_div8[21]~79 ))) # (!\filt0|Add5~44_combout  & (\filt0|Add3~44_combout  & !\filt0|reg_div8[21]~79 )))

	.dataa(\filt0|Add5~44_combout ),
	.datab(\filt0|Add3~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[21]~79 ),
	.combout(\filt0|reg_div8[22]~80_combout ),
	.cout(\filt0|reg_div8[22]~81 ));
// synopsys translate_off
defparam \filt0|reg_div8[22]~80 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[22]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
fiftyfivenm_lcell_comb \filt0|reg_div8[23]~82 (
// Equation(s):
// \filt0|reg_div8[23]~82_combout  = (\filt0|Add5~46_combout  & ((\filt0|Add3~46_combout  & (\filt0|reg_div8[22]~81  & VCC)) # (!\filt0|Add3~46_combout  & (!\filt0|reg_div8[22]~81 )))) # (!\filt0|Add5~46_combout  & ((\filt0|Add3~46_combout  & 
// (!\filt0|reg_div8[22]~81 )) # (!\filt0|Add3~46_combout  & ((\filt0|reg_div8[22]~81 ) # (GND)))))
// \filt0|reg_div8[23]~83  = CARRY((\filt0|Add5~46_combout  & (!\filt0|Add3~46_combout  & !\filt0|reg_div8[22]~81 )) # (!\filt0|Add5~46_combout  & ((!\filt0|reg_div8[22]~81 ) # (!\filt0|Add3~46_combout ))))

	.dataa(\filt0|Add5~46_combout ),
	.datab(\filt0|Add3~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[22]~81 ),
	.combout(\filt0|reg_div8[23]~82_combout ),
	.cout(\filt0|reg_div8[23]~83 ));
// synopsys translate_off
defparam \filt0|reg_div8[23]~82 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[23]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
fiftyfivenm_lcell_comb \filt0|reg_div8[24]~84 (
// Equation(s):
// \filt0|reg_div8[24]~84_combout  = ((\filt0|Add5~48_combout  $ (\filt0|Add3~48_combout  $ (!\filt0|reg_div8[23]~83 )))) # (GND)
// \filt0|reg_div8[24]~85  = CARRY((\filt0|Add5~48_combout  & ((\filt0|Add3~48_combout ) # (!\filt0|reg_div8[23]~83 ))) # (!\filt0|Add5~48_combout  & (\filt0|Add3~48_combout  & !\filt0|reg_div8[23]~83 )))

	.dataa(\filt0|Add5~48_combout ),
	.datab(\filt0|Add3~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[23]~83 ),
	.combout(\filt0|reg_div8[24]~84_combout ),
	.cout(\filt0|reg_div8[24]~85 ));
// synopsys translate_off
defparam \filt0|reg_div8[24]~84 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[24]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N30
fiftyfivenm_lcell_comb \filt0|reg_div8[25]~86 (
// Equation(s):
// \filt0|reg_div8[25]~86_combout  = (\filt0|Add5~50_combout  & ((\filt0|Add3~50_combout  & (\filt0|reg_div8[24]~85  & VCC)) # (!\filt0|Add3~50_combout  & (!\filt0|reg_div8[24]~85 )))) # (!\filt0|Add5~50_combout  & ((\filt0|Add3~50_combout  & 
// (!\filt0|reg_div8[24]~85 )) # (!\filt0|Add3~50_combout  & ((\filt0|reg_div8[24]~85 ) # (GND)))))
// \filt0|reg_div8[25]~87  = CARRY((\filt0|Add5~50_combout  & (!\filt0|Add3~50_combout  & !\filt0|reg_div8[24]~85 )) # (!\filt0|Add5~50_combout  & ((!\filt0|reg_div8[24]~85 ) # (!\filt0|Add3~50_combout ))))

	.dataa(\filt0|Add5~50_combout ),
	.datab(\filt0|Add3~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[24]~85 ),
	.combout(\filt0|reg_div8[25]~86_combout ),
	.cout(\filt0|reg_div8[25]~87 ));
// synopsys translate_off
defparam \filt0|reg_div8[25]~86 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[25]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y26_N31
dffeas \filt0|reg_div8[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[25]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[25] .is_wysiwyg = "true";
defparam \filt0|reg_div8[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N4
fiftyfivenm_lcell_comb \filt0|Mux9~0 (
// Equation(s):
// \filt0|Mux9~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\filt0|reg_div2 [23])) # (!\SW[0]~input_o  & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [22])))))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|reg_div2 [23]),
	.datac(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [22]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux9~0 .lut_mask = 16'hEE50;
defparam \filt0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N30
fiftyfivenm_lcell_comb \filt0|Mux9~1 (
// Equation(s):
// \filt0|Mux9~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux9~0_combout  & (\filt0|reg_div8 [25])) # (!\filt0|Mux9~0_combout  & ((\filt0|reg_div4 [24]))))) # (!\SW[1]~input_o  & (((\filt0|Mux9~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|reg_div8 [25]),
	.datac(\filt0|Mux9~0_combout ),
	.datad(\filt0|reg_div4 [24]),
	.cin(gnd),
	.combout(\filt0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux9~1 .lut_mask = 16'hDAD0;
defparam \filt0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
fiftyfivenm_lcell_comb \filt0|reg_q[22]~feeder (
// Equation(s):
// \filt0|reg_q[22]~feeder_combout  = \filt0|Mux9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux9~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[22]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
fiftyfivenm_lcell_comb \filt0|reg_7~5 (
// Equation(s):
// \filt0|reg_7~5_combout  = (\filt0|reg_6 [26] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_6 [26]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~5 .lut_mask = 16'hA0A0;
defparam \filt0|reg_7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N29
dffeas \filt0|reg_7[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[26] .is_wysiwyg = "true";
defparam \filt0|reg_7[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
fiftyfivenm_lcell_comb \filt0|reg_8~5 (
// Equation(s):
// \filt0|reg_8~5_combout  = (\filt0|reg_7 [26] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_7 [26]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_8~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~5 .lut_mask = 16'hF000;
defparam \filt0|reg_8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N19
dffeas \filt0|reg_8[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[26] .is_wysiwyg = "true";
defparam \filt0|reg_8[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
fiftyfivenm_lcell_comb \filt0|reg_9~5 (
// Equation(s):
// \filt0|reg_9~5_combout  = (\filt0|reg_8 [26] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_8 [26]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_9~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~5 .lut_mask = 16'hCC00;
defparam \filt0|reg_9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N1
dffeas \filt0|reg_9[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[26] .is_wysiwyg = "true";
defparam \filt0|reg_9[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
fiftyfivenm_lcell_comb \filt0|reg_10~5 (
// Equation(s):
// \filt0|reg_10~5_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [26])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_9 [26]),
	.cin(gnd),
	.combout(\filt0|reg_10~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~5 .lut_mask = 16'hCC00;
defparam \filt0|reg_10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N3
dffeas \filt0|reg_10[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[26] .is_wysiwyg = "true";
defparam \filt0|reg_10[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
fiftyfivenm_lcell_comb \filt0|reg_11~5 (
// Equation(s):
// \filt0|reg_11~5_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [26])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_10 [26]),
	.cin(gnd),
	.combout(\filt0|reg_11~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~5 .lut_mask = 16'hCC00;
defparam \filt0|reg_11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N25
dffeas \filt0|reg_11[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[26] .is_wysiwyg = "true";
defparam \filt0|reg_11[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
fiftyfivenm_lcell_comb \filt0|reg_7~6 (
// Equation(s):
// \filt0|reg_7~6_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [25]),
	.cin(gnd),
	.combout(\filt0|reg_7~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~6 .lut_mask = 16'hF000;
defparam \filt0|reg_7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N23
dffeas \filt0|reg_7[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[25] .is_wysiwyg = "true";
defparam \filt0|reg_7[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
fiftyfivenm_lcell_comb \filt0|reg_8~6 (
// Equation(s):
// \filt0|reg_8~6_combout  = (\filt0|reg_7 [25] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_7 [25]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_8~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~6 .lut_mask = 16'hF000;
defparam \filt0|reg_8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N29
dffeas \filt0|reg_8[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[25] .is_wysiwyg = "true";
defparam \filt0|reg_8[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
fiftyfivenm_lcell_comb \filt0|reg_9~6 (
// Equation(s):
// \filt0|reg_9~6_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [25])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_8 [25]),
	.cin(gnd),
	.combout(\filt0|reg_9~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~6 .lut_mask = 16'hAA00;
defparam \filt0|reg_9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N31
dffeas \filt0|reg_9[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[25] .is_wysiwyg = "true";
defparam \filt0|reg_9[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
fiftyfivenm_lcell_comb \filt0|reg_10~6 (
// Equation(s):
// \filt0|reg_10~6_combout  = (\filt0|reg_9 [25] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_9 [25]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_10~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~6 .lut_mask = 16'hF000;
defparam \filt0|reg_10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N27
dffeas \filt0|reg_10[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[25] .is_wysiwyg = "true";
defparam \filt0|reg_10[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
fiftyfivenm_lcell_comb \filt0|reg_11~6 (
// Equation(s):
// \filt0|reg_11~6_combout  = (\filt0|reg_10 [25] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_10 [25]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_11~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~6 .lut_mask = 16'hF000;
defparam \filt0|reg_11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N13
dffeas \filt0|reg_11[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[25] .is_wysiwyg = "true";
defparam \filt0|reg_11[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
fiftyfivenm_lcell_comb \filt0|reg_7~7 (
// Equation(s):
// \filt0|reg_7~7_combout  = (\filt0|reg_6 [24] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_6 [24]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~7 .lut_mask = 16'hA0A0;
defparam \filt0|reg_7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N31
dffeas \filt0|reg_7[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[24] .is_wysiwyg = "true";
defparam \filt0|reg_7[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
fiftyfivenm_lcell_comb \filt0|reg_8~7 (
// Equation(s):
// \filt0|reg_8~7_combout  = (\filt0|reg_7 [24] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_7 [24]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~7 .lut_mask = 16'hA0A0;
defparam \filt0|reg_8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N23
dffeas \filt0|reg_8[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[24] .is_wysiwyg = "true";
defparam \filt0|reg_8[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
fiftyfivenm_lcell_comb \filt0|reg_9~7 (
// Equation(s):
// \filt0|reg_9~7_combout  = (\filt0|reg_8 [24] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_8 [24]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_9~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~7 .lut_mask = 16'hA0A0;
defparam \filt0|reg_9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N21
dffeas \filt0|reg_9[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[24] .is_wysiwyg = "true";
defparam \filt0|reg_9[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
fiftyfivenm_lcell_comb \filt0|reg_10~7 (
// Equation(s):
// \filt0|reg_10~7_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [24]),
	.cin(gnd),
	.combout(\filt0|reg_10~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~7 .lut_mask = 16'hF000;
defparam \filt0|reg_10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N19
dffeas \filt0|reg_10[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[24] .is_wysiwyg = "true";
defparam \filt0|reg_10[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
fiftyfivenm_lcell_comb \filt0|reg_11~7 (
// Equation(s):
// \filt0|reg_11~7_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [24]),
	.cin(gnd),
	.combout(\filt0|reg_11~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~7 .lut_mask = 16'hF000;
defparam \filt0|reg_11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N25
dffeas \filt0|reg_11[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[24] .is_wysiwyg = "true";
defparam \filt0|reg_11[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
fiftyfivenm_lcell_comb \filt0|reg_7~8 (
// Equation(s):
// \filt0|reg_7~8_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [23])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_6 [23]),
	.cin(gnd),
	.combout(\filt0|reg_7~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~8 .lut_mask = 16'hAA00;
defparam \filt0|reg_7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \filt0|reg_7[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[23] .is_wysiwyg = "true";
defparam \filt0|reg_7[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
fiftyfivenm_lcell_comb \filt0|reg_8~8 (
// Equation(s):
// \filt0|reg_8~8_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [23])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_7 [23]),
	.cin(gnd),
	.combout(\filt0|reg_8~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~8 .lut_mask = 16'hAA00;
defparam \filt0|reg_8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N13
dffeas \filt0|reg_8[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[23] .is_wysiwyg = "true";
defparam \filt0|reg_8[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
fiftyfivenm_lcell_comb \filt0|reg_9~8 (
// Equation(s):
// \filt0|reg_9~8_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [23])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_8 [23]),
	.cin(gnd),
	.combout(\filt0|reg_9~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~8 .lut_mask = 16'hAA00;
defparam \filt0|reg_9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N11
dffeas \filt0|reg_9[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[23] .is_wysiwyg = "true";
defparam \filt0|reg_9[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
fiftyfivenm_lcell_comb \filt0|reg_10~8 (
// Equation(s):
// \filt0|reg_10~8_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [23])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_9 [23]),
	.cin(gnd),
	.combout(\filt0|reg_10~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~8 .lut_mask = 16'hAA00;
defparam \filt0|reg_10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \filt0|reg_10[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[23] .is_wysiwyg = "true";
defparam \filt0|reg_10[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
fiftyfivenm_lcell_comb \filt0|reg_11~8 (
// Equation(s):
// \filt0|reg_11~8_combout  = (\filt0|reg_10 [23] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_10 [23]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_11~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~8 .lut_mask = 16'hCC00;
defparam \filt0|reg_11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N23
dffeas \filt0|reg_11[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[23] .is_wysiwyg = "true";
defparam \filt0|reg_11[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N18
fiftyfivenm_lcell_comb \filt0|reg_7~9 (
// Equation(s):
// \filt0|reg_7~9_combout  = (\filt0|reg_6 [22] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_6 [22]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~9 .lut_mask = 16'hA0A0;
defparam \filt0|reg_7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N19
dffeas \filt0|reg_7[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[22] .is_wysiwyg = "true";
defparam \filt0|reg_7[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N26
fiftyfivenm_lcell_comb \filt0|reg_8~9 (
// Equation(s):
// \filt0|reg_8~9_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [22]),
	.cin(gnd),
	.combout(\filt0|reg_8~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~9 .lut_mask = 16'hF000;
defparam \filt0|reg_8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N27
dffeas \filt0|reg_8[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[22] .is_wysiwyg = "true";
defparam \filt0|reg_8[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N16
fiftyfivenm_lcell_comb \filt0|reg_9~9 (
// Equation(s):
// \filt0|reg_9~9_combout  = (\filt0|reg_8 [22] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_8 [22]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_9~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~9 .lut_mask = 16'hA0A0;
defparam \filt0|reg_9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N17
dffeas \filt0|reg_9[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[22] .is_wysiwyg = "true";
defparam \filt0|reg_9[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N14
fiftyfivenm_lcell_comb \filt0|reg_10~9 (
// Equation(s):
// \filt0|reg_10~9_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [22]),
	.cin(gnd),
	.combout(\filt0|reg_10~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~9 .lut_mask = 16'hF000;
defparam \filt0|reg_10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N15
dffeas \filt0|reg_10[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[22] .is_wysiwyg = "true";
defparam \filt0|reg_10[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N20
fiftyfivenm_lcell_comb \filt0|reg_11~9 (
// Equation(s):
// \filt0|reg_11~9_combout  = (\filt0|reg_10 [22] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_10 [22]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_11~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~9 .lut_mask = 16'hC0C0;
defparam \filt0|reg_11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N21
dffeas \filt0|reg_11[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[22] .is_wysiwyg = "true";
defparam \filt0|reg_11[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N22
fiftyfivenm_lcell_comb \filt0|reg_7~10 (
// Equation(s):
// \filt0|reg_7~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_6 [21]),
	.cin(gnd),
	.combout(\filt0|reg_7~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N23
dffeas \filt0|reg_7[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[21] .is_wysiwyg = "true";
defparam \filt0|reg_7[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N26
fiftyfivenm_lcell_comb \filt0|reg_8~10 (
// Equation(s):
// \filt0|reg_8~10_combout  = (\filt0|reg_7 [21] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_7 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_8~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N27
dffeas \filt0|reg_8[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[21] .is_wysiwyg = "true";
defparam \filt0|reg_8[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N28
fiftyfivenm_lcell_comb \filt0|reg_9~10 (
// Equation(s):
// \filt0|reg_9~10_combout  = (\filt0|reg_8 [21] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_8 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_9~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N29
dffeas \filt0|reg_9[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[21] .is_wysiwyg = "true";
defparam \filt0|reg_9[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N30
fiftyfivenm_lcell_comb \filt0|reg_10~10 (
// Equation(s):
// \filt0|reg_10~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_9 [21]),
	.cin(gnd),
	.combout(\filt0|reg_10~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N31
dffeas \filt0|reg_10[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[21] .is_wysiwyg = "true";
defparam \filt0|reg_10[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N8
fiftyfivenm_lcell_comb \filt0|reg_11~10 (
// Equation(s):
// \filt0|reg_11~10_combout  = (\filt0|reg_10 [21] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_10 [21]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_11~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~10 .lut_mask = 16'hF000;
defparam \filt0|reg_11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N9
dffeas \filt0|reg_11[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[21] .is_wysiwyg = "true";
defparam \filt0|reg_11[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
fiftyfivenm_lcell_comb \filt0|reg_7~11 (
// Equation(s):
// \filt0|reg_7~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [20]),
	.cin(gnd),
	.combout(\filt0|reg_7~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~11 .lut_mask = 16'hF000;
defparam \filt0|reg_7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N31
dffeas \filt0|reg_7[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[20] .is_wysiwyg = "true";
defparam \filt0|reg_7[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
fiftyfivenm_lcell_comb \filt0|reg_8~11 (
// Equation(s):
// \filt0|reg_8~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [20])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_7 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~11 .lut_mask = 16'hC0C0;
defparam \filt0|reg_8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N27
dffeas \filt0|reg_8[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[20] .is_wysiwyg = "true";
defparam \filt0|reg_8[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
fiftyfivenm_lcell_comb \filt0|reg_9~11 (
// Equation(s):
// \filt0|reg_9~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [20])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_8 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_9~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~11 .lut_mask = 16'hC0C0;
defparam \filt0|reg_9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N9
dffeas \filt0|reg_9[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[20] .is_wysiwyg = "true";
defparam \filt0|reg_9[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
fiftyfivenm_lcell_comb \filt0|reg_10~11 (
// Equation(s):
// \filt0|reg_10~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [20])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_9 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_10~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~11 .lut_mask = 16'hC0C0;
defparam \filt0|reg_10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \filt0|reg_10[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[20] .is_wysiwyg = "true";
defparam \filt0|reg_10[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
fiftyfivenm_lcell_comb \filt0|reg_11~11 (
// Equation(s):
// \filt0|reg_11~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [20]),
	.cin(gnd),
	.combout(\filt0|reg_11~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~11 .lut_mask = 16'hF000;
defparam \filt0|reg_11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N21
dffeas \filt0|reg_11[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[20] .is_wysiwyg = "true";
defparam \filt0|reg_11[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
fiftyfivenm_lcell_comb \filt0|reg_7~12 (
// Equation(s):
// \filt0|reg_7~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [19]),
	.cin(gnd),
	.combout(\filt0|reg_7~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~12 .lut_mask = 16'hF000;
defparam \filt0|reg_7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N15
dffeas \filt0|reg_7[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[19] .is_wysiwyg = "true";
defparam \filt0|reg_7[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
fiftyfivenm_lcell_comb \filt0|reg_8~12 (
// Equation(s):
// \filt0|reg_8~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [19])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_7 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~12 .lut_mask = 16'hC0C0;
defparam \filt0|reg_8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N19
dffeas \filt0|reg_8[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[19] .is_wysiwyg = "true";
defparam \filt0|reg_8[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
fiftyfivenm_lcell_comb \filt0|reg_9~12 (
// Equation(s):
// \filt0|reg_9~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_8 [19]),
	.cin(gnd),
	.combout(\filt0|reg_9~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~12 .lut_mask = 16'hF000;
defparam \filt0|reg_9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N13
dffeas \filt0|reg_9[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[19] .is_wysiwyg = "true";
defparam \filt0|reg_9[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
fiftyfivenm_lcell_comb \filt0|reg_10~12 (
// Equation(s):
// \filt0|reg_10~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [19]),
	.cin(gnd),
	.combout(\filt0|reg_10~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~12 .lut_mask = 16'hF000;
defparam \filt0|reg_10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N11
dffeas \filt0|reg_10[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[19] .is_wysiwyg = "true";
defparam \filt0|reg_10[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
fiftyfivenm_lcell_comb \filt0|reg_11~12 (
// Equation(s):
// \filt0|reg_11~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [19]),
	.cin(gnd),
	.combout(\filt0|reg_11~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~12 .lut_mask = 16'hF000;
defparam \filt0|reg_11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N21
dffeas \filt0|reg_11[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[19] .is_wysiwyg = "true";
defparam \filt0|reg_11[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
fiftyfivenm_lcell_comb \filt0|reg_7~13 (
// Equation(s):
// \filt0|reg_7~13_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [18]),
	.cin(gnd),
	.combout(\filt0|reg_7~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~13 .lut_mask = 16'hF000;
defparam \filt0|reg_7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N21
dffeas \filt0|reg_7[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[18] .is_wysiwyg = "true";
defparam \filt0|reg_7[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
fiftyfivenm_lcell_comb \filt0|reg_8~13 (
// Equation(s):
// \filt0|reg_8~13_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [18]),
	.cin(gnd),
	.combout(\filt0|reg_8~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~13 .lut_mask = 16'hF000;
defparam \filt0|reg_8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N17
dffeas \filt0|reg_8[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[18] .is_wysiwyg = "true";
defparam \filt0|reg_8[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
fiftyfivenm_lcell_comb \filt0|reg_9~13 (
// Equation(s):
// \filt0|reg_9~13_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_8 [18]),
	.cin(gnd),
	.combout(\filt0|reg_9~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~13 .lut_mask = 16'hF000;
defparam \filt0|reg_9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N27
dffeas \filt0|reg_9[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[18] .is_wysiwyg = "true";
defparam \filt0|reg_9[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
fiftyfivenm_lcell_comb \filt0|reg_10~13 (
// Equation(s):
// \filt0|reg_10~13_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [18])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\filt0|reg_9 [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_10~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~13 .lut_mask = 16'hA0A0;
defparam \filt0|reg_10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N5
dffeas \filt0|reg_10[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[18] .is_wysiwyg = "true";
defparam \filt0|reg_10[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
fiftyfivenm_lcell_comb \filt0|reg_11~13 (
// Equation(s):
// \filt0|reg_11~13_combout  = (\filt0|reg_10 [18] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_10 [18]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_11~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~13 .lut_mask = 16'hC0C0;
defparam \filt0|reg_11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N15
dffeas \filt0|reg_11[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[18] .is_wysiwyg = "true";
defparam \filt0|reg_11[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
fiftyfivenm_lcell_comb \filt0|Add10~36 (
// Equation(s):
// \filt0|Add10~36_combout  = ((\filt0|reg_10 [18] $ (\filt0|reg_11 [18] $ (!\filt0|Add10~35 )))) # (GND)
// \filt0|Add10~37  = CARRY((\filt0|reg_10 [18] & ((\filt0|reg_11 [18]) # (!\filt0|Add10~35 ))) # (!\filt0|reg_10 [18] & (\filt0|reg_11 [18] & !\filt0|Add10~35 )))

	.dataa(\filt0|reg_10 [18]),
	.datab(\filt0|reg_11 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~35 ),
	.combout(\filt0|Add10~36_combout ),
	.cout(\filt0|Add10~37 ));
// synopsys translate_off
defparam \filt0|Add10~36 .lut_mask = 16'h698E;
defparam \filt0|Add10~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
fiftyfivenm_lcell_comb \filt0|Add10~38 (
// Equation(s):
// \filt0|Add10~38_combout  = (\filt0|reg_11 [19] & ((\filt0|reg_10 [19] & (\filt0|Add10~37  & VCC)) # (!\filt0|reg_10 [19] & (!\filt0|Add10~37 )))) # (!\filt0|reg_11 [19] & ((\filt0|reg_10 [19] & (!\filt0|Add10~37 )) # (!\filt0|reg_10 [19] & 
// ((\filt0|Add10~37 ) # (GND)))))
// \filt0|Add10~39  = CARRY((\filt0|reg_11 [19] & (!\filt0|reg_10 [19] & !\filt0|Add10~37 )) # (!\filt0|reg_11 [19] & ((!\filt0|Add10~37 ) # (!\filt0|reg_10 [19]))))

	.dataa(\filt0|reg_11 [19]),
	.datab(\filt0|reg_10 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~37 ),
	.combout(\filt0|Add10~38_combout ),
	.cout(\filt0|Add10~39 ));
// synopsys translate_off
defparam \filt0|Add10~38 .lut_mask = 16'h9617;
defparam \filt0|Add10~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
fiftyfivenm_lcell_comb \filt0|Add10~40 (
// Equation(s):
// \filt0|Add10~40_combout  = ((\filt0|reg_11 [20] $ (\filt0|reg_10 [20] $ (!\filt0|Add10~39 )))) # (GND)
// \filt0|Add10~41  = CARRY((\filt0|reg_11 [20] & ((\filt0|reg_10 [20]) # (!\filt0|Add10~39 ))) # (!\filt0|reg_11 [20] & (\filt0|reg_10 [20] & !\filt0|Add10~39 )))

	.dataa(\filt0|reg_11 [20]),
	.datab(\filt0|reg_10 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~39 ),
	.combout(\filt0|Add10~40_combout ),
	.cout(\filt0|Add10~41 ));
// synopsys translate_off
defparam \filt0|Add10~40 .lut_mask = 16'h698E;
defparam \filt0|Add10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
fiftyfivenm_lcell_comb \filt0|Add10~42 (
// Equation(s):
// \filt0|Add10~42_combout  = (\filt0|reg_10 [21] & ((\filt0|reg_11 [21] & (\filt0|Add10~41  & VCC)) # (!\filt0|reg_11 [21] & (!\filt0|Add10~41 )))) # (!\filt0|reg_10 [21] & ((\filt0|reg_11 [21] & (!\filt0|Add10~41 )) # (!\filt0|reg_11 [21] & 
// ((\filt0|Add10~41 ) # (GND)))))
// \filt0|Add10~43  = CARRY((\filt0|reg_10 [21] & (!\filt0|reg_11 [21] & !\filt0|Add10~41 )) # (!\filt0|reg_10 [21] & ((!\filt0|Add10~41 ) # (!\filt0|reg_11 [21]))))

	.dataa(\filt0|reg_10 [21]),
	.datab(\filt0|reg_11 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~41 ),
	.combout(\filt0|Add10~42_combout ),
	.cout(\filt0|Add10~43 ));
// synopsys translate_off
defparam \filt0|Add10~42 .lut_mask = 16'h9617;
defparam \filt0|Add10~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
fiftyfivenm_lcell_comb \filt0|Add10~44 (
// Equation(s):
// \filt0|Add10~44_combout  = ((\filt0|reg_11 [22] $ (\filt0|reg_10 [22] $ (!\filt0|Add10~43 )))) # (GND)
// \filt0|Add10~45  = CARRY((\filt0|reg_11 [22] & ((\filt0|reg_10 [22]) # (!\filt0|Add10~43 ))) # (!\filt0|reg_11 [22] & (\filt0|reg_10 [22] & !\filt0|Add10~43 )))

	.dataa(\filt0|reg_11 [22]),
	.datab(\filt0|reg_10 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~43 ),
	.combout(\filt0|Add10~44_combout ),
	.cout(\filt0|Add10~45 ));
// synopsys translate_off
defparam \filt0|Add10~44 .lut_mask = 16'h698E;
defparam \filt0|Add10~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
fiftyfivenm_lcell_comb \filt0|Add10~46 (
// Equation(s):
// \filt0|Add10~46_combout  = (\filt0|reg_11 [23] & ((\filt0|reg_10 [23] & (\filt0|Add10~45  & VCC)) # (!\filt0|reg_10 [23] & (!\filt0|Add10~45 )))) # (!\filt0|reg_11 [23] & ((\filt0|reg_10 [23] & (!\filt0|Add10~45 )) # (!\filt0|reg_10 [23] & 
// ((\filt0|Add10~45 ) # (GND)))))
// \filt0|Add10~47  = CARRY((\filt0|reg_11 [23] & (!\filt0|reg_10 [23] & !\filt0|Add10~45 )) # (!\filt0|reg_11 [23] & ((!\filt0|Add10~45 ) # (!\filt0|reg_10 [23]))))

	.dataa(\filt0|reg_11 [23]),
	.datab(\filt0|reg_10 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~45 ),
	.combout(\filt0|Add10~46_combout ),
	.cout(\filt0|Add10~47 ));
// synopsys translate_off
defparam \filt0|Add10~46 .lut_mask = 16'h9617;
defparam \filt0|Add10~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
fiftyfivenm_lcell_comb \filt0|Add10~48 (
// Equation(s):
// \filt0|Add10~48_combout  = ((\filt0|reg_11 [24] $ (\filt0|reg_10 [24] $ (!\filt0|Add10~47 )))) # (GND)
// \filt0|Add10~49  = CARRY((\filt0|reg_11 [24] & ((\filt0|reg_10 [24]) # (!\filt0|Add10~47 ))) # (!\filt0|reg_11 [24] & (\filt0|reg_10 [24] & !\filt0|Add10~47 )))

	.dataa(\filt0|reg_11 [24]),
	.datab(\filt0|reg_10 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~47 ),
	.combout(\filt0|Add10~48_combout ),
	.cout(\filt0|Add10~49 ));
// synopsys translate_off
defparam \filt0|Add10~48 .lut_mask = 16'h698E;
defparam \filt0|Add10~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
fiftyfivenm_lcell_comb \filt0|Add10~50 (
// Equation(s):
// \filt0|Add10~50_combout  = (\filt0|reg_10 [25] & ((\filt0|reg_11 [25] & (\filt0|Add10~49  & VCC)) # (!\filt0|reg_11 [25] & (!\filt0|Add10~49 )))) # (!\filt0|reg_10 [25] & ((\filt0|reg_11 [25] & (!\filt0|Add10~49 )) # (!\filt0|reg_11 [25] & 
// ((\filt0|Add10~49 ) # (GND)))))
// \filt0|Add10~51  = CARRY((\filt0|reg_10 [25] & (!\filt0|reg_11 [25] & !\filt0|Add10~49 )) # (!\filt0|reg_10 [25] & ((!\filt0|Add10~49 ) # (!\filt0|reg_11 [25]))))

	.dataa(\filt0|reg_10 [25]),
	.datab(\filt0|reg_11 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~49 ),
	.combout(\filt0|Add10~50_combout ),
	.cout(\filt0|Add10~51 ));
// synopsys translate_off
defparam \filt0|Add10~50 .lut_mask = 16'h9617;
defparam \filt0|Add10~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
fiftyfivenm_lcell_comb \filt0|Add10~52 (
// Equation(s):
// \filt0|Add10~52_combout  = ((\filt0|reg_11 [26] $ (\filt0|reg_10 [26] $ (!\filt0|Add10~51 )))) # (GND)
// \filt0|Add10~53  = CARRY((\filt0|reg_11 [26] & ((\filt0|reg_10 [26]) # (!\filt0|Add10~51 ))) # (!\filt0|reg_11 [26] & (\filt0|reg_10 [26] & !\filt0|Add10~51 )))

	.dataa(\filt0|reg_11 [26]),
	.datab(\filt0|reg_10 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~51 ),
	.combout(\filt0|Add10~52_combout ),
	.cout(\filt0|Add10~53 ));
// synopsys translate_off
defparam \filt0|Add10~52 .lut_mask = 16'h698E;
defparam \filt0|Add10~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
fiftyfivenm_lcell_comb \filt0|Add8~36 (
// Equation(s):
// \filt0|Add8~36_combout  = ((\filt0|reg_9 [18] $ (\filt0|reg_8 [18] $ (!\filt0|Add8~35 )))) # (GND)
// \filt0|Add8~37  = CARRY((\filt0|reg_9 [18] & ((\filt0|reg_8 [18]) # (!\filt0|Add8~35 ))) # (!\filt0|reg_9 [18] & (\filt0|reg_8 [18] & !\filt0|Add8~35 )))

	.dataa(\filt0|reg_9 [18]),
	.datab(\filt0|reg_8 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~35 ),
	.combout(\filt0|Add8~36_combout ),
	.cout(\filt0|Add8~37 ));
// synopsys translate_off
defparam \filt0|Add8~36 .lut_mask = 16'h698E;
defparam \filt0|Add8~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
fiftyfivenm_lcell_comb \filt0|Add8~38 (
// Equation(s):
// \filt0|Add8~38_combout  = (\filt0|reg_8 [19] & ((\filt0|reg_9 [19] & (\filt0|Add8~37  & VCC)) # (!\filt0|reg_9 [19] & (!\filt0|Add8~37 )))) # (!\filt0|reg_8 [19] & ((\filt0|reg_9 [19] & (!\filt0|Add8~37 )) # (!\filt0|reg_9 [19] & ((\filt0|Add8~37 ) # 
// (GND)))))
// \filt0|Add8~39  = CARRY((\filt0|reg_8 [19] & (!\filt0|reg_9 [19] & !\filt0|Add8~37 )) # (!\filt0|reg_8 [19] & ((!\filt0|Add8~37 ) # (!\filt0|reg_9 [19]))))

	.dataa(\filt0|reg_8 [19]),
	.datab(\filt0|reg_9 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~37 ),
	.combout(\filt0|Add8~38_combout ),
	.cout(\filt0|Add8~39 ));
// synopsys translate_off
defparam \filt0|Add8~38 .lut_mask = 16'h9617;
defparam \filt0|Add8~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
fiftyfivenm_lcell_comb \filt0|Add8~40 (
// Equation(s):
// \filt0|Add8~40_combout  = ((\filt0|reg_9 [20] $ (\filt0|reg_8 [20] $ (!\filt0|Add8~39 )))) # (GND)
// \filt0|Add8~41  = CARRY((\filt0|reg_9 [20] & ((\filt0|reg_8 [20]) # (!\filt0|Add8~39 ))) # (!\filt0|reg_9 [20] & (\filt0|reg_8 [20] & !\filt0|Add8~39 )))

	.dataa(\filt0|reg_9 [20]),
	.datab(\filt0|reg_8 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~39 ),
	.combout(\filt0|Add8~40_combout ),
	.cout(\filt0|Add8~41 ));
// synopsys translate_off
defparam \filt0|Add8~40 .lut_mask = 16'h698E;
defparam \filt0|Add8~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
fiftyfivenm_lcell_comb \filt0|Add8~42 (
// Equation(s):
// \filt0|Add8~42_combout  = (\filt0|reg_9 [21] & ((\filt0|reg_8 [21] & (\filt0|Add8~41  & VCC)) # (!\filt0|reg_8 [21] & (!\filt0|Add8~41 )))) # (!\filt0|reg_9 [21] & ((\filt0|reg_8 [21] & (!\filt0|Add8~41 )) # (!\filt0|reg_8 [21] & ((\filt0|Add8~41 ) # 
// (GND)))))
// \filt0|Add8~43  = CARRY((\filt0|reg_9 [21] & (!\filt0|reg_8 [21] & !\filt0|Add8~41 )) # (!\filt0|reg_9 [21] & ((!\filt0|Add8~41 ) # (!\filt0|reg_8 [21]))))

	.dataa(\filt0|reg_9 [21]),
	.datab(\filt0|reg_8 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~41 ),
	.combout(\filt0|Add8~42_combout ),
	.cout(\filt0|Add8~43 ));
// synopsys translate_off
defparam \filt0|Add8~42 .lut_mask = 16'h9617;
defparam \filt0|Add8~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
fiftyfivenm_lcell_comb \filt0|Add8~44 (
// Equation(s):
// \filt0|Add8~44_combout  = ((\filt0|reg_9 [22] $ (\filt0|reg_8 [22] $ (!\filt0|Add8~43 )))) # (GND)
// \filt0|Add8~45  = CARRY((\filt0|reg_9 [22] & ((\filt0|reg_8 [22]) # (!\filt0|Add8~43 ))) # (!\filt0|reg_9 [22] & (\filt0|reg_8 [22] & !\filt0|Add8~43 )))

	.dataa(\filt0|reg_9 [22]),
	.datab(\filt0|reg_8 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~43 ),
	.combout(\filt0|Add8~44_combout ),
	.cout(\filt0|Add8~45 ));
// synopsys translate_off
defparam \filt0|Add8~44 .lut_mask = 16'h698E;
defparam \filt0|Add8~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
fiftyfivenm_lcell_comb \filt0|Add8~46 (
// Equation(s):
// \filt0|Add8~46_combout  = (\filt0|reg_8 [23] & ((\filt0|reg_9 [23] & (\filt0|Add8~45  & VCC)) # (!\filt0|reg_9 [23] & (!\filt0|Add8~45 )))) # (!\filt0|reg_8 [23] & ((\filt0|reg_9 [23] & (!\filt0|Add8~45 )) # (!\filt0|reg_9 [23] & ((\filt0|Add8~45 ) # 
// (GND)))))
// \filt0|Add8~47  = CARRY((\filt0|reg_8 [23] & (!\filt0|reg_9 [23] & !\filt0|Add8~45 )) # (!\filt0|reg_8 [23] & ((!\filt0|Add8~45 ) # (!\filt0|reg_9 [23]))))

	.dataa(\filt0|reg_8 [23]),
	.datab(\filt0|reg_9 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~45 ),
	.combout(\filt0|Add8~46_combout ),
	.cout(\filt0|Add8~47 ));
// synopsys translate_off
defparam \filt0|Add8~46 .lut_mask = 16'h9617;
defparam \filt0|Add8~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
fiftyfivenm_lcell_comb \filt0|Add8~48 (
// Equation(s):
// \filt0|Add8~48_combout  = ((\filt0|reg_9 [24] $ (\filt0|reg_8 [24] $ (!\filt0|Add8~47 )))) # (GND)
// \filt0|Add8~49  = CARRY((\filt0|reg_9 [24] & ((\filt0|reg_8 [24]) # (!\filt0|Add8~47 ))) # (!\filt0|reg_9 [24] & (\filt0|reg_8 [24] & !\filt0|Add8~47 )))

	.dataa(\filt0|reg_9 [24]),
	.datab(\filt0|reg_8 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~47 ),
	.combout(\filt0|Add8~48_combout ),
	.cout(\filt0|Add8~49 ));
// synopsys translate_off
defparam \filt0|Add8~48 .lut_mask = 16'h698E;
defparam \filt0|Add8~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
fiftyfivenm_lcell_comb \filt0|Add8~50 (
// Equation(s):
// \filt0|Add8~50_combout  = (\filt0|reg_9 [25] & ((\filt0|reg_8 [25] & (\filt0|Add8~49  & VCC)) # (!\filt0|reg_8 [25] & (!\filt0|Add8~49 )))) # (!\filt0|reg_9 [25] & ((\filt0|reg_8 [25] & (!\filt0|Add8~49 )) # (!\filt0|reg_8 [25] & ((\filt0|Add8~49 ) # 
// (GND)))))
// \filt0|Add8~51  = CARRY((\filt0|reg_9 [25] & (!\filt0|reg_8 [25] & !\filt0|Add8~49 )) # (!\filt0|reg_9 [25] & ((!\filt0|Add8~49 ) # (!\filt0|reg_8 [25]))))

	.dataa(\filt0|reg_9 [25]),
	.datab(\filt0|reg_8 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~49 ),
	.combout(\filt0|Add8~50_combout ),
	.cout(\filt0|Add8~51 ));
// synopsys translate_off
defparam \filt0|Add8~50 .lut_mask = 16'h9617;
defparam \filt0|Add8~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
fiftyfivenm_lcell_comb \filt0|Add8~52 (
// Equation(s):
// \filt0|Add8~52_combout  = ((\filt0|reg_9 [26] $ (\filt0|reg_8 [26] $ (!\filt0|Add8~51 )))) # (GND)
// \filt0|Add8~53  = CARRY((\filt0|reg_9 [26] & ((\filt0|reg_8 [26]) # (!\filt0|Add8~51 ))) # (!\filt0|reg_9 [26] & (\filt0|reg_8 [26] & !\filt0|Add8~51 )))

	.dataa(\filt0|reg_9 [26]),
	.datab(\filt0|reg_8 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~51 ),
	.combout(\filt0|Add8~52_combout ),
	.cout(\filt0|Add8~53 ));
// synopsys translate_off
defparam \filt0|Add8~52 .lut_mask = 16'h698E;
defparam \filt0|Add8~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
fiftyfivenm_lcell_comb \filt0|Add9~36 (
// Equation(s):
// \filt0|Add9~36_combout  = ((\filt0|Add10~36_combout  $ (\filt0|Add8~36_combout  $ (!\filt0|Add9~35 )))) # (GND)
// \filt0|Add9~37  = CARRY((\filt0|Add10~36_combout  & ((\filt0|Add8~36_combout ) # (!\filt0|Add9~35 ))) # (!\filt0|Add10~36_combout  & (\filt0|Add8~36_combout  & !\filt0|Add9~35 )))

	.dataa(\filt0|Add10~36_combout ),
	.datab(\filt0|Add8~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~35 ),
	.combout(\filt0|Add9~36_combout ),
	.cout(\filt0|Add9~37 ));
// synopsys translate_off
defparam \filt0|Add9~36 .lut_mask = 16'h698E;
defparam \filt0|Add9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
fiftyfivenm_lcell_comb \filt0|Add9~38 (
// Equation(s):
// \filt0|Add9~38_combout  = (\filt0|Add10~38_combout  & ((\filt0|Add8~38_combout  & (\filt0|Add9~37  & VCC)) # (!\filt0|Add8~38_combout  & (!\filt0|Add9~37 )))) # (!\filt0|Add10~38_combout  & ((\filt0|Add8~38_combout  & (!\filt0|Add9~37 )) # 
// (!\filt0|Add8~38_combout  & ((\filt0|Add9~37 ) # (GND)))))
// \filt0|Add9~39  = CARRY((\filt0|Add10~38_combout  & (!\filt0|Add8~38_combout  & !\filt0|Add9~37 )) # (!\filt0|Add10~38_combout  & ((!\filt0|Add9~37 ) # (!\filt0|Add8~38_combout ))))

	.dataa(\filt0|Add10~38_combout ),
	.datab(\filt0|Add8~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~37 ),
	.combout(\filt0|Add9~38_combout ),
	.cout(\filt0|Add9~39 ));
// synopsys translate_off
defparam \filt0|Add9~38 .lut_mask = 16'h9617;
defparam \filt0|Add9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
fiftyfivenm_lcell_comb \filt0|Add9~40 (
// Equation(s):
// \filt0|Add9~40_combout  = ((\filt0|Add8~40_combout  $ (\filt0|Add10~40_combout  $ (!\filt0|Add9~39 )))) # (GND)
// \filt0|Add9~41  = CARRY((\filt0|Add8~40_combout  & ((\filt0|Add10~40_combout ) # (!\filt0|Add9~39 ))) # (!\filt0|Add8~40_combout  & (\filt0|Add10~40_combout  & !\filt0|Add9~39 )))

	.dataa(\filt0|Add8~40_combout ),
	.datab(\filt0|Add10~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~39 ),
	.combout(\filt0|Add9~40_combout ),
	.cout(\filt0|Add9~41 ));
// synopsys translate_off
defparam \filt0|Add9~40 .lut_mask = 16'h698E;
defparam \filt0|Add9~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
fiftyfivenm_lcell_comb \filt0|Add9~42 (
// Equation(s):
// \filt0|Add9~42_combout  = (\filt0|Add8~42_combout  & ((\filt0|Add10~42_combout  & (\filt0|Add9~41  & VCC)) # (!\filt0|Add10~42_combout  & (!\filt0|Add9~41 )))) # (!\filt0|Add8~42_combout  & ((\filt0|Add10~42_combout  & (!\filt0|Add9~41 )) # 
// (!\filt0|Add10~42_combout  & ((\filt0|Add9~41 ) # (GND)))))
// \filt0|Add9~43  = CARRY((\filt0|Add8~42_combout  & (!\filt0|Add10~42_combout  & !\filt0|Add9~41 )) # (!\filt0|Add8~42_combout  & ((!\filt0|Add9~41 ) # (!\filt0|Add10~42_combout ))))

	.dataa(\filt0|Add8~42_combout ),
	.datab(\filt0|Add10~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~41 ),
	.combout(\filt0|Add9~42_combout ),
	.cout(\filt0|Add9~43 ));
// synopsys translate_off
defparam \filt0|Add9~42 .lut_mask = 16'h9617;
defparam \filt0|Add9~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
fiftyfivenm_lcell_comb \filt0|Add9~44 (
// Equation(s):
// \filt0|Add9~44_combout  = ((\filt0|Add8~44_combout  $ (\filt0|Add10~44_combout  $ (!\filt0|Add9~43 )))) # (GND)
// \filt0|Add9~45  = CARRY((\filt0|Add8~44_combout  & ((\filt0|Add10~44_combout ) # (!\filt0|Add9~43 ))) # (!\filt0|Add8~44_combout  & (\filt0|Add10~44_combout  & !\filt0|Add9~43 )))

	.dataa(\filt0|Add8~44_combout ),
	.datab(\filt0|Add10~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~43 ),
	.combout(\filt0|Add9~44_combout ),
	.cout(\filt0|Add9~45 ));
// synopsys translate_off
defparam \filt0|Add9~44 .lut_mask = 16'h698E;
defparam \filt0|Add9~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
fiftyfivenm_lcell_comb \filt0|Add9~46 (
// Equation(s):
// \filt0|Add9~46_combout  = (\filt0|Add10~46_combout  & ((\filt0|Add8~46_combout  & (\filt0|Add9~45  & VCC)) # (!\filt0|Add8~46_combout  & (!\filt0|Add9~45 )))) # (!\filt0|Add10~46_combout  & ((\filt0|Add8~46_combout  & (!\filt0|Add9~45 )) # 
// (!\filt0|Add8~46_combout  & ((\filt0|Add9~45 ) # (GND)))))
// \filt0|Add9~47  = CARRY((\filt0|Add10~46_combout  & (!\filt0|Add8~46_combout  & !\filt0|Add9~45 )) # (!\filt0|Add10~46_combout  & ((!\filt0|Add9~45 ) # (!\filt0|Add8~46_combout ))))

	.dataa(\filt0|Add10~46_combout ),
	.datab(\filt0|Add8~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~45 ),
	.combout(\filt0|Add9~46_combout ),
	.cout(\filt0|Add9~47 ));
// synopsys translate_off
defparam \filt0|Add9~46 .lut_mask = 16'h9617;
defparam \filt0|Add9~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
fiftyfivenm_lcell_comb \filt0|Add9~48 (
// Equation(s):
// \filt0|Add9~48_combout  = ((\filt0|Add8~48_combout  $ (\filt0|Add10~48_combout  $ (!\filt0|Add9~47 )))) # (GND)
// \filt0|Add9~49  = CARRY((\filt0|Add8~48_combout  & ((\filt0|Add10~48_combout ) # (!\filt0|Add9~47 ))) # (!\filt0|Add8~48_combout  & (\filt0|Add10~48_combout  & !\filt0|Add9~47 )))

	.dataa(\filt0|Add8~48_combout ),
	.datab(\filt0|Add10~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~47 ),
	.combout(\filt0|Add9~48_combout ),
	.cout(\filt0|Add9~49 ));
// synopsys translate_off
defparam \filt0|Add9~48 .lut_mask = 16'h698E;
defparam \filt0|Add9~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N0
fiftyfivenm_lcell_comb \filt0|Add9~50 (
// Equation(s):
// \filt0|Add9~50_combout  = (\filt0|Add10~50_combout  & ((\filt0|Add8~50_combout  & (\filt0|Add9~49  & VCC)) # (!\filt0|Add8~50_combout  & (!\filt0|Add9~49 )))) # (!\filt0|Add10~50_combout  & ((\filt0|Add8~50_combout  & (!\filt0|Add9~49 )) # 
// (!\filt0|Add8~50_combout  & ((\filt0|Add9~49 ) # (GND)))))
// \filt0|Add9~51  = CARRY((\filt0|Add10~50_combout  & (!\filt0|Add8~50_combout  & !\filt0|Add9~49 )) # (!\filt0|Add10~50_combout  & ((!\filt0|Add9~49 ) # (!\filt0|Add8~50_combout ))))

	.dataa(\filt0|Add10~50_combout ),
	.datab(\filt0|Add8~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~49 ),
	.combout(\filt0|Add9~50_combout ),
	.cout(\filt0|Add9~51 ));
// synopsys translate_off
defparam \filt0|Add9~50 .lut_mask = 16'h9617;
defparam \filt0|Add9~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
fiftyfivenm_lcell_comb \filt0|Add9~52 (
// Equation(s):
// \filt0|Add9~52_combout  = ((\filt0|Add10~52_combout  $ (\filt0|Add8~52_combout  $ (!\filt0|Add9~51 )))) # (GND)
// \filt0|Add9~53  = CARRY((\filt0|Add10~52_combout  & ((\filt0|Add8~52_combout ) # (!\filt0|Add9~51 ))) # (!\filt0|Add10~52_combout  & (\filt0|Add8~52_combout  & !\filt0|Add9~51 )))

	.dataa(\filt0|Add10~52_combout ),
	.datab(\filt0|Add8~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~51 ),
	.combout(\filt0|Add9~52_combout ),
	.cout(\filt0|Add9~53 ));
// synopsys translate_off
defparam \filt0|Add9~52 .lut_mask = 16'h698E;
defparam \filt0|Add9~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
fiftyfivenm_lcell_comb \filt0|reg_12~5 (
// Equation(s):
// \filt0|reg_12~5_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [26])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_11 [26]),
	.cin(gnd),
	.combout(\filt0|reg_12~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~5 .lut_mask = 16'hCC00;
defparam \filt0|reg_12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N23
dffeas \filt0|reg_12[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[26] .is_wysiwyg = "true";
defparam \filt0|reg_12[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
fiftyfivenm_lcell_comb \filt0|reg_13~5 (
// Equation(s):
// \filt0|reg_13~5_combout  = (\filt0|reg_12 [26] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_12 [26]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_13~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~5 .lut_mask = 16'hF000;
defparam \filt0|reg_13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N29
dffeas \filt0|reg_13[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[26] .is_wysiwyg = "true";
defparam \filt0|reg_13[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
fiftyfivenm_lcell_comb \filt0|reg_14~5 (
// Equation(s):
// \filt0|reg_14~5_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [26])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_13 [26]),
	.cin(gnd),
	.combout(\filt0|reg_14~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~5 .lut_mask = 16'hAA00;
defparam \filt0|reg_14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N29
dffeas \filt0|reg_14[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[26] .is_wysiwyg = "true";
defparam \filt0|reg_14[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
fiftyfivenm_lcell_comb \filt0|reg_12~6 (
// Equation(s):
// \filt0|reg_12~6_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [25])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_11 [25]),
	.cin(gnd),
	.combout(\filt0|reg_12~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~6 .lut_mask = 16'hCC00;
defparam \filt0|reg_12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N9
dffeas \filt0|reg_12[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[25] .is_wysiwyg = "true";
defparam \filt0|reg_12[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
fiftyfivenm_lcell_comb \filt0|reg_13~6 (
// Equation(s):
// \filt0|reg_13~6_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [25]),
	.cin(gnd),
	.combout(\filt0|reg_13~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~6 .lut_mask = 16'hF000;
defparam \filt0|reg_13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N29
dffeas \filt0|reg_13[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[25] .is_wysiwyg = "true";
defparam \filt0|reg_13[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
fiftyfivenm_lcell_comb \filt0|reg_14~6 (
// Equation(s):
// \filt0|reg_14~6_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [25])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_13 [25]),
	.cin(gnd),
	.combout(\filt0|reg_14~6_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~6 .lut_mask = 16'hAA00;
defparam \filt0|reg_14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N31
dffeas \filt0|reg_14[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[25] .is_wysiwyg = "true";
defparam \filt0|reg_14[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
fiftyfivenm_lcell_comb \filt0|reg_12~7 (
// Equation(s):
// \filt0|reg_12~7_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [24]),
	.cin(gnd),
	.combout(\filt0|reg_12~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~7 .lut_mask = 16'hF000;
defparam \filt0|reg_12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N1
dffeas \filt0|reg_12[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[24] .is_wysiwyg = "true";
defparam \filt0|reg_12[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
fiftyfivenm_lcell_comb \filt0|reg_13~7 (
// Equation(s):
// \filt0|reg_13~7_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [24]),
	.cin(gnd),
	.combout(\filt0|reg_13~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~7 .lut_mask = 16'hF000;
defparam \filt0|reg_13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N13
dffeas \filt0|reg_13[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[24] .is_wysiwyg = "true";
defparam \filt0|reg_13[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
fiftyfivenm_lcell_comb \filt0|reg_14~7 (
// Equation(s):
// \filt0|reg_14~7_combout  = (\filt0|reg_13 [24] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_13 [24]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_14~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~7 .lut_mask = 16'hC0C0;
defparam \filt0|reg_14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N3
dffeas \filt0|reg_14[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[24] .is_wysiwyg = "true";
defparam \filt0|reg_14[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
fiftyfivenm_lcell_comb \filt0|reg_12~8 (
// Equation(s):
// \filt0|reg_12~8_combout  = (\filt0|reg_11 [23] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_11 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_12~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~8 .lut_mask = 16'hAA00;
defparam \filt0|reg_12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N27
dffeas \filt0|reg_12[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[23] .is_wysiwyg = "true";
defparam \filt0|reg_12[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
fiftyfivenm_lcell_comb \filt0|reg_13~8 (
// Equation(s):
// \filt0|reg_13~8_combout  = (\filt0|reg_12 [23] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_12 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_13~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~8 .lut_mask = 16'hAA00;
defparam \filt0|reg_13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N29
dffeas \filt0|reg_13[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[23] .is_wysiwyg = "true";
defparam \filt0|reg_13[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
fiftyfivenm_lcell_comb \filt0|reg_14~8 (
// Equation(s):
// \filt0|reg_14~8_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [23])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_13 [23]),
	.cin(gnd),
	.combout(\filt0|reg_14~8_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~8 .lut_mask = 16'hCC00;
defparam \filt0|reg_14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N15
dffeas \filt0|reg_14[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[23] .is_wysiwyg = "true";
defparam \filt0|reg_14[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N28
fiftyfivenm_lcell_comb \filt0|reg_12~9 (
// Equation(s):
// \filt0|reg_12~9_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [22]),
	.cin(gnd),
	.combout(\filt0|reg_12~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~9 .lut_mask = 16'hF000;
defparam \filt0|reg_12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N29
dffeas \filt0|reg_12[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[22] .is_wysiwyg = "true";
defparam \filt0|reg_12[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N8
fiftyfivenm_lcell_comb \filt0|reg_13~9 (
// Equation(s):
// \filt0|reg_13~9_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [22]),
	.cin(gnd),
	.combout(\filt0|reg_13~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~9 .lut_mask = 16'hF000;
defparam \filt0|reg_13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N9
dffeas \filt0|reg_13[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[22] .is_wysiwyg = "true";
defparam \filt0|reg_13[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N6
fiftyfivenm_lcell_comb \filt0|reg_14~9 (
// Equation(s):
// \filt0|reg_14~9_combout  = (\filt0|reg_13 [22] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_13 [22]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_14~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~9 .lut_mask = 16'hC0C0;
defparam \filt0|reg_14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N7
dffeas \filt0|reg_14[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[22] .is_wysiwyg = "true";
defparam \filt0|reg_14[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N14
fiftyfivenm_lcell_comb \filt0|reg_12~10 (
// Equation(s):
// \filt0|reg_12~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [21])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_11 [21]),
	.cin(gnd),
	.combout(\filt0|reg_12~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~10 .lut_mask = 16'hCC00;
defparam \filt0|reg_12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N15
dffeas \filt0|reg_12[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[21] .is_wysiwyg = "true";
defparam \filt0|reg_12[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
fiftyfivenm_lcell_comb \filt0|reg_13~10 (
// Equation(s):
// \filt0|reg_13~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [21]),
	.cin(gnd),
	.combout(\filt0|reg_13~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~10 .lut_mask = 16'hF000;
defparam \filt0|reg_13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N13
dffeas \filt0|reg_13[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[21] .is_wysiwyg = "true";
defparam \filt0|reg_13[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
fiftyfivenm_lcell_comb \filt0|reg_14~10 (
// Equation(s):
// \filt0|reg_14~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_13 [21]),
	.cin(gnd),
	.combout(\filt0|reg_14~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~10 .lut_mask = 16'hF000;
defparam \filt0|reg_14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N7
dffeas \filt0|reg_14[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[21] .is_wysiwyg = "true";
defparam \filt0|reg_14[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
fiftyfivenm_lcell_comb \filt0|reg_12~11 (
// Equation(s):
// \filt0|reg_12~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [20]),
	.cin(gnd),
	.combout(\filt0|reg_12~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~11 .lut_mask = 16'hF000;
defparam \filt0|reg_12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N25
dffeas \filt0|reg_12[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[20] .is_wysiwyg = "true";
defparam \filt0|reg_12[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
fiftyfivenm_lcell_comb \filt0|reg_13~11 (
// Equation(s):
// \filt0|reg_13~11_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [20]),
	.cin(gnd),
	.combout(\filt0|reg_13~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~11 .lut_mask = 16'hF000;
defparam \filt0|reg_13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N23
dffeas \filt0|reg_13[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[20] .is_wysiwyg = "true";
defparam \filt0|reg_13[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
fiftyfivenm_lcell_comb \filt0|reg_14~11 (
// Equation(s):
// \filt0|reg_14~11_combout  = (\filt0|reg_13 [20] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_13 [20]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_14~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~11 .lut_mask = 16'hC0C0;
defparam \filt0|reg_14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N19
dffeas \filt0|reg_14[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[20] .is_wysiwyg = "true";
defparam \filt0|reg_14[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
fiftyfivenm_lcell_comb \filt0|reg_12~12 (
// Equation(s):
// \filt0|reg_12~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [19])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_11 [19]),
	.cin(gnd),
	.combout(\filt0|reg_12~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~12 .lut_mask = 16'hAA00;
defparam \filt0|reg_12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N15
dffeas \filt0|reg_12[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[19] .is_wysiwyg = "true";
defparam \filt0|reg_12[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
fiftyfivenm_lcell_comb \filt0|reg_13~12 (
// Equation(s):
// \filt0|reg_13~12_combout  = (\filt0|reg_12 [19] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_12 [19]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_13~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~12 .lut_mask = 16'hF000;
defparam \filt0|reg_13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N21
dffeas \filt0|reg_13[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[19] .is_wysiwyg = "true";
defparam \filt0|reg_13[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
fiftyfivenm_lcell_comb \filt0|reg_14~12 (
// Equation(s):
// \filt0|reg_14~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_13 [19]),
	.cin(gnd),
	.combout(\filt0|reg_14~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~12 .lut_mask = 16'hF000;
defparam \filt0|reg_14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N1
dffeas \filt0|reg_14[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[19] .is_wysiwyg = "true";
defparam \filt0|reg_14[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
fiftyfivenm_lcell_comb \filt0|reg_12~13 (
// Equation(s):
// \filt0|reg_12~13_combout  = (\filt0|reg_11 [18] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_11 [18]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_12~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~13 .lut_mask = 16'hC0C0;
defparam \filt0|reg_12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N31
dffeas \filt0|reg_12[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[18] .is_wysiwyg = "true";
defparam \filt0|reg_12[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
fiftyfivenm_lcell_comb \filt0|reg_13~13 (
// Equation(s):
// \filt0|reg_13~13_combout  = (\filt0|reg_12 [18] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_12 [18]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_13~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~13 .lut_mask = 16'hA0A0;
defparam \filt0|reg_13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N23
dffeas \filt0|reg_13[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[18] .is_wysiwyg = "true";
defparam \filt0|reg_13[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
fiftyfivenm_lcell_comb \filt0|reg_14~13 (
// Equation(s):
// \filt0|reg_14~13_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [18])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_13 [18]),
	.cin(gnd),
	.combout(\filt0|reg_14~13_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~13 .lut_mask = 16'hCC00;
defparam \filt0|reg_14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N7
dffeas \filt0|reg_14[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[18] .is_wysiwyg = "true";
defparam \filt0|reg_14[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
fiftyfivenm_lcell_comb \filt0|Add13~36 (
// Equation(s):
// \filt0|Add13~36_combout  = ((\filt0|reg_13 [18] $ (\filt0|reg_14 [18] $ (!\filt0|Add13~35 )))) # (GND)
// \filt0|Add13~37  = CARRY((\filt0|reg_13 [18] & ((\filt0|reg_14 [18]) # (!\filt0|Add13~35 ))) # (!\filt0|reg_13 [18] & (\filt0|reg_14 [18] & !\filt0|Add13~35 )))

	.dataa(\filt0|reg_13 [18]),
	.datab(\filt0|reg_14 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~35 ),
	.combout(\filt0|Add13~36_combout ),
	.cout(\filt0|Add13~37 ));
// synopsys translate_off
defparam \filt0|Add13~36 .lut_mask = 16'h698E;
defparam \filt0|Add13~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
fiftyfivenm_lcell_comb \filt0|Add13~38 (
// Equation(s):
// \filt0|Add13~38_combout  = (\filt0|reg_13 [19] & ((\filt0|reg_14 [19] & (\filt0|Add13~37  & VCC)) # (!\filt0|reg_14 [19] & (!\filt0|Add13~37 )))) # (!\filt0|reg_13 [19] & ((\filt0|reg_14 [19] & (!\filt0|Add13~37 )) # (!\filt0|reg_14 [19] & 
// ((\filt0|Add13~37 ) # (GND)))))
// \filt0|Add13~39  = CARRY((\filt0|reg_13 [19] & (!\filt0|reg_14 [19] & !\filt0|Add13~37 )) # (!\filt0|reg_13 [19] & ((!\filt0|Add13~37 ) # (!\filt0|reg_14 [19]))))

	.dataa(\filt0|reg_13 [19]),
	.datab(\filt0|reg_14 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~37 ),
	.combout(\filt0|Add13~38_combout ),
	.cout(\filt0|Add13~39 ));
// synopsys translate_off
defparam \filt0|Add13~38 .lut_mask = 16'h9617;
defparam \filt0|Add13~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
fiftyfivenm_lcell_comb \filt0|Add13~40 (
// Equation(s):
// \filt0|Add13~40_combout  = ((\filt0|reg_13 [20] $ (\filt0|reg_14 [20] $ (!\filt0|Add13~39 )))) # (GND)
// \filt0|Add13~41  = CARRY((\filt0|reg_13 [20] & ((\filt0|reg_14 [20]) # (!\filt0|Add13~39 ))) # (!\filt0|reg_13 [20] & (\filt0|reg_14 [20] & !\filt0|Add13~39 )))

	.dataa(\filt0|reg_13 [20]),
	.datab(\filt0|reg_14 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~39 ),
	.combout(\filt0|Add13~40_combout ),
	.cout(\filt0|Add13~41 ));
// synopsys translate_off
defparam \filt0|Add13~40 .lut_mask = 16'h698E;
defparam \filt0|Add13~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
fiftyfivenm_lcell_comb \filt0|Add13~42 (
// Equation(s):
// \filt0|Add13~42_combout  = (\filt0|reg_14 [21] & ((\filt0|reg_13 [21] & (\filt0|Add13~41  & VCC)) # (!\filt0|reg_13 [21] & (!\filt0|Add13~41 )))) # (!\filt0|reg_14 [21] & ((\filt0|reg_13 [21] & (!\filt0|Add13~41 )) # (!\filt0|reg_13 [21] & 
// ((\filt0|Add13~41 ) # (GND)))))
// \filt0|Add13~43  = CARRY((\filt0|reg_14 [21] & (!\filt0|reg_13 [21] & !\filt0|Add13~41 )) # (!\filt0|reg_14 [21] & ((!\filt0|Add13~41 ) # (!\filt0|reg_13 [21]))))

	.dataa(\filt0|reg_14 [21]),
	.datab(\filt0|reg_13 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~41 ),
	.combout(\filt0|Add13~42_combout ),
	.cout(\filt0|Add13~43 ));
// synopsys translate_off
defparam \filt0|Add13~42 .lut_mask = 16'h9617;
defparam \filt0|Add13~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
fiftyfivenm_lcell_comb \filt0|Add13~44 (
// Equation(s):
// \filt0|Add13~44_combout  = ((\filt0|reg_13 [22] $ (\filt0|reg_14 [22] $ (!\filt0|Add13~43 )))) # (GND)
// \filt0|Add13~45  = CARRY((\filt0|reg_13 [22] & ((\filt0|reg_14 [22]) # (!\filt0|Add13~43 ))) # (!\filt0|reg_13 [22] & (\filt0|reg_14 [22] & !\filt0|Add13~43 )))

	.dataa(\filt0|reg_13 [22]),
	.datab(\filt0|reg_14 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~43 ),
	.combout(\filt0|Add13~44_combout ),
	.cout(\filt0|Add13~45 ));
// synopsys translate_off
defparam \filt0|Add13~44 .lut_mask = 16'h698E;
defparam \filt0|Add13~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
fiftyfivenm_lcell_comb \filt0|Add13~46 (
// Equation(s):
// \filt0|Add13~46_combout  = (\filt0|reg_13 [23] & ((\filt0|reg_14 [23] & (\filt0|Add13~45  & VCC)) # (!\filt0|reg_14 [23] & (!\filt0|Add13~45 )))) # (!\filt0|reg_13 [23] & ((\filt0|reg_14 [23] & (!\filt0|Add13~45 )) # (!\filt0|reg_14 [23] & 
// ((\filt0|Add13~45 ) # (GND)))))
// \filt0|Add13~47  = CARRY((\filt0|reg_13 [23] & (!\filt0|reg_14 [23] & !\filt0|Add13~45 )) # (!\filt0|reg_13 [23] & ((!\filt0|Add13~45 ) # (!\filt0|reg_14 [23]))))

	.dataa(\filt0|reg_13 [23]),
	.datab(\filt0|reg_14 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~45 ),
	.combout(\filt0|Add13~46_combout ),
	.cout(\filt0|Add13~47 ));
// synopsys translate_off
defparam \filt0|Add13~46 .lut_mask = 16'h9617;
defparam \filt0|Add13~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
fiftyfivenm_lcell_comb \filt0|Add13~48 (
// Equation(s):
// \filt0|Add13~48_combout  = ((\filt0|reg_14 [24] $ (\filt0|reg_13 [24] $ (!\filt0|Add13~47 )))) # (GND)
// \filt0|Add13~49  = CARRY((\filt0|reg_14 [24] & ((\filt0|reg_13 [24]) # (!\filt0|Add13~47 ))) # (!\filt0|reg_14 [24] & (\filt0|reg_13 [24] & !\filt0|Add13~47 )))

	.dataa(\filt0|reg_14 [24]),
	.datab(\filt0|reg_13 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~47 ),
	.combout(\filt0|Add13~48_combout ),
	.cout(\filt0|Add13~49 ));
// synopsys translate_off
defparam \filt0|Add13~48 .lut_mask = 16'h698E;
defparam \filt0|Add13~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
fiftyfivenm_lcell_comb \filt0|Add13~50 (
// Equation(s):
// \filt0|Add13~50_combout  = (\filt0|reg_14 [25] & ((\filt0|reg_13 [25] & (\filt0|Add13~49  & VCC)) # (!\filt0|reg_13 [25] & (!\filt0|Add13~49 )))) # (!\filt0|reg_14 [25] & ((\filt0|reg_13 [25] & (!\filt0|Add13~49 )) # (!\filt0|reg_13 [25] & 
// ((\filt0|Add13~49 ) # (GND)))))
// \filt0|Add13~51  = CARRY((\filt0|reg_14 [25] & (!\filt0|reg_13 [25] & !\filt0|Add13~49 )) # (!\filt0|reg_14 [25] & ((!\filt0|Add13~49 ) # (!\filt0|reg_13 [25]))))

	.dataa(\filt0|reg_14 [25]),
	.datab(\filt0|reg_13 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~49 ),
	.combout(\filt0|Add13~50_combout ),
	.cout(\filt0|Add13~51 ));
// synopsys translate_off
defparam \filt0|Add13~50 .lut_mask = 16'h9617;
defparam \filt0|Add13~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
fiftyfivenm_lcell_comb \filt0|Add13~52 (
// Equation(s):
// \filt0|Add13~52_combout  = ((\filt0|reg_13 [26] $ (\filt0|reg_14 [26] $ (!\filt0|Add13~51 )))) # (GND)
// \filt0|Add13~53  = CARRY((\filt0|reg_13 [26] & ((\filt0|reg_14 [26]) # (!\filt0|Add13~51 ))) # (!\filt0|reg_13 [26] & (\filt0|reg_14 [26] & !\filt0|Add13~51 )))

	.dataa(\filt0|reg_13 [26]),
	.datab(\filt0|reg_14 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~51 ),
	.combout(\filt0|Add13~52_combout ),
	.cout(\filt0|Add13~53 ));
// synopsys translate_off
defparam \filt0|Add13~52 .lut_mask = 16'h698E;
defparam \filt0|Add13~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
fiftyfivenm_lcell_comb \filt0|Add12~36 (
// Equation(s):
// \filt0|Add12~36_combout  = ((\filt0|Add13~36_combout  $ (\filt0|reg_12 [18] $ (!\filt0|Add12~35 )))) # (GND)
// \filt0|Add12~37  = CARRY((\filt0|Add13~36_combout  & ((\filt0|reg_12 [18]) # (!\filt0|Add12~35 ))) # (!\filt0|Add13~36_combout  & (\filt0|reg_12 [18] & !\filt0|Add12~35 )))

	.dataa(\filt0|Add13~36_combout ),
	.datab(\filt0|reg_12 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~35 ),
	.combout(\filt0|Add12~36_combout ),
	.cout(\filt0|Add12~37 ));
// synopsys translate_off
defparam \filt0|Add12~36 .lut_mask = 16'h698E;
defparam \filt0|Add12~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
fiftyfivenm_lcell_comb \filt0|Add12~38 (
// Equation(s):
// \filt0|Add12~38_combout  = (\filt0|reg_12 [19] & ((\filt0|Add13~38_combout  & (\filt0|Add12~37  & VCC)) # (!\filt0|Add13~38_combout  & (!\filt0|Add12~37 )))) # (!\filt0|reg_12 [19] & ((\filt0|Add13~38_combout  & (!\filt0|Add12~37 )) # 
// (!\filt0|Add13~38_combout  & ((\filt0|Add12~37 ) # (GND)))))
// \filt0|Add12~39  = CARRY((\filt0|reg_12 [19] & (!\filt0|Add13~38_combout  & !\filt0|Add12~37 )) # (!\filt0|reg_12 [19] & ((!\filt0|Add12~37 ) # (!\filt0|Add13~38_combout ))))

	.dataa(\filt0|reg_12 [19]),
	.datab(\filt0|Add13~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~37 ),
	.combout(\filt0|Add12~38_combout ),
	.cout(\filt0|Add12~39 ));
// synopsys translate_off
defparam \filt0|Add12~38 .lut_mask = 16'h9617;
defparam \filt0|Add12~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
fiftyfivenm_lcell_comb \filt0|Add12~40 (
// Equation(s):
// \filt0|Add12~40_combout  = ((\filt0|reg_12 [20] $ (\filt0|Add13~40_combout  $ (!\filt0|Add12~39 )))) # (GND)
// \filt0|Add12~41  = CARRY((\filt0|reg_12 [20] & ((\filt0|Add13~40_combout ) # (!\filt0|Add12~39 ))) # (!\filt0|reg_12 [20] & (\filt0|Add13~40_combout  & !\filt0|Add12~39 )))

	.dataa(\filt0|reg_12 [20]),
	.datab(\filt0|Add13~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~39 ),
	.combout(\filt0|Add12~40_combout ),
	.cout(\filt0|Add12~41 ));
// synopsys translate_off
defparam \filt0|Add12~40 .lut_mask = 16'h698E;
defparam \filt0|Add12~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
fiftyfivenm_lcell_comb \filt0|Add12~42 (
// Equation(s):
// \filt0|Add12~42_combout  = (\filt0|reg_12 [21] & ((\filt0|Add13~42_combout  & (\filt0|Add12~41  & VCC)) # (!\filt0|Add13~42_combout  & (!\filt0|Add12~41 )))) # (!\filt0|reg_12 [21] & ((\filt0|Add13~42_combout  & (!\filt0|Add12~41 )) # 
// (!\filt0|Add13~42_combout  & ((\filt0|Add12~41 ) # (GND)))))
// \filt0|Add12~43  = CARRY((\filt0|reg_12 [21] & (!\filt0|Add13~42_combout  & !\filt0|Add12~41 )) # (!\filt0|reg_12 [21] & ((!\filt0|Add12~41 ) # (!\filt0|Add13~42_combout ))))

	.dataa(\filt0|reg_12 [21]),
	.datab(\filt0|Add13~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~41 ),
	.combout(\filt0|Add12~42_combout ),
	.cout(\filt0|Add12~43 ));
// synopsys translate_off
defparam \filt0|Add12~42 .lut_mask = 16'h9617;
defparam \filt0|Add12~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
fiftyfivenm_lcell_comb \filt0|Add12~44 (
// Equation(s):
// \filt0|Add12~44_combout  = ((\filt0|reg_12 [22] $ (\filt0|Add13~44_combout  $ (!\filt0|Add12~43 )))) # (GND)
// \filt0|Add12~45  = CARRY((\filt0|reg_12 [22] & ((\filt0|Add13~44_combout ) # (!\filt0|Add12~43 ))) # (!\filt0|reg_12 [22] & (\filt0|Add13~44_combout  & !\filt0|Add12~43 )))

	.dataa(\filt0|reg_12 [22]),
	.datab(\filt0|Add13~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~43 ),
	.combout(\filt0|Add12~44_combout ),
	.cout(\filt0|Add12~45 ));
// synopsys translate_off
defparam \filt0|Add12~44 .lut_mask = 16'h698E;
defparam \filt0|Add12~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
fiftyfivenm_lcell_comb \filt0|Add12~46 (
// Equation(s):
// \filt0|Add12~46_combout  = (\filt0|Add13~46_combout  & ((\filt0|reg_12 [23] & (\filt0|Add12~45  & VCC)) # (!\filt0|reg_12 [23] & (!\filt0|Add12~45 )))) # (!\filt0|Add13~46_combout  & ((\filt0|reg_12 [23] & (!\filt0|Add12~45 )) # (!\filt0|reg_12 [23] & 
// ((\filt0|Add12~45 ) # (GND)))))
// \filt0|Add12~47  = CARRY((\filt0|Add13~46_combout  & (!\filt0|reg_12 [23] & !\filt0|Add12~45 )) # (!\filt0|Add13~46_combout  & ((!\filt0|Add12~45 ) # (!\filt0|reg_12 [23]))))

	.dataa(\filt0|Add13~46_combout ),
	.datab(\filt0|reg_12 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~45 ),
	.combout(\filt0|Add12~46_combout ),
	.cout(\filt0|Add12~47 ));
// synopsys translate_off
defparam \filt0|Add12~46 .lut_mask = 16'h9617;
defparam \filt0|Add12~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
fiftyfivenm_lcell_comb \filt0|Add12~48 (
// Equation(s):
// \filt0|Add12~48_combout  = ((\filt0|reg_12 [24] $ (\filt0|Add13~48_combout  $ (!\filt0|Add12~47 )))) # (GND)
// \filt0|Add12~49  = CARRY((\filt0|reg_12 [24] & ((\filt0|Add13~48_combout ) # (!\filt0|Add12~47 ))) # (!\filt0|reg_12 [24] & (\filt0|Add13~48_combout  & !\filt0|Add12~47 )))

	.dataa(\filt0|reg_12 [24]),
	.datab(\filt0|Add13~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~47 ),
	.combout(\filt0|Add12~48_combout ),
	.cout(\filt0|Add12~49 ));
// synopsys translate_off
defparam \filt0|Add12~48 .lut_mask = 16'h698E;
defparam \filt0|Add12~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
fiftyfivenm_lcell_comb \filt0|Add12~50 (
// Equation(s):
// \filt0|Add12~50_combout  = (\filt0|Add13~50_combout  & ((\filt0|reg_12 [25] & (\filt0|Add12~49  & VCC)) # (!\filt0|reg_12 [25] & (!\filt0|Add12~49 )))) # (!\filt0|Add13~50_combout  & ((\filt0|reg_12 [25] & (!\filt0|Add12~49 )) # (!\filt0|reg_12 [25] & 
// ((\filt0|Add12~49 ) # (GND)))))
// \filt0|Add12~51  = CARRY((\filt0|Add13~50_combout  & (!\filt0|reg_12 [25] & !\filt0|Add12~49 )) # (!\filt0|Add13~50_combout  & ((!\filt0|Add12~49 ) # (!\filt0|reg_12 [25]))))

	.dataa(\filt0|Add13~50_combout ),
	.datab(\filt0|reg_12 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~49 ),
	.combout(\filt0|Add12~50_combout ),
	.cout(\filt0|Add12~51 ));
// synopsys translate_off
defparam \filt0|Add12~50 .lut_mask = 16'h9617;
defparam \filt0|Add12~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
fiftyfivenm_lcell_comb \filt0|Add12~52 (
// Equation(s):
// \filt0|Add12~52_combout  = ((\filt0|Add13~52_combout  $ (\filt0|reg_12 [26] $ (!\filt0|Add12~51 )))) # (GND)
// \filt0|Add12~53  = CARRY((\filt0|Add13~52_combout  & ((\filt0|reg_12 [26]) # (!\filt0|Add12~51 ))) # (!\filt0|Add13~52_combout  & (\filt0|reg_12 [26] & !\filt0|Add12~51 )))

	.dataa(\filt0|Add13~52_combout ),
	.datab(\filt0|reg_12 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~51 ),
	.combout(\filt0|Add12~52_combout ),
	.cout(\filt0|Add12~53 ));
// synopsys translate_off
defparam \filt0|Add12~52 .lut_mask = 16'h698E;
defparam \filt0|Add12~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
fiftyfivenm_lcell_comb \filt0|Add11~36 (
// Equation(s):
// \filt0|Add11~36_combout  = ((\filt0|Add12~36_combout  $ (\filt0|Add9~36_combout  $ (!\filt0|Add11~35 )))) # (GND)
// \filt0|Add11~37  = CARRY((\filt0|Add12~36_combout  & ((\filt0|Add9~36_combout ) # (!\filt0|Add11~35 ))) # (!\filt0|Add12~36_combout  & (\filt0|Add9~36_combout  & !\filt0|Add11~35 )))

	.dataa(\filt0|Add12~36_combout ),
	.datab(\filt0|Add9~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~35 ),
	.combout(\filt0|Add11~36_combout ),
	.cout(\filt0|Add11~37 ));
// synopsys translate_off
defparam \filt0|Add11~36 .lut_mask = 16'h698E;
defparam \filt0|Add11~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
fiftyfivenm_lcell_comb \filt0|Add11~38 (
// Equation(s):
// \filt0|Add11~38_combout  = (\filt0|Add9~38_combout  & ((\filt0|Add12~38_combout  & (\filt0|Add11~37  & VCC)) # (!\filt0|Add12~38_combout  & (!\filt0|Add11~37 )))) # (!\filt0|Add9~38_combout  & ((\filt0|Add12~38_combout  & (!\filt0|Add11~37 )) # 
// (!\filt0|Add12~38_combout  & ((\filt0|Add11~37 ) # (GND)))))
// \filt0|Add11~39  = CARRY((\filt0|Add9~38_combout  & (!\filt0|Add12~38_combout  & !\filt0|Add11~37 )) # (!\filt0|Add9~38_combout  & ((!\filt0|Add11~37 ) # (!\filt0|Add12~38_combout ))))

	.dataa(\filt0|Add9~38_combout ),
	.datab(\filt0|Add12~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~37 ),
	.combout(\filt0|Add11~38_combout ),
	.cout(\filt0|Add11~39 ));
// synopsys translate_off
defparam \filt0|Add11~38 .lut_mask = 16'h9617;
defparam \filt0|Add11~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
fiftyfivenm_lcell_comb \filt0|Add11~40 (
// Equation(s):
// \filt0|Add11~40_combout  = ((\filt0|Add12~40_combout  $ (\filt0|Add9~40_combout  $ (!\filt0|Add11~39 )))) # (GND)
// \filt0|Add11~41  = CARRY((\filt0|Add12~40_combout  & ((\filt0|Add9~40_combout ) # (!\filt0|Add11~39 ))) # (!\filt0|Add12~40_combout  & (\filt0|Add9~40_combout  & !\filt0|Add11~39 )))

	.dataa(\filt0|Add12~40_combout ),
	.datab(\filt0|Add9~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~39 ),
	.combout(\filt0|Add11~40_combout ),
	.cout(\filt0|Add11~41 ));
// synopsys translate_off
defparam \filt0|Add11~40 .lut_mask = 16'h698E;
defparam \filt0|Add11~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
fiftyfivenm_lcell_comb \filt0|Add11~42 (
// Equation(s):
// \filt0|Add11~42_combout  = (\filt0|Add9~42_combout  & ((\filt0|Add12~42_combout  & (\filt0|Add11~41  & VCC)) # (!\filt0|Add12~42_combout  & (!\filt0|Add11~41 )))) # (!\filt0|Add9~42_combout  & ((\filt0|Add12~42_combout  & (!\filt0|Add11~41 )) # 
// (!\filt0|Add12~42_combout  & ((\filt0|Add11~41 ) # (GND)))))
// \filt0|Add11~43  = CARRY((\filt0|Add9~42_combout  & (!\filt0|Add12~42_combout  & !\filt0|Add11~41 )) # (!\filt0|Add9~42_combout  & ((!\filt0|Add11~41 ) # (!\filt0|Add12~42_combout ))))

	.dataa(\filt0|Add9~42_combout ),
	.datab(\filt0|Add12~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~41 ),
	.combout(\filt0|Add11~42_combout ),
	.cout(\filt0|Add11~43 ));
// synopsys translate_off
defparam \filt0|Add11~42 .lut_mask = 16'h9617;
defparam \filt0|Add11~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
fiftyfivenm_lcell_comb \filt0|Add11~44 (
// Equation(s):
// \filt0|Add11~44_combout  = ((\filt0|Add12~44_combout  $ (\filt0|Add9~44_combout  $ (!\filt0|Add11~43 )))) # (GND)
// \filt0|Add11~45  = CARRY((\filt0|Add12~44_combout  & ((\filt0|Add9~44_combout ) # (!\filt0|Add11~43 ))) # (!\filt0|Add12~44_combout  & (\filt0|Add9~44_combout  & !\filt0|Add11~43 )))

	.dataa(\filt0|Add12~44_combout ),
	.datab(\filt0|Add9~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~43 ),
	.combout(\filt0|Add11~44_combout ),
	.cout(\filt0|Add11~45 ));
// synopsys translate_off
defparam \filt0|Add11~44 .lut_mask = 16'h698E;
defparam \filt0|Add11~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
fiftyfivenm_lcell_comb \filt0|Add11~46 (
// Equation(s):
// \filt0|Add11~46_combout  = (\filt0|Add12~46_combout  & ((\filt0|Add9~46_combout  & (\filt0|Add11~45  & VCC)) # (!\filt0|Add9~46_combout  & (!\filt0|Add11~45 )))) # (!\filt0|Add12~46_combout  & ((\filt0|Add9~46_combout  & (!\filt0|Add11~45 )) # 
// (!\filt0|Add9~46_combout  & ((\filt0|Add11~45 ) # (GND)))))
// \filt0|Add11~47  = CARRY((\filt0|Add12~46_combout  & (!\filt0|Add9~46_combout  & !\filt0|Add11~45 )) # (!\filt0|Add12~46_combout  & ((!\filt0|Add11~45 ) # (!\filt0|Add9~46_combout ))))

	.dataa(\filt0|Add12~46_combout ),
	.datab(\filt0|Add9~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~45 ),
	.combout(\filt0|Add11~46_combout ),
	.cout(\filt0|Add11~47 ));
// synopsys translate_off
defparam \filt0|Add11~46 .lut_mask = 16'h9617;
defparam \filt0|Add11~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
fiftyfivenm_lcell_comb \filt0|Add11~48 (
// Equation(s):
// \filt0|Add11~48_combout  = ((\filt0|Add9~48_combout  $ (\filt0|Add12~48_combout  $ (!\filt0|Add11~47 )))) # (GND)
// \filt0|Add11~49  = CARRY((\filt0|Add9~48_combout  & ((\filt0|Add12~48_combout ) # (!\filt0|Add11~47 ))) # (!\filt0|Add9~48_combout  & (\filt0|Add12~48_combout  & !\filt0|Add11~47 )))

	.dataa(\filt0|Add9~48_combout ),
	.datab(\filt0|Add12~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~47 ),
	.combout(\filt0|Add11~48_combout ),
	.cout(\filt0|Add11~49 ));
// synopsys translate_off
defparam \filt0|Add11~48 .lut_mask = 16'h698E;
defparam \filt0|Add11~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
fiftyfivenm_lcell_comb \filt0|Add11~50 (
// Equation(s):
// \filt0|Add11~50_combout  = (\filt0|Add12~50_combout  & ((\filt0|Add9~50_combout  & (\filt0|Add11~49  & VCC)) # (!\filt0|Add9~50_combout  & (!\filt0|Add11~49 )))) # (!\filt0|Add12~50_combout  & ((\filt0|Add9~50_combout  & (!\filt0|Add11~49 )) # 
// (!\filt0|Add9~50_combout  & ((\filt0|Add11~49 ) # (GND)))))
// \filt0|Add11~51  = CARRY((\filt0|Add12~50_combout  & (!\filt0|Add9~50_combout  & !\filt0|Add11~49 )) # (!\filt0|Add12~50_combout  & ((!\filt0|Add11~49 ) # (!\filt0|Add9~50_combout ))))

	.dataa(\filt0|Add12~50_combout ),
	.datab(\filt0|Add9~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~49 ),
	.combout(\filt0|Add11~50_combout ),
	.cout(\filt0|Add11~51 ));
// synopsys translate_off
defparam \filt0|Add11~50 .lut_mask = 16'h9617;
defparam \filt0|Add11~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
fiftyfivenm_lcell_comb \filt0|Add11~52 (
// Equation(s):
// \filt0|Add11~52_combout  = ((\filt0|Add9~52_combout  $ (\filt0|Add12~52_combout  $ (!\filt0|Add11~51 )))) # (GND)
// \filt0|Add11~53  = CARRY((\filt0|Add9~52_combout  & ((\filt0|Add12~52_combout ) # (!\filt0|Add11~51 ))) # (!\filt0|Add9~52_combout  & (\filt0|Add12~52_combout  & !\filt0|Add11~51 )))

	.dataa(\filt0|Add9~52_combout ),
	.datab(\filt0|Add12~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~51 ),
	.combout(\filt0|Add11~52_combout ),
	.cout(\filt0|Add11~53 ));
// synopsys translate_off
defparam \filt0|Add11~52 .lut_mask = 16'h698E;
defparam \filt0|Add11~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y26_N29
dffeas \filt0|reg_div8[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[24]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[24] .is_wysiwyg = "true";
defparam \filt0|reg_div8[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N25
dffeas \filt0|reg_div8[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[22]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[22] .is_wysiwyg = "true";
defparam \filt0|reg_div8[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N23
dffeas \filt0|reg_div8[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[21]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[21] .is_wysiwyg = "true";
defparam \filt0|reg_div8[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N21
dffeas \filt0|reg_div8[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[20]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[20] .is_wysiwyg = "true";
defparam \filt0|reg_div8[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N17
dffeas \filt0|reg_div8[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[18]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[18] .is_wysiwyg = "true";
defparam \filt0|reg_div8[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
fiftyfivenm_lcell_comb \filt0|Add7~36 (
// Equation(s):
// \filt0|Add7~36_combout  = ((\filt0|reg_7 [18] $ (\filt0|reg_div8 [18] $ (!\filt0|Add7~35 )))) # (GND)
// \filt0|Add7~37  = CARRY((\filt0|reg_7 [18] & ((\filt0|reg_div8 [18]) # (!\filt0|Add7~35 ))) # (!\filt0|reg_7 [18] & (\filt0|reg_div8 [18] & !\filt0|Add7~35 )))

	.dataa(\filt0|reg_7 [18]),
	.datab(\filt0|reg_div8 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~35 ),
	.combout(\filt0|Add7~36_combout ),
	.cout(\filt0|Add7~37 ));
// synopsys translate_off
defparam \filt0|Add7~36 .lut_mask = 16'h698E;
defparam \filt0|Add7~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
fiftyfivenm_lcell_comb \filt0|Add7~38 (
// Equation(s):
// \filt0|Add7~38_combout  = (\filt0|reg_7 [19] & ((\filt0|reg_div8 [19] & (\filt0|Add7~37  & VCC)) # (!\filt0|reg_div8 [19] & (!\filt0|Add7~37 )))) # (!\filt0|reg_7 [19] & ((\filt0|reg_div8 [19] & (!\filt0|Add7~37 )) # (!\filt0|reg_div8 [19] & 
// ((\filt0|Add7~37 ) # (GND)))))
// \filt0|Add7~39  = CARRY((\filt0|reg_7 [19] & (!\filt0|reg_div8 [19] & !\filt0|Add7~37 )) # (!\filt0|reg_7 [19] & ((!\filt0|Add7~37 ) # (!\filt0|reg_div8 [19]))))

	.dataa(\filt0|reg_7 [19]),
	.datab(\filt0|reg_div8 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~37 ),
	.combout(\filt0|Add7~38_combout ),
	.cout(\filt0|Add7~39 ));
// synopsys translate_off
defparam \filt0|Add7~38 .lut_mask = 16'h9617;
defparam \filt0|Add7~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
fiftyfivenm_lcell_comb \filt0|Add7~40 (
// Equation(s):
// \filt0|Add7~40_combout  = ((\filt0|reg_div8 [20] $ (\filt0|reg_7 [20] $ (!\filt0|Add7~39 )))) # (GND)
// \filt0|Add7~41  = CARRY((\filt0|reg_div8 [20] & ((\filt0|reg_7 [20]) # (!\filt0|Add7~39 ))) # (!\filt0|reg_div8 [20] & (\filt0|reg_7 [20] & !\filt0|Add7~39 )))

	.dataa(\filt0|reg_div8 [20]),
	.datab(\filt0|reg_7 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~39 ),
	.combout(\filt0|Add7~40_combout ),
	.cout(\filt0|Add7~41 ));
// synopsys translate_off
defparam \filt0|Add7~40 .lut_mask = 16'h698E;
defparam \filt0|Add7~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
fiftyfivenm_lcell_comb \filt0|Add7~42 (
// Equation(s):
// \filt0|Add7~42_combout  = (\filt0|reg_7 [21] & ((\filt0|reg_div8 [21] & (\filt0|Add7~41  & VCC)) # (!\filt0|reg_div8 [21] & (!\filt0|Add7~41 )))) # (!\filt0|reg_7 [21] & ((\filt0|reg_div8 [21] & (!\filt0|Add7~41 )) # (!\filt0|reg_div8 [21] & 
// ((\filt0|Add7~41 ) # (GND)))))
// \filt0|Add7~43  = CARRY((\filt0|reg_7 [21] & (!\filt0|reg_div8 [21] & !\filt0|Add7~41 )) # (!\filt0|reg_7 [21] & ((!\filt0|Add7~41 ) # (!\filt0|reg_div8 [21]))))

	.dataa(\filt0|reg_7 [21]),
	.datab(\filt0|reg_div8 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~41 ),
	.combout(\filt0|Add7~42_combout ),
	.cout(\filt0|Add7~43 ));
// synopsys translate_off
defparam \filt0|Add7~42 .lut_mask = 16'h9617;
defparam \filt0|Add7~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
fiftyfivenm_lcell_comb \filt0|Add7~44 (
// Equation(s):
// \filt0|Add7~44_combout  = ((\filt0|reg_7 [22] $ (\filt0|reg_div8 [22] $ (!\filt0|Add7~43 )))) # (GND)
// \filt0|Add7~45  = CARRY((\filt0|reg_7 [22] & ((\filt0|reg_div8 [22]) # (!\filt0|Add7~43 ))) # (!\filt0|reg_7 [22] & (\filt0|reg_div8 [22] & !\filt0|Add7~43 )))

	.dataa(\filt0|reg_7 [22]),
	.datab(\filt0|reg_div8 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~43 ),
	.combout(\filt0|Add7~44_combout ),
	.cout(\filt0|Add7~45 ));
// synopsys translate_off
defparam \filt0|Add7~44 .lut_mask = 16'h698E;
defparam \filt0|Add7~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
fiftyfivenm_lcell_comb \filt0|Add7~46 (
// Equation(s):
// \filt0|Add7~46_combout  = (\filt0|reg_7 [23] & ((\filt0|reg_div8 [23] & (\filt0|Add7~45  & VCC)) # (!\filt0|reg_div8 [23] & (!\filt0|Add7~45 )))) # (!\filt0|reg_7 [23] & ((\filt0|reg_div8 [23] & (!\filt0|Add7~45 )) # (!\filt0|reg_div8 [23] & 
// ((\filt0|Add7~45 ) # (GND)))))
// \filt0|Add7~47  = CARRY((\filt0|reg_7 [23] & (!\filt0|reg_div8 [23] & !\filt0|Add7~45 )) # (!\filt0|reg_7 [23] & ((!\filt0|Add7~45 ) # (!\filt0|reg_div8 [23]))))

	.dataa(\filt0|reg_7 [23]),
	.datab(\filt0|reg_div8 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~45 ),
	.combout(\filt0|Add7~46_combout ),
	.cout(\filt0|Add7~47 ));
// synopsys translate_off
defparam \filt0|Add7~46 .lut_mask = 16'h9617;
defparam \filt0|Add7~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
fiftyfivenm_lcell_comb \filt0|Add7~48 (
// Equation(s):
// \filt0|Add7~48_combout  = ((\filt0|reg_7 [24] $ (\filt0|reg_div8 [24] $ (!\filt0|Add7~47 )))) # (GND)
// \filt0|Add7~49  = CARRY((\filt0|reg_7 [24] & ((\filt0|reg_div8 [24]) # (!\filt0|Add7~47 ))) # (!\filt0|reg_7 [24] & (\filt0|reg_div8 [24] & !\filt0|Add7~47 )))

	.dataa(\filt0|reg_7 [24]),
	.datab(\filt0|reg_div8 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~47 ),
	.combout(\filt0|Add7~48_combout ),
	.cout(\filt0|Add7~49 ));
// synopsys translate_off
defparam \filt0|Add7~48 .lut_mask = 16'h698E;
defparam \filt0|Add7~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
fiftyfivenm_lcell_comb \filt0|Add7~50 (
// Equation(s):
// \filt0|Add7~50_combout  = (\filt0|reg_7 [25] & ((\filt0|reg_div8 [25] & (\filt0|Add7~49  & VCC)) # (!\filt0|reg_div8 [25] & (!\filt0|Add7~49 )))) # (!\filt0|reg_7 [25] & ((\filt0|reg_div8 [25] & (!\filt0|Add7~49 )) # (!\filt0|reg_div8 [25] & 
// ((\filt0|Add7~49 ) # (GND)))))
// \filt0|Add7~51  = CARRY((\filt0|reg_7 [25] & (!\filt0|reg_div8 [25] & !\filt0|Add7~49 )) # (!\filt0|reg_7 [25] & ((!\filt0|Add7~49 ) # (!\filt0|reg_div8 [25]))))

	.dataa(\filt0|reg_7 [25]),
	.datab(\filt0|reg_div8 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~49 ),
	.combout(\filt0|Add7~50_combout ),
	.cout(\filt0|Add7~51 ));
// synopsys translate_off
defparam \filt0|Add7~50 .lut_mask = 16'h9617;
defparam \filt0|Add7~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
fiftyfivenm_lcell_comb \filt0|Add7~52 (
// Equation(s):
// \filt0|Add7~52_combout  = ((\filt0|reg_div8 [26] $ (\filt0|reg_7 [26] $ (!\filt0|Add7~51 )))) # (GND)
// \filt0|Add7~53  = CARRY((\filt0|reg_div8 [26] & ((\filt0|reg_7 [26]) # (!\filt0|Add7~51 ))) # (!\filt0|reg_div8 [26] & (\filt0|reg_7 [26] & !\filt0|Add7~51 )))

	.dataa(\filt0|reg_div8 [26]),
	.datab(\filt0|reg_7 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~51 ),
	.combout(\filt0|Add7~52_combout ),
	.cout(\filt0|Add7~53 ));
// synopsys translate_off
defparam \filt0|Add7~52 .lut_mask = 16'h698E;
defparam \filt0|Add7~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
fiftyfivenm_lcell_comb \filt0|reg_div16[18]~68 (
// Equation(s):
// \filt0|reg_div16[18]~68_combout  = ((\filt0|Add7~36_combout  $ (\filt0|Add11~36_combout  $ (!\filt0|reg_div16[17]~67 )))) # (GND)
// \filt0|reg_div16[18]~69  = CARRY((\filt0|Add7~36_combout  & ((\filt0|Add11~36_combout ) # (!\filt0|reg_div16[17]~67 ))) # (!\filt0|Add7~36_combout  & (\filt0|Add11~36_combout  & !\filt0|reg_div16[17]~67 )))

	.dataa(\filt0|Add7~36_combout ),
	.datab(\filt0|Add11~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[17]~67 ),
	.combout(\filt0|reg_div16[18]~68_combout ),
	.cout(\filt0|reg_div16[18]~69 ));
// synopsys translate_off
defparam \filt0|reg_div16[18]~68 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
fiftyfivenm_lcell_comb \filt0|reg_div16[19]~70 (
// Equation(s):
// \filt0|reg_div16[19]~70_combout  = (\filt0|Add7~38_combout  & ((\filt0|Add11~38_combout  & (\filt0|reg_div16[18]~69  & VCC)) # (!\filt0|Add11~38_combout  & (!\filt0|reg_div16[18]~69 )))) # (!\filt0|Add7~38_combout  & ((\filt0|Add11~38_combout  & 
// (!\filt0|reg_div16[18]~69 )) # (!\filt0|Add11~38_combout  & ((\filt0|reg_div16[18]~69 ) # (GND)))))
// \filt0|reg_div16[19]~71  = CARRY((\filt0|Add7~38_combout  & (!\filt0|Add11~38_combout  & !\filt0|reg_div16[18]~69 )) # (!\filt0|Add7~38_combout  & ((!\filt0|reg_div16[18]~69 ) # (!\filt0|Add11~38_combout ))))

	.dataa(\filt0|Add7~38_combout ),
	.datab(\filt0|Add11~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[18]~69 ),
	.combout(\filt0|reg_div16[19]~70_combout ),
	.cout(\filt0|reg_div16[19]~71 ));
// synopsys translate_off
defparam \filt0|reg_div16[19]~70 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
fiftyfivenm_lcell_comb \filt0|reg_div16[20]~72 (
// Equation(s):
// \filt0|reg_div16[20]~72_combout  = ((\filt0|Add7~40_combout  $ (\filt0|Add11~40_combout  $ (!\filt0|reg_div16[19]~71 )))) # (GND)
// \filt0|reg_div16[20]~73  = CARRY((\filt0|Add7~40_combout  & ((\filt0|Add11~40_combout ) # (!\filt0|reg_div16[19]~71 ))) # (!\filt0|Add7~40_combout  & (\filt0|Add11~40_combout  & !\filt0|reg_div16[19]~71 )))

	.dataa(\filt0|Add7~40_combout ),
	.datab(\filt0|Add11~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[19]~71 ),
	.combout(\filt0|reg_div16[20]~72_combout ),
	.cout(\filt0|reg_div16[20]~73 ));
// synopsys translate_off
defparam \filt0|reg_div16[20]~72 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
fiftyfivenm_lcell_comb \filt0|reg_div16[21]~74 (
// Equation(s):
// \filt0|reg_div16[21]~74_combout  = (\filt0|Add7~42_combout  & ((\filt0|Add11~42_combout  & (\filt0|reg_div16[20]~73  & VCC)) # (!\filt0|Add11~42_combout  & (!\filt0|reg_div16[20]~73 )))) # (!\filt0|Add7~42_combout  & ((\filt0|Add11~42_combout  & 
// (!\filt0|reg_div16[20]~73 )) # (!\filt0|Add11~42_combout  & ((\filt0|reg_div16[20]~73 ) # (GND)))))
// \filt0|reg_div16[21]~75  = CARRY((\filt0|Add7~42_combout  & (!\filt0|Add11~42_combout  & !\filt0|reg_div16[20]~73 )) # (!\filt0|Add7~42_combout  & ((!\filt0|reg_div16[20]~73 ) # (!\filt0|Add11~42_combout ))))

	.dataa(\filt0|Add7~42_combout ),
	.datab(\filt0|Add11~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[20]~73 ),
	.combout(\filt0|reg_div16[21]~74_combout ),
	.cout(\filt0|reg_div16[21]~75 ));
// synopsys translate_off
defparam \filt0|reg_div16[21]~74 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
fiftyfivenm_lcell_comb \filt0|reg_div16[22]~76 (
// Equation(s):
// \filt0|reg_div16[22]~76_combout  = ((\filt0|Add11~44_combout  $ (\filt0|Add7~44_combout  $ (!\filt0|reg_div16[21]~75 )))) # (GND)
// \filt0|reg_div16[22]~77  = CARRY((\filt0|Add11~44_combout  & ((\filt0|Add7~44_combout ) # (!\filt0|reg_div16[21]~75 ))) # (!\filt0|Add11~44_combout  & (\filt0|Add7~44_combout  & !\filt0|reg_div16[21]~75 )))

	.dataa(\filt0|Add11~44_combout ),
	.datab(\filt0|Add7~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[21]~75 ),
	.combout(\filt0|reg_div16[22]~76_combout ),
	.cout(\filt0|reg_div16[22]~77 ));
// synopsys translate_off
defparam \filt0|reg_div16[22]~76 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
fiftyfivenm_lcell_comb \filt0|reg_div16[23]~78 (
// Equation(s):
// \filt0|reg_div16[23]~78_combout  = (\filt0|Add11~46_combout  & ((\filt0|Add7~46_combout  & (\filt0|reg_div16[22]~77  & VCC)) # (!\filt0|Add7~46_combout  & (!\filt0|reg_div16[22]~77 )))) # (!\filt0|Add11~46_combout  & ((\filt0|Add7~46_combout  & 
// (!\filt0|reg_div16[22]~77 )) # (!\filt0|Add7~46_combout  & ((\filt0|reg_div16[22]~77 ) # (GND)))))
// \filt0|reg_div16[23]~79  = CARRY((\filt0|Add11~46_combout  & (!\filt0|Add7~46_combout  & !\filt0|reg_div16[22]~77 )) # (!\filt0|Add11~46_combout  & ((!\filt0|reg_div16[22]~77 ) # (!\filt0|Add7~46_combout ))))

	.dataa(\filt0|Add11~46_combout ),
	.datab(\filt0|Add7~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[22]~77 ),
	.combout(\filt0|reg_div16[23]~78_combout ),
	.cout(\filt0|reg_div16[23]~79 ));
// synopsys translate_off
defparam \filt0|reg_div16[23]~78 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
fiftyfivenm_lcell_comb \filt0|reg_div16[24]~80 (
// Equation(s):
// \filt0|reg_div16[24]~80_combout  = ((\filt0|Add7~48_combout  $ (\filt0|Add11~48_combout  $ (!\filt0|reg_div16[23]~79 )))) # (GND)
// \filt0|reg_div16[24]~81  = CARRY((\filt0|Add7~48_combout  & ((\filt0|Add11~48_combout ) # (!\filt0|reg_div16[23]~79 ))) # (!\filt0|Add7~48_combout  & (\filt0|Add11~48_combout  & !\filt0|reg_div16[23]~79 )))

	.dataa(\filt0|Add7~48_combout ),
	.datab(\filt0|Add11~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[23]~79 ),
	.combout(\filt0|reg_div16[24]~80_combout ),
	.cout(\filt0|reg_div16[24]~81 ));
// synopsys translate_off
defparam \filt0|reg_div16[24]~80 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
fiftyfivenm_lcell_comb \filt0|reg_div16[25]~82 (
// Equation(s):
// \filt0|reg_div16[25]~82_combout  = (\filt0|Add11~50_combout  & ((\filt0|Add7~50_combout  & (\filt0|reg_div16[24]~81  & VCC)) # (!\filt0|Add7~50_combout  & (!\filt0|reg_div16[24]~81 )))) # (!\filt0|Add11~50_combout  & ((\filt0|Add7~50_combout  & 
// (!\filt0|reg_div16[24]~81 )) # (!\filt0|Add7~50_combout  & ((\filt0|reg_div16[24]~81 ) # (GND)))))
// \filt0|reg_div16[25]~83  = CARRY((\filt0|Add11~50_combout  & (!\filt0|Add7~50_combout  & !\filt0|reg_div16[24]~81 )) # (!\filt0|Add11~50_combout  & ((!\filt0|reg_div16[24]~81 ) # (!\filt0|Add7~50_combout ))))

	.dataa(\filt0|Add11~50_combout ),
	.datab(\filt0|Add7~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[24]~81 ),
	.combout(\filt0|reg_div16[25]~82_combout ),
	.cout(\filt0|reg_div16[25]~83 ));
// synopsys translate_off
defparam \filt0|reg_div16[25]~82 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
fiftyfivenm_lcell_comb \filt0|reg_div16[26]~84 (
// Equation(s):
// \filt0|reg_div16[26]~84_combout  = ((\filt0|Add11~52_combout  $ (\filt0|Add7~52_combout  $ (!\filt0|reg_div16[25]~83 )))) # (GND)
// \filt0|reg_div16[26]~85  = CARRY((\filt0|Add11~52_combout  & ((\filt0|Add7~52_combout ) # (!\filt0|reg_div16[25]~83 ))) # (!\filt0|Add11~52_combout  & (\filt0|Add7~52_combout  & !\filt0|reg_div16[25]~83 )))

	.dataa(\filt0|Add11~52_combout ),
	.datab(\filt0|Add7~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[25]~83 ),
	.combout(\filt0|reg_div16[26]~84_combout ),
	.cout(\filt0|reg_div16[26]~85 ));
// synopsys translate_off
defparam \filt0|reg_div16[26]~84 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N1
dffeas \filt0|reg_div16[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[26] .is_wysiwyg = "true";
defparam \filt0|reg_div16[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N15
dffeas \filt0|reg_q[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[22]~feeder_combout ),
	.asdata(\filt0|reg_div16 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[22] .is_wysiwyg = "true";
defparam \filt0|reg_q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
fiftyfivenm_lcell_comb \mem0|d~9 (
// Equation(s):
// \mem0|d~9_combout  = (\mem0|trigged~q  & ((\lfsr1|out [22]))) # (!\mem0|trigged~q  & (\filt0|reg_q [22]))

	.dataa(gnd),
	.datab(\mem0|trigged~q ),
	.datac(\filt0|reg_q [22]),
	.datad(\lfsr1|out [22]),
	.cin(gnd),
	.combout(\mem0|d~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~9 .lut_mask = 16'hFC30;
defparam \mem0|d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N11
dffeas \mem0|d[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[22] .is_wysiwyg = "true";
defparam \mem0|d[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\AUDIO_WCLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~q ),
	.clr1(gnd),
	.portadatain({\mem0|d [22],\mem0|d [21],\mem0|d [20],\mem0|d [19],\mem0|d [18],\mem0|d [17],\mem0|d [16],\mem0|d [15],\mem0|d [14]}),
	.portaaddr({\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\mem0|rd_ptr [9],\mem0|rd_ptr [8],\mem0|rd_ptr [7],\mem0|rd_ptr [6],\mem0|rd_ptr [5],\mem0|rd_ptr [4],\mem0|rd_ptr [3],\mem0|rd_ptr [2],\mem0|rd_ptr [1],\mem0|rd_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component|altsyncram_ear1:auto_generated|ALTSYNCRAM";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 9;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "clear0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 9;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 1023;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 1024;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
fiftyfivenm_lcell_comb \filt0|reg_div2[15]~63 (
// Equation(s):
// \filt0|reg_div2[15]~63_combout  = (\filt0|reg_0 [15] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15] & (\filt0|reg_div2[14]~62  & VCC)) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15] & 
// (!\filt0|reg_div2[14]~62 )))) # (!\filt0|reg_0 [15] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15] & (!\filt0|reg_div2[14]~62 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15] & 
// ((\filt0|reg_div2[14]~62 ) # (GND)))))
// \filt0|reg_div2[15]~64  = CARRY((\filt0|reg_0 [15] & (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15] & !\filt0|reg_div2[14]~62 )) # (!\filt0|reg_0 [15] & ((!\filt0|reg_div2[14]~62 ) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15]))))

	.dataa(\filt0|reg_0 [15]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[14]~62 ),
	.combout(\filt0|reg_div2[15]~63_combout ),
	.cout(\filt0|reg_div2[15]~64 ));
// synopsys translate_off
defparam \filt0|reg_div2[15]~63 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y26_N15
dffeas \filt0|reg_div2[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[15] .is_wysiwyg = "true";
defparam \filt0|reg_div2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N29
dffeas \filt0|reg_div4[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[23]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[23] .is_wysiwyg = "true";
defparam \filt0|reg_div4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
fiftyfivenm_lcell_comb \filt0|Mux10~0 (
// Equation(s):
// \filt0|Mux10~0_combout  = (\SW[1]~input_o  & (((\filt0|reg_div4 [23]) # (\SW[0]~input_o )))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21] & ((!\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21]),
	.datac(\filt0|reg_div4 [23]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux10~0 .lut_mask = 16'hAAE4;
defparam \filt0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
fiftyfivenm_lcell_comb \filt0|Mux10~1 (
// Equation(s):
// \filt0|Mux10~1_combout  = (\SW[0]~input_o  & ((\filt0|Mux10~0_combout  & (\filt0|reg_div8 [24])) # (!\filt0|Mux10~0_combout  & ((\filt0|reg_div2 [22]))))) # (!\SW[0]~input_o  & (\filt0|Mux10~0_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\filt0|Mux10~0_combout ),
	.datac(\filt0|reg_div8 [24]),
	.datad(\filt0|reg_div2 [22]),
	.cin(gnd),
	.combout(\filt0|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux10~1 .lut_mask = 16'hE6C4;
defparam \filt0|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
fiftyfivenm_lcell_comb \filt0|reg_q[21]~feeder (
// Equation(s):
// \filt0|reg_q[21]~feeder_combout  = \filt0|Mux10~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[21]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \filt0|reg_div16[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[25] .is_wysiwyg = "true";
defparam \filt0|reg_div16[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N17
dffeas \filt0|reg_q[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[21]~feeder_combout ),
	.asdata(\filt0|reg_div16 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[21] .is_wysiwyg = "true";
defparam \filt0|reg_q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
fiftyfivenm_lcell_comb \mem0|d~10 (
// Equation(s):
// \mem0|d~10_combout  = (\mem0|trigged~q  & ((\lfsr1|out [21]))) # (!\mem0|trigged~q  & (\filt0|reg_q [21]))

	.dataa(gnd),
	.datab(\filt0|reg_q [21]),
	.datac(\lfsr1|out [21]),
	.datad(\mem0|trigged~q ),
	.cin(gnd),
	.combout(\mem0|d~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~10 .lut_mask = 16'hF0CC;
defparam \mem0|d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N25
dffeas \mem0|d[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[21] .is_wysiwyg = "true";
defparam \mem0|d[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N0
fiftyfivenm_lcell_comb \filt0|reg_0~10 (
// Equation(s):
// \filt0|reg_0~10_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\filt0|reg_0~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N1
dffeas \filt0|reg_0[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[21] .is_wysiwyg = "true";
defparam \filt0|reg_0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N16
fiftyfivenm_lcell_comb \filt0|reg_1~10 (
// Equation(s):
// \filt0|reg_1~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_0 [21]),
	.cin(gnd),
	.combout(\filt0|reg_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N17
dffeas \filt0|reg_1[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[21] .is_wysiwyg = "true";
defparam \filt0|reg_1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N12
fiftyfivenm_lcell_comb \filt0|reg_2~10 (
// Equation(s):
// \filt0|reg_2~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_1 [21]),
	.cin(gnd),
	.combout(\filt0|reg_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N13
dffeas \filt0|reg_2[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[21] .is_wysiwyg = "true";
defparam \filt0|reg_2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N10
fiftyfivenm_lcell_comb \filt0|reg_3~10 (
// Equation(s):
// \filt0|reg_3~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_2 [21]),
	.cin(gnd),
	.combout(\filt0|reg_3~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N11
dffeas \filt0|reg_3[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[21] .is_wysiwyg = "true";
defparam \filt0|reg_3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N24
fiftyfivenm_lcell_comb \filt0|reg_4~10 (
// Equation(s):
// \filt0|reg_4~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_3 [21]),
	.cin(gnd),
	.combout(\filt0|reg_4~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N25
dffeas \filt0|reg_4[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[21] .is_wysiwyg = "true";
defparam \filt0|reg_4[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N18
fiftyfivenm_lcell_comb \filt0|reg_5~10 (
// Equation(s):
// \filt0|reg_5~10_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_4 [21]),
	.cin(gnd),
	.combout(\filt0|reg_5~10_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~10 .lut_mask = 16'hAA00;
defparam \filt0|reg_5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N19
dffeas \filt0|reg_5[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[21] .is_wysiwyg = "true";
defparam \filt0|reg_5[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N27
dffeas \filt0|reg_div8[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[23]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[23] .is_wysiwyg = "true";
defparam \filt0|reg_div8[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
fiftyfivenm_lcell_comb \filt0|Mux11~0 (
// Equation(s):
// \filt0|Mux11~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\filt0|reg_div2 [21]))) # (!\SW[0]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [20]))))

	.dataa(\SW[1]~input_o ),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [20]),
	.datac(\filt0|reg_div2 [21]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux11~0 .lut_mask = 16'hFA44;
defparam \filt0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
fiftyfivenm_lcell_comb \filt0|Mux11~1 (
// Equation(s):
// \filt0|Mux11~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux11~0_combout  & (\filt0|reg_div8 [23])) # (!\filt0|Mux11~0_combout  & ((\filt0|reg_div4 [22]))))) # (!\SW[1]~input_o  & (((\filt0|Mux11~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|reg_div8 [23]),
	.datac(\filt0|reg_div4 [22]),
	.datad(\filt0|Mux11~0_combout ),
	.cin(gnd),
	.combout(\filt0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux11~1 .lut_mask = 16'hDDA0;
defparam \filt0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
fiftyfivenm_lcell_comb \filt0|reg_q[20]~feeder (
// Equation(s):
// \filt0|reg_q[20]~feeder_combout  = \filt0|Mux11~1_combout 

	.dataa(gnd),
	.datab(\filt0|Mux11~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[20]~feeder .lut_mask = 16'hCCCC;
defparam \filt0|reg_q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \filt0|reg_div16[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[24] .is_wysiwyg = "true";
defparam \filt0|reg_div16[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N27
dffeas \filt0|reg_q[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[20]~feeder_combout ),
	.asdata(\filt0|reg_div16 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[20] .is_wysiwyg = "true";
defparam \filt0|reg_q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
fiftyfivenm_lcell_comb \mem0|d~11 (
// Equation(s):
// \mem0|d~11_combout  = (\mem0|trigged~q  & ((\lfsr1|out [20]))) # (!\mem0|trigged~q  & (\filt0|reg_q [20]))

	.dataa(gnd),
	.datab(\mem0|trigged~q ),
	.datac(\filt0|reg_q [20]),
	.datad(\lfsr1|out [20]),
	.cin(gnd),
	.combout(\mem0|d~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~11 .lut_mask = 16'hFC30;
defparam \mem0|d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N7
dffeas \mem0|d[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[20] .is_wysiwyg = "true";
defparam \mem0|d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
fiftyfivenm_lcell_comb \filt0|reg_0~11 (
// Equation(s):
// \filt0|reg_0~11_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [20])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\filt0|reg_0~11_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~11 .lut_mask = 16'hAA00;
defparam \filt0|reg_0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N7
dffeas \filt0|reg_0[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[20] .is_wysiwyg = "true";
defparam \filt0|reg_0[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N25
dffeas \filt0|reg_div2[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[20] .is_wysiwyg = "true";
defparam \filt0|reg_div2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
fiftyfivenm_lcell_comb \filt0|Mux12~0 (
// Equation(s):
// \filt0|Mux12~0_combout  = (\SW[1]~input_o  & ((\filt0|reg_div4 [21]) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19] & !\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|reg_div4 [21]),
	.datac(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux12~0 .lut_mask = 16'hAAD8;
defparam \filt0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
fiftyfivenm_lcell_comb \filt0|Mux12~1 (
// Equation(s):
// \filt0|Mux12~1_combout  = (\SW[0]~input_o  & ((\filt0|Mux12~0_combout  & ((\filt0|reg_div8 [22]))) # (!\filt0|Mux12~0_combout  & (\filt0|reg_div2 [20])))) # (!\SW[0]~input_o  & (((\filt0|Mux12~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\filt0|reg_div2 [20]),
	.datac(\filt0|Mux12~0_combout ),
	.datad(\filt0|reg_div8 [22]),
	.cin(gnd),
	.combout(\filt0|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux12~1 .lut_mask = 16'hF858;
defparam \filt0|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
fiftyfivenm_lcell_comb \filt0|reg_q[19]~feeder (
// Equation(s):
// \filt0|reg_q[19]~feeder_combout  = \filt0|Mux12~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux12~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[19]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N27
dffeas \filt0|reg_div16[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[23] .is_wysiwyg = "true";
defparam \filt0|reg_div16[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N25
dffeas \filt0|reg_q[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[19]~feeder_combout ),
	.asdata(\filt0|reg_div16 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[19] .is_wysiwyg = "true";
defparam \filt0|reg_q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
fiftyfivenm_lcell_comb \mem0|d~12 (
// Equation(s):
// \mem0|d~12_combout  = (\mem0|trigged~q  & ((\lfsr1|out [19]))) # (!\mem0|trigged~q  & (\filt0|reg_q [19]))

	.dataa(gnd),
	.datab(\filt0|reg_q [19]),
	.datac(\lfsr1|out [19]),
	.datad(\mem0|trigged~q ),
	.cin(gnd),
	.combout(\mem0|d~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~12 .lut_mask = 16'hF0CC;
defparam \mem0|d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N5
dffeas \mem0|d[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[19] .is_wysiwyg = "true";
defparam \mem0|d[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
fiftyfivenm_lcell_comb \filt0|Mux13~0 (
// Equation(s):
// \filt0|Mux13~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o ) # (\filt0|reg_div2 [19])))) # (!\SW[0]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [18] & (!\SW[1]~input_o )))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [18]),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div2 [19]),
	.cin(gnd),
	.combout(\filt0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux13~0 .lut_mask = 16'hCEC2;
defparam \filt0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
fiftyfivenm_lcell_comb \filt0|Mux13~1 (
// Equation(s):
// \filt0|Mux13~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux13~0_combout  & (\filt0|reg_div8 [21])) # (!\filt0|Mux13~0_combout  & ((\filt0|reg_div4 [20]))))) # (!\SW[1]~input_o  & (\filt0|Mux13~0_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|Mux13~0_combout ),
	.datac(\filt0|reg_div8 [21]),
	.datad(\filt0|reg_div4 [20]),
	.cin(gnd),
	.combout(\filt0|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux13~1 .lut_mask = 16'hE6C4;
defparam \filt0|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N12
fiftyfivenm_lcell_comb \filt0|reg_q[18]~feeder (
// Equation(s):
// \filt0|reg_q[18]~feeder_combout  = \filt0|Mux13~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux13~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[18]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N25
dffeas \filt0|reg_div16[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[22] .is_wysiwyg = "true";
defparam \filt0|reg_div16[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N13
dffeas \filt0|reg_q[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[18]~feeder_combout ),
	.asdata(\filt0|reg_div16 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[18] .is_wysiwyg = "true";
defparam \filt0|reg_q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
fiftyfivenm_lcell_comb \mem0|d~13 (
// Equation(s):
// \mem0|d~13_combout  = (\mem0|trigged~q  & ((\lfsr1|out [18]))) # (!\mem0|trigged~q  & (\filt0|reg_q [18]))

	.dataa(gnd),
	.datab(\mem0|trigged~q ),
	.datac(\filt0|reg_q [18]),
	.datad(\lfsr1|out [18]),
	.cin(gnd),
	.combout(\mem0|d~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~13 .lut_mask = 16'hFC30;
defparam \mem0|d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N11
dffeas \mem0|d[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[18] .is_wysiwyg = "true";
defparam \mem0|d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
fiftyfivenm_lcell_comb \filt0|Mux14~0 (
// Equation(s):
// \filt0|Mux14~0_combout  = (\SW[1]~input_o  & (((\filt0|reg_div4 [19]) # (\SW[0]~input_o )))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17] & ((!\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [17]),
	.datac(\filt0|reg_div4 [19]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux14~0 .lut_mask = 16'hAAE4;
defparam \filt0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
fiftyfivenm_lcell_comb \filt0|Mux14~1 (
// Equation(s):
// \filt0|Mux14~1_combout  = (\filt0|Mux14~0_combout  & ((\filt0|reg_div8 [20]) # ((!\SW[0]~input_o )))) # (!\filt0|Mux14~0_combout  & (((\filt0|reg_div2 [18] & \SW[0]~input_o ))))

	.dataa(\filt0|Mux14~0_combout ),
	.datab(\filt0|reg_div8 [20]),
	.datac(\filt0|reg_div2 [18]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux14~1 .lut_mask = 16'hD8AA;
defparam \filt0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
fiftyfivenm_lcell_comb \filt0|reg_q[17]~feeder (
// Equation(s):
// \filt0|reg_q[17]~feeder_combout  = \filt0|Mux14~1_combout 

	.dataa(gnd),
	.datab(\filt0|Mux14~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[17]~feeder .lut_mask = 16'hCCCC;
defparam \filt0|reg_q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N23
dffeas \filt0|reg_div16[21] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[21] .is_wysiwyg = "true";
defparam \filt0|reg_div16[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N15
dffeas \filt0|reg_q[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[17]~feeder_combout ),
	.asdata(\filt0|reg_div16 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[17] .is_wysiwyg = "true";
defparam \filt0|reg_q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
fiftyfivenm_lcell_comb \mem0|d~14 (
// Equation(s):
// \mem0|d~14_combout  = (\mem0|trigged~q  & ((\lfsr1|out [17]))) # (!\mem0|trigged~q  & (\filt0|reg_q [17]))

	.dataa(\filt0|reg_q [17]),
	.datab(\mem0|trigged~q ),
	.datac(gnd),
	.datad(\lfsr1|out [17]),
	.cin(gnd),
	.combout(\mem0|d~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~14 .lut_mask = 16'hEE22;
defparam \mem0|d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N29
dffeas \mem0|d[17] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[17] .is_wysiwyg = "true";
defparam \mem0|d[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
fiftyfivenm_lcell_comb \filt0|reg_0~12 (
// Equation(s):
// \filt0|reg_0~12_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\filt0|reg_0~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~12 .lut_mask = 16'hF000;
defparam \filt0|reg_0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N5
dffeas \filt0|reg_0[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[19] .is_wysiwyg = "true";
defparam \filt0|reg_0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
fiftyfivenm_lcell_comb \filt0|reg_1~12 (
// Equation(s):
// \filt0|reg_1~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [19])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_0 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~12 .lut_mask = 16'hC0C0;
defparam \filt0|reg_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N3
dffeas \filt0|reg_1[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[19] .is_wysiwyg = "true";
defparam \filt0|reg_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
fiftyfivenm_lcell_comb \filt0|reg_2~12 (
// Equation(s):
// \filt0|reg_2~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [19]),
	.cin(gnd),
	.combout(\filt0|reg_2~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~12 .lut_mask = 16'hF000;
defparam \filt0|reg_2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N25
dffeas \filt0|reg_2[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[19] .is_wysiwyg = "true";
defparam \filt0|reg_2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
fiftyfivenm_lcell_comb \filt0|reg_3~12 (
// Equation(s):
// \filt0|reg_3~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [19]),
	.cin(gnd),
	.combout(\filt0|reg_3~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~12 .lut_mask = 16'hF000;
defparam \filt0|reg_3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N23
dffeas \filt0|reg_3[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[19] .is_wysiwyg = "true";
defparam \filt0|reg_3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
fiftyfivenm_lcell_comb \filt0|reg_4~12 (
// Equation(s):
// \filt0|reg_4~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [19])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_3 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_4~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~12 .lut_mask = 16'hC0C0;
defparam \filt0|reg_4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N17
dffeas \filt0|reg_4[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[19] .is_wysiwyg = "true";
defparam \filt0|reg_4[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
fiftyfivenm_lcell_comb \filt0|reg_5~12 (
// Equation(s):
// \filt0|reg_5~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_4 [19]),
	.cin(gnd),
	.combout(\filt0|reg_5~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~12 .lut_mask = 16'hF000;
defparam \filt0|reg_5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N7
dffeas \filt0|reg_5[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[19] .is_wysiwyg = "true";
defparam \filt0|reg_5[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
fiftyfivenm_lcell_comb \filt0|reg_6~12 (
// Equation(s):
// \filt0|reg_6~12_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [19]),
	.cin(gnd),
	.combout(\filt0|reg_6~12_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~12 .lut_mask = 16'hF000;
defparam \filt0|reg_6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N29
dffeas \filt0|reg_6[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[19] .is_wysiwyg = "true";
defparam \filt0|reg_6[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N19
dffeas \filt0|reg_div8[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[19]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[19] .is_wysiwyg = "true";
defparam \filt0|reg_div8[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
fiftyfivenm_lcell_comb \filt0|Mux15~0 (
// Equation(s):
// \filt0|Mux15~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\filt0|reg_div2 [17])) # (!\SW[0]~input_o  & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [16])))))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|reg_div2 [17]),
	.datac(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [16]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux15~0 .lut_mask = 16'hEE50;
defparam \filt0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
fiftyfivenm_lcell_comb \filt0|Mux15~1 (
// Equation(s):
// \filt0|Mux15~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux15~0_combout  & (\filt0|reg_div8 [19])) # (!\filt0|Mux15~0_combout  & ((\filt0|reg_div4 [18]))))) # (!\SW[1]~input_o  & (((\filt0|Mux15~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|reg_div8 [19]),
	.datac(\filt0|reg_div4 [18]),
	.datad(\filt0|Mux15~0_combout ),
	.cin(gnd),
	.combout(\filt0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux15~1 .lut_mask = 16'hDDA0;
defparam \filt0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
fiftyfivenm_lcell_comb \filt0|reg_q[16]~feeder (
// Equation(s):
// \filt0|reg_q[16]~feeder_combout  = \filt0|Mux15~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux15~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[16]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N21
dffeas \filt0|reg_div16[20] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[20] .is_wysiwyg = "true";
defparam \filt0|reg_div16[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N13
dffeas \filt0|reg_q[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[16]~feeder_combout ),
	.asdata(\filt0|reg_div16 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[16] .is_wysiwyg = "true";
defparam \filt0|reg_q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
fiftyfivenm_lcell_comb \mem0|d~15 (
// Equation(s):
// \mem0|d~15_combout  = (\mem0|trigged~q  & ((\lfsr1|out [16]))) # (!\mem0|trigged~q  & (\filt0|reg_q [16]))

	.dataa(gnd),
	.datab(\mem0|trigged~q ),
	.datac(\filt0|reg_q [16]),
	.datad(\lfsr1|out [16]),
	.cin(gnd),
	.combout(\mem0|d~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~15 .lut_mask = 16'hFC30;
defparam \mem0|d~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \mem0|d[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[16] .is_wysiwyg = "true";
defparam \mem0|d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N10
fiftyfivenm_lcell_comb \filt0|reg_0~16 (
// Equation(s):
// \filt0|reg_0~16_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\filt0|reg_0~16_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~16 .lut_mask = 16'hF000;
defparam \filt0|reg_0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N11
dffeas \filt0|reg_0[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[15] .is_wysiwyg = "true";
defparam \filt0|reg_0[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N17
dffeas \filt0|reg_div2[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[16] .is_wysiwyg = "true";
defparam \filt0|reg_div2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
fiftyfivenm_lcell_comb \filt0|Mux16~0 (
// Equation(s):
// \filt0|Mux16~0_combout  = (\SW[1]~input_o  & (((\filt0|reg_div4 [17]) # (\SW[0]~input_o )))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15] & ((!\SW[0]~input_o ))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [15]),
	.datab(\filt0|reg_div4 [17]),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux16~0 .lut_mask = 16'hF0CA;
defparam \filt0|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
fiftyfivenm_lcell_comb \filt0|Mux16~1 (
// Equation(s):
// \filt0|Mux16~1_combout  = (\filt0|Mux16~0_combout  & (((\filt0|reg_div8 [18]) # (!\SW[0]~input_o )))) # (!\filt0|Mux16~0_combout  & (\filt0|reg_div2 [16] & ((\SW[0]~input_o ))))

	.dataa(\filt0|reg_div2 [16]),
	.datab(\filt0|Mux16~0_combout ),
	.datac(\filt0|reg_div8 [18]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux16~1 .lut_mask = 16'hE2CC;
defparam \filt0|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
fiftyfivenm_lcell_comb \filt0|reg_q[15]~feeder (
// Equation(s):
// \filt0|reg_q[15]~feeder_combout  = \filt0|Mux16~1_combout 

	.dataa(\filt0|Mux16~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[15]~feeder .lut_mask = 16'hAAAA;
defparam \filt0|reg_q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \filt0|reg_div16[19] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[19] .is_wysiwyg = "true";
defparam \filt0|reg_div16[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N1
dffeas \filt0|reg_q[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[15]~feeder_combout ),
	.asdata(\filt0|reg_div16 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[15] .is_wysiwyg = "true";
defparam \filt0|reg_q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
fiftyfivenm_lcell_comb \mem0|d~16 (
// Equation(s):
// \mem0|d~16_combout  = (\mem0|trigged~q  & ((\lfsr1|out [15]))) # (!\mem0|trigged~q  & (\filt0|reg_q [15]))

	.dataa(gnd),
	.datab(\mem0|trigged~q ),
	.datac(\filt0|reg_q [15]),
	.datad(\lfsr1|out [15]),
	.cin(gnd),
	.combout(\mem0|d~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~16 .lut_mask = 16'hFC30;
defparam \mem0|d~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \mem0|d[15] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[15] .is_wysiwyg = "true";
defparam \mem0|d[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
fiftyfivenm_lcell_comb \filt0|reg_0~15 (
// Equation(s):
// \filt0|reg_0~15_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\filt0|reg_0~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~15 .lut_mask = 16'hF000;
defparam \filt0|reg_0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N13
dffeas \filt0|reg_0[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[16] .is_wysiwyg = "true";
defparam \filt0|reg_0[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N8
fiftyfivenm_lcell_comb \filt0|reg_1~15 (
// Equation(s):
// \filt0|reg_1~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [16]),
	.cin(gnd),
	.combout(\filt0|reg_1~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~15 .lut_mask = 16'hF000;
defparam \filt0|reg_1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N9
dffeas \filt0|reg_1[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[16] .is_wysiwyg = "true";
defparam \filt0|reg_1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
fiftyfivenm_lcell_comb \filt0|reg_2~15 (
// Equation(s):
// \filt0|reg_2~15_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_1 [16]),
	.cin(gnd),
	.combout(\filt0|reg_2~15_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~15 .lut_mask = 16'hF000;
defparam \filt0|reg_2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N27
dffeas \filt0|reg_2[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[16] .is_wysiwyg = "true";
defparam \filt0|reg_2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N15
dffeas \filt0|reg_div4[16] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[16]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[16] .is_wysiwyg = "true";
defparam \filt0|reg_div4[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
fiftyfivenm_lcell_comb \filt0|Mux17~0 (
// Equation(s):
// \filt0|Mux17~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\filt0|reg_div2 [15])) # (!\SW[0]~input_o  & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [14])))))

	.dataa(\filt0|reg_div2 [15]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [14]),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux17~0 .lut_mask = 16'hFA0C;
defparam \filt0|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
fiftyfivenm_lcell_comb \filt0|Mux17~1 (
// Equation(s):
// \filt0|Mux17~1_combout  = (\filt0|Mux17~0_combout  & (((\filt0|reg_div8 [17]) # (!\SW[1]~input_o )))) # (!\filt0|Mux17~0_combout  & (\filt0|reg_div4 [16] & (\SW[1]~input_o )))

	.dataa(\filt0|reg_div4 [16]),
	.datab(\filt0|Mux17~0_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div8 [17]),
	.cin(gnd),
	.combout(\filt0|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux17~1 .lut_mask = 16'hEC2C;
defparam \filt0|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
fiftyfivenm_lcell_comb \filt0|reg_q[14]~feeder (
// Equation(s):
// \filt0|reg_q[14]~feeder_combout  = \filt0|Mux17~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux17~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[14]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \filt0|reg_div16[18] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[18] .is_wysiwyg = "true";
defparam \filt0|reg_div16[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N11
dffeas \filt0|reg_q[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[14]~feeder_combout ),
	.asdata(\filt0|reg_div16 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[14] .is_wysiwyg = "true";
defparam \filt0|reg_q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
fiftyfivenm_lcell_comb \mem0|d~17 (
// Equation(s):
// \mem0|d~17_combout  = (\mem0|trigged~q  & ((\lfsr1|out [14]))) # (!\mem0|trigged~q  & (\filt0|reg_q [14]))

	.dataa(\filt0|reg_q [14]),
	.datab(gnd),
	.datac(\mem0|trigged~q ),
	.datad(\lfsr1|out [14]),
	.cin(gnd),
	.combout(\mem0|d~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~17 .lut_mask = 16'hFA0A;
defparam \mem0|d~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N15
dffeas \mem0|d[14] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[14] .is_wysiwyg = "true";
defparam \mem0|d[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N18
fiftyfivenm_lcell_comb \filt0|reg_0~9 (
// Equation(s):
// \filt0|reg_0~9_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [22])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_0~9_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~9 .lut_mask = 16'hC0C0;
defparam \filt0|reg_0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N19
dffeas \filt0|reg_0[22] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[22] .is_wysiwyg = "true";
defparam \filt0|reg_0[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
fiftyfivenm_lcell_comb \filt0|reg_div2[24]~81 (
// Equation(s):
// \filt0|reg_div2[24]~81_combout  = ((\filt0|reg_0 [24] $ (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [24] $ (!\filt0|reg_div2[23]~80 )))) # (GND)
// \filt0|reg_div2[24]~82  = CARRY((\filt0|reg_0 [24] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [24]) # (!\filt0|reg_div2[23]~80 ))) # (!\filt0|reg_0 [24] & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b 
// [24] & !\filt0|reg_div2[23]~80 )))

	.dataa(\filt0|reg_0 [24]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[23]~80 ),
	.combout(\filt0|reg_div2[24]~81_combout ),
	.cout(\filt0|reg_div2[24]~82 ));
// synopsys translate_off
defparam \filt0|reg_div2[24]~81 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N1
dffeas \filt0|reg_div2[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[24] .is_wysiwyg = "true";
defparam \filt0|reg_div2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N2
fiftyfivenm_lcell_comb \filt0|Add1~52 (
// Equation(s):
// \filt0|Add1~52_combout  = ((\filt0|reg_1 [26] $ (\filt0|reg_div2 [26] $ (!\filt0|Add1~51 )))) # (GND)
// \filt0|Add1~53  = CARRY((\filt0|reg_1 [26] & ((\filt0|reg_div2 [26]) # (!\filt0|Add1~51 ))) # (!\filt0|reg_1 [26] & (\filt0|reg_div2 [26] & !\filt0|Add1~51 )))

	.dataa(\filt0|reg_1 [26]),
	.datab(\filt0|reg_div2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~51 ),
	.combout(\filt0|Add1~52_combout ),
	.cout(\filt0|Add1~53 ));
// synopsys translate_off
defparam \filt0|Add1~52 .lut_mask = 16'h698E;
defparam \filt0|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
fiftyfivenm_lcell_comb \filt0|Add1~54 (
// Equation(s):
// \filt0|Add1~54_combout  = (\filt0|reg_1 [27] & ((\filt0|reg_div2 [27] & (\filt0|Add1~53  & VCC)) # (!\filt0|reg_div2 [27] & (!\filt0|Add1~53 )))) # (!\filt0|reg_1 [27] & ((\filt0|reg_div2 [27] & (!\filt0|Add1~53 )) # (!\filt0|reg_div2 [27] & 
// ((\filt0|Add1~53 ) # (GND)))))
// \filt0|Add1~55  = CARRY((\filt0|reg_1 [27] & (!\filt0|reg_div2 [27] & !\filt0|Add1~53 )) # (!\filt0|reg_1 [27] & ((!\filt0|Add1~53 ) # (!\filt0|reg_div2 [27]))))

	.dataa(\filt0|reg_1 [27]),
	.datab(\filt0|reg_div2 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~53 ),
	.combout(\filt0|Add1~54_combout ),
	.cout(\filt0|Add1~55 ));
// synopsys translate_off
defparam \filt0|Add1~54 .lut_mask = 16'h9617;
defparam \filt0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N6
fiftyfivenm_lcell_comb \filt0|Add1~56 (
// Equation(s):
// \filt0|Add1~56_combout  = ((\filt0|reg_div2 [28] $ (\filt0|reg_1 [28] $ (!\filt0|Add1~55 )))) # (GND)
// \filt0|Add1~57  = CARRY((\filt0|reg_div2 [28] & ((\filt0|reg_1 [28]) # (!\filt0|Add1~55 ))) # (!\filt0|reg_div2 [28] & (\filt0|reg_1 [28] & !\filt0|Add1~55 )))

	.dataa(\filt0|reg_div2 [28]),
	.datab(\filt0|reg_1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~55 ),
	.combout(\filt0|Add1~56_combout ),
	.cout(\filt0|Add1~57 ));
// synopsys translate_off
defparam \filt0|Add1~56 .lut_mask = 16'h698E;
defparam \filt0|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N8
fiftyfivenm_lcell_comb \filt0|Add1~58 (
// Equation(s):
// \filt0|Add1~58_combout  = (\filt0|reg_div2 [29] & ((\filt0|reg_1 [29] & (\filt0|Add1~57  & VCC)) # (!\filt0|reg_1 [29] & (!\filt0|Add1~57 )))) # (!\filt0|reg_div2 [29] & ((\filt0|reg_1 [29] & (!\filt0|Add1~57 )) # (!\filt0|reg_1 [29] & ((\filt0|Add1~57 ) 
// # (GND)))))
// \filt0|Add1~59  = CARRY((\filt0|reg_div2 [29] & (!\filt0|reg_1 [29] & !\filt0|Add1~57 )) # (!\filt0|reg_div2 [29] & ((!\filt0|Add1~57 ) # (!\filt0|reg_1 [29]))))

	.dataa(\filt0|reg_div2 [29]),
	.datab(\filt0|reg_1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~57 ),
	.combout(\filt0|Add1~58_combout ),
	.cout(\filt0|Add1~59 ));
// synopsys translate_off
defparam \filt0|Add1~58 .lut_mask = 16'h9617;
defparam \filt0|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
fiftyfivenm_lcell_comb \filt0|Add1~60 (
// Equation(s):
// \filt0|Add1~60_combout  = ((\filt0|reg_div2 [30] $ (\filt0|reg_1 [30] $ (!\filt0|Add1~59 )))) # (GND)
// \filt0|Add1~61  = CARRY((\filt0|reg_div2 [30] & ((\filt0|reg_1 [30]) # (!\filt0|Add1~59 ))) # (!\filt0|reg_div2 [30] & (\filt0|reg_1 [30] & !\filt0|Add1~59 )))

	.dataa(\filt0|reg_div2 [30]),
	.datab(\filt0|reg_1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~59 ),
	.combout(\filt0|Add1~60_combout ),
	.cout(\filt0|Add1~61 ));
// synopsys translate_off
defparam \filt0|Add1~60 .lut_mask = 16'h698E;
defparam \filt0|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N12
fiftyfivenm_lcell_comb \filt0|Add1~62 (
// Equation(s):
// \filt0|Add1~62_combout  = (\filt0|reg_1 [31] & ((\filt0|reg_div2 [31] & (\filt0|Add1~61  & VCC)) # (!\filt0|reg_div2 [31] & (!\filt0|Add1~61 )))) # (!\filt0|reg_1 [31] & ((\filt0|reg_div2 [31] & (!\filt0|Add1~61 )) # (!\filt0|reg_div2 [31] & 
// ((\filt0|Add1~61 ) # (GND)))))
// \filt0|Add1~63  = CARRY((\filt0|reg_1 [31] & (!\filt0|reg_div2 [31] & !\filt0|Add1~61 )) # (!\filt0|reg_1 [31] & ((!\filt0|Add1~61 ) # (!\filt0|reg_div2 [31]))))

	.dataa(\filt0|reg_1 [31]),
	.datab(\filt0|reg_div2 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~61 ),
	.combout(\filt0|Add1~62_combout ),
	.cout(\filt0|Add1~63 ));
// synopsys translate_off
defparam \filt0|Add1~62 .lut_mask = 16'h9617;
defparam \filt0|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
fiftyfivenm_lcell_comb \filt0|Add1~64 (
// Equation(s):
// \filt0|Add1~64_combout  = ((\filt0|reg_1 [31] $ (\filt0|reg_div2 [32] $ (!\filt0|Add1~63 )))) # (GND)
// \filt0|Add1~65  = CARRY((\filt0|reg_1 [31] & ((\filt0|reg_div2 [32]) # (!\filt0|Add1~63 ))) # (!\filt0|reg_1 [31] & (\filt0|reg_div2 [32] & !\filt0|Add1~63 )))

	.dataa(\filt0|reg_1 [31]),
	.datab(\filt0|reg_div2 [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add1~63 ),
	.combout(\filt0|Add1~64_combout ),
	.cout(\filt0|Add1~65 ));
// synopsys translate_off
defparam \filt0|Add1~64 .lut_mask = 16'h698E;
defparam \filt0|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N2
fiftyfivenm_lcell_comb \filt0|reg_div4[26]~87 (
// Equation(s):
// \filt0|reg_div4[26]~87_combout  = ((\filt0|Add1~52_combout  $ (\filt0|reg_2 [26] $ (!\filt0|reg_div4[25]~86 )))) # (GND)
// \filt0|reg_div4[26]~88  = CARRY((\filt0|Add1~52_combout  & ((\filt0|reg_2 [26]) # (!\filt0|reg_div4[25]~86 ))) # (!\filt0|Add1~52_combout  & (\filt0|reg_2 [26] & !\filt0|reg_div4[25]~86 )))

	.dataa(\filt0|Add1~52_combout ),
	.datab(\filt0|reg_2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[25]~86 ),
	.combout(\filt0|reg_div4[26]~87_combout ),
	.cout(\filt0|reg_div4[26]~88 ));
// synopsys translate_off
defparam \filt0|reg_div4[26]~87 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[26]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N4
fiftyfivenm_lcell_comb \filt0|reg_div4[27]~89 (
// Equation(s):
// \filt0|reg_div4[27]~89_combout  = (\filt0|Add1~54_combout  & ((\filt0|reg_2 [27] & (\filt0|reg_div4[26]~88  & VCC)) # (!\filt0|reg_2 [27] & (!\filt0|reg_div4[26]~88 )))) # (!\filt0|Add1~54_combout  & ((\filt0|reg_2 [27] & (!\filt0|reg_div4[26]~88 )) # 
// (!\filt0|reg_2 [27] & ((\filt0|reg_div4[26]~88 ) # (GND)))))
// \filt0|reg_div4[27]~90  = CARRY((\filt0|Add1~54_combout  & (!\filt0|reg_2 [27] & !\filt0|reg_div4[26]~88 )) # (!\filt0|Add1~54_combout  & ((!\filt0|reg_div4[26]~88 ) # (!\filt0|reg_2 [27]))))

	.dataa(\filt0|Add1~54_combout ),
	.datab(\filt0|reg_2 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[26]~88 ),
	.combout(\filt0|reg_div4[27]~89_combout ),
	.cout(\filt0|reg_div4[27]~90 ));
// synopsys translate_off
defparam \filt0|reg_div4[27]~89 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[27]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N6
fiftyfivenm_lcell_comb \filt0|reg_div4[28]~91 (
// Equation(s):
// \filt0|reg_div4[28]~91_combout  = ((\filt0|Add1~56_combout  $ (\filt0|reg_2 [28] $ (!\filt0|reg_div4[27]~90 )))) # (GND)
// \filt0|reg_div4[28]~92  = CARRY((\filt0|Add1~56_combout  & ((\filt0|reg_2 [28]) # (!\filt0|reg_div4[27]~90 ))) # (!\filt0|Add1~56_combout  & (\filt0|reg_2 [28] & !\filt0|reg_div4[27]~90 )))

	.dataa(\filt0|Add1~56_combout ),
	.datab(\filt0|reg_2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[27]~90 ),
	.combout(\filt0|reg_div4[28]~91_combout ),
	.cout(\filt0|reg_div4[28]~92 ));
// synopsys translate_off
defparam \filt0|reg_div4[28]~91 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[28]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N8
fiftyfivenm_lcell_comb \filt0|reg_div4[29]~93 (
// Equation(s):
// \filt0|reg_div4[29]~93_combout  = (\filt0|reg_2 [29] & ((\filt0|Add1~58_combout  & (\filt0|reg_div4[28]~92  & VCC)) # (!\filt0|Add1~58_combout  & (!\filt0|reg_div4[28]~92 )))) # (!\filt0|reg_2 [29] & ((\filt0|Add1~58_combout  & (!\filt0|reg_div4[28]~92 )) 
// # (!\filt0|Add1~58_combout  & ((\filt0|reg_div4[28]~92 ) # (GND)))))
// \filt0|reg_div4[29]~94  = CARRY((\filt0|reg_2 [29] & (!\filt0|Add1~58_combout  & !\filt0|reg_div4[28]~92 )) # (!\filt0|reg_2 [29] & ((!\filt0|reg_div4[28]~92 ) # (!\filt0|Add1~58_combout ))))

	.dataa(\filt0|reg_2 [29]),
	.datab(\filt0|Add1~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[28]~92 ),
	.combout(\filt0|reg_div4[29]~93_combout ),
	.cout(\filt0|reg_div4[29]~94 ));
// synopsys translate_off
defparam \filt0|reg_div4[29]~93 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[29]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N10
fiftyfivenm_lcell_comb \filt0|reg_div4[30]~95 (
// Equation(s):
// \filt0|reg_div4[30]~95_combout  = ((\filt0|reg_2 [30] $ (\filt0|Add1~60_combout  $ (!\filt0|reg_div4[29]~94 )))) # (GND)
// \filt0|reg_div4[30]~96  = CARRY((\filt0|reg_2 [30] & ((\filt0|Add1~60_combout ) # (!\filt0|reg_div4[29]~94 ))) # (!\filt0|reg_2 [30] & (\filt0|Add1~60_combout  & !\filt0|reg_div4[29]~94 )))

	.dataa(\filt0|reg_2 [30]),
	.datab(\filt0|Add1~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[29]~94 ),
	.combout(\filt0|reg_div4[30]~95_combout ),
	.cout(\filt0|reg_div4[30]~96 ));
// synopsys translate_off
defparam \filt0|reg_div4[30]~95 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[30]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N12
fiftyfivenm_lcell_comb \filt0|reg_div4[31]~97 (
// Equation(s):
// \filt0|reg_div4[31]~97_combout  = (\filt0|reg_2 [31] & ((\filt0|Add1~62_combout  & (\filt0|reg_div4[30]~96  & VCC)) # (!\filt0|Add1~62_combout  & (!\filt0|reg_div4[30]~96 )))) # (!\filt0|reg_2 [31] & ((\filt0|Add1~62_combout  & (!\filt0|reg_div4[30]~96 )) 
// # (!\filt0|Add1~62_combout  & ((\filt0|reg_div4[30]~96 ) # (GND)))))
// \filt0|reg_div4[31]~98  = CARRY((\filt0|reg_2 [31] & (!\filt0|Add1~62_combout  & !\filt0|reg_div4[30]~96 )) # (!\filt0|reg_2 [31] & ((!\filt0|reg_div4[30]~96 ) # (!\filt0|Add1~62_combout ))))

	.dataa(\filt0|reg_2 [31]),
	.datab(\filt0|Add1~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[30]~96 ),
	.combout(\filt0|reg_div4[31]~97_combout ),
	.cout(\filt0|reg_div4[31]~98 ));
// synopsys translate_off
defparam \filt0|reg_div4[31]~97 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[31]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N14
fiftyfivenm_lcell_comb \filt0|reg_div4[32]~99 (
// Equation(s):
// \filt0|reg_div4[32]~99_combout  = ((\filt0|reg_2 [31] $ (\filt0|Add1~64_combout  $ (!\filt0|reg_div4[31]~98 )))) # (GND)
// \filt0|reg_div4[32]~100  = CARRY((\filt0|reg_2 [31] & ((\filt0|Add1~64_combout ) # (!\filt0|reg_div4[31]~98 ))) # (!\filt0|reg_2 [31] & (\filt0|Add1~64_combout  & !\filt0|reg_div4[31]~98 )))

	.dataa(\filt0|reg_2 [31]),
	.datab(\filt0|Add1~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[31]~98 ),
	.combout(\filt0|reg_div4[32]~99_combout ),
	.cout(\filt0|reg_div4[32]~100 ));
// synopsys translate_off
defparam \filt0|reg_div4[32]~99 .lut_mask = 16'h698E;
defparam \filt0|reg_div4[32]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y25_N15
dffeas \filt0|reg_div4[32] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[32]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[32] .is_wysiwyg = "true";
defparam \filt0|reg_div4[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
fiftyfivenm_lcell_comb \filt0|reg_6~0 (
// Equation(s):
// \filt0|reg_6~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [31]),
	.cin(gnd),
	.combout(\filt0|reg_6~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~0 .lut_mask = 16'hF000;
defparam \filt0|reg_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N19
dffeas \filt0|reg_6[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[31] .is_wysiwyg = "true";
defparam \filt0|reg_6[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N14
fiftyfivenm_lcell_comb \filt0|Add4~62 (
// Equation(s):
// \filt0|Add4~62_combout  = (\filt0|reg_5 [31] & ((\filt0|reg_4 [31] & (\filt0|Add4~61  & VCC)) # (!\filt0|reg_4 [31] & (!\filt0|Add4~61 )))) # (!\filt0|reg_5 [31] & ((\filt0|reg_4 [31] & (!\filt0|Add4~61 )) # (!\filt0|reg_4 [31] & ((\filt0|Add4~61 ) # 
// (GND)))))
// \filt0|Add4~63  = CARRY((\filt0|reg_5 [31] & (!\filt0|reg_4 [31] & !\filt0|Add4~61 )) # (!\filt0|reg_5 [31] & ((!\filt0|Add4~61 ) # (!\filt0|reg_4 [31]))))

	.dataa(\filt0|reg_5 [31]),
	.datab(\filt0|reg_4 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~61 ),
	.combout(\filt0|Add4~62_combout ),
	.cout(\filt0|Add4~63 ));
// synopsys translate_off
defparam \filt0|Add4~62 .lut_mask = 16'h9617;
defparam \filt0|Add4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N16
fiftyfivenm_lcell_comb \filt0|Add4~64 (
// Equation(s):
// \filt0|Add4~64_combout  = \filt0|reg_5 [31] $ (\filt0|Add4~63  $ (!\filt0|reg_4 [31]))

	.dataa(gnd),
	.datab(\filt0|reg_5 [31]),
	.datac(gnd),
	.datad(\filt0|reg_4 [31]),
	.cin(\filt0|Add4~63 ),
	.combout(\filt0|Add4~64_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add4~64 .lut_mask = 16'h3CC3;
defparam \filt0|Add4~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
fiftyfivenm_lcell_comb \filt0|reg_6~1 (
// Equation(s):
// \filt0|reg_6~1_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [30])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_5 [30]),
	.cin(gnd),
	.combout(\filt0|reg_6~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~1 .lut_mask = 16'hCC00;
defparam \filt0|reg_6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N27
dffeas \filt0|reg_6[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[30] .is_wysiwyg = "true";
defparam \filt0|reg_6[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N30
fiftyfivenm_lcell_comb \filt0|reg_6~2 (
// Equation(s):
// \filt0|reg_6~2_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [29])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_5 [29]),
	.cin(gnd),
	.combout(\filt0|reg_6~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~2 .lut_mask = 16'hCC00;
defparam \filt0|reg_6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N31
dffeas \filt0|reg_6[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[29] .is_wysiwyg = "true";
defparam \filt0|reg_6[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N10
fiftyfivenm_lcell_comb \filt0|Add4~58 (
// Equation(s):
// \filt0|Add4~58_combout  = (\filt0|reg_4 [29] & ((\filt0|reg_5 [29] & (\filt0|Add4~57  & VCC)) # (!\filt0|reg_5 [29] & (!\filt0|Add4~57 )))) # (!\filt0|reg_4 [29] & ((\filt0|reg_5 [29] & (!\filt0|Add4~57 )) # (!\filt0|reg_5 [29] & ((\filt0|Add4~57 ) # 
// (GND)))))
// \filt0|Add4~59  = CARRY((\filt0|reg_4 [29] & (!\filt0|reg_5 [29] & !\filt0|Add4~57 )) # (!\filt0|reg_4 [29] & ((!\filt0|Add4~57 ) # (!\filt0|reg_5 [29]))))

	.dataa(\filt0|reg_4 [29]),
	.datab(\filt0|reg_5 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~57 ),
	.combout(\filt0|Add4~58_combout ),
	.cout(\filt0|Add4~59 ));
// synopsys translate_off
defparam \filt0|Add4~58 .lut_mask = 16'h9617;
defparam \filt0|Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
fiftyfivenm_lcell_comb \filt0|reg_6~3 (
// Equation(s):
// \filt0|reg_6~3_combout  = (\filt0|reg_5 [28] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_5 [28]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_6~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~3 .lut_mask = 16'hA0A0;
defparam \filt0|reg_6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N21
dffeas \filt0|reg_6[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[28] .is_wysiwyg = "true";
defparam \filt0|reg_6[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N8
fiftyfivenm_lcell_comb \filt0|Add4~56 (
// Equation(s):
// \filt0|Add4~56_combout  = ((\filt0|reg_4 [28] $ (\filt0|reg_5 [28] $ (!\filt0|Add4~55 )))) # (GND)
// \filt0|Add4~57  = CARRY((\filt0|reg_4 [28] & ((\filt0|reg_5 [28]) # (!\filt0|Add4~55 ))) # (!\filt0|reg_4 [28] & (\filt0|reg_5 [28] & !\filt0|Add4~55 )))

	.dataa(\filt0|reg_4 [28]),
	.datab(\filt0|reg_5 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~55 ),
	.combout(\filt0|Add4~56_combout ),
	.cout(\filt0|Add4~57 ));
// synopsys translate_off
defparam \filt0|Add4~56 .lut_mask = 16'h698E;
defparam \filt0|Add4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N20
fiftyfivenm_lcell_comb \filt0|reg_6~4 (
// Equation(s):
// \filt0|reg_6~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [27])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\filt0|reg_5 [27]),
	.cin(gnd),
	.combout(\filt0|reg_6~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~4 .lut_mask = 16'hCC00;
defparam \filt0|reg_6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N21
dffeas \filt0|reg_6[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[27] .is_wysiwyg = "true";
defparam \filt0|reg_6[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N4
fiftyfivenm_lcell_comb \filt0|Add4~52 (
// Equation(s):
// \filt0|Add4~52_combout  = ((\filt0|reg_5 [26] $ (\filt0|reg_4 [26] $ (!\filt0|Add4~51 )))) # (GND)
// \filt0|Add4~53  = CARRY((\filt0|reg_5 [26] & ((\filt0|reg_4 [26]) # (!\filt0|Add4~51 ))) # (!\filt0|reg_5 [26] & (\filt0|reg_4 [26] & !\filt0|Add4~51 )))

	.dataa(\filt0|reg_5 [26]),
	.datab(\filt0|reg_4 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~51 ),
	.combout(\filt0|Add4~52_combout ),
	.cout(\filt0|Add4~53 ));
// synopsys translate_off
defparam \filt0|Add4~52 .lut_mask = 16'h698E;
defparam \filt0|Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N6
fiftyfivenm_lcell_comb \filt0|Add4~54 (
// Equation(s):
// \filt0|Add4~54_combout  = (\filt0|reg_5 [27] & ((\filt0|reg_4 [27] & (\filt0|Add4~53  & VCC)) # (!\filt0|reg_4 [27] & (!\filt0|Add4~53 )))) # (!\filt0|reg_5 [27] & ((\filt0|reg_4 [27] & (!\filt0|Add4~53 )) # (!\filt0|reg_4 [27] & ((\filt0|Add4~53 ) # 
// (GND)))))
// \filt0|Add4~55  = CARRY((\filt0|reg_5 [27] & (!\filt0|reg_4 [27] & !\filt0|Add4~53 )) # (!\filt0|reg_5 [27] & ((!\filt0|Add4~53 ) # (!\filt0|reg_4 [27]))))

	.dataa(\filt0|reg_5 [27]),
	.datab(\filt0|reg_4 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~53 ),
	.combout(\filt0|Add4~54_combout ),
	.cout(\filt0|Add4~55 ));
// synopsys translate_off
defparam \filt0|Add4~54 .lut_mask = 16'h9617;
defparam \filt0|Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N2
fiftyfivenm_lcell_comb \filt0|Add5~52 (
// Equation(s):
// \filt0|Add5~52_combout  = ((\filt0|reg_6 [26] $ (\filt0|Add4~52_combout  $ (!\filt0|Add5~51 )))) # (GND)
// \filt0|Add5~53  = CARRY((\filt0|reg_6 [26] & ((\filt0|Add4~52_combout ) # (!\filt0|Add5~51 ))) # (!\filt0|reg_6 [26] & (\filt0|Add4~52_combout  & !\filt0|Add5~51 )))

	.dataa(\filt0|reg_6 [26]),
	.datab(\filt0|Add4~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~51 ),
	.combout(\filt0|Add5~52_combout ),
	.cout(\filt0|Add5~53 ));
// synopsys translate_off
defparam \filt0|Add5~52 .lut_mask = 16'h698E;
defparam \filt0|Add5~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N4
fiftyfivenm_lcell_comb \filt0|Add5~54 (
// Equation(s):
// \filt0|Add5~54_combout  = (\filt0|reg_6 [27] & ((\filt0|Add4~54_combout  & (\filt0|Add5~53  & VCC)) # (!\filt0|Add4~54_combout  & (!\filt0|Add5~53 )))) # (!\filt0|reg_6 [27] & ((\filt0|Add4~54_combout  & (!\filt0|Add5~53 )) # (!\filt0|Add4~54_combout  & 
// ((\filt0|Add5~53 ) # (GND)))))
// \filt0|Add5~55  = CARRY((\filt0|reg_6 [27] & (!\filt0|Add4~54_combout  & !\filt0|Add5~53 )) # (!\filt0|reg_6 [27] & ((!\filt0|Add5~53 ) # (!\filt0|Add4~54_combout ))))

	.dataa(\filt0|reg_6 [27]),
	.datab(\filt0|Add4~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~53 ),
	.combout(\filt0|Add5~54_combout ),
	.cout(\filt0|Add5~55 ));
// synopsys translate_off
defparam \filt0|Add5~54 .lut_mask = 16'h9617;
defparam \filt0|Add5~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N6
fiftyfivenm_lcell_comb \filt0|Add5~56 (
// Equation(s):
// \filt0|Add5~56_combout  = ((\filt0|reg_6 [28] $ (\filt0|Add4~56_combout  $ (!\filt0|Add5~55 )))) # (GND)
// \filt0|Add5~57  = CARRY((\filt0|reg_6 [28] & ((\filt0|Add4~56_combout ) # (!\filt0|Add5~55 ))) # (!\filt0|reg_6 [28] & (\filt0|Add4~56_combout  & !\filt0|Add5~55 )))

	.dataa(\filt0|reg_6 [28]),
	.datab(\filt0|Add4~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~55 ),
	.combout(\filt0|Add5~56_combout ),
	.cout(\filt0|Add5~57 ));
// synopsys translate_off
defparam \filt0|Add5~56 .lut_mask = 16'h698E;
defparam \filt0|Add5~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N8
fiftyfivenm_lcell_comb \filt0|Add5~58 (
// Equation(s):
// \filt0|Add5~58_combout  = (\filt0|reg_6 [29] & ((\filt0|Add4~58_combout  & (\filt0|Add5~57  & VCC)) # (!\filt0|Add4~58_combout  & (!\filt0|Add5~57 )))) # (!\filt0|reg_6 [29] & ((\filt0|Add4~58_combout  & (!\filt0|Add5~57 )) # (!\filt0|Add4~58_combout  & 
// ((\filt0|Add5~57 ) # (GND)))))
// \filt0|Add5~59  = CARRY((\filt0|reg_6 [29] & (!\filt0|Add4~58_combout  & !\filt0|Add5~57 )) # (!\filt0|reg_6 [29] & ((!\filt0|Add5~57 ) # (!\filt0|Add4~58_combout ))))

	.dataa(\filt0|reg_6 [29]),
	.datab(\filt0|Add4~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~57 ),
	.combout(\filt0|Add5~58_combout ),
	.cout(\filt0|Add5~59 ));
// synopsys translate_off
defparam \filt0|Add5~58 .lut_mask = 16'h9617;
defparam \filt0|Add5~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
fiftyfivenm_lcell_comb \filt0|Add5~60 (
// Equation(s):
// \filt0|Add5~60_combout  = ((\filt0|Add4~60_combout  $ (\filt0|reg_6 [30] $ (!\filt0|Add5~59 )))) # (GND)
// \filt0|Add5~61  = CARRY((\filt0|Add4~60_combout  & ((\filt0|reg_6 [30]) # (!\filt0|Add5~59 ))) # (!\filt0|Add4~60_combout  & (\filt0|reg_6 [30] & !\filt0|Add5~59 )))

	.dataa(\filt0|Add4~60_combout ),
	.datab(\filt0|reg_6 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~59 ),
	.combout(\filt0|Add5~60_combout ),
	.cout(\filt0|Add5~61 ));
// synopsys translate_off
defparam \filt0|Add5~60 .lut_mask = 16'h698E;
defparam \filt0|Add5~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N12
fiftyfivenm_lcell_comb \filt0|Add5~62 (
// Equation(s):
// \filt0|Add5~62_combout  = (\filt0|Add4~62_combout  & ((\filt0|reg_6 [31] & (\filt0|Add5~61  & VCC)) # (!\filt0|reg_6 [31] & (!\filt0|Add5~61 )))) # (!\filt0|Add4~62_combout  & ((\filt0|reg_6 [31] & (!\filt0|Add5~61 )) # (!\filt0|reg_6 [31] & 
// ((\filt0|Add5~61 ) # (GND)))))
// \filt0|Add5~63  = CARRY((\filt0|Add4~62_combout  & (!\filt0|reg_6 [31] & !\filt0|Add5~61 )) # (!\filt0|Add4~62_combout  & ((!\filt0|Add5~61 ) # (!\filt0|reg_6 [31]))))

	.dataa(\filt0|Add4~62_combout ),
	.datab(\filt0|reg_6 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~61 ),
	.combout(\filt0|Add5~62_combout ),
	.cout(\filt0|Add5~63 ));
// synopsys translate_off
defparam \filt0|Add5~62 .lut_mask = 16'h9617;
defparam \filt0|Add5~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
fiftyfivenm_lcell_comb \filt0|Add5~64 (
// Equation(s):
// \filt0|Add5~64_combout  = ((\filt0|reg_6 [31] $ (\filt0|Add4~64_combout  $ (!\filt0|Add5~63 )))) # (GND)
// \filt0|Add5~65  = CARRY((\filt0|reg_6 [31] & ((\filt0|Add4~64_combout ) # (!\filt0|Add5~63 ))) # (!\filt0|reg_6 [31] & (\filt0|Add4~64_combout  & !\filt0|Add5~63 )))

	.dataa(\filt0|reg_6 [31]),
	.datab(\filt0|Add4~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add5~63 ),
	.combout(\filt0|Add5~64_combout ),
	.cout(\filt0|Add5~65 ));
// synopsys translate_off
defparam \filt0|Add5~64 .lut_mask = 16'h698E;
defparam \filt0|Add5~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
fiftyfivenm_lcell_comb \filt0|Add5~66 (
// Equation(s):
// \filt0|Add5~66_combout  = \filt0|reg_6 [31] $ (\filt0|Add5~65  $ (\filt0|Add4~64_combout ))

	.dataa(gnd),
	.datab(\filt0|reg_6 [31]),
	.datac(gnd),
	.datad(\filt0|Add4~64_combout ),
	.cin(\filt0|Add5~65 ),
	.combout(\filt0|Add5~66_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add5~66 .lut_mask = 16'hC33C;
defparam \filt0|Add5~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N16
fiftyfivenm_lcell_comb \filt0|Add1~66 (
// Equation(s):
// \filt0|Add1~66_combout  = \filt0|reg_1 [31] $ (\filt0|Add1~65  $ (\filt0|reg_div2 [32]))

	.dataa(\filt0|reg_1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_div2 [32]),
	.cin(\filt0|Add1~65 ),
	.combout(\filt0|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add1~66 .lut_mask = 16'hA55A;
defparam \filt0|Add1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N16
fiftyfivenm_lcell_comb \filt0|reg_div4[33]~101 (
// Equation(s):
// \filt0|reg_div4[33]~101_combout  = (\filt0|reg_2 [31] & ((\filt0|Add1~66_combout  & (\filt0|reg_div4[32]~100  & VCC)) # (!\filt0|Add1~66_combout  & (!\filt0|reg_div4[32]~100 )))) # (!\filt0|reg_2 [31] & ((\filt0|Add1~66_combout  & 
// (!\filt0|reg_div4[32]~100 )) # (!\filt0|Add1~66_combout  & ((\filt0|reg_div4[32]~100 ) # (GND)))))
// \filt0|reg_div4[33]~102  = CARRY((\filt0|reg_2 [31] & (!\filt0|Add1~66_combout  & !\filt0|reg_div4[32]~100 )) # (!\filt0|reg_2 [31] & ((!\filt0|reg_div4[32]~100 ) # (!\filt0|Add1~66_combout ))))

	.dataa(\filt0|reg_2 [31]),
	.datab(\filt0|Add1~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div4[32]~100 ),
	.combout(\filt0|reg_div4[33]~101_combout ),
	.cout(\filt0|reg_div4[33]~102 ));
// synopsys translate_off
defparam \filt0|reg_div4[33]~101 .lut_mask = 16'h9617;
defparam \filt0|reg_div4[33]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y25_N17
dffeas \filt0|reg_div4[33] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[33]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[33] .is_wysiwyg = "true";
defparam \filt0|reg_div4[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N11
dffeas \filt0|reg_div4[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[30]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[30] .is_wysiwyg = "true";
defparam \filt0|reg_div4[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N9
dffeas \filt0|reg_div4[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[29]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[29] .is_wysiwyg = "true";
defparam \filt0|reg_div4[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N5
dffeas \filt0|reg_div4[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[27]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[27] .is_wysiwyg = "true";
defparam \filt0|reg_div4[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N3
dffeas \filt0|reg_div4[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[26]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[26] .is_wysiwyg = "true";
defparam \filt0|reg_div4[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
fiftyfivenm_lcell_comb \filt0|Add3~52 (
// Equation(s):
// \filt0|Add3~52_combout  = ((\filt0|reg_3 [26] $ (\filt0|reg_div4 [26] $ (!\filt0|Add3~51 )))) # (GND)
// \filt0|Add3~53  = CARRY((\filt0|reg_3 [26] & ((\filt0|reg_div4 [26]) # (!\filt0|Add3~51 ))) # (!\filt0|reg_3 [26] & (\filt0|reg_div4 [26] & !\filt0|Add3~51 )))

	.dataa(\filt0|reg_3 [26]),
	.datab(\filt0|reg_div4 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~51 ),
	.combout(\filt0|Add3~52_combout ),
	.cout(\filt0|Add3~53 ));
// synopsys translate_off
defparam \filt0|Add3~52 .lut_mask = 16'h698E;
defparam \filt0|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
fiftyfivenm_lcell_comb \filt0|Add3~54 (
// Equation(s):
// \filt0|Add3~54_combout  = (\filt0|reg_3 [27] & ((\filt0|reg_div4 [27] & (\filt0|Add3~53  & VCC)) # (!\filt0|reg_div4 [27] & (!\filt0|Add3~53 )))) # (!\filt0|reg_3 [27] & ((\filt0|reg_div4 [27] & (!\filt0|Add3~53 )) # (!\filt0|reg_div4 [27] & 
// ((\filt0|Add3~53 ) # (GND)))))
// \filt0|Add3~55  = CARRY((\filt0|reg_3 [27] & (!\filt0|reg_div4 [27] & !\filt0|Add3~53 )) # (!\filt0|reg_3 [27] & ((!\filt0|Add3~53 ) # (!\filt0|reg_div4 [27]))))

	.dataa(\filt0|reg_3 [27]),
	.datab(\filt0|reg_div4 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~53 ),
	.combout(\filt0|Add3~54_combout ),
	.cout(\filt0|Add3~55 ));
// synopsys translate_off
defparam \filt0|Add3~54 .lut_mask = 16'h9617;
defparam \filt0|Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
fiftyfivenm_lcell_comb \filt0|Add3~56 (
// Equation(s):
// \filt0|Add3~56_combout  = ((\filt0|reg_div4 [28] $ (\filt0|reg_3 [28] $ (!\filt0|Add3~55 )))) # (GND)
// \filt0|Add3~57  = CARRY((\filt0|reg_div4 [28] & ((\filt0|reg_3 [28]) # (!\filt0|Add3~55 ))) # (!\filt0|reg_div4 [28] & (\filt0|reg_3 [28] & !\filt0|Add3~55 )))

	.dataa(\filt0|reg_div4 [28]),
	.datab(\filt0|reg_3 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~55 ),
	.combout(\filt0|Add3~56_combout ),
	.cout(\filt0|Add3~57 ));
// synopsys translate_off
defparam \filt0|Add3~56 .lut_mask = 16'h698E;
defparam \filt0|Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
fiftyfivenm_lcell_comb \filt0|Add3~58 (
// Equation(s):
// \filt0|Add3~58_combout  = (\filt0|reg_3 [29] & ((\filt0|reg_div4 [29] & (\filt0|Add3~57  & VCC)) # (!\filt0|reg_div4 [29] & (!\filt0|Add3~57 )))) # (!\filt0|reg_3 [29] & ((\filt0|reg_div4 [29] & (!\filt0|Add3~57 )) # (!\filt0|reg_div4 [29] & 
// ((\filt0|Add3~57 ) # (GND)))))
// \filt0|Add3~59  = CARRY((\filt0|reg_3 [29] & (!\filt0|reg_div4 [29] & !\filt0|Add3~57 )) # (!\filt0|reg_3 [29] & ((!\filt0|Add3~57 ) # (!\filt0|reg_div4 [29]))))

	.dataa(\filt0|reg_3 [29]),
	.datab(\filt0|reg_div4 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~57 ),
	.combout(\filt0|Add3~58_combout ),
	.cout(\filt0|Add3~59 ));
// synopsys translate_off
defparam \filt0|Add3~58 .lut_mask = 16'h9617;
defparam \filt0|Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
fiftyfivenm_lcell_comb \filt0|Add3~60 (
// Equation(s):
// \filt0|Add3~60_combout  = ((\filt0|reg_3 [30] $ (\filt0|reg_div4 [30] $ (!\filt0|Add3~59 )))) # (GND)
// \filt0|Add3~61  = CARRY((\filt0|reg_3 [30] & ((\filt0|reg_div4 [30]) # (!\filt0|Add3~59 ))) # (!\filt0|reg_3 [30] & (\filt0|reg_div4 [30] & !\filt0|Add3~59 )))

	.dataa(\filt0|reg_3 [30]),
	.datab(\filt0|reg_div4 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~59 ),
	.combout(\filt0|Add3~60_combout ),
	.cout(\filt0|Add3~61 ));
// synopsys translate_off
defparam \filt0|Add3~60 .lut_mask = 16'h698E;
defparam \filt0|Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
fiftyfivenm_lcell_comb \filt0|Add3~62 (
// Equation(s):
// \filt0|Add3~62_combout  = (\filt0|reg_div4 [31] & ((\filt0|reg_3 [31] & (\filt0|Add3~61  & VCC)) # (!\filt0|reg_3 [31] & (!\filt0|Add3~61 )))) # (!\filt0|reg_div4 [31] & ((\filt0|reg_3 [31] & (!\filt0|Add3~61 )) # (!\filt0|reg_3 [31] & ((\filt0|Add3~61 ) 
// # (GND)))))
// \filt0|Add3~63  = CARRY((\filt0|reg_div4 [31] & (!\filt0|reg_3 [31] & !\filt0|Add3~61 )) # (!\filt0|reg_div4 [31] & ((!\filt0|Add3~61 ) # (!\filt0|reg_3 [31]))))

	.dataa(\filt0|reg_div4 [31]),
	.datab(\filt0|reg_3 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~61 ),
	.combout(\filt0|Add3~62_combout ),
	.cout(\filt0|Add3~63 ));
// synopsys translate_off
defparam \filt0|Add3~62 .lut_mask = 16'h9617;
defparam \filt0|Add3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
fiftyfivenm_lcell_comb \filt0|Add3~64 (
// Equation(s):
// \filt0|Add3~64_combout  = ((\filt0|reg_div4 [32] $ (\filt0|reg_3 [31] $ (!\filt0|Add3~63 )))) # (GND)
// \filt0|Add3~65  = CARRY((\filt0|reg_div4 [32] & ((\filt0|reg_3 [31]) # (!\filt0|Add3~63 ))) # (!\filt0|reg_div4 [32] & (\filt0|reg_3 [31] & !\filt0|Add3~63 )))

	.dataa(\filt0|reg_div4 [32]),
	.datab(\filt0|reg_3 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~63 ),
	.combout(\filt0|Add3~64_combout ),
	.cout(\filt0|Add3~65 ));
// synopsys translate_off
defparam \filt0|Add3~64 .lut_mask = 16'h698E;
defparam \filt0|Add3~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
fiftyfivenm_lcell_comb \filt0|Add3~66 (
// Equation(s):
// \filt0|Add3~66_combout  = (\filt0|reg_div4 [33] & ((\filt0|reg_3 [31] & (\filt0|Add3~65  & VCC)) # (!\filt0|reg_3 [31] & (!\filt0|Add3~65 )))) # (!\filt0|reg_div4 [33] & ((\filt0|reg_3 [31] & (!\filt0|Add3~65 )) # (!\filt0|reg_3 [31] & ((\filt0|Add3~65 ) 
// # (GND)))))
// \filt0|Add3~67  = CARRY((\filt0|reg_div4 [33] & (!\filt0|reg_3 [31] & !\filt0|Add3~65 )) # (!\filt0|reg_div4 [33] & ((!\filt0|Add3~65 ) # (!\filt0|reg_3 [31]))))

	.dataa(\filt0|reg_div4 [33]),
	.datab(\filt0|reg_3 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~65 ),
	.combout(\filt0|Add3~66_combout ),
	.cout(\filt0|Add3~67 ));
// synopsys translate_off
defparam \filt0|Add3~66 .lut_mask = 16'h9617;
defparam \filt0|Add3~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
fiftyfivenm_lcell_comb \filt0|reg_div8[26]~88 (
// Equation(s):
// \filt0|reg_div8[26]~88_combout  = ((\filt0|Add5~52_combout  $ (\filt0|Add3~52_combout  $ (!\filt0|reg_div8[25]~87 )))) # (GND)
// \filt0|reg_div8[26]~89  = CARRY((\filt0|Add5~52_combout  & ((\filt0|Add3~52_combout ) # (!\filt0|reg_div8[25]~87 ))) # (!\filt0|Add5~52_combout  & (\filt0|Add3~52_combout  & !\filt0|reg_div8[25]~87 )))

	.dataa(\filt0|Add5~52_combout ),
	.datab(\filt0|Add3~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[25]~87 ),
	.combout(\filt0|reg_div8[26]~88_combout ),
	.cout(\filt0|reg_div8[26]~89 ));
// synopsys translate_off
defparam \filt0|reg_div8[26]~88 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[26]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N2
fiftyfivenm_lcell_comb \filt0|reg_div8[27]~90 (
// Equation(s):
// \filt0|reg_div8[27]~90_combout  = (\filt0|Add3~54_combout  & ((\filt0|Add5~54_combout  & (\filt0|reg_div8[26]~89  & VCC)) # (!\filt0|Add5~54_combout  & (!\filt0|reg_div8[26]~89 )))) # (!\filt0|Add3~54_combout  & ((\filt0|Add5~54_combout  & 
// (!\filt0|reg_div8[26]~89 )) # (!\filt0|Add5~54_combout  & ((\filt0|reg_div8[26]~89 ) # (GND)))))
// \filt0|reg_div8[27]~91  = CARRY((\filt0|Add3~54_combout  & (!\filt0|Add5~54_combout  & !\filt0|reg_div8[26]~89 )) # (!\filt0|Add3~54_combout  & ((!\filt0|reg_div8[26]~89 ) # (!\filt0|Add5~54_combout ))))

	.dataa(\filt0|Add3~54_combout ),
	.datab(\filt0|Add5~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[26]~89 ),
	.combout(\filt0|reg_div8[27]~90_combout ),
	.cout(\filt0|reg_div8[27]~91 ));
// synopsys translate_off
defparam \filt0|reg_div8[27]~90 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[27]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
fiftyfivenm_lcell_comb \filt0|reg_div8[28]~92 (
// Equation(s):
// \filt0|reg_div8[28]~92_combout  = ((\filt0|Add3~56_combout  $ (\filt0|Add5~56_combout  $ (!\filt0|reg_div8[27]~91 )))) # (GND)
// \filt0|reg_div8[28]~93  = CARRY((\filt0|Add3~56_combout  & ((\filt0|Add5~56_combout ) # (!\filt0|reg_div8[27]~91 ))) # (!\filt0|Add3~56_combout  & (\filt0|Add5~56_combout  & !\filt0|reg_div8[27]~91 )))

	.dataa(\filt0|Add3~56_combout ),
	.datab(\filt0|Add5~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[27]~91 ),
	.combout(\filt0|reg_div8[28]~92_combout ),
	.cout(\filt0|reg_div8[28]~93 ));
// synopsys translate_off
defparam \filt0|reg_div8[28]~92 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[28]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N6
fiftyfivenm_lcell_comb \filt0|reg_div8[29]~94 (
// Equation(s):
// \filt0|reg_div8[29]~94_combout  = (\filt0|Add3~58_combout  & ((\filt0|Add5~58_combout  & (\filt0|reg_div8[28]~93  & VCC)) # (!\filt0|Add5~58_combout  & (!\filt0|reg_div8[28]~93 )))) # (!\filt0|Add3~58_combout  & ((\filt0|Add5~58_combout  & 
// (!\filt0|reg_div8[28]~93 )) # (!\filt0|Add5~58_combout  & ((\filt0|reg_div8[28]~93 ) # (GND)))))
// \filt0|reg_div8[29]~95  = CARRY((\filt0|Add3~58_combout  & (!\filt0|Add5~58_combout  & !\filt0|reg_div8[28]~93 )) # (!\filt0|Add3~58_combout  & ((!\filt0|reg_div8[28]~93 ) # (!\filt0|Add5~58_combout ))))

	.dataa(\filt0|Add3~58_combout ),
	.datab(\filt0|Add5~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[28]~93 ),
	.combout(\filt0|reg_div8[29]~94_combout ),
	.cout(\filt0|reg_div8[29]~95 ));
// synopsys translate_off
defparam \filt0|reg_div8[29]~94 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[29]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
fiftyfivenm_lcell_comb \filt0|reg_div8[30]~96 (
// Equation(s):
// \filt0|reg_div8[30]~96_combout  = ((\filt0|Add5~60_combout  $ (\filt0|Add3~60_combout  $ (!\filt0|reg_div8[29]~95 )))) # (GND)
// \filt0|reg_div8[30]~97  = CARRY((\filt0|Add5~60_combout  & ((\filt0|Add3~60_combout ) # (!\filt0|reg_div8[29]~95 ))) # (!\filt0|Add5~60_combout  & (\filt0|Add3~60_combout  & !\filt0|reg_div8[29]~95 )))

	.dataa(\filt0|Add5~60_combout ),
	.datab(\filt0|Add3~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[29]~95 ),
	.combout(\filt0|reg_div8[30]~96_combout ),
	.cout(\filt0|reg_div8[30]~97 ));
// synopsys translate_off
defparam \filt0|reg_div8[30]~96 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[30]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
fiftyfivenm_lcell_comb \filt0|reg_div8[31]~98 (
// Equation(s):
// \filt0|reg_div8[31]~98_combout  = (\filt0|Add5~62_combout  & ((\filt0|Add3~62_combout  & (\filt0|reg_div8[30]~97  & VCC)) # (!\filt0|Add3~62_combout  & (!\filt0|reg_div8[30]~97 )))) # (!\filt0|Add5~62_combout  & ((\filt0|Add3~62_combout  & 
// (!\filt0|reg_div8[30]~97 )) # (!\filt0|Add3~62_combout  & ((\filt0|reg_div8[30]~97 ) # (GND)))))
// \filt0|reg_div8[31]~99  = CARRY((\filt0|Add5~62_combout  & (!\filt0|Add3~62_combout  & !\filt0|reg_div8[30]~97 )) # (!\filt0|Add5~62_combout  & ((!\filt0|reg_div8[30]~97 ) # (!\filt0|Add3~62_combout ))))

	.dataa(\filt0|Add5~62_combout ),
	.datab(\filt0|Add3~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[30]~97 ),
	.combout(\filt0|reg_div8[31]~98_combout ),
	.cout(\filt0|reg_div8[31]~99 ));
// synopsys translate_off
defparam \filt0|reg_div8[31]~98 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[31]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
fiftyfivenm_lcell_comb \filt0|reg_div8[32]~100 (
// Equation(s):
// \filt0|reg_div8[32]~100_combout  = ((\filt0|Add3~64_combout  $ (\filt0|Add5~64_combout  $ (!\filt0|reg_div8[31]~99 )))) # (GND)
// \filt0|reg_div8[32]~101  = CARRY((\filt0|Add3~64_combout  & ((\filt0|Add5~64_combout ) # (!\filt0|reg_div8[31]~99 ))) # (!\filt0|Add3~64_combout  & (\filt0|Add5~64_combout  & !\filt0|reg_div8[31]~99 )))

	.dataa(\filt0|Add3~64_combout ),
	.datab(\filt0|Add5~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[31]~99 ),
	.combout(\filt0|reg_div8[32]~100_combout ),
	.cout(\filt0|reg_div8[32]~101 ));
// synopsys translate_off
defparam \filt0|reg_div8[32]~100 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[32]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
fiftyfivenm_lcell_comb \filt0|reg_div8[33]~102 (
// Equation(s):
// \filt0|reg_div8[33]~102_combout  = (\filt0|Add5~66_combout  & ((\filt0|Add3~66_combout  & (\filt0|reg_div8[32]~101  & VCC)) # (!\filt0|Add3~66_combout  & (!\filt0|reg_div8[32]~101 )))) # (!\filt0|Add5~66_combout  & ((\filt0|Add3~66_combout  & 
// (!\filt0|reg_div8[32]~101 )) # (!\filt0|Add3~66_combout  & ((\filt0|reg_div8[32]~101 ) # (GND)))))
// \filt0|reg_div8[33]~103  = CARRY((\filt0|Add5~66_combout  & (!\filt0|Add3~66_combout  & !\filt0|reg_div8[32]~101 )) # (!\filt0|Add5~66_combout  & ((!\filt0|reg_div8[32]~101 ) # (!\filt0|Add3~66_combout ))))

	.dataa(\filt0|Add5~66_combout ),
	.datab(\filt0|Add3~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[32]~101 ),
	.combout(\filt0|reg_div8[33]~102_combout ),
	.cout(\filt0|reg_div8[33]~103 ));
// synopsys translate_off
defparam \filt0|reg_div8[33]~102 .lut_mask = 16'h9617;
defparam \filt0|reg_div8[33]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N15
dffeas \filt0|reg_div8[33] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[33]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[33] .is_wysiwyg = "true";
defparam \filt0|reg_div8[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
fiftyfivenm_lcell_comb \filt0|Mux1~0 (
// Equation(s):
// \filt0|Mux1~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o ) # (\filt0|reg_div2 [31])))) # (!\SW[0]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [30] & (!\SW[1]~input_o )))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [30]),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div2 [31]),
	.cin(gnd),
	.combout(\filt0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux1~0 .lut_mask = 16'hCEC2;
defparam \filt0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N30
fiftyfivenm_lcell_comb \filt0|Mux1~1 (
// Equation(s):
// \filt0|Mux1~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux1~0_combout  & ((\filt0|reg_div8 [33]))) # (!\filt0|Mux1~0_combout  & (\filt0|reg_div4 [32])))) # (!\SW[1]~input_o  & (((\filt0|Mux1~0_combout ))))

	.dataa(\filt0|reg_div4 [32]),
	.datab(\SW[1]~input_o ),
	.datac(\filt0|reg_div8 [33]),
	.datad(\filt0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\filt0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux1~1 .lut_mask = 16'hF388;
defparam \filt0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
fiftyfivenm_lcell_comb \filt0|reg_q[30]~feeder (
// Equation(s):
// \filt0|reg_q[30]~feeder_combout  = \filt0|Mux1~1_combout 

	.dataa(\filt0|Mux1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[30]~feeder .lut_mask = 16'hAAAA;
defparam \filt0|reg_q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N18
fiftyfivenm_lcell_comb \filt0|reg_div4[34]~103 (
// Equation(s):
// \filt0|reg_div4[34]~103_combout  = \filt0|reg_2 [31] $ (\filt0|reg_div4[33]~102  $ (!\filt0|Add1~66_combout ))

	.dataa(\filt0|reg_2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Add1~66_combout ),
	.cin(\filt0|reg_div4[33]~102 ),
	.combout(\filt0|reg_div4[34]~103_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_div4[34]~103 .lut_mask = 16'h5AA5;
defparam \filt0|reg_div4[34]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y25_N19
dffeas \filt0|reg_div4[34] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[34]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[34] .is_wysiwyg = "true";
defparam \filt0|reg_div4[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
fiftyfivenm_lcell_comb \filt0|Add3~68 (
// Equation(s):
// \filt0|Add3~68_combout  = ((\filt0|reg_3 [31] $ (\filt0|reg_div4 [34] $ (!\filt0|Add3~67 )))) # (GND)
// \filt0|Add3~69  = CARRY((\filt0|reg_3 [31] & ((\filt0|reg_div4 [34]) # (!\filt0|Add3~67 ))) # (!\filt0|reg_3 [31] & (\filt0|reg_div4 [34] & !\filt0|Add3~67 )))

	.dataa(\filt0|reg_3 [31]),
	.datab(\filt0|reg_div4 [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add3~67 ),
	.combout(\filt0|Add3~68_combout ),
	.cout(\filt0|Add3~69 ));
// synopsys translate_off
defparam \filt0|Add3~68 .lut_mask = 16'h698E;
defparam \filt0|Add3~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N16
fiftyfivenm_lcell_comb \filt0|reg_div8[34]~104 (
// Equation(s):
// \filt0|reg_div8[34]~104_combout  = ((\filt0|Add5~66_combout  $ (\filt0|Add3~68_combout  $ (!\filt0|reg_div8[33]~103 )))) # (GND)
// \filt0|reg_div8[34]~105  = CARRY((\filt0|Add5~66_combout  & ((\filt0|Add3~68_combout ) # (!\filt0|reg_div8[33]~103 ))) # (!\filt0|Add5~66_combout  & (\filt0|Add3~68_combout  & !\filt0|reg_div8[33]~103 )))

	.dataa(\filt0|Add5~66_combout ),
	.datab(\filt0|Add3~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div8[33]~103 ),
	.combout(\filt0|reg_div8[34]~104_combout ),
	.cout(\filt0|reg_div8[34]~105 ));
// synopsys translate_off
defparam \filt0|reg_div8[34]~104 .lut_mask = 16'h698E;
defparam \filt0|reg_div8[34]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N17
dffeas \filt0|reg_div8[34] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[34]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[34] .is_wysiwyg = "true";
defparam \filt0|reg_div8[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
fiftyfivenm_lcell_comb \filt0|reg_7~0 (
// Equation(s):
// \filt0|reg_7~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [31]),
	.cin(gnd),
	.combout(\filt0|reg_7~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~0 .lut_mask = 16'hF000;
defparam \filt0|reg_7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N25
dffeas \filt0|reg_7[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[31] .is_wysiwyg = "true";
defparam \filt0|reg_7[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N13
dffeas \filt0|reg_div8[32] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[32]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[32] .is_wysiwyg = "true";
defparam \filt0|reg_div8[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
fiftyfivenm_lcell_comb \filt0|reg_7~1 (
// Equation(s):
// \filt0|reg_7~1_combout  = (\RESET_DELAY_n~q  & \filt0|reg_6 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_6 [30]),
	.cin(gnd),
	.combout(\filt0|reg_7~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~1 .lut_mask = 16'hF000;
defparam \filt0|reg_7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N9
dffeas \filt0|reg_7[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[30] .is_wysiwyg = "true";
defparam \filt0|reg_7[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
fiftyfivenm_lcell_comb \filt0|reg_7~2 (
// Equation(s):
// \filt0|reg_7~2_combout  = (\filt0|reg_6 [29] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_6 [29]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~2 .lut_mask = 16'hA0A0;
defparam \filt0|reg_7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N25
dffeas \filt0|reg_7[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[29] .is_wysiwyg = "true";
defparam \filt0|reg_7[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
fiftyfivenm_lcell_comb \filt0|reg_7~3 (
// Equation(s):
// \filt0|reg_7~3_combout  = (\filt0|reg_6 [28] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_6 [28]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~3 .lut_mask = 16'hA0A0;
defparam \filt0|reg_7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \filt0|reg_7[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[28] .is_wysiwyg = "true";
defparam \filt0|reg_7[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
fiftyfivenm_lcell_comb \filt0|reg_7~4 (
// Equation(s):
// \filt0|reg_7~4_combout  = (\filt0|reg_6 [27] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_6 [27]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_7~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_7~4 .lut_mask = 16'hA0A0;
defparam \filt0|reg_7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N31
dffeas \filt0|reg_7[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_7 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_7[27] .is_wysiwyg = "true";
defparam \filt0|reg_7[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N3
dffeas \filt0|reg_div8[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[27]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[27] .is_wysiwyg = "true";
defparam \filt0|reg_div8[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
fiftyfivenm_lcell_comb \filt0|Add7~54 (
// Equation(s):
// \filt0|Add7~54_combout  = (\filt0|reg_7 [27] & ((\filt0|reg_div8 [27] & (\filt0|Add7~53  & VCC)) # (!\filt0|reg_div8 [27] & (!\filt0|Add7~53 )))) # (!\filt0|reg_7 [27] & ((\filt0|reg_div8 [27] & (!\filt0|Add7~53 )) # (!\filt0|reg_div8 [27] & 
// ((\filt0|Add7~53 ) # (GND)))))
// \filt0|Add7~55  = CARRY((\filt0|reg_7 [27] & (!\filt0|reg_div8 [27] & !\filt0|Add7~53 )) # (!\filt0|reg_7 [27] & ((!\filt0|Add7~53 ) # (!\filt0|reg_div8 [27]))))

	.dataa(\filt0|reg_7 [27]),
	.datab(\filt0|reg_div8 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~53 ),
	.combout(\filt0|Add7~54_combout ),
	.cout(\filt0|Add7~55 ));
// synopsys translate_off
defparam \filt0|Add7~54 .lut_mask = 16'h9617;
defparam \filt0|Add7~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
fiftyfivenm_lcell_comb \filt0|Add7~56 (
// Equation(s):
// \filt0|Add7~56_combout  = ((\filt0|reg_7 [28] $ (\filt0|reg_div8 [28] $ (!\filt0|Add7~55 )))) # (GND)
// \filt0|Add7~57  = CARRY((\filt0|reg_7 [28] & ((\filt0|reg_div8 [28]) # (!\filt0|Add7~55 ))) # (!\filt0|reg_7 [28] & (\filt0|reg_div8 [28] & !\filt0|Add7~55 )))

	.dataa(\filt0|reg_7 [28]),
	.datab(\filt0|reg_div8 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~55 ),
	.combout(\filt0|Add7~56_combout ),
	.cout(\filt0|Add7~57 ));
// synopsys translate_off
defparam \filt0|Add7~56 .lut_mask = 16'h698E;
defparam \filt0|Add7~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
fiftyfivenm_lcell_comb \filt0|Add7~58 (
// Equation(s):
// \filt0|Add7~58_combout  = (\filt0|reg_div8 [29] & ((\filt0|reg_7 [29] & (\filt0|Add7~57  & VCC)) # (!\filt0|reg_7 [29] & (!\filt0|Add7~57 )))) # (!\filt0|reg_div8 [29] & ((\filt0|reg_7 [29] & (!\filt0|Add7~57 )) # (!\filt0|reg_7 [29] & ((\filt0|Add7~57 ) 
// # (GND)))))
// \filt0|Add7~59  = CARRY((\filt0|reg_div8 [29] & (!\filt0|reg_7 [29] & !\filt0|Add7~57 )) # (!\filt0|reg_div8 [29] & ((!\filt0|Add7~57 ) # (!\filt0|reg_7 [29]))))

	.dataa(\filt0|reg_div8 [29]),
	.datab(\filt0|reg_7 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~57 ),
	.combout(\filt0|Add7~58_combout ),
	.cout(\filt0|Add7~59 ));
// synopsys translate_off
defparam \filt0|Add7~58 .lut_mask = 16'h9617;
defparam \filt0|Add7~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
fiftyfivenm_lcell_comb \filt0|Add7~60 (
// Equation(s):
// \filt0|Add7~60_combout  = ((\filt0|reg_7 [30] $ (\filt0|reg_div8 [30] $ (!\filt0|Add7~59 )))) # (GND)
// \filt0|Add7~61  = CARRY((\filt0|reg_7 [30] & ((\filt0|reg_div8 [30]) # (!\filt0|Add7~59 ))) # (!\filt0|reg_7 [30] & (\filt0|reg_div8 [30] & !\filt0|Add7~59 )))

	.dataa(\filt0|reg_7 [30]),
	.datab(\filt0|reg_div8 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~59 ),
	.combout(\filt0|Add7~60_combout ),
	.cout(\filt0|Add7~61 ));
// synopsys translate_off
defparam \filt0|Add7~60 .lut_mask = 16'h698E;
defparam \filt0|Add7~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
fiftyfivenm_lcell_comb \filt0|Add7~62 (
// Equation(s):
// \filt0|Add7~62_combout  = (\filt0|reg_div8 [31] & ((\filt0|reg_7 [31] & (\filt0|Add7~61  & VCC)) # (!\filt0|reg_7 [31] & (!\filt0|Add7~61 )))) # (!\filt0|reg_div8 [31] & ((\filt0|reg_7 [31] & (!\filt0|Add7~61 )) # (!\filt0|reg_7 [31] & ((\filt0|Add7~61 ) 
// # (GND)))))
// \filt0|Add7~63  = CARRY((\filt0|reg_div8 [31] & (!\filt0|reg_7 [31] & !\filt0|Add7~61 )) # (!\filt0|reg_div8 [31] & ((!\filt0|Add7~61 ) # (!\filt0|reg_7 [31]))))

	.dataa(\filt0|reg_div8 [31]),
	.datab(\filt0|reg_7 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~61 ),
	.combout(\filt0|Add7~62_combout ),
	.cout(\filt0|Add7~63 ));
// synopsys translate_off
defparam \filt0|Add7~62 .lut_mask = 16'h9617;
defparam \filt0|Add7~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
fiftyfivenm_lcell_comb \filt0|Add7~64 (
// Equation(s):
// \filt0|Add7~64_combout  = ((\filt0|reg_div8 [32] $ (\filt0|reg_7 [31] $ (!\filt0|Add7~63 )))) # (GND)
// \filt0|Add7~65  = CARRY((\filt0|reg_div8 [32] & ((\filt0|reg_7 [31]) # (!\filt0|Add7~63 ))) # (!\filt0|reg_div8 [32] & (\filt0|reg_7 [31] & !\filt0|Add7~63 )))

	.dataa(\filt0|reg_div8 [32]),
	.datab(\filt0|reg_7 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~63 ),
	.combout(\filt0|Add7~64_combout ),
	.cout(\filt0|Add7~65 ));
// synopsys translate_off
defparam \filt0|Add7~64 .lut_mask = 16'h698E;
defparam \filt0|Add7~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
fiftyfivenm_lcell_comb \filt0|Add7~66 (
// Equation(s):
// \filt0|Add7~66_combout  = (\filt0|reg_div8 [33] & ((\filt0|reg_7 [31] & (\filt0|Add7~65  & VCC)) # (!\filt0|reg_7 [31] & (!\filt0|Add7~65 )))) # (!\filt0|reg_div8 [33] & ((\filt0|reg_7 [31] & (!\filt0|Add7~65 )) # (!\filt0|reg_7 [31] & ((\filt0|Add7~65 ) 
// # (GND)))))
// \filt0|Add7~67  = CARRY((\filt0|reg_div8 [33] & (!\filt0|reg_7 [31] & !\filt0|Add7~65 )) # (!\filt0|reg_div8 [33] & ((!\filt0|Add7~65 ) # (!\filt0|reg_7 [31]))))

	.dataa(\filt0|reg_div8 [33]),
	.datab(\filt0|reg_7 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~65 ),
	.combout(\filt0|Add7~66_combout ),
	.cout(\filt0|Add7~67 ));
// synopsys translate_off
defparam \filt0|Add7~66 .lut_mask = 16'h9617;
defparam \filt0|Add7~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
fiftyfivenm_lcell_comb \filt0|Add7~68 (
// Equation(s):
// \filt0|Add7~68_combout  = ((\filt0|reg_div8 [34] $ (\filt0|reg_7 [31] $ (!\filt0|Add7~67 )))) # (GND)
// \filt0|Add7~69  = CARRY((\filt0|reg_div8 [34] & ((\filt0|reg_7 [31]) # (!\filt0|Add7~67 ))) # (!\filt0|reg_div8 [34] & (\filt0|reg_7 [31] & !\filt0|Add7~67 )))

	.dataa(\filt0|reg_div8 [34]),
	.datab(\filt0|reg_7 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add7~67 ),
	.combout(\filt0|Add7~68_combout ),
	.cout(\filt0|Add7~69 ));
// synopsys translate_off
defparam \filt0|Add7~68 .lut_mask = 16'h698E;
defparam \filt0|Add7~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
fiftyfivenm_lcell_comb \filt0|reg_8~0 (
// Equation(s):
// \filt0|reg_8~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [31]),
	.cin(gnd),
	.combout(\filt0|reg_8~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~0 .lut_mask = 16'hF000;
defparam \filt0|reg_8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N21
dffeas \filt0|reg_8[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[31] .is_wysiwyg = "true";
defparam \filt0|reg_8[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
fiftyfivenm_lcell_comb \filt0|reg_9~0 (
// Equation(s):
// \filt0|reg_9~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [31])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_8 [31]),
	.cin(gnd),
	.combout(\filt0|reg_9~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~0 .lut_mask = 16'hAA00;
defparam \filt0|reg_9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N25
dffeas \filt0|reg_9[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[31] .is_wysiwyg = "true";
defparam \filt0|reg_9[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
fiftyfivenm_lcell_comb \filt0|reg_10~0 (
// Equation(s):
// \filt0|reg_10~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [31]),
	.cin(gnd),
	.combout(\filt0|reg_10~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~0 .lut_mask = 16'hF000;
defparam \filt0|reg_10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N21
dffeas \filt0|reg_10[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[31] .is_wysiwyg = "true";
defparam \filt0|reg_10[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
fiftyfivenm_lcell_comb \filt0|reg_11~0 (
// Equation(s):
// \filt0|reg_11~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [31]),
	.cin(gnd),
	.combout(\filt0|reg_11~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~0 .lut_mask = 16'hF000;
defparam \filt0|reg_11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N29
dffeas \filt0|reg_11[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[31] .is_wysiwyg = "true";
defparam \filt0|reg_11[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
fiftyfivenm_lcell_comb \filt0|reg_12~0 (
// Equation(s):
// \filt0|reg_12~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [31]),
	.cin(gnd),
	.combout(\filt0|reg_12~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~0 .lut_mask = 16'hF000;
defparam \filt0|reg_12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N23
dffeas \filt0|reg_12[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[31] .is_wysiwyg = "true";
defparam \filt0|reg_12[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
fiftyfivenm_lcell_comb \filt0|reg_13~0 (
// Equation(s):
// \filt0|reg_13~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [31])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_12 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_13~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~0 .lut_mask = 16'hC0C0;
defparam \filt0|reg_13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N23
dffeas \filt0|reg_13[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[31] .is_wysiwyg = "true";
defparam \filt0|reg_13[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
fiftyfivenm_lcell_comb \filt0|reg_14~0 (
// Equation(s):
// \filt0|reg_14~0_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [31])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_13 [31]),
	.cin(gnd),
	.combout(\filt0|reg_14~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~0 .lut_mask = 16'hAA00;
defparam \filt0|reg_14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N27
dffeas \filt0|reg_14[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[31] .is_wysiwyg = "true";
defparam \filt0|reg_14[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
fiftyfivenm_lcell_comb \filt0|reg_8~1 (
// Equation(s):
// \filt0|reg_8~1_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_7 [30]),
	.cin(gnd),
	.combout(\filt0|reg_8~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~1 .lut_mask = 16'hF000;
defparam \filt0|reg_8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \filt0|reg_8[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[30] .is_wysiwyg = "true";
defparam \filt0|reg_8[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
fiftyfivenm_lcell_comb \filt0|reg_9~1 (
// Equation(s):
// \filt0|reg_9~1_combout  = (\filt0|reg_8 [30] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_8 [30]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_9~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~1 .lut_mask = 16'hF000;
defparam \filt0|reg_9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N27
dffeas \filt0|reg_9[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[30] .is_wysiwyg = "true";
defparam \filt0|reg_9[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
fiftyfivenm_lcell_comb \filt0|reg_10~1 (
// Equation(s):
// \filt0|reg_10~1_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [30]),
	.cin(gnd),
	.combout(\filt0|reg_10~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~1 .lut_mask = 16'hF000;
defparam \filt0|reg_10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N27
dffeas \filt0|reg_10[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[30] .is_wysiwyg = "true";
defparam \filt0|reg_10[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
fiftyfivenm_lcell_comb \filt0|reg_11~1 (
// Equation(s):
// \filt0|reg_11~1_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [30]),
	.cin(gnd),
	.combout(\filt0|reg_11~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~1 .lut_mask = 16'hF000;
defparam \filt0|reg_11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N31
dffeas \filt0|reg_11[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[30] .is_wysiwyg = "true";
defparam \filt0|reg_11[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
fiftyfivenm_lcell_comb \filt0|reg_12~1 (
// Equation(s):
// \filt0|reg_12~1_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [30])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_11 [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_12~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~1 .lut_mask = 16'hC0C0;
defparam \filt0|reg_12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N21
dffeas \filt0|reg_12[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[30] .is_wysiwyg = "true";
defparam \filt0|reg_12[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
fiftyfivenm_lcell_comb \filt0|reg_13~1 (
// Equation(s):
// \filt0|reg_13~1_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [30]),
	.cin(gnd),
	.combout(\filt0|reg_13~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~1 .lut_mask = 16'hF000;
defparam \filt0|reg_13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N25
dffeas \filt0|reg_13[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[30] .is_wysiwyg = "true";
defparam \filt0|reg_13[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
fiftyfivenm_lcell_comb \filt0|reg_14~1 (
// Equation(s):
// \filt0|reg_14~1_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [30])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_13 [30]),
	.cin(gnd),
	.combout(\filt0|reg_14~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~1 .lut_mask = 16'hAA00;
defparam \filt0|reg_14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N25
dffeas \filt0|reg_14[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[30] .is_wysiwyg = "true";
defparam \filt0|reg_14[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
fiftyfivenm_lcell_comb \filt0|reg_8~2 (
// Equation(s):
// \filt0|reg_8~2_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [29])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_7 [29]),
	.cin(gnd),
	.combout(\filt0|reg_8~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~2 .lut_mask = 16'hAA00;
defparam \filt0|reg_8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N27
dffeas \filt0|reg_8[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[29] .is_wysiwyg = "true";
defparam \filt0|reg_8[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
fiftyfivenm_lcell_comb \filt0|reg_9~2 (
// Equation(s):
// \filt0|reg_9~2_combout  = (\filt0|reg_8 [29] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_8 [29]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_9~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~2 .lut_mask = 16'hF000;
defparam \filt0|reg_9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N17
dffeas \filt0|reg_9[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[29] .is_wysiwyg = "true";
defparam \filt0|reg_9[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
fiftyfivenm_lcell_comb \filt0|reg_10~2 (
// Equation(s):
// \filt0|reg_10~2_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [29])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_9 [29]),
	.cin(gnd),
	.combout(\filt0|reg_10~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~2 .lut_mask = 16'hAA00;
defparam \filt0|reg_10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N21
dffeas \filt0|reg_10[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[29] .is_wysiwyg = "true";
defparam \filt0|reg_10[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
fiftyfivenm_lcell_comb \filt0|reg_11~2 (
// Equation(s):
// \filt0|reg_11~2_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [29])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_10 [29]),
	.cin(gnd),
	.combout(\filt0|reg_11~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~2 .lut_mask = 16'hAA00;
defparam \filt0|reg_11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N7
dffeas \filt0|reg_11[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[29] .is_wysiwyg = "true";
defparam \filt0|reg_11[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
fiftyfivenm_lcell_comb \filt0|reg_12~2 (
// Equation(s):
// \filt0|reg_12~2_combout  = (\filt0|reg_11 [29] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_11 [29]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_12~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~2 .lut_mask = 16'hA0A0;
defparam \filt0|reg_12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N29
dffeas \filt0|reg_12[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[29] .is_wysiwyg = "true";
defparam \filt0|reg_12[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
fiftyfivenm_lcell_comb \filt0|reg_13~2 (
// Equation(s):
// \filt0|reg_13~2_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [29]),
	.cin(gnd),
	.combout(\filt0|reg_13~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~2 .lut_mask = 16'hF000;
defparam \filt0|reg_13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N31
dffeas \filt0|reg_13[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[29] .is_wysiwyg = "true";
defparam \filt0|reg_13[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
fiftyfivenm_lcell_comb \filt0|reg_14~2 (
// Equation(s):
// \filt0|reg_14~2_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [29])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_13 [29]),
	.cin(gnd),
	.combout(\filt0|reg_14~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~2 .lut_mask = 16'hAA00;
defparam \filt0|reg_14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N23
dffeas \filt0|reg_14[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[29] .is_wysiwyg = "true";
defparam \filt0|reg_14[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
fiftyfivenm_lcell_comb \filt0|reg_8~3 (
// Equation(s):
// \filt0|reg_8~3_combout  = (\filt0|reg_7 [28] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_7 [28]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_8~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~3 .lut_mask = 16'hA0A0;
defparam \filt0|reg_8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \filt0|reg_8[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[28] .is_wysiwyg = "true";
defparam \filt0|reg_8[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
fiftyfivenm_lcell_comb \filt0|reg_9~3 (
// Equation(s):
// \filt0|reg_9~3_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_8 [28]),
	.cin(gnd),
	.combout(\filt0|reg_9~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~3 .lut_mask = 16'hF000;
defparam \filt0|reg_9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N31
dffeas \filt0|reg_9[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[28] .is_wysiwyg = "true";
defparam \filt0|reg_9[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
fiftyfivenm_lcell_comb \filt0|reg_10~3 (
// Equation(s):
// \filt0|reg_10~3_combout  = (\RESET_DELAY_n~q  & \filt0|reg_9 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_9 [28]),
	.cin(gnd),
	.combout(\filt0|reg_10~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~3 .lut_mask = 16'hF000;
defparam \filt0|reg_10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N5
dffeas \filt0|reg_10[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[28] .is_wysiwyg = "true";
defparam \filt0|reg_10[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
fiftyfivenm_lcell_comb \filt0|reg_11~3 (
// Equation(s):
// \filt0|reg_11~3_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_10 [28]),
	.cin(gnd),
	.combout(\filt0|reg_11~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~3 .lut_mask = 16'hF000;
defparam \filt0|reg_11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N25
dffeas \filt0|reg_11[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[28] .is_wysiwyg = "true";
defparam \filt0|reg_11[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
fiftyfivenm_lcell_comb \filt0|reg_12~3 (
// Equation(s):
// \filt0|reg_12~3_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [28]),
	.cin(gnd),
	.combout(\filt0|reg_12~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~3 .lut_mask = 16'hF000;
defparam \filt0|reg_12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N19
dffeas \filt0|reg_12[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[28] .is_wysiwyg = "true";
defparam \filt0|reg_12[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
fiftyfivenm_lcell_comb \filt0|reg_13~3 (
// Equation(s):
// \filt0|reg_13~3_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [28]),
	.cin(gnd),
	.combout(\filt0|reg_13~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~3 .lut_mask = 16'hF000;
defparam \filt0|reg_13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N21
dffeas \filt0|reg_13[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[28] .is_wysiwyg = "true";
defparam \filt0|reg_13[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
fiftyfivenm_lcell_comb \filt0|reg_14~3 (
// Equation(s):
// \filt0|reg_14~3_combout  = (\RESET_DELAY_n~q  & \filt0|reg_13 [28])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_13 [28]),
	.cin(gnd),
	.combout(\filt0|reg_14~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~3 .lut_mask = 16'hAA00;
defparam \filt0|reg_14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N21
dffeas \filt0|reg_14[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[28] .is_wysiwyg = "true";
defparam \filt0|reg_14[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
fiftyfivenm_lcell_comb \filt0|reg_8~4 (
// Equation(s):
// \filt0|reg_8~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_7 [27])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_7 [27]),
	.cin(gnd),
	.combout(\filt0|reg_8~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_8~4 .lut_mask = 16'hAA00;
defparam \filt0|reg_8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N21
dffeas \filt0|reg_8[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_8 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_8[27] .is_wysiwyg = "true";
defparam \filt0|reg_8[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
fiftyfivenm_lcell_comb \filt0|reg_9~4 (
// Equation(s):
// \filt0|reg_9~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_8 [27])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_8 [27]),
	.cin(gnd),
	.combout(\filt0|reg_9~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_9~4 .lut_mask = 16'hAA00;
defparam \filt0|reg_9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N23
dffeas \filt0|reg_9[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_9 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_9[27] .is_wysiwyg = "true";
defparam \filt0|reg_9[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
fiftyfivenm_lcell_comb \filt0|reg_10~4 (
// Equation(s):
// \filt0|reg_10~4_combout  = (\filt0|reg_9 [27] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_9 [27]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_10~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_10~4 .lut_mask = 16'hF000;
defparam \filt0|reg_10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N19
dffeas \filt0|reg_10[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_10 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_10[27] .is_wysiwyg = "true";
defparam \filt0|reg_10[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
fiftyfivenm_lcell_comb \filt0|reg_11~4 (
// Equation(s):
// \filt0|reg_11~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_10 [27])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_10 [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_11~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_11~4 .lut_mask = 16'hC0C0;
defparam \filt0|reg_11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N19
dffeas \filt0|reg_11[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_11 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_11[27] .is_wysiwyg = "true";
defparam \filt0|reg_11[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
fiftyfivenm_lcell_comb \filt0|reg_12~4 (
// Equation(s):
// \filt0|reg_12~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_11 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_11 [27]),
	.cin(gnd),
	.combout(\filt0|reg_12~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_12~4 .lut_mask = 16'hF000;
defparam \filt0|reg_12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N27
dffeas \filt0|reg_12[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_12 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_12[27] .is_wysiwyg = "true";
defparam \filt0|reg_12[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
fiftyfivenm_lcell_comb \filt0|reg_13~4 (
// Equation(s):
// \filt0|reg_13~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_12 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_12 [27]),
	.cin(gnd),
	.combout(\filt0|reg_13~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_13~4 .lut_mask = 16'hF000;
defparam \filt0|reg_13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N27
dffeas \filt0|reg_13[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_13 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_13[27] .is_wysiwyg = "true";
defparam \filt0|reg_13[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
fiftyfivenm_lcell_comb \filt0|reg_14~4 (
// Equation(s):
// \filt0|reg_14~4_combout  = (\filt0|reg_13 [27] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_13 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_14~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_14~4 .lut_mask = 16'hAA00;
defparam \filt0|reg_14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N19
dffeas \filt0|reg_14[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_14 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_14[27] .is_wysiwyg = "true";
defparam \filt0|reg_14[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
fiftyfivenm_lcell_comb \filt0|Add13~54 (
// Equation(s):
// \filt0|Add13~54_combout  = (\filt0|reg_13 [27] & ((\filt0|reg_14 [27] & (\filt0|Add13~53  & VCC)) # (!\filt0|reg_14 [27] & (!\filt0|Add13~53 )))) # (!\filt0|reg_13 [27] & ((\filt0|reg_14 [27] & (!\filt0|Add13~53 )) # (!\filt0|reg_14 [27] & 
// ((\filt0|Add13~53 ) # (GND)))))
// \filt0|Add13~55  = CARRY((\filt0|reg_13 [27] & (!\filt0|reg_14 [27] & !\filt0|Add13~53 )) # (!\filt0|reg_13 [27] & ((!\filt0|Add13~53 ) # (!\filt0|reg_14 [27]))))

	.dataa(\filt0|reg_13 [27]),
	.datab(\filt0|reg_14 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~53 ),
	.combout(\filt0|Add13~54_combout ),
	.cout(\filt0|Add13~55 ));
// synopsys translate_off
defparam \filt0|Add13~54 .lut_mask = 16'h9617;
defparam \filt0|Add13~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
fiftyfivenm_lcell_comb \filt0|Add13~56 (
// Equation(s):
// \filt0|Add13~56_combout  = ((\filt0|reg_14 [28] $ (\filt0|reg_13 [28] $ (!\filt0|Add13~55 )))) # (GND)
// \filt0|Add13~57  = CARRY((\filt0|reg_14 [28] & ((\filt0|reg_13 [28]) # (!\filt0|Add13~55 ))) # (!\filt0|reg_14 [28] & (\filt0|reg_13 [28] & !\filt0|Add13~55 )))

	.dataa(\filt0|reg_14 [28]),
	.datab(\filt0|reg_13 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~55 ),
	.combout(\filt0|Add13~56_combout ),
	.cout(\filt0|Add13~57 ));
// synopsys translate_off
defparam \filt0|Add13~56 .lut_mask = 16'h698E;
defparam \filt0|Add13~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
fiftyfivenm_lcell_comb \filt0|Add13~58 (
// Equation(s):
// \filt0|Add13~58_combout  = (\filt0|reg_14 [29] & ((\filt0|reg_13 [29] & (\filt0|Add13~57  & VCC)) # (!\filt0|reg_13 [29] & (!\filt0|Add13~57 )))) # (!\filt0|reg_14 [29] & ((\filt0|reg_13 [29] & (!\filt0|Add13~57 )) # (!\filt0|reg_13 [29] & 
// ((\filt0|Add13~57 ) # (GND)))))
// \filt0|Add13~59  = CARRY((\filt0|reg_14 [29] & (!\filt0|reg_13 [29] & !\filt0|Add13~57 )) # (!\filt0|reg_14 [29] & ((!\filt0|Add13~57 ) # (!\filt0|reg_13 [29]))))

	.dataa(\filt0|reg_14 [29]),
	.datab(\filt0|reg_13 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~57 ),
	.combout(\filt0|Add13~58_combout ),
	.cout(\filt0|Add13~59 ));
// synopsys translate_off
defparam \filt0|Add13~58 .lut_mask = 16'h9617;
defparam \filt0|Add13~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
fiftyfivenm_lcell_comb \filt0|Add13~60 (
// Equation(s):
// \filt0|Add13~60_combout  = ((\filt0|reg_14 [30] $ (\filt0|reg_13 [30] $ (!\filt0|Add13~59 )))) # (GND)
// \filt0|Add13~61  = CARRY((\filt0|reg_14 [30] & ((\filt0|reg_13 [30]) # (!\filt0|Add13~59 ))) # (!\filt0|reg_14 [30] & (\filt0|reg_13 [30] & !\filt0|Add13~59 )))

	.dataa(\filt0|reg_14 [30]),
	.datab(\filt0|reg_13 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~59 ),
	.combout(\filt0|Add13~60_combout ),
	.cout(\filt0|Add13~61 ));
// synopsys translate_off
defparam \filt0|Add13~60 .lut_mask = 16'h698E;
defparam \filt0|Add13~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
fiftyfivenm_lcell_comb \filt0|Add13~62 (
// Equation(s):
// \filt0|Add13~62_combout  = (\filt0|reg_14 [31] & ((\filt0|reg_13 [31] & (\filt0|Add13~61  & VCC)) # (!\filt0|reg_13 [31] & (!\filt0|Add13~61 )))) # (!\filt0|reg_14 [31] & ((\filt0|reg_13 [31] & (!\filt0|Add13~61 )) # (!\filt0|reg_13 [31] & 
// ((\filt0|Add13~61 ) # (GND)))))
// \filt0|Add13~63  = CARRY((\filt0|reg_14 [31] & (!\filt0|reg_13 [31] & !\filt0|Add13~61 )) # (!\filt0|reg_14 [31] & ((!\filt0|Add13~61 ) # (!\filt0|reg_13 [31]))))

	.dataa(\filt0|reg_14 [31]),
	.datab(\filt0|reg_13 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add13~61 ),
	.combout(\filt0|Add13~62_combout ),
	.cout(\filt0|Add13~63 ));
// synopsys translate_off
defparam \filt0|Add13~62 .lut_mask = 16'h9617;
defparam \filt0|Add13~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
fiftyfivenm_lcell_comb \filt0|Add13~64 (
// Equation(s):
// \filt0|Add13~64_combout  = \filt0|reg_14 [31] $ (\filt0|reg_13 [31] $ (!\filt0|Add13~63 ))

	.dataa(\filt0|reg_14 [31]),
	.datab(\filt0|reg_13 [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\filt0|Add13~63 ),
	.combout(\filt0|Add13~64_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add13~64 .lut_mask = 16'h6969;
defparam \filt0|Add13~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
fiftyfivenm_lcell_comb \filt0|Add12~54 (
// Equation(s):
// \filt0|Add12~54_combout  = (\filt0|Add13~54_combout  & ((\filt0|reg_12 [27] & (\filt0|Add12~53  & VCC)) # (!\filt0|reg_12 [27] & (!\filt0|Add12~53 )))) # (!\filt0|Add13~54_combout  & ((\filt0|reg_12 [27] & (!\filt0|Add12~53 )) # (!\filt0|reg_12 [27] & 
// ((\filt0|Add12~53 ) # (GND)))))
// \filt0|Add12~55  = CARRY((\filt0|Add13~54_combout  & (!\filt0|reg_12 [27] & !\filt0|Add12~53 )) # (!\filt0|Add13~54_combout  & ((!\filt0|Add12~53 ) # (!\filt0|reg_12 [27]))))

	.dataa(\filt0|Add13~54_combout ),
	.datab(\filt0|reg_12 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~53 ),
	.combout(\filt0|Add12~54_combout ),
	.cout(\filt0|Add12~55 ));
// synopsys translate_off
defparam \filt0|Add12~54 .lut_mask = 16'h9617;
defparam \filt0|Add12~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
fiftyfivenm_lcell_comb \filt0|Add12~56 (
// Equation(s):
// \filt0|Add12~56_combout  = ((\filt0|Add13~56_combout  $ (\filt0|reg_12 [28] $ (!\filt0|Add12~55 )))) # (GND)
// \filt0|Add12~57  = CARRY((\filt0|Add13~56_combout  & ((\filt0|reg_12 [28]) # (!\filt0|Add12~55 ))) # (!\filt0|Add13~56_combout  & (\filt0|reg_12 [28] & !\filt0|Add12~55 )))

	.dataa(\filt0|Add13~56_combout ),
	.datab(\filt0|reg_12 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~55 ),
	.combout(\filt0|Add12~56_combout ),
	.cout(\filt0|Add12~57 ));
// synopsys translate_off
defparam \filt0|Add12~56 .lut_mask = 16'h698E;
defparam \filt0|Add12~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
fiftyfivenm_lcell_comb \filt0|Add12~58 (
// Equation(s):
// \filt0|Add12~58_combout  = (\filt0|Add13~58_combout  & ((\filt0|reg_12 [29] & (\filt0|Add12~57  & VCC)) # (!\filt0|reg_12 [29] & (!\filt0|Add12~57 )))) # (!\filt0|Add13~58_combout  & ((\filt0|reg_12 [29] & (!\filt0|Add12~57 )) # (!\filt0|reg_12 [29] & 
// ((\filt0|Add12~57 ) # (GND)))))
// \filt0|Add12~59  = CARRY((\filt0|Add13~58_combout  & (!\filt0|reg_12 [29] & !\filt0|Add12~57 )) # (!\filt0|Add13~58_combout  & ((!\filt0|Add12~57 ) # (!\filt0|reg_12 [29]))))

	.dataa(\filt0|Add13~58_combout ),
	.datab(\filt0|reg_12 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~57 ),
	.combout(\filt0|Add12~58_combout ),
	.cout(\filt0|Add12~59 ));
// synopsys translate_off
defparam \filt0|Add12~58 .lut_mask = 16'h9617;
defparam \filt0|Add12~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
fiftyfivenm_lcell_comb \filt0|Add12~60 (
// Equation(s):
// \filt0|Add12~60_combout  = ((\filt0|Add13~60_combout  $ (\filt0|reg_12 [30] $ (!\filt0|Add12~59 )))) # (GND)
// \filt0|Add12~61  = CARRY((\filt0|Add13~60_combout  & ((\filt0|reg_12 [30]) # (!\filt0|Add12~59 ))) # (!\filt0|Add13~60_combout  & (\filt0|reg_12 [30] & !\filt0|Add12~59 )))

	.dataa(\filt0|Add13~60_combout ),
	.datab(\filt0|reg_12 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~59 ),
	.combout(\filt0|Add12~60_combout ),
	.cout(\filt0|Add12~61 ));
// synopsys translate_off
defparam \filt0|Add12~60 .lut_mask = 16'h698E;
defparam \filt0|Add12~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
fiftyfivenm_lcell_comb \filt0|Add12~62 (
// Equation(s):
// \filt0|Add12~62_combout  = (\filt0|reg_12 [31] & ((\filt0|Add13~62_combout  & (\filt0|Add12~61  & VCC)) # (!\filt0|Add13~62_combout  & (!\filt0|Add12~61 )))) # (!\filt0|reg_12 [31] & ((\filt0|Add13~62_combout  & (!\filt0|Add12~61 )) # 
// (!\filt0|Add13~62_combout  & ((\filt0|Add12~61 ) # (GND)))))
// \filt0|Add12~63  = CARRY((\filt0|reg_12 [31] & (!\filt0|Add13~62_combout  & !\filt0|Add12~61 )) # (!\filt0|reg_12 [31] & ((!\filt0|Add12~61 ) # (!\filt0|Add13~62_combout ))))

	.dataa(\filt0|reg_12 [31]),
	.datab(\filt0|Add13~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~61 ),
	.combout(\filt0|Add12~62_combout ),
	.cout(\filt0|Add12~63 ));
// synopsys translate_off
defparam \filt0|Add12~62 .lut_mask = 16'h9617;
defparam \filt0|Add12~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
fiftyfivenm_lcell_comb \filt0|Add12~64 (
// Equation(s):
// \filt0|Add12~64_combout  = ((\filt0|reg_12 [31] $ (\filt0|Add13~64_combout  $ (!\filt0|Add12~63 )))) # (GND)
// \filt0|Add12~65  = CARRY((\filt0|reg_12 [31] & ((\filt0|Add13~64_combout ) # (!\filt0|Add12~63 ))) # (!\filt0|reg_12 [31] & (\filt0|Add13~64_combout  & !\filt0|Add12~63 )))

	.dataa(\filt0|reg_12 [31]),
	.datab(\filt0|Add13~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add12~63 ),
	.combout(\filt0|Add12~64_combout ),
	.cout(\filt0|Add12~65 ));
// synopsys translate_off
defparam \filt0|Add12~64 .lut_mask = 16'h698E;
defparam \filt0|Add12~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
fiftyfivenm_lcell_comb \filt0|Add12~66 (
// Equation(s):
// \filt0|Add12~66_combout  = \filt0|reg_12 [31] $ (\filt0|Add13~64_combout  $ (\filt0|Add12~65 ))

	.dataa(\filt0|reg_12 [31]),
	.datab(\filt0|Add13~64_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\filt0|Add12~65 ),
	.combout(\filt0|Add12~66_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add12~66 .lut_mask = 16'h9696;
defparam \filt0|Add12~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
fiftyfivenm_lcell_comb \filt0|Add10~54 (
// Equation(s):
// \filt0|Add10~54_combout  = (\filt0|reg_10 [27] & ((\filt0|reg_11 [27] & (\filt0|Add10~53  & VCC)) # (!\filt0|reg_11 [27] & (!\filt0|Add10~53 )))) # (!\filt0|reg_10 [27] & ((\filt0|reg_11 [27] & (!\filt0|Add10~53 )) # (!\filt0|reg_11 [27] & 
// ((\filt0|Add10~53 ) # (GND)))))
// \filt0|Add10~55  = CARRY((\filt0|reg_10 [27] & (!\filt0|reg_11 [27] & !\filt0|Add10~53 )) # (!\filt0|reg_10 [27] & ((!\filt0|Add10~53 ) # (!\filt0|reg_11 [27]))))

	.dataa(\filt0|reg_10 [27]),
	.datab(\filt0|reg_11 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~53 ),
	.combout(\filt0|Add10~54_combout ),
	.cout(\filt0|Add10~55 ));
// synopsys translate_off
defparam \filt0|Add10~54 .lut_mask = 16'h9617;
defparam \filt0|Add10~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
fiftyfivenm_lcell_comb \filt0|Add10~56 (
// Equation(s):
// \filt0|Add10~56_combout  = ((\filt0|reg_10 [28] $ (\filt0|reg_11 [28] $ (!\filt0|Add10~55 )))) # (GND)
// \filt0|Add10~57  = CARRY((\filt0|reg_10 [28] & ((\filt0|reg_11 [28]) # (!\filt0|Add10~55 ))) # (!\filt0|reg_10 [28] & (\filt0|reg_11 [28] & !\filt0|Add10~55 )))

	.dataa(\filt0|reg_10 [28]),
	.datab(\filt0|reg_11 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~55 ),
	.combout(\filt0|Add10~56_combout ),
	.cout(\filt0|Add10~57 ));
// synopsys translate_off
defparam \filt0|Add10~56 .lut_mask = 16'h698E;
defparam \filt0|Add10~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
fiftyfivenm_lcell_comb \filt0|Add10~58 (
// Equation(s):
// \filt0|Add10~58_combout  = (\filt0|reg_11 [29] & ((\filt0|reg_10 [29] & (\filt0|Add10~57  & VCC)) # (!\filt0|reg_10 [29] & (!\filt0|Add10~57 )))) # (!\filt0|reg_11 [29] & ((\filt0|reg_10 [29] & (!\filt0|Add10~57 )) # (!\filt0|reg_10 [29] & 
// ((\filt0|Add10~57 ) # (GND)))))
// \filt0|Add10~59  = CARRY((\filt0|reg_11 [29] & (!\filt0|reg_10 [29] & !\filt0|Add10~57 )) # (!\filt0|reg_11 [29] & ((!\filt0|Add10~57 ) # (!\filt0|reg_10 [29]))))

	.dataa(\filt0|reg_11 [29]),
	.datab(\filt0|reg_10 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~57 ),
	.combout(\filt0|Add10~58_combout ),
	.cout(\filt0|Add10~59 ));
// synopsys translate_off
defparam \filt0|Add10~58 .lut_mask = 16'h9617;
defparam \filt0|Add10~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
fiftyfivenm_lcell_comb \filt0|Add10~60 (
// Equation(s):
// \filt0|Add10~60_combout  = ((\filt0|reg_11 [30] $ (\filt0|reg_10 [30] $ (!\filt0|Add10~59 )))) # (GND)
// \filt0|Add10~61  = CARRY((\filt0|reg_11 [30] & ((\filt0|reg_10 [30]) # (!\filt0|Add10~59 ))) # (!\filt0|reg_11 [30] & (\filt0|reg_10 [30] & !\filt0|Add10~59 )))

	.dataa(\filt0|reg_11 [30]),
	.datab(\filt0|reg_10 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~59 ),
	.combout(\filt0|Add10~60_combout ),
	.cout(\filt0|Add10~61 ));
// synopsys translate_off
defparam \filt0|Add10~60 .lut_mask = 16'h698E;
defparam \filt0|Add10~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
fiftyfivenm_lcell_comb \filt0|Add10~62 (
// Equation(s):
// \filt0|Add10~62_combout  = (\filt0|reg_10 [31] & ((\filt0|reg_11 [31] & (\filt0|Add10~61  & VCC)) # (!\filt0|reg_11 [31] & (!\filt0|Add10~61 )))) # (!\filt0|reg_10 [31] & ((\filt0|reg_11 [31] & (!\filt0|Add10~61 )) # (!\filt0|reg_11 [31] & 
// ((\filt0|Add10~61 ) # (GND)))))
// \filt0|Add10~63  = CARRY((\filt0|reg_10 [31] & (!\filt0|reg_11 [31] & !\filt0|Add10~61 )) # (!\filt0|reg_10 [31] & ((!\filt0|Add10~61 ) # (!\filt0|reg_11 [31]))))

	.dataa(\filt0|reg_10 [31]),
	.datab(\filt0|reg_11 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add10~61 ),
	.combout(\filt0|Add10~62_combout ),
	.cout(\filt0|Add10~63 ));
// synopsys translate_off
defparam \filt0|Add10~62 .lut_mask = 16'h9617;
defparam \filt0|Add10~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
fiftyfivenm_lcell_comb \filt0|Add10~64 (
// Equation(s):
// \filt0|Add10~64_combout  = \filt0|reg_11 [31] $ (\filt0|Add10~63  $ (!\filt0|reg_10 [31]))

	.dataa(gnd),
	.datab(\filt0|reg_11 [31]),
	.datac(gnd),
	.datad(\filt0|reg_10 [31]),
	.cin(\filt0|Add10~63 ),
	.combout(\filt0|Add10~64_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add10~64 .lut_mask = 16'h3CC3;
defparam \filt0|Add10~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
fiftyfivenm_lcell_comb \filt0|Add8~54 (
// Equation(s):
// \filt0|Add8~54_combout  = (\filt0|reg_9 [27] & ((\filt0|reg_8 [27] & (\filt0|Add8~53  & VCC)) # (!\filt0|reg_8 [27] & (!\filt0|Add8~53 )))) # (!\filt0|reg_9 [27] & ((\filt0|reg_8 [27] & (!\filt0|Add8~53 )) # (!\filt0|reg_8 [27] & ((\filt0|Add8~53 ) # 
// (GND)))))
// \filt0|Add8~55  = CARRY((\filt0|reg_9 [27] & (!\filt0|reg_8 [27] & !\filt0|Add8~53 )) # (!\filt0|reg_9 [27] & ((!\filt0|Add8~53 ) # (!\filt0|reg_8 [27]))))

	.dataa(\filt0|reg_9 [27]),
	.datab(\filt0|reg_8 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~53 ),
	.combout(\filt0|Add8~54_combout ),
	.cout(\filt0|Add8~55 ));
// synopsys translate_off
defparam \filt0|Add8~54 .lut_mask = 16'h9617;
defparam \filt0|Add8~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
fiftyfivenm_lcell_comb \filt0|Add8~56 (
// Equation(s):
// \filt0|Add8~56_combout  = ((\filt0|reg_8 [28] $ (\filt0|reg_9 [28] $ (!\filt0|Add8~55 )))) # (GND)
// \filt0|Add8~57  = CARRY((\filt0|reg_8 [28] & ((\filt0|reg_9 [28]) # (!\filt0|Add8~55 ))) # (!\filt0|reg_8 [28] & (\filt0|reg_9 [28] & !\filt0|Add8~55 )))

	.dataa(\filt0|reg_8 [28]),
	.datab(\filt0|reg_9 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~55 ),
	.combout(\filt0|Add8~56_combout ),
	.cout(\filt0|Add8~57 ));
// synopsys translate_off
defparam \filt0|Add8~56 .lut_mask = 16'h698E;
defparam \filt0|Add8~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
fiftyfivenm_lcell_comb \filt0|Add8~58 (
// Equation(s):
// \filt0|Add8~58_combout  = (\filt0|reg_8 [29] & ((\filt0|reg_9 [29] & (\filt0|Add8~57  & VCC)) # (!\filt0|reg_9 [29] & (!\filt0|Add8~57 )))) # (!\filt0|reg_8 [29] & ((\filt0|reg_9 [29] & (!\filt0|Add8~57 )) # (!\filt0|reg_9 [29] & ((\filt0|Add8~57 ) # 
// (GND)))))
// \filt0|Add8~59  = CARRY((\filt0|reg_8 [29] & (!\filt0|reg_9 [29] & !\filt0|Add8~57 )) # (!\filt0|reg_8 [29] & ((!\filt0|Add8~57 ) # (!\filt0|reg_9 [29]))))

	.dataa(\filt0|reg_8 [29]),
	.datab(\filt0|reg_9 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~57 ),
	.combout(\filt0|Add8~58_combout ),
	.cout(\filt0|Add8~59 ));
// synopsys translate_off
defparam \filt0|Add8~58 .lut_mask = 16'h9617;
defparam \filt0|Add8~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
fiftyfivenm_lcell_comb \filt0|Add8~60 (
// Equation(s):
// \filt0|Add8~60_combout  = ((\filt0|reg_8 [30] $ (\filt0|reg_9 [30] $ (!\filt0|Add8~59 )))) # (GND)
// \filt0|Add8~61  = CARRY((\filt0|reg_8 [30] & ((\filt0|reg_9 [30]) # (!\filt0|Add8~59 ))) # (!\filt0|reg_8 [30] & (\filt0|reg_9 [30] & !\filt0|Add8~59 )))

	.dataa(\filt0|reg_8 [30]),
	.datab(\filt0|reg_9 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~59 ),
	.combout(\filt0|Add8~60_combout ),
	.cout(\filt0|Add8~61 ));
// synopsys translate_off
defparam \filt0|Add8~60 .lut_mask = 16'h698E;
defparam \filt0|Add8~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
fiftyfivenm_lcell_comb \filt0|Add8~62 (
// Equation(s):
// \filt0|Add8~62_combout  = (\filt0|reg_9 [31] & ((\filt0|reg_8 [31] & (\filt0|Add8~61  & VCC)) # (!\filt0|reg_8 [31] & (!\filt0|Add8~61 )))) # (!\filt0|reg_9 [31] & ((\filt0|reg_8 [31] & (!\filt0|Add8~61 )) # (!\filt0|reg_8 [31] & ((\filt0|Add8~61 ) # 
// (GND)))))
// \filt0|Add8~63  = CARRY((\filt0|reg_9 [31] & (!\filt0|reg_8 [31] & !\filt0|Add8~61 )) # (!\filt0|reg_9 [31] & ((!\filt0|Add8~61 ) # (!\filt0|reg_8 [31]))))

	.dataa(\filt0|reg_9 [31]),
	.datab(\filt0|reg_8 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add8~61 ),
	.combout(\filt0|Add8~62_combout ),
	.cout(\filt0|Add8~63 ));
// synopsys translate_off
defparam \filt0|Add8~62 .lut_mask = 16'h9617;
defparam \filt0|Add8~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
fiftyfivenm_lcell_comb \filt0|Add8~64 (
// Equation(s):
// \filt0|Add8~64_combout  = \filt0|reg_9 [31] $ (\filt0|Add8~63  $ (!\filt0|reg_8 [31]))

	.dataa(gnd),
	.datab(\filt0|reg_9 [31]),
	.datac(gnd),
	.datad(\filt0|reg_8 [31]),
	.cin(\filt0|Add8~63 ),
	.combout(\filt0|Add8~64_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add8~64 .lut_mask = 16'h3CC3;
defparam \filt0|Add8~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
fiftyfivenm_lcell_comb \filt0|Add9~54 (
// Equation(s):
// \filt0|Add9~54_combout  = (\filt0|Add10~54_combout  & ((\filt0|Add8~54_combout  & (\filt0|Add9~53  & VCC)) # (!\filt0|Add8~54_combout  & (!\filt0|Add9~53 )))) # (!\filt0|Add10~54_combout  & ((\filt0|Add8~54_combout  & (!\filt0|Add9~53 )) # 
// (!\filt0|Add8~54_combout  & ((\filt0|Add9~53 ) # (GND)))))
// \filt0|Add9~55  = CARRY((\filt0|Add10~54_combout  & (!\filt0|Add8~54_combout  & !\filt0|Add9~53 )) # (!\filt0|Add10~54_combout  & ((!\filt0|Add9~53 ) # (!\filt0|Add8~54_combout ))))

	.dataa(\filt0|Add10~54_combout ),
	.datab(\filt0|Add8~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~53 ),
	.combout(\filt0|Add9~54_combout ),
	.cout(\filt0|Add9~55 ));
// synopsys translate_off
defparam \filt0|Add9~54 .lut_mask = 16'h9617;
defparam \filt0|Add9~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
fiftyfivenm_lcell_comb \filt0|Add9~56 (
// Equation(s):
// \filt0|Add9~56_combout  = ((\filt0|Add10~56_combout  $ (\filt0|Add8~56_combout  $ (!\filt0|Add9~55 )))) # (GND)
// \filt0|Add9~57  = CARRY((\filt0|Add10~56_combout  & ((\filt0|Add8~56_combout ) # (!\filt0|Add9~55 ))) # (!\filt0|Add10~56_combout  & (\filt0|Add8~56_combout  & !\filt0|Add9~55 )))

	.dataa(\filt0|Add10~56_combout ),
	.datab(\filt0|Add8~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~55 ),
	.combout(\filt0|Add9~56_combout ),
	.cout(\filt0|Add9~57 ));
// synopsys translate_off
defparam \filt0|Add9~56 .lut_mask = 16'h698E;
defparam \filt0|Add9~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
fiftyfivenm_lcell_comb \filt0|Add9~58 (
// Equation(s):
// \filt0|Add9~58_combout  = (\filt0|Add8~58_combout  & ((\filt0|Add10~58_combout  & (\filt0|Add9~57  & VCC)) # (!\filt0|Add10~58_combout  & (!\filt0|Add9~57 )))) # (!\filt0|Add8~58_combout  & ((\filt0|Add10~58_combout  & (!\filt0|Add9~57 )) # 
// (!\filt0|Add10~58_combout  & ((\filt0|Add9~57 ) # (GND)))))
// \filt0|Add9~59  = CARRY((\filt0|Add8~58_combout  & (!\filt0|Add10~58_combout  & !\filt0|Add9~57 )) # (!\filt0|Add8~58_combout  & ((!\filt0|Add9~57 ) # (!\filt0|Add10~58_combout ))))

	.dataa(\filt0|Add8~58_combout ),
	.datab(\filt0|Add10~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~57 ),
	.combout(\filt0|Add9~58_combout ),
	.cout(\filt0|Add9~59 ));
// synopsys translate_off
defparam \filt0|Add9~58 .lut_mask = 16'h9617;
defparam \filt0|Add9~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
fiftyfivenm_lcell_comb \filt0|Add9~60 (
// Equation(s):
// \filt0|Add9~60_combout  = ((\filt0|Add8~60_combout  $ (\filt0|Add10~60_combout  $ (!\filt0|Add9~59 )))) # (GND)
// \filt0|Add9~61  = CARRY((\filt0|Add8~60_combout  & ((\filt0|Add10~60_combout ) # (!\filt0|Add9~59 ))) # (!\filt0|Add8~60_combout  & (\filt0|Add10~60_combout  & !\filt0|Add9~59 )))

	.dataa(\filt0|Add8~60_combout ),
	.datab(\filt0|Add10~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~59 ),
	.combout(\filt0|Add9~60_combout ),
	.cout(\filt0|Add9~61 ));
// synopsys translate_off
defparam \filt0|Add9~60 .lut_mask = 16'h698E;
defparam \filt0|Add9~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
fiftyfivenm_lcell_comb \filt0|Add9~62 (
// Equation(s):
// \filt0|Add9~62_combout  = (\filt0|Add8~62_combout  & ((\filt0|Add10~62_combout  & (\filt0|Add9~61  & VCC)) # (!\filt0|Add10~62_combout  & (!\filt0|Add9~61 )))) # (!\filt0|Add8~62_combout  & ((\filt0|Add10~62_combout  & (!\filt0|Add9~61 )) # 
// (!\filt0|Add10~62_combout  & ((\filt0|Add9~61 ) # (GND)))))
// \filt0|Add9~63  = CARRY((\filt0|Add8~62_combout  & (!\filt0|Add10~62_combout  & !\filt0|Add9~61 )) # (!\filt0|Add8~62_combout  & ((!\filt0|Add9~61 ) # (!\filt0|Add10~62_combout ))))

	.dataa(\filt0|Add8~62_combout ),
	.datab(\filt0|Add10~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~61 ),
	.combout(\filt0|Add9~62_combout ),
	.cout(\filt0|Add9~63 ));
// synopsys translate_off
defparam \filt0|Add9~62 .lut_mask = 16'h9617;
defparam \filt0|Add9~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
fiftyfivenm_lcell_comb \filt0|Add9~64 (
// Equation(s):
// \filt0|Add9~64_combout  = ((\filt0|Add8~64_combout  $ (\filt0|Add10~64_combout  $ (!\filt0|Add9~63 )))) # (GND)
// \filt0|Add9~65  = CARRY((\filt0|Add8~64_combout  & ((\filt0|Add10~64_combout ) # (!\filt0|Add9~63 ))) # (!\filt0|Add8~64_combout  & (\filt0|Add10~64_combout  & !\filt0|Add9~63 )))

	.dataa(\filt0|Add8~64_combout ),
	.datab(\filt0|Add10~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add9~63 ),
	.combout(\filt0|Add9~64_combout ),
	.cout(\filt0|Add9~65 ));
// synopsys translate_off
defparam \filt0|Add9~64 .lut_mask = 16'h698E;
defparam \filt0|Add9~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N16
fiftyfivenm_lcell_comb \filt0|Add9~66 (
// Equation(s):
// \filt0|Add9~66_combout  = \filt0|Add10~64_combout  $ (\filt0|Add9~65  $ (\filt0|Add8~64_combout ))

	.dataa(gnd),
	.datab(\filt0|Add10~64_combout ),
	.datac(gnd),
	.datad(\filt0|Add8~64_combout ),
	.cin(\filt0|Add9~65 ),
	.combout(\filt0|Add9~66_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add9~66 .lut_mask = 16'hC33C;
defparam \filt0|Add9~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
fiftyfivenm_lcell_comb \filt0|Add11~54 (
// Equation(s):
// \filt0|Add11~54_combout  = (\filt0|Add9~54_combout  & ((\filt0|Add12~54_combout  & (\filt0|Add11~53  & VCC)) # (!\filt0|Add12~54_combout  & (!\filt0|Add11~53 )))) # (!\filt0|Add9~54_combout  & ((\filt0|Add12~54_combout  & (!\filt0|Add11~53 )) # 
// (!\filt0|Add12~54_combout  & ((\filt0|Add11~53 ) # (GND)))))
// \filt0|Add11~55  = CARRY((\filt0|Add9~54_combout  & (!\filt0|Add12~54_combout  & !\filt0|Add11~53 )) # (!\filt0|Add9~54_combout  & ((!\filt0|Add11~53 ) # (!\filt0|Add12~54_combout ))))

	.dataa(\filt0|Add9~54_combout ),
	.datab(\filt0|Add12~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~53 ),
	.combout(\filt0|Add11~54_combout ),
	.cout(\filt0|Add11~55 ));
// synopsys translate_off
defparam \filt0|Add11~54 .lut_mask = 16'h9617;
defparam \filt0|Add11~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
fiftyfivenm_lcell_comb \filt0|Add11~56 (
// Equation(s):
// \filt0|Add11~56_combout  = ((\filt0|Add9~56_combout  $ (\filt0|Add12~56_combout  $ (!\filt0|Add11~55 )))) # (GND)
// \filt0|Add11~57  = CARRY((\filt0|Add9~56_combout  & ((\filt0|Add12~56_combout ) # (!\filt0|Add11~55 ))) # (!\filt0|Add9~56_combout  & (\filt0|Add12~56_combout  & !\filt0|Add11~55 )))

	.dataa(\filt0|Add9~56_combout ),
	.datab(\filt0|Add12~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~55 ),
	.combout(\filt0|Add11~56_combout ),
	.cout(\filt0|Add11~57 ));
// synopsys translate_off
defparam \filt0|Add11~56 .lut_mask = 16'h698E;
defparam \filt0|Add11~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
fiftyfivenm_lcell_comb \filt0|Add11~58 (
// Equation(s):
// \filt0|Add11~58_combout  = (\filt0|Add12~58_combout  & ((\filt0|Add9~58_combout  & (\filt0|Add11~57  & VCC)) # (!\filt0|Add9~58_combout  & (!\filt0|Add11~57 )))) # (!\filt0|Add12~58_combout  & ((\filt0|Add9~58_combout  & (!\filt0|Add11~57 )) # 
// (!\filt0|Add9~58_combout  & ((\filt0|Add11~57 ) # (GND)))))
// \filt0|Add11~59  = CARRY((\filt0|Add12~58_combout  & (!\filt0|Add9~58_combout  & !\filt0|Add11~57 )) # (!\filt0|Add12~58_combout  & ((!\filt0|Add11~57 ) # (!\filt0|Add9~58_combout ))))

	.dataa(\filt0|Add12~58_combout ),
	.datab(\filt0|Add9~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~57 ),
	.combout(\filt0|Add11~58_combout ),
	.cout(\filt0|Add11~59 ));
// synopsys translate_off
defparam \filt0|Add11~58 .lut_mask = 16'h9617;
defparam \filt0|Add11~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
fiftyfivenm_lcell_comb \filt0|Add11~60 (
// Equation(s):
// \filt0|Add11~60_combout  = ((\filt0|Add12~60_combout  $ (\filt0|Add9~60_combout  $ (!\filt0|Add11~59 )))) # (GND)
// \filt0|Add11~61  = CARRY((\filt0|Add12~60_combout  & ((\filt0|Add9~60_combout ) # (!\filt0|Add11~59 ))) # (!\filt0|Add12~60_combout  & (\filt0|Add9~60_combout  & !\filt0|Add11~59 )))

	.dataa(\filt0|Add12~60_combout ),
	.datab(\filt0|Add9~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~59 ),
	.combout(\filt0|Add11~60_combout ),
	.cout(\filt0|Add11~61 ));
// synopsys translate_off
defparam \filt0|Add11~60 .lut_mask = 16'h698E;
defparam \filt0|Add11~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
fiftyfivenm_lcell_comb \filt0|Add11~62 (
// Equation(s):
// \filt0|Add11~62_combout  = (\filt0|Add12~62_combout  & ((\filt0|Add9~62_combout  & (\filt0|Add11~61  & VCC)) # (!\filt0|Add9~62_combout  & (!\filt0|Add11~61 )))) # (!\filt0|Add12~62_combout  & ((\filt0|Add9~62_combout  & (!\filt0|Add11~61 )) # 
// (!\filt0|Add9~62_combout  & ((\filt0|Add11~61 ) # (GND)))))
// \filt0|Add11~63  = CARRY((\filt0|Add12~62_combout  & (!\filt0|Add9~62_combout  & !\filt0|Add11~61 )) # (!\filt0|Add12~62_combout  & ((!\filt0|Add11~61 ) # (!\filt0|Add9~62_combout ))))

	.dataa(\filt0|Add12~62_combout ),
	.datab(\filt0|Add9~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~61 ),
	.combout(\filt0|Add11~62_combout ),
	.cout(\filt0|Add11~63 ));
// synopsys translate_off
defparam \filt0|Add11~62 .lut_mask = 16'h9617;
defparam \filt0|Add11~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
fiftyfivenm_lcell_comb \filt0|Add11~64 (
// Equation(s):
// \filt0|Add11~64_combout  = ((\filt0|Add12~64_combout  $ (\filt0|Add9~64_combout  $ (!\filt0|Add11~63 )))) # (GND)
// \filt0|Add11~65  = CARRY((\filt0|Add12~64_combout  & ((\filt0|Add9~64_combout ) # (!\filt0|Add11~63 ))) # (!\filt0|Add12~64_combout  & (\filt0|Add9~64_combout  & !\filt0|Add11~63 )))

	.dataa(\filt0|Add12~64_combout ),
	.datab(\filt0|Add9~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~63 ),
	.combout(\filt0|Add11~64_combout ),
	.cout(\filt0|Add11~65 ));
// synopsys translate_off
defparam \filt0|Add11~64 .lut_mask = 16'h698E;
defparam \filt0|Add11~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
fiftyfivenm_lcell_comb \filt0|Add11~66 (
// Equation(s):
// \filt0|Add11~66_combout  = (\filt0|Add12~66_combout  & ((\filt0|Add9~66_combout  & (\filt0|Add11~65  & VCC)) # (!\filt0|Add9~66_combout  & (!\filt0|Add11~65 )))) # (!\filt0|Add12~66_combout  & ((\filt0|Add9~66_combout  & (!\filt0|Add11~65 )) # 
// (!\filt0|Add9~66_combout  & ((\filt0|Add11~65 ) # (GND)))))
// \filt0|Add11~67  = CARRY((\filt0|Add12~66_combout  & (!\filt0|Add9~66_combout  & !\filt0|Add11~65 )) # (!\filt0|Add12~66_combout  & ((!\filt0|Add11~65 ) # (!\filt0|Add9~66_combout ))))

	.dataa(\filt0|Add12~66_combout ),
	.datab(\filt0|Add9~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add11~65 ),
	.combout(\filt0|Add11~66_combout ),
	.cout(\filt0|Add11~67 ));
// synopsys translate_off
defparam \filt0|Add11~66 .lut_mask = 16'h9617;
defparam \filt0|Add11~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
fiftyfivenm_lcell_comb \filt0|Add11~68 (
// Equation(s):
// \filt0|Add11~68_combout  = \filt0|Add12~66_combout  $ (\filt0|Add11~67  $ (!\filt0|Add9~66_combout ))

	.dataa(gnd),
	.datab(\filt0|Add12~66_combout ),
	.datac(gnd),
	.datad(\filt0|Add9~66_combout ),
	.cin(\filt0|Add11~67 ),
	.combout(\filt0|Add11~68_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add11~68 .lut_mask = 16'h3CC3;
defparam \filt0|Add11~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
fiftyfivenm_lcell_comb \filt0|reg_div16[27]~86 (
// Equation(s):
// \filt0|reg_div16[27]~86_combout  = (\filt0|Add11~54_combout  & ((\filt0|Add7~54_combout  & (\filt0|reg_div16[26]~85  & VCC)) # (!\filt0|Add7~54_combout  & (!\filt0|reg_div16[26]~85 )))) # (!\filt0|Add11~54_combout  & ((\filt0|Add7~54_combout  & 
// (!\filt0|reg_div16[26]~85 )) # (!\filt0|Add7~54_combout  & ((\filt0|reg_div16[26]~85 ) # (GND)))))
// \filt0|reg_div16[27]~87  = CARRY((\filt0|Add11~54_combout  & (!\filt0|Add7~54_combout  & !\filt0|reg_div16[26]~85 )) # (!\filt0|Add11~54_combout  & ((!\filt0|reg_div16[26]~85 ) # (!\filt0|Add7~54_combout ))))

	.dataa(\filt0|Add11~54_combout ),
	.datab(\filt0|Add7~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[26]~85 ),
	.combout(\filt0|reg_div16[27]~86_combout ),
	.cout(\filt0|reg_div16[27]~87 ));
// synopsys translate_off
defparam \filt0|reg_div16[27]~86 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
fiftyfivenm_lcell_comb \filt0|reg_div16[28]~88 (
// Equation(s):
// \filt0|reg_div16[28]~88_combout  = ((\filt0|Add11~56_combout  $ (\filt0|Add7~56_combout  $ (!\filt0|reg_div16[27]~87 )))) # (GND)
// \filt0|reg_div16[28]~89  = CARRY((\filt0|Add11~56_combout  & ((\filt0|Add7~56_combout ) # (!\filt0|reg_div16[27]~87 ))) # (!\filt0|Add11~56_combout  & (\filt0|Add7~56_combout  & !\filt0|reg_div16[27]~87 )))

	.dataa(\filt0|Add11~56_combout ),
	.datab(\filt0|Add7~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[27]~87 ),
	.combout(\filt0|reg_div16[28]~88_combout ),
	.cout(\filt0|reg_div16[28]~89 ));
// synopsys translate_off
defparam \filt0|reg_div16[28]~88 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
fiftyfivenm_lcell_comb \filt0|reg_div16[29]~90 (
// Equation(s):
// \filt0|reg_div16[29]~90_combout  = (\filt0|Add7~58_combout  & ((\filt0|Add11~58_combout  & (\filt0|reg_div16[28]~89  & VCC)) # (!\filt0|Add11~58_combout  & (!\filt0|reg_div16[28]~89 )))) # (!\filt0|Add7~58_combout  & ((\filt0|Add11~58_combout  & 
// (!\filt0|reg_div16[28]~89 )) # (!\filt0|Add11~58_combout  & ((\filt0|reg_div16[28]~89 ) # (GND)))))
// \filt0|reg_div16[29]~91  = CARRY((\filt0|Add7~58_combout  & (!\filt0|Add11~58_combout  & !\filt0|reg_div16[28]~89 )) # (!\filt0|Add7~58_combout  & ((!\filt0|reg_div16[28]~89 ) # (!\filt0|Add11~58_combout ))))

	.dataa(\filt0|Add7~58_combout ),
	.datab(\filt0|Add11~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[28]~89 ),
	.combout(\filt0|reg_div16[29]~90_combout ),
	.cout(\filt0|reg_div16[29]~91 ));
// synopsys translate_off
defparam \filt0|reg_div16[29]~90 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
fiftyfivenm_lcell_comb \filt0|reg_div16[30]~92 (
// Equation(s):
// \filt0|reg_div16[30]~92_combout  = ((\filt0|Add7~60_combout  $ (\filt0|Add11~60_combout  $ (!\filt0|reg_div16[29]~91 )))) # (GND)
// \filt0|reg_div16[30]~93  = CARRY((\filt0|Add7~60_combout  & ((\filt0|Add11~60_combout ) # (!\filt0|reg_div16[29]~91 ))) # (!\filt0|Add7~60_combout  & (\filt0|Add11~60_combout  & !\filt0|reg_div16[29]~91 )))

	.dataa(\filt0|Add7~60_combout ),
	.datab(\filt0|Add11~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[29]~91 ),
	.combout(\filt0|reg_div16[30]~92_combout ),
	.cout(\filt0|reg_div16[30]~93 ));
// synopsys translate_off
defparam \filt0|reg_div16[30]~92 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
fiftyfivenm_lcell_comb \filt0|reg_div16[31]~94 (
// Equation(s):
// \filt0|reg_div16[31]~94_combout  = (\filt0|Add7~62_combout  & ((\filt0|Add11~62_combout  & (\filt0|reg_div16[30]~93  & VCC)) # (!\filt0|Add11~62_combout  & (!\filt0|reg_div16[30]~93 )))) # (!\filt0|Add7~62_combout  & ((\filt0|Add11~62_combout  & 
// (!\filt0|reg_div16[30]~93 )) # (!\filt0|Add11~62_combout  & ((\filt0|reg_div16[30]~93 ) # (GND)))))
// \filt0|reg_div16[31]~95  = CARRY((\filt0|Add7~62_combout  & (!\filt0|Add11~62_combout  & !\filt0|reg_div16[30]~93 )) # (!\filt0|Add7~62_combout  & ((!\filt0|reg_div16[30]~93 ) # (!\filt0|Add11~62_combout ))))

	.dataa(\filt0|Add7~62_combout ),
	.datab(\filt0|Add11~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[30]~93 ),
	.combout(\filt0|reg_div16[31]~94_combout ),
	.cout(\filt0|reg_div16[31]~95 ));
// synopsys translate_off
defparam \filt0|reg_div16[31]~94 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
fiftyfivenm_lcell_comb \filt0|reg_div16[32]~96 (
// Equation(s):
// \filt0|reg_div16[32]~96_combout  = ((\filt0|Add7~64_combout  $ (\filt0|Add11~64_combout  $ (!\filt0|reg_div16[31]~95 )))) # (GND)
// \filt0|reg_div16[32]~97  = CARRY((\filt0|Add7~64_combout  & ((\filt0|Add11~64_combout ) # (!\filt0|reg_div16[31]~95 ))) # (!\filt0|Add7~64_combout  & (\filt0|Add11~64_combout  & !\filt0|reg_div16[31]~95 )))

	.dataa(\filt0|Add7~64_combout ),
	.datab(\filt0|Add11~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[31]~95 ),
	.combout(\filt0|reg_div16[32]~96_combout ),
	.cout(\filt0|reg_div16[32]~97 ));
// synopsys translate_off
defparam \filt0|reg_div16[32]~96 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[32]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
fiftyfivenm_lcell_comb \filt0|reg_div16[33]~98 (
// Equation(s):
// \filt0|reg_div16[33]~98_combout  = (\filt0|Add7~66_combout  & ((\filt0|Add11~66_combout  & (\filt0|reg_div16[32]~97  & VCC)) # (!\filt0|Add11~66_combout  & (!\filt0|reg_div16[32]~97 )))) # (!\filt0|Add7~66_combout  & ((\filt0|Add11~66_combout  & 
// (!\filt0|reg_div16[32]~97 )) # (!\filt0|Add11~66_combout  & ((\filt0|reg_div16[32]~97 ) # (GND)))))
// \filt0|reg_div16[33]~99  = CARRY((\filt0|Add7~66_combout  & (!\filt0|Add11~66_combout  & !\filt0|reg_div16[32]~97 )) # (!\filt0|Add7~66_combout  & ((!\filt0|reg_div16[32]~97 ) # (!\filt0|Add11~66_combout ))))

	.dataa(\filt0|Add7~66_combout ),
	.datab(\filt0|Add11~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[32]~97 ),
	.combout(\filt0|reg_div16[33]~98_combout ),
	.cout(\filt0|reg_div16[33]~99 ));
// synopsys translate_off
defparam \filt0|reg_div16[33]~98 .lut_mask = 16'h9617;
defparam \filt0|reg_div16[33]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
fiftyfivenm_lcell_comb \filt0|reg_div16[34]~100 (
// Equation(s):
// \filt0|reg_div16[34]~100_combout  = ((\filt0|Add7~68_combout  $ (\filt0|Add11~68_combout  $ (!\filt0|reg_div16[33]~99 )))) # (GND)
// \filt0|reg_div16[34]~101  = CARRY((\filt0|Add7~68_combout  & ((\filt0|Add11~68_combout ) # (!\filt0|reg_div16[33]~99 ))) # (!\filt0|Add7~68_combout  & (\filt0|Add11~68_combout  & !\filt0|reg_div16[33]~99 )))

	.dataa(\filt0|Add7~68_combout ),
	.datab(\filt0|Add11~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div16[33]~99 ),
	.combout(\filt0|reg_div16[34]~100_combout ),
	.cout(\filt0|reg_div16[34]~101 ));
// synopsys translate_off
defparam \filt0|reg_div16[34]~100 .lut_mask = 16'h698E;
defparam \filt0|reg_div16[34]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N17
dffeas \filt0|reg_div16[34] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[34]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[34] .is_wysiwyg = "true";
defparam \filt0|reg_div16[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N17
dffeas \filt0|reg_q[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[30]~feeder_combout ),
	.asdata(\filt0|reg_div16 [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[30] .is_wysiwyg = "true";
defparam \filt0|reg_q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
fiftyfivenm_lcell_comb \mem0|d~1 (
// Equation(s):
// \mem0|d~1_combout  = (\mem0|trigged~q  & ((\lfsr1|out [30]))) # (!\mem0|trigged~q  & (\filt0|reg_q [30]))

	.dataa(\mem0|trigged~q ),
	.datab(gnd),
	.datac(\filt0|reg_q [30]),
	.datad(\lfsr1|out [30]),
	.cin(gnd),
	.combout(\mem0|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~1 .lut_mask = 16'hFA50;
defparam \mem0|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N13
dffeas \mem0|d[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[30] .is_wysiwyg = "true";
defparam \mem0|d[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
fiftyfivenm_lcell_comb \filt0|reg_0~7 (
// Equation(s):
// \filt0|reg_0~7_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\filt0|reg_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~7 .lut_mask = 16'hF000;
defparam \filt0|reg_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N27
dffeas \filt0|reg_0[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[24] .is_wysiwyg = "true";
defparam \filt0|reg_0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
fiftyfivenm_lcell_comb \filt0|reg_div2[25]~83 (
// Equation(s):
// \filt0|reg_div2[25]~83_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [25] & ((\filt0|reg_0 [25] & (\filt0|reg_div2[24]~82  & VCC)) # (!\filt0|reg_0 [25] & (!\filt0|reg_div2[24]~82 )))) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [25] & ((\filt0|reg_0 [25] & (!\filt0|reg_div2[24]~82 )) # (!\filt0|reg_0 [25] & ((\filt0|reg_div2[24]~82 ) # (GND)))))
// \filt0|reg_div2[25]~84  = CARRY((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [25] & (!\filt0|reg_0 [25] & !\filt0|reg_div2[24]~82 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [25] & 
// ((!\filt0|reg_div2[24]~82 ) # (!\filt0|reg_0 [25]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [25]),
	.datab(\filt0|reg_0 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[24]~82 ),
	.combout(\filt0|reg_div2[25]~83_combout ),
	.cout(\filt0|reg_div2[25]~84 ));
// synopsys translate_off
defparam \filt0|reg_div2[25]~83 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
fiftyfivenm_lcell_comb \filt0|reg_div2[28]~89 (
// Equation(s):
// \filt0|reg_div2[28]~89_combout  = ((\filt0|reg_0 [28] $ (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [28] $ (!\filt0|reg_div2[27]~88 )))) # (GND)
// \filt0|reg_div2[28]~90  = CARRY((\filt0|reg_0 [28] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [28]) # (!\filt0|reg_div2[27]~88 ))) # (!\filt0|reg_0 [28] & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b 
// [28] & !\filt0|reg_div2[27]~88 )))

	.dataa(\filt0|reg_0 [28]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[27]~88 ),
	.combout(\filt0|reg_div2[28]~89_combout ),
	.cout(\filt0|reg_div2[28]~90 ));
// synopsys translate_off
defparam \filt0|reg_div2[28]~89 .lut_mask = 16'h698E;
defparam \filt0|reg_div2[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
fiftyfivenm_lcell_comb \filt0|reg_div2[31]~95 (
// Equation(s):
// \filt0|reg_div2[31]~95_combout  = (\filt0|reg_0 [31] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31] & (\filt0|reg_div2[30]~94  & VCC)) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31] & 
// (!\filt0|reg_div2[30]~94 )))) # (!\filt0|reg_0 [31] & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31] & (!\filt0|reg_div2[30]~94 )) # (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31] & 
// ((\filt0|reg_div2[30]~94 ) # (GND)))))
// \filt0|reg_div2[31]~96  = CARRY((\filt0|reg_0 [31] & (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31] & !\filt0|reg_div2[30]~94 )) # (!\filt0|reg_0 [31] & ((!\filt0|reg_div2[30]~94 ) # 
// (!\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31]))))

	.dataa(\filt0|reg_0 [31]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|reg_div2[30]~94 ),
	.combout(\filt0|reg_div2[31]~95_combout ),
	.cout(\filt0|reg_div2[31]~96 ));
// synopsys translate_off
defparam \filt0|reg_div2[31]~95 .lut_mask = 16'h9617;
defparam \filt0|reg_div2[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N15
dffeas \filt0|reg_div2[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[31] .is_wysiwyg = "true";
defparam \filt0|reg_div2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N13
dffeas \filt0|reg_div4[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[31]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[31] .is_wysiwyg = "true";
defparam \filt0|reg_div4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
fiftyfivenm_lcell_comb \filt0|Mux2~0 (
// Equation(s):
// \filt0|Mux2~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\filt0|reg_div4 [31]))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [29]))))

	.dataa(\SW[0]~input_o ),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [29]),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div4 [31]),
	.cin(gnd),
	.combout(\filt0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux2~0 .lut_mask = 16'hF4A4;
defparam \filt0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
fiftyfivenm_lcell_comb \filt0|Mux2~1 (
// Equation(s):
// \filt0|Mux2~1_combout  = (\SW[0]~input_o  & ((\filt0|Mux2~0_combout  & (\filt0|reg_div8 [32])) # (!\filt0|Mux2~0_combout  & ((\filt0|reg_div2 [30]))))) # (!\SW[0]~input_o  & (\filt0|Mux2~0_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\filt0|Mux2~0_combout ),
	.datac(\filt0|reg_div8 [32]),
	.datad(\filt0|reg_div2 [30]),
	.cin(gnd),
	.combout(\filt0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux2~1 .lut_mask = 16'hE6C4;
defparam \filt0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
fiftyfivenm_lcell_comb \filt0|reg_q[29]~feeder (
// Equation(s):
// \filt0|reg_q[29]~feeder_combout  = \filt0|Mux2~1_combout 

	.dataa(\filt0|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[29]~feeder .lut_mask = 16'hAAAA;
defparam \filt0|reg_q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N15
dffeas \filt0|reg_div16[33] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[33]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[33] .is_wysiwyg = "true";
defparam \filt0|reg_div16[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N21
dffeas \filt0|reg_q[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[29]~feeder_combout ),
	.asdata(\filt0|reg_div16 [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[29] .is_wysiwyg = "true";
defparam \filt0|reg_q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
fiftyfivenm_lcell_comb \mem0|d~2 (
// Equation(s):
// \mem0|d~2_combout  = (\mem0|trigged~q  & (\lfsr1|out [29])) # (!\mem0|trigged~q  & ((\filt0|reg_q [29])))

	.dataa(\mem0|trigged~q ),
	.datab(gnd),
	.datac(\lfsr1|out [29]),
	.datad(\filt0|reg_q [29]),
	.cin(gnd),
	.combout(\mem0|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~2 .lut_mask = 16'hF5A0;
defparam \mem0|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N3
dffeas \mem0|d[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[29] .is_wysiwyg = "true";
defparam \mem0|d[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
fiftyfivenm_lcell_comb \filt0|reg_0~4 (
// Equation(s):
// \filt0|reg_0~4_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\filt0|reg_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~4 .lut_mask = 16'hF000;
defparam \filt0|reg_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N19
dffeas \filt0|reg_0[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[27] .is_wysiwyg = "true";
defparam \filt0|reg_0[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
fiftyfivenm_lcell_comb \filt0|reg_1~4 (
// Equation(s):
// \filt0|reg_1~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_0 [27]),
	.cin(gnd),
	.combout(\filt0|reg_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~4 .lut_mask = 16'hF000;
defparam \filt0|reg_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N31
dffeas \filt0|reg_1[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[27] .is_wysiwyg = "true";
defparam \filt0|reg_1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N24
fiftyfivenm_lcell_comb \filt0|reg_2~4 (
// Equation(s):
// \filt0|reg_2~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [27])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_1 [27]),
	.cin(gnd),
	.combout(\filt0|reg_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~4 .lut_mask = 16'hAA00;
defparam \filt0|reg_2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N25
dffeas \filt0|reg_2[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[27] .is_wysiwyg = "true";
defparam \filt0|reg_2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
fiftyfivenm_lcell_comb \filt0|reg_3~4 (
// Equation(s):
// \filt0|reg_3~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [27])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_2 [27]),
	.cin(gnd),
	.combout(\filt0|reg_3~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~4 .lut_mask = 16'hAA00;
defparam \filt0|reg_3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N27
dffeas \filt0|reg_3[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[27] .is_wysiwyg = "true";
defparam \filt0|reg_3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N22
fiftyfivenm_lcell_comb \filt0|reg_4~4 (
// Equation(s):
// \filt0|reg_4~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [27]),
	.cin(gnd),
	.combout(\filt0|reg_4~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~4 .lut_mask = 16'hF000;
defparam \filt0|reg_4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N23
dffeas \filt0|reg_4[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[27] .is_wysiwyg = "true";
defparam \filt0|reg_4[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N26
fiftyfivenm_lcell_comb \filt0|reg_5~4 (
// Equation(s):
// \filt0|reg_5~4_combout  = (\RESET_DELAY_n~q  & \filt0|reg_4 [27])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_4 [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_5~4_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~4 .lut_mask = 16'hC0C0;
defparam \filt0|reg_5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N27
dffeas \filt0|reg_5[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[27] .is_wysiwyg = "true";
defparam \filt0|reg_5[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N12
fiftyfivenm_lcell_comb \filt0|Add4~60 (
// Equation(s):
// \filt0|Add4~60_combout  = ((\filt0|reg_5 [30] $ (\filt0|reg_4 [30] $ (!\filt0|Add4~59 )))) # (GND)
// \filt0|Add4~61  = CARRY((\filt0|reg_5 [30] & ((\filt0|reg_4 [30]) # (!\filt0|Add4~59 ))) # (!\filt0|reg_5 [30] & (\filt0|reg_4 [30] & !\filt0|Add4~59 )))

	.dataa(\filt0|reg_5 [30]),
	.datab(\filt0|reg_4 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\filt0|Add4~59 ),
	.combout(\filt0|Add4~60_combout ),
	.cout(\filt0|Add4~61 ));
// synopsys translate_off
defparam \filt0|Add4~60 .lut_mask = 16'h698E;
defparam \filt0|Add4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N11
dffeas \filt0|reg_div8[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[31]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[31] .is_wysiwyg = "true";
defparam \filt0|reg_div8[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
fiftyfivenm_lcell_comb \filt0|Mux3~0 (
// Equation(s):
// \filt0|Mux3~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\filt0|reg_div2 [29]))) # (!\SW[0]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [28]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [28]),
	.datab(\SW[1]~input_o ),
	.datac(\filt0|reg_div2 [29]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux3~0 .lut_mask = 16'hFC22;
defparam \filt0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
fiftyfivenm_lcell_comb \filt0|Mux3~1 (
// Equation(s):
// \filt0|Mux3~1_combout  = (\filt0|Mux3~0_combout  & ((\filt0|reg_div8 [31]) # ((!\SW[1]~input_o )))) # (!\filt0|Mux3~0_combout  & (((\SW[1]~input_o  & \filt0|reg_div4 [30]))))

	.dataa(\filt0|reg_div8 [31]),
	.datab(\filt0|Mux3~0_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div4 [30]),
	.cin(gnd),
	.combout(\filt0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux3~1 .lut_mask = 16'hBC8C;
defparam \filt0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
fiftyfivenm_lcell_comb \filt0|reg_q[28]~feeder (
// Equation(s):
// \filt0|reg_q[28]~feeder_combout  = \filt0|Mux3~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[28]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N13
dffeas \filt0|reg_div16[32] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[32]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[32] .is_wysiwyg = "true";
defparam \filt0|reg_div16[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N7
dffeas \filt0|reg_q[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[28]~feeder_combout ),
	.asdata(\filt0|reg_div16 [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[28] .is_wysiwyg = "true";
defparam \filt0|reg_q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
fiftyfivenm_lcell_comb \mem0|d~3 (
// Equation(s):
// \mem0|d~3_combout  = (\mem0|trigged~q  & (\lfsr1|out [28])) # (!\mem0|trigged~q  & ((\filt0|reg_q [28])))

	.dataa(\mem0|trigged~q ),
	.datab(gnd),
	.datac(\lfsr1|out [28]),
	.datad(\filt0|reg_q [28]),
	.cin(gnd),
	.combout(\mem0|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~3 .lut_mask = 16'hF5A0;
defparam \mem0|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N5
dffeas \mem0|d[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[28] .is_wysiwyg = "true";
defparam \mem0|d[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
fiftyfivenm_lcell_comb \filt0|reg_0~1 (
// Equation(s):
// \filt0|reg_0~1_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\filt0|reg_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~1 .lut_mask = 16'hF000;
defparam \filt0|reg_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N29
dffeas \filt0|reg_0[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[30] .is_wysiwyg = "true";
defparam \filt0|reg_0[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
fiftyfivenm_lcell_comb \filt0|reg_1~1 (
// Equation(s):
// \filt0|reg_1~1_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [30])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_0 [30]),
	.cin(gnd),
	.combout(\filt0|reg_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~1 .lut_mask = 16'hAA00;
defparam \filt0|reg_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N19
dffeas \filt0|reg_1[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[30] .is_wysiwyg = "true";
defparam \filt0|reg_1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
fiftyfivenm_lcell_comb \filt0|reg_2~1 (
// Equation(s):
// \filt0|reg_2~1_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [30])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_1 [30]),
	.cin(gnd),
	.combout(\filt0|reg_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~1 .lut_mask = 16'hAA00;
defparam \filt0|reg_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N21
dffeas \filt0|reg_2[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[30] .is_wysiwyg = "true";
defparam \filt0|reg_2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N20
fiftyfivenm_lcell_comb \filt0|reg_3~1 (
// Equation(s):
// \filt0|reg_3~1_combout  = (\filt0|reg_2 [30] & \RESET_DELAY_n~q )

	.dataa(\filt0|reg_2 [30]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_3~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~1 .lut_mask = 16'hA0A0;
defparam \filt0|reg_3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N21
dffeas \filt0|reg_3[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[30] .is_wysiwyg = "true";
defparam \filt0|reg_3[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
fiftyfivenm_lcell_comb \filt0|reg_4~1 (
// Equation(s):
// \filt0|reg_4~1_combout  = (\filt0|reg_3 [30] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_3 [30]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_4~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~1 .lut_mask = 16'hF000;
defparam \filt0|reg_4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N31
dffeas \filt0|reg_4[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[30] .is_wysiwyg = "true";
defparam \filt0|reg_4[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
fiftyfivenm_lcell_comb \filt0|reg_5~1 (
// Equation(s):
// \filt0|reg_5~1_combout  = (\filt0|reg_4 [30] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_4 [30]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_5~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~1 .lut_mask = 16'hF000;
defparam \filt0|reg_5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N25
dffeas \filt0|reg_5[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[30] .is_wysiwyg = "true";
defparam \filt0|reg_5[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N9
dffeas \filt0|reg_div8[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[30]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[30] .is_wysiwyg = "true";
defparam \filt0|reg_div8[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
fiftyfivenm_lcell_comb \filt0|Mux4~0 (
// Equation(s):
// \filt0|Mux4~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\filt0|reg_div4 [29]))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [27]),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div4 [29]),
	.cin(gnd),
	.combout(\filt0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux4~0 .lut_mask = 16'hF2C2;
defparam \filt0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
fiftyfivenm_lcell_comb \filt0|Mux4~1 (
// Equation(s):
// \filt0|Mux4~1_combout  = (\SW[0]~input_o  & ((\filt0|Mux4~0_combout  & ((\filt0|reg_div8 [30]))) # (!\filt0|Mux4~0_combout  & (\filt0|reg_div2 [28])))) # (!\SW[0]~input_o  & (((\filt0|Mux4~0_combout ))))

	.dataa(\filt0|reg_div2 [28]),
	.datab(\SW[0]~input_o ),
	.datac(\filt0|reg_div8 [30]),
	.datad(\filt0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\filt0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux4~1 .lut_mask = 16'hF388;
defparam \filt0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
fiftyfivenm_lcell_comb \filt0|reg_q[27]~feeder (
// Equation(s):
// \filt0|reg_q[27]~feeder_combout  = \filt0|Mux4~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux4~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[27]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N11
dffeas \filt0|reg_div16[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[31] .is_wysiwyg = "true";
defparam \filt0|reg_div16[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N15
dffeas \filt0|reg_q[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[27]~feeder_combout ),
	.asdata(\filt0|reg_div16 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[27] .is_wysiwyg = "true";
defparam \filt0|reg_q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
fiftyfivenm_lcell_comb \mem0|d~4 (
// Equation(s):
// \mem0|d~4_combout  = (\mem0|trigged~q  & ((\lfsr1|out [27]))) # (!\mem0|trigged~q  & (\filt0|reg_q [27]))

	.dataa(\mem0|trigged~q ),
	.datab(gnd),
	.datac(\filt0|reg_q [27]),
	.datad(\lfsr1|out [27]),
	.cin(gnd),
	.combout(\mem0|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~4 .lut_mask = 16'hFA50;
defparam \mem0|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N23
dffeas \mem0|d[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[27] .is_wysiwyg = "true";
defparam \mem0|d[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
fiftyfivenm_lcell_comb \filt0|reg_0~2 (
// Equation(s):
// \filt0|reg_0~2_combout  = (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [29] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [29]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~2 .lut_mask = 16'hC0C0;
defparam \filt0|reg_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N5
dffeas \filt0|reg_0[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[29] .is_wysiwyg = "true";
defparam \filt0|reg_0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
fiftyfivenm_lcell_comb \filt0|reg_1~2 (
// Equation(s):
// \filt0|reg_1~2_combout  = (\filt0|reg_0 [29] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\filt0|reg_0 [29]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~2 .lut_mask = 16'hC0C0;
defparam \filt0|reg_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N19
dffeas \filt0|reg_1[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[29] .is_wysiwyg = "true";
defparam \filt0|reg_1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
fiftyfivenm_lcell_comb \filt0|reg_2~2 (
// Equation(s):
// \filt0|reg_2~2_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [29])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_1 [29]),
	.cin(gnd),
	.combout(\filt0|reg_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~2 .lut_mask = 16'hAA00;
defparam \filt0|reg_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N23
dffeas \filt0|reg_2[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[29] .is_wysiwyg = "true";
defparam \filt0|reg_2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N30
fiftyfivenm_lcell_comb \filt0|reg_3~2 (
// Equation(s):
// \filt0|reg_3~2_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_2 [29]),
	.cin(gnd),
	.combout(\filt0|reg_3~2_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~2 .lut_mask = 16'hF000;
defparam \filt0|reg_3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N31
dffeas \filt0|reg_3[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[29] .is_wysiwyg = "true";
defparam \filt0|reg_3[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N7
dffeas \filt0|reg_div8[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[29]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[29] .is_wysiwyg = "true";
defparam \filt0|reg_div8[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
fiftyfivenm_lcell_comb \filt0|Mux5~0 (
// Equation(s):
// \filt0|Mux5~0_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\filt0|reg_div2 [27])) # (!\SW[0]~input_o  & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [26])))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\filt0|reg_div2 [27]),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\filt0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux5~0 .lut_mask = 16'hD9C8;
defparam \filt0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
fiftyfivenm_lcell_comb \filt0|Mux5~1 (
// Equation(s):
// \filt0|Mux5~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux5~0_combout  & (\filt0|reg_div8 [29])) # (!\filt0|Mux5~0_combout  & ((\filt0|reg_div4 [28]))))) # (!\SW[1]~input_o  & (((\filt0|Mux5~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|reg_div8 [29]),
	.datac(\filt0|reg_div4 [28]),
	.datad(\filt0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\filt0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux5~1 .lut_mask = 16'hDDA0;
defparam \filt0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
fiftyfivenm_lcell_comb \filt0|reg_q[26]~feeder (
// Equation(s):
// \filt0|reg_q[26]~feeder_combout  = \filt0|Mux5~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[26]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \filt0|reg_div16[30] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[30] .is_wysiwyg = "true";
defparam \filt0|reg_div16[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N29
dffeas \filt0|reg_q[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[26]~feeder_combout ),
	.asdata(\filt0|reg_div16 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[26] .is_wysiwyg = "true";
defparam \filt0|reg_q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
fiftyfivenm_lcell_comb \mem0|d~5 (
// Equation(s):
// \mem0|d~5_combout  = (\mem0|trigged~q  & (\lfsr1|out [26])) # (!\mem0|trigged~q  & ((\filt0|reg_q [26])))

	.dataa(\lfsr1|out [26]),
	.datab(gnd),
	.datac(\mem0|trigged~q ),
	.datad(\filt0|reg_q [26]),
	.cin(gnd),
	.combout(\mem0|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~5 .lut_mask = 16'hAFA0;
defparam \mem0|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N21
dffeas \mem0|d[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[26] .is_wysiwyg = "true";
defparam \mem0|d[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
fiftyfivenm_lcell_comb \filt0|reg_0~3 (
// Equation(s):
// \filt0|reg_0~3_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\filt0|reg_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~3 .lut_mask = 16'hF000;
defparam \filt0|reg_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N27
dffeas \filt0|reg_0[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[28] .is_wysiwyg = "true";
defparam \filt0|reg_0[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N9
dffeas \filt0|reg_div2[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[28] .is_wysiwyg = "true";
defparam \filt0|reg_div2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N7
dffeas \filt0|reg_div4[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div4[28]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div4[28] .is_wysiwyg = "true";
defparam \filt0|reg_div4[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N5
dffeas \filt0|reg_div8[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[28]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[28] .is_wysiwyg = "true";
defparam \filt0|reg_div8[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
fiftyfivenm_lcell_comb \filt0|Mux6~0 (
// Equation(s):
// \filt0|Mux6~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\filt0|reg_div4 [27]))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [25]))))

	.dataa(\SW[0]~input_o ),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [25]),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div4 [27]),
	.cin(gnd),
	.combout(\filt0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux6~0 .lut_mask = 16'hF4A4;
defparam \filt0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
fiftyfivenm_lcell_comb \filt0|Mux6~1 (
// Equation(s):
// \filt0|Mux6~1_combout  = (\filt0|Mux6~0_combout  & ((\filt0|reg_div8 [28]) # ((!\SW[0]~input_o )))) # (!\filt0|Mux6~0_combout  & (((\filt0|reg_div2 [26] & \SW[0]~input_o ))))

	.dataa(\filt0|reg_div8 [28]),
	.datab(\filt0|reg_div2 [26]),
	.datac(\filt0|Mux6~0_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux6~1 .lut_mask = 16'hACF0;
defparam \filt0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
fiftyfivenm_lcell_comb \filt0|reg_q[25]~feeder (
// Equation(s):
// \filt0|reg_q[25]~feeder_combout  = \filt0|Mux6~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[25]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N7
dffeas \filt0|reg_div16[29] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[29] .is_wysiwyg = "true";
defparam \filt0|reg_div16[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N17
dffeas \filt0|reg_q[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[25]~feeder_combout ),
	.asdata(\filt0|reg_div16 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[25] .is_wysiwyg = "true";
defparam \filt0|reg_q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
fiftyfivenm_lcell_comb \mem0|d~6 (
// Equation(s):
// \mem0|d~6_combout  = (\mem0|trigged~q  & ((\lfsr1|out [25]))) # (!\mem0|trigged~q  & (\filt0|reg_q [25]))

	.dataa(\filt0|reg_q [25]),
	.datab(gnd),
	.datac(\mem0|trigged~q ),
	.datad(\lfsr1|out [25]),
	.cin(gnd),
	.combout(\mem0|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~6 .lut_mask = 16'hFA0A;
defparam \mem0|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N7
dffeas \mem0|d[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[25] .is_wysiwyg = "true";
defparam \mem0|d[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N3
dffeas \filt0|reg_div2[25] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[25] .is_wysiwyg = "true";
defparam \filt0|reg_div2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
fiftyfivenm_lcell_comb \filt0|Mux7~0 (
// Equation(s):
// \filt0|Mux7~0_combout  = (\SW[0]~input_o  & ((\filt0|reg_div2 [25]) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [24] & !\SW[1]~input_o ))))

	.dataa(\filt0|reg_div2 [25]),
	.datab(\SW[0]~input_o ),
	.datac(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [24]),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux7~0 .lut_mask = 16'hCCB8;
defparam \filt0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
fiftyfivenm_lcell_comb \filt0|Mux7~1 (
// Equation(s):
// \filt0|Mux7~1_combout  = (\SW[1]~input_o  & ((\filt0|Mux7~0_combout  & (\filt0|reg_div8 [27])) # (!\filt0|Mux7~0_combout  & ((\filt0|reg_div4 [26]))))) # (!\SW[1]~input_o  & (\filt0|Mux7~0_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\filt0|Mux7~0_combout ),
	.datac(\filt0|reg_div8 [27]),
	.datad(\filt0|reg_div4 [26]),
	.cin(gnd),
	.combout(\filt0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux7~1 .lut_mask = 16'hE6C4;
defparam \filt0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
fiftyfivenm_lcell_comb \filt0|reg_q[24]~feeder (
// Equation(s):
// \filt0|reg_q[24]~feeder_combout  = \filt0|Mux7~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[24]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \filt0|reg_div16[28] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[28] .is_wysiwyg = "true";
defparam \filt0|reg_div16[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N23
dffeas \filt0|reg_q[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[24]~feeder_combout ),
	.asdata(\filt0|reg_div16 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[24] .is_wysiwyg = "true";
defparam \filt0|reg_q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
fiftyfivenm_lcell_comb \mem0|d~7 (
// Equation(s):
// \mem0|d~7_combout  = (\mem0|trigged~q  & ((\lfsr1|out [24]))) # (!\mem0|trigged~q  & (\filt0|reg_q [24]))

	.dataa(gnd),
	.datab(\mem0|trigged~q ),
	.datac(\filt0|reg_q [24]),
	.datad(\lfsr1|out [24]),
	.cin(gnd),
	.combout(\mem0|d~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~7 .lut_mask = 16'hFC30;
defparam \mem0|d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N7
dffeas \mem0|d[24] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[24] .is_wysiwyg = "true";
defparam \mem0|d[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
fiftyfivenm_lcell_comb \filt0|reg_0~5 (
// Equation(s):
// \filt0|reg_0~5_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\filt0|reg_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~5 .lut_mask = 16'hF000;
defparam \filt0|reg_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N25
dffeas \filt0|reg_0[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[26] .is_wysiwyg = "true";
defparam \filt0|reg_0[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N2
fiftyfivenm_lcell_comb \filt0|reg_1~5 (
// Equation(s):
// \filt0|reg_1~5_combout  = (\RESET_DELAY_n~q  & \filt0|reg_0 [26])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_0 [26]),
	.cin(gnd),
	.combout(\filt0|reg_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_1~5 .lut_mask = 16'hAA00;
defparam \filt0|reg_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N3
dffeas \filt0|reg_1[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_1[26] .is_wysiwyg = "true";
defparam \filt0|reg_1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N14
fiftyfivenm_lcell_comb \filt0|reg_2~5 (
// Equation(s):
// \filt0|reg_2~5_combout  = (\RESET_DELAY_n~q  & \filt0|reg_1 [26])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_1 [26]),
	.cin(gnd),
	.combout(\filt0|reg_2~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_2~5 .lut_mask = 16'hAA00;
defparam \filt0|reg_2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N15
dffeas \filt0|reg_2[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_2[26] .is_wysiwyg = "true";
defparam \filt0|reg_2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N2
fiftyfivenm_lcell_comb \filt0|reg_3~5 (
// Equation(s):
// \filt0|reg_3~5_combout  = (\RESET_DELAY_n~q  & \filt0|reg_2 [26])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\filt0|reg_2 [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_3~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_3~5 .lut_mask = 16'hC0C0;
defparam \filt0|reg_3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N3
dffeas \filt0|reg_3[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_3[26] .is_wysiwyg = "true";
defparam \filt0|reg_3[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N16
fiftyfivenm_lcell_comb \filt0|reg_4~5 (
// Equation(s):
// \filt0|reg_4~5_combout  = (\RESET_DELAY_n~q  & \filt0|reg_3 [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_3 [26]),
	.cin(gnd),
	.combout(\filt0|reg_4~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_4~5 .lut_mask = 16'hF000;
defparam \filt0|reg_4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N17
dffeas \filt0|reg_4[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_4[26] .is_wysiwyg = "true";
defparam \filt0|reg_4[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N24
fiftyfivenm_lcell_comb \filt0|reg_5~5 (
// Equation(s):
// \filt0|reg_5~5_combout  = (\filt0|reg_4 [26] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\filt0|reg_4 [26]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\filt0|reg_5~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_5~5 .lut_mask = 16'hF000;
defparam \filt0|reg_5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N25
dffeas \filt0|reg_5[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_5 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_5[26] .is_wysiwyg = "true";
defparam \filt0|reg_5[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
fiftyfivenm_lcell_comb \filt0|reg_6~5 (
// Equation(s):
// \filt0|reg_6~5_combout  = (\RESET_DELAY_n~q  & \filt0|reg_5 [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\filt0|reg_5 [26]),
	.cin(gnd),
	.combout(\filt0|reg_6~5_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_6~5 .lut_mask = 16'hF000;
defparam \filt0|reg_6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N27
dffeas \filt0|reg_6[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_6~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_6 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_6[26] .is_wysiwyg = "true";
defparam \filt0|reg_6[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N1
dffeas \filt0|reg_div8[26] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[26]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[26] .is_wysiwyg = "true";
defparam \filt0|reg_div8[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
fiftyfivenm_lcell_comb \filt0|Mux8~0 (
// Equation(s):
// \filt0|Mux8~0_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\filt0|reg_div4 [25])))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [23]))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\filt0|reg_div4 [25]),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\filt0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux8~0 .lut_mask = 16'hB9A8;
defparam \filt0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
fiftyfivenm_lcell_comb \filt0|Mux8~1 (
// Equation(s):
// \filt0|Mux8~1_combout  = (\SW[0]~input_o  & ((\filt0|Mux8~0_combout  & (\filt0|reg_div8 [26])) # (!\filt0|Mux8~0_combout  & ((\filt0|reg_div2 [24]))))) # (!\SW[0]~input_o  & (((\filt0|Mux8~0_combout ))))

	.dataa(\filt0|reg_div8 [26]),
	.datab(\SW[0]~input_o ),
	.datac(\filt0|Mux8~0_combout ),
	.datad(\filt0|reg_div2 [24]),
	.cin(gnd),
	.combout(\filt0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux8~1 .lut_mask = 16'hBCB0;
defparam \filt0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
fiftyfivenm_lcell_comb \filt0|reg_q[23]~feeder (
// Equation(s):
// \filt0|reg_q[23]~feeder_combout  = \filt0|Mux8~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Mux8~1_combout ),
	.cin(gnd),
	.combout(\filt0|reg_q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[23]~feeder .lut_mask = 16'hFF00;
defparam \filt0|reg_q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N3
dffeas \filt0|reg_div16[27] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[27] .is_wysiwyg = "true";
defparam \filt0|reg_div16[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N9
dffeas \filt0|reg_q[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[23]~feeder_combout ),
	.asdata(\filt0|reg_div16 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[23] .is_wysiwyg = "true";
defparam \filt0|reg_q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
fiftyfivenm_lcell_comb \mem0|d~8 (
// Equation(s):
// \mem0|d~8_combout  = (\mem0|trigged~q  & ((\lfsr1|out [23]))) # (!\mem0|trigged~q  & (\filt0|reg_q [23]))

	.dataa(gnd),
	.datab(\mem0|trigged~q ),
	.datac(\filt0|reg_q [23]),
	.datad(\lfsr1|out [23]),
	.cin(gnd),
	.combout(\mem0|d~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~8 .lut_mask = 16'hFC30;
defparam \mem0|d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N5
dffeas \mem0|d[23] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\mem0|d~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[23] .is_wysiwyg = "true";
defparam \mem0|d[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
fiftyfivenm_lcell_comb \filt0|reg_0~0 (
// Equation(s):
// \filt0|reg_0~0_combout  = (\RESET_DELAY_n~q  & \mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\filt0|reg_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_0~0 .lut_mask = 16'hF000;
defparam \filt0|reg_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N23
dffeas \filt0|reg_0[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_0[31] .is_wysiwyg = "true";
defparam \filt0|reg_0[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
fiftyfivenm_lcell_comb \filt0|reg_div2[32]~97 (
// Equation(s):
// \filt0|reg_div2[32]~97_combout  = \filt0|reg_0 [31] $ (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31] $ (!\filt0|reg_div2[31]~96 ))

	.dataa(\filt0|reg_0 [31]),
	.datab(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\filt0|reg_div2[31]~96 ),
	.combout(\filt0|reg_div2[32]~97_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_div2[32]~97 .lut_mask = 16'h6969;
defparam \filt0|reg_div2[32]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \filt0|reg_div2[32] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div2[32]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div2 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div2[32] .is_wysiwyg = "true";
defparam \filt0|reg_div2[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
fiftyfivenm_lcell_comb \filt0|Mux0~0 (
// Equation(s):
// \filt0|Mux0~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\filt0|reg_div4 [33]))) # (!\SW[1]~input_o  & (\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31]))))

	.dataa(\mem0|memory_16bit_1024_inst|altsyncram_component|auto_generated|q_b [31]),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\filt0|reg_div4 [33]),
	.cin(gnd),
	.combout(\filt0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux0~0 .lut_mask = 16'hF2C2;
defparam \filt0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
fiftyfivenm_lcell_comb \filt0|Mux0~1 (
// Equation(s):
// \filt0|Mux0~1_combout  = (\filt0|Mux0~0_combout  & (((\filt0|reg_div8 [34]) # (!\SW[0]~input_o )))) # (!\filt0|Mux0~0_combout  & (\filt0|reg_div2 [32] & ((\SW[0]~input_o ))))

	.dataa(\filt0|reg_div2 [32]),
	.datab(\filt0|Mux0~0_combout ),
	.datac(\filt0|reg_div8 [34]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\filt0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Mux0~1 .lut_mask = 16'hE2CC;
defparam \filt0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
fiftyfivenm_lcell_comb \filt0|reg_q[31]~feeder (
// Equation(s):
// \filt0|reg_q[31]~feeder_combout  = \filt0|Mux0~1_combout 

	.dataa(\filt0|Mux0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt0|reg_q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_q[31]~feeder .lut_mask = 16'hAAAA;
defparam \filt0|reg_q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
fiftyfivenm_lcell_comb \filt0|Add3~70 (
// Equation(s):
// \filt0|Add3~70_combout  = \filt0|reg_3 [31] $ (\filt0|Add3~69  $ (\filt0|reg_div4 [34]))

	.dataa(gnd),
	.datab(\filt0|reg_3 [31]),
	.datac(gnd),
	.datad(\filt0|reg_div4 [34]),
	.cin(\filt0|Add3~69 ),
	.combout(\filt0|Add3~70_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add3~70 .lut_mask = 16'hC33C;
defparam \filt0|Add3~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
fiftyfivenm_lcell_comb \filt0|reg_div8[35]~106 (
// Equation(s):
// \filt0|reg_div8[35]~106_combout  = \filt0|Add5~66_combout  $ (\filt0|reg_div8[34]~105  $ (\filt0|Add3~70_combout ))

	.dataa(\filt0|Add5~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Add3~70_combout ),
	.cin(\filt0|reg_div8[34]~105 ),
	.combout(\filt0|reg_div8[35]~106_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_div8[35]~106 .lut_mask = 16'hA55A;
defparam \filt0|reg_div8[35]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N19
dffeas \filt0|reg_div8[35] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div8[35]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div8 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div8[35] .is_wysiwyg = "true";
defparam \filt0|reg_div8[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
fiftyfivenm_lcell_comb \filt0|Add7~70 (
// Equation(s):
// \filt0|Add7~70_combout  = \filt0|reg_7 [31] $ (\filt0|Add7~69  $ (\filt0|reg_div8 [35]))

	.dataa(gnd),
	.datab(\filt0|reg_7 [31]),
	.datac(gnd),
	.datad(\filt0|reg_div8 [35]),
	.cin(\filt0|Add7~69 ),
	.combout(\filt0|Add7~70_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|Add7~70 .lut_mask = 16'hC33C;
defparam \filt0|Add7~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
fiftyfivenm_lcell_comb \filt0|reg_div16[35]~102 (
// Equation(s):
// \filt0|reg_div16[35]~102_combout  = \filt0|Add7~70_combout  $ (\filt0|reg_div16[34]~101  $ (\filt0|Add11~68_combout ))

	.dataa(\filt0|Add7~70_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|Add11~68_combout ),
	.cin(\filt0|reg_div16[34]~101 ),
	.combout(\filt0|reg_div16[35]~102_combout ),
	.cout());
// synopsys translate_off
defparam \filt0|reg_div16[35]~102 .lut_mask = 16'hA55A;
defparam \filt0|reg_div16[35]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N19
dffeas \filt0|reg_div16[35] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_div16[35]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_div16 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_div16[35] .is_wysiwyg = "true";
defparam \filt0|reg_div16[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N17
dffeas \filt0|reg_q[31] (
	.clk(\AUDIO_WCLK~input_o ),
	.d(\filt0|reg_q[31]~feeder_combout ),
	.asdata(\filt0|reg_div16 [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt0|reg_q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \filt0|reg_q[31] .is_wysiwyg = "true";
defparam \filt0|reg_q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N26
fiftyfivenm_lcell_comb \i2s|audi2|DATA16_MIC[0]~0 (
// Equation(s):
// \i2s|audi2|DATA16_MIC[0]~0_combout  = (\RESET_DELAY_n~q  & (\i2s|audi2|Decoder0~0_combout  & (\AUDIO_WCLK~input_o  & !\i2s|rAUDIO_WCLK~2_combout )))

	.dataa(\RESET_DELAY_n~q ),
	.datab(\i2s|audi2|Decoder0~0_combout ),
	.datac(\AUDIO_WCLK~input_o ),
	.datad(\i2s|rAUDIO_WCLK~2_combout ),
	.cin(gnd),
	.combout(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[0]~0 .lut_mask = 16'h0080;
defparam \i2s|audi2|DATA16_MIC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N9
dffeas \i2s|audi2|DATA16_MIC[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[15] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N29
dffeas \i2s|audi2|DATA16_MIC[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[14] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N3
dffeas \i2s|audi2|DATA16_MIC[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[13] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N17
dffeas \i2s|audi2|DATA16_MIC[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[12] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N5
dffeas \i2s|audi2|DATA16_MIC[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[10] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N16
fiftyfivenm_lcell_comb \i2s|audi2|DATA16_MIC[7]~feeder (
// Equation(s):
// \i2s|audi2|DATA16_MIC[7]~feeder_combout  = \filt0|reg_q [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_q [23]),
	.cin(gnd),
	.combout(\i2s|audi2|DATA16_MIC[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[7]~feeder .lut_mask = 16'hFF00;
defparam \i2s|audi2|DATA16_MIC[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N17
dffeas \i2s|audi2|DATA16_MIC[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|audi2|DATA16_MIC[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[7] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N23
dffeas \i2s|audi2|DATA16_MIC[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[4] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N25
dffeas \i2s|audi2|DATA16_MIC[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[0] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N2
fiftyfivenm_lcell_comb \dac1|Selector50~0 (
// Equation(s):
// \dac1|Selector50~0_combout  = (!\dac1|ST [3] & (!\dac1|ST [1] & (!\dac1|ST [2] & \i2s|audi2|DATA16_MIC [0])))

	.dataa(\dac1|ST [3]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [2]),
	.datad(\i2s|audi2|DATA16_MIC [0]),
	.cin(gnd),
	.combout(\dac1|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector50~0 .lut_mask = 16'h0100;
defparam \dac1|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
fiftyfivenm_lcell_comb \dac1|Selector50~1 (
// Equation(s):
// \dac1|Selector50~1_combout  = (!\dac1|ST [0] & \dac1|Selector50~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|Selector50~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector50~1 .lut_mask = 16'h0F00;
defparam \dac1|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
fiftyfivenm_lcell_comb \dac1|Selector50~2 (
// Equation(s):
// \dac1|Selector50~2_combout  = (\dac1|ST [2]) # ((\dac1|ST [3]) # (\dac1|ST [1]))

	.dataa(\dac1|ST [2]),
	.datab(gnd),
	.datac(\dac1|ST [3]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector50~2 .lut_mask = 16'hFFFA;
defparam \dac1|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
fiftyfivenm_lcell_comb \dac1|Selector50~3 (
// Equation(s):
// \dac1|Selector50~3_combout  = (\dac1|Selector50~1_combout ) # ((\dac1|RDATA [0] & ((\dac1|Selector50~2_combout ) # (\dac1|ST[0]~5_combout ))))

	.dataa(\dac1|Selector50~1_combout ),
	.datab(\dac1|Selector50~2_combout ),
	.datac(\dac1|RDATA [0]),
	.datad(\dac1|ST[0]~5_combout ),
	.cin(gnd),
	.combout(\dac1|Selector50~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector50~3 .lut_mask = 16'hFAEA;
defparam \dac1|Selector50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N21
dffeas \dac1|RDATA[0] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector50~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FPGA_RESET_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[0] .is_wysiwyg = "true";
defparam \dac1|RDATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N19
dffeas \i2s|audi2|DATA16_MIC[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[1] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
fiftyfivenm_lcell_comb \dac1|Selector49~0 (
// Equation(s):
// \dac1|Selector49~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [0])) # (!\dac1|ST [0] & ((\i2s|audi2|DATA16_MIC [1])))

	.dataa(gnd),
	.datab(\dac1|RDATA [0]),
	.datac(\dac1|ST [0]),
	.datad(\i2s|audi2|DATA16_MIC [1]),
	.cin(gnd),
	.combout(\dac1|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector49~0 .lut_mask = 16'hCFC0;
defparam \dac1|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N22
fiftyfivenm_lcell_comb \dac1|RDATA[15]~0 (
// Equation(s):
// \dac1|RDATA[15]~0_combout  = (!\dac1|ST [3] & (\FPGA_RESET_n~input_o  & (!\dac1|ST [2] & !\dac1|ST [1])))

	.dataa(\dac1|ST [3]),
	.datab(\FPGA_RESET_n~input_o ),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|RDATA[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[15]~0 .lut_mask = 16'h0004;
defparam \dac1|RDATA[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N28
fiftyfivenm_lcell_comb \dac1|RDATA[15]~1 (
// Equation(s):
// \dac1|RDATA[15]~1_combout  = (\dac1|RDATA[15]~0_combout  & (((!\dac1|Equal1~0_combout  & !\dac1|Equal1~1_combout )) # (!\dac1|ST [0])))

	.dataa(\dac1|RDATA[15]~0_combout ),
	.datab(\dac1|Equal1~0_combout ),
	.datac(\dac1|Equal1~1_combout ),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|RDATA[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[15]~1 .lut_mask = 16'h02AA;
defparam \dac1|RDATA[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N13
dffeas \dac1|RDATA[1] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[1] .is_wysiwyg = "true";
defparam \dac1|RDATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N31
dffeas \i2s|audi2|DATA16_MIC[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[2] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
fiftyfivenm_lcell_comb \dac1|Selector48~0 (
// Equation(s):
// \dac1|Selector48~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [1])) # (!\dac1|ST [0] & ((\i2s|audi2|DATA16_MIC [2])))

	.dataa(\dac1|RDATA [1]),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\i2s|audi2|DATA16_MIC [2]),
	.cin(gnd),
	.combout(\dac1|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector48~0 .lut_mask = 16'hAFA0;
defparam \dac1|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N7
dffeas \dac1|RDATA[2] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[2] .is_wysiwyg = "true";
defparam \dac1|RDATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N21
dffeas \i2s|audi2|DATA16_MIC[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[3] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
fiftyfivenm_lcell_comb \dac1|Selector47~0 (
// Equation(s):
// \dac1|Selector47~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [2])) # (!\dac1|ST [0] & ((\i2s|audi2|DATA16_MIC [3])))

	.dataa(\dac1|RDATA [2]),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\i2s|audi2|DATA16_MIC [3]),
	.cin(gnd),
	.combout(\dac1|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector47~0 .lut_mask = 16'hAFA0;
defparam \dac1|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N17
dffeas \dac1|RDATA[3] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[3] .is_wysiwyg = "true";
defparam \dac1|RDATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
fiftyfivenm_lcell_comb \dac1|Selector46~0 (
// Equation(s):
// \dac1|Selector46~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [3]))) # (!\dac1|ST [0] & (\i2s|audi2|DATA16_MIC [4]))

	.dataa(gnd),
	.datab(\dac1|ST [0]),
	.datac(\i2s|audi2|DATA16_MIC [4]),
	.datad(\dac1|RDATA [3]),
	.cin(gnd),
	.combout(\dac1|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector46~0 .lut_mask = 16'hFC30;
defparam \dac1|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N27
dffeas \dac1|RDATA[4] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[4] .is_wysiwyg = "true";
defparam \dac1|RDATA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N1
dffeas \i2s|audi2|DATA16_MIC[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[5] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
fiftyfivenm_lcell_comb \dac1|Selector45~0 (
// Equation(s):
// \dac1|Selector45~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [4])) # (!\dac1|ST [0] & ((\i2s|audi2|DATA16_MIC [5])))

	.dataa(\dac1|RDATA [4]),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\i2s|audi2|DATA16_MIC [5]),
	.cin(gnd),
	.combout(\dac1|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector45~0 .lut_mask = 16'hAFA0;
defparam \dac1|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N25
dffeas \dac1|RDATA[5] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[5] .is_wysiwyg = "true";
defparam \dac1|RDATA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N3
dffeas \i2s|audi2|DATA16_MIC[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[6] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
fiftyfivenm_lcell_comb \dac1|Selector44~0 (
// Equation(s):
// \dac1|Selector44~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [5])) # (!\dac1|ST [0] & ((\i2s|audi2|DATA16_MIC [6])))

	.dataa(gnd),
	.datab(\dac1|RDATA [5]),
	.datac(\dac1|ST [0]),
	.datad(\i2s|audi2|DATA16_MIC [6]),
	.cin(gnd),
	.combout(\dac1|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector44~0 .lut_mask = 16'hCFC0;
defparam \dac1|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N11
dffeas \dac1|RDATA[6] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[6] .is_wysiwyg = "true";
defparam \dac1|RDATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
fiftyfivenm_lcell_comb \dac1|Selector43~0 (
// Equation(s):
// \dac1|Selector43~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [6]))) # (!\dac1|ST [0] & (\i2s|audi2|DATA16_MIC [7]))

	.dataa(gnd),
	.datab(\i2s|audi2|DATA16_MIC [7]),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [6]),
	.cin(gnd),
	.combout(\dac1|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector43~0 .lut_mask = 16'hFC0C;
defparam \dac1|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N9
dffeas \dac1|RDATA[7] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[7] .is_wysiwyg = "true";
defparam \dac1|RDATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N30
fiftyfivenm_lcell_comb \i2s|audi2|DATA16_MIC[8]~feeder (
// Equation(s):
// \i2s|audi2|DATA16_MIC[8]~feeder_combout  = \filt0|reg_q [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\filt0|reg_q [24]),
	.cin(gnd),
	.combout(\i2s|audi2|DATA16_MIC[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[8]~feeder .lut_mask = 16'hFF00;
defparam \i2s|audi2|DATA16_MIC[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N31
dffeas \i2s|audi2|DATA16_MIC[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|audi2|DATA16_MIC[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[8] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
fiftyfivenm_lcell_comb \dac1|Selector42~0 (
// Equation(s):
// \dac1|Selector42~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [7])) # (!\dac1|ST [0] & ((\i2s|audi2|DATA16_MIC [8])))

	.dataa(gnd),
	.datab(\dac1|ST [0]),
	.datac(\dac1|RDATA [7]),
	.datad(\i2s|audi2|DATA16_MIC [8]),
	.cin(gnd),
	.combout(\dac1|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector42~0 .lut_mask = 16'hF3C0;
defparam \dac1|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \dac1|RDATA[8] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[8] .is_wysiwyg = "true";
defparam \dac1|RDATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N19
dffeas \i2s|audi2|DATA16_MIC[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[9] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
fiftyfivenm_lcell_comb \dac1|Selector41~0 (
// Equation(s):
// \dac1|Selector41~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [8])) # (!\dac1|ST [0] & ((\i2s|audi2|DATA16_MIC [9])))

	.dataa(\dac1|RDATA [8]),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\i2s|audi2|DATA16_MIC [9]),
	.cin(gnd),
	.combout(\dac1|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector41~0 .lut_mask = 16'hAFA0;
defparam \dac1|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N1
dffeas \dac1|RDATA[9] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[9] .is_wysiwyg = "true";
defparam \dac1|RDATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
fiftyfivenm_lcell_comb \dac1|Selector40~0 (
// Equation(s):
// \dac1|Selector40~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [9]))) # (!\dac1|ST [0] & (\i2s|audi2|DATA16_MIC [10]))

	.dataa(\i2s|audi2|DATA16_MIC [10]),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [9]),
	.cin(gnd),
	.combout(\dac1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector40~0 .lut_mask = 16'hFA0A;
defparam \dac1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N15
dffeas \dac1|RDATA[10] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[10] .is_wysiwyg = "true";
defparam \dac1|RDATA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N23
dffeas \i2s|audi2|DATA16_MIC[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt0|reg_q [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s|audi2|DATA16_MIC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|audi2|DATA16_MIC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|audi2|DATA16_MIC[11] .is_wysiwyg = "true";
defparam \i2s|audi2|DATA16_MIC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
fiftyfivenm_lcell_comb \dac1|Selector39~0 (
// Equation(s):
// \dac1|Selector39~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [10])) # (!\dac1|ST [0] & ((\i2s|audi2|DATA16_MIC [11])))

	.dataa(gnd),
	.datab(\dac1|RDATA [10]),
	.datac(\dac1|ST [0]),
	.datad(\i2s|audi2|DATA16_MIC [11]),
	.cin(gnd),
	.combout(\dac1|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector39~0 .lut_mask = 16'hCFC0;
defparam \dac1|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N29
dffeas \dac1|RDATA[11] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[11] .is_wysiwyg = "true";
defparam \dac1|RDATA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
fiftyfivenm_lcell_comb \dac1|Selector38~0 (
// Equation(s):
// \dac1|Selector38~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [11]))) # (!\dac1|ST [0] & (\i2s|audi2|DATA16_MIC [12]))

	.dataa(\i2s|audi2|DATA16_MIC [12]),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [11]),
	.cin(gnd),
	.combout(\dac1|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector38~0 .lut_mask = 16'hFA0A;
defparam \dac1|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N3
dffeas \dac1|RDATA[12] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[12] .is_wysiwyg = "true";
defparam \dac1|RDATA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
fiftyfivenm_lcell_comb \dac1|Selector37~0 (
// Equation(s):
// \dac1|Selector37~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [12]))) # (!\dac1|ST [0] & (\i2s|audi2|DATA16_MIC [13]))

	.dataa(gnd),
	.datab(\i2s|audi2|DATA16_MIC [13]),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [12]),
	.cin(gnd),
	.combout(\dac1|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector37~0 .lut_mask = 16'hFC0C;
defparam \dac1|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N21
dffeas \dac1|RDATA[13] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[13] .is_wysiwyg = "true";
defparam \dac1|RDATA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
fiftyfivenm_lcell_comb \dac1|Selector36~0 (
// Equation(s):
// \dac1|Selector36~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [13]))) # (!\dac1|ST [0] & (\i2s|audi2|DATA16_MIC [14]))

	.dataa(gnd),
	.datab(\i2s|audi2|DATA16_MIC [14]),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [13]),
	.cin(gnd),
	.combout(\dac1|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector36~0 .lut_mask = 16'hFC0C;
defparam \dac1|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N19
dffeas \dac1|RDATA[14] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[14] .is_wysiwyg = "true";
defparam \dac1|RDATA[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
fiftyfivenm_lcell_comb \dac1|Selector35~0 (
// Equation(s):
// \dac1|Selector35~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [14]))) # (!\dac1|ST [0] & (!\i2s|audi2|DATA16_MIC [15]))

	.dataa(gnd),
	.datab(\i2s|audi2|DATA16_MIC [15]),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [14]),
	.cin(gnd),
	.combout(\dac1|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector35~0 .lut_mask = 16'hF303;
defparam \dac1|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N5
dffeas \dac1|RDATA[15] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[15] .is_wysiwyg = "true";
defparam \dac1|RDATA[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N6
fiftyfivenm_lcell_comb \dac1|Selector34~0 (
// Equation(s):
// \dac1|Selector34~0_combout  = (\dac1|Equal1~0_combout  & (((\dac1|RDATA [16])))) # (!\dac1|Equal1~0_combout  & ((\dac1|Equal1~1_combout  & ((\dac1|RDATA [16]))) # (!\dac1|Equal1~1_combout  & (\dac1|RDATA [15]))))

	.dataa(\dac1|Equal1~0_combout ),
	.datab(\dac1|RDATA [15]),
	.datac(\dac1|Equal1~1_combout ),
	.datad(\dac1|RDATA [16]),
	.cin(gnd),
	.combout(\dac1|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector34~0 .lut_mask = 16'hFE04;
defparam \dac1|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N2
fiftyfivenm_lcell_comb \dac1|Selector34~1 (
// Equation(s):
// \dac1|Selector34~1_combout  = (\dac1|WideOr6~combout  & ((\dac1|RDATA [16]) # ((\dac1|Decoder0~1_combout  & \dac1|Selector34~0_combout )))) # (!\dac1|WideOr6~combout  & (\dac1|Decoder0~1_combout  & ((\dac1|Selector34~0_combout ))))

	.dataa(\dac1|WideOr6~combout ),
	.datab(\dac1|Decoder0~1_combout ),
	.datac(\dac1|RDATA [16]),
	.datad(\dac1|Selector34~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector34~1 .lut_mask = 16'hECA0;
defparam \dac1|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N3
dffeas \dac1|RDATA[16] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FPGA_RESET_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[16] .is_wysiwyg = "true";
defparam \dac1|RDATA[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N28
fiftyfivenm_lcell_comb \dac1|Selector33~0 (
// Equation(s):
// \dac1|Selector33~0_combout  = (\dac1|Equal1~0_combout  & (((\dac1|RDATA [17])))) # (!\dac1|Equal1~0_combout  & ((\dac1|Equal1~1_combout  & ((\dac1|RDATA [17]))) # (!\dac1|Equal1~1_combout  & (\dac1|RDATA [16]))))

	.dataa(\dac1|Equal1~0_combout ),
	.datab(\dac1|RDATA [16]),
	.datac(\dac1|Equal1~1_combout ),
	.datad(\dac1|RDATA [17]),
	.cin(gnd),
	.combout(\dac1|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector33~0 .lut_mask = 16'hFE04;
defparam \dac1|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N18
fiftyfivenm_lcell_comb \dac1|Selector33~1 (
// Equation(s):
// \dac1|Selector33~1_combout  = (\dac1|WideOr6~combout  & ((\dac1|RDATA [17]) # ((\dac1|Decoder0~1_combout  & \dac1|Selector33~0_combout )))) # (!\dac1|WideOr6~combout  & (\dac1|Decoder0~1_combout  & ((\dac1|Selector33~0_combout ))))

	.dataa(\dac1|WideOr6~combout ),
	.datab(\dac1|Decoder0~1_combout ),
	.datac(\dac1|RDATA [17]),
	.datad(\dac1|Selector33~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector33~1 .lut_mask = 16'hECA0;
defparam \dac1|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N19
dffeas \dac1|RDATA[17] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FPGA_RESET_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[17] .is_wysiwyg = "true";
defparam \dac1|RDATA[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N24
fiftyfivenm_lcell_comb \dac1|Selector32~0 (
// Equation(s):
// \dac1|Selector32~0_combout  = (\dac1|Equal1~0_combout  & (((\dac1|RDATA [18])))) # (!\dac1|Equal1~0_combout  & ((\dac1|Equal1~1_combout  & (\dac1|RDATA [18])) # (!\dac1|Equal1~1_combout  & ((\dac1|RDATA [17])))))

	.dataa(\dac1|Equal1~0_combout ),
	.datab(\dac1|Equal1~1_combout ),
	.datac(\dac1|RDATA [18]),
	.datad(\dac1|RDATA [17]),
	.cin(gnd),
	.combout(\dac1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector32~0 .lut_mask = 16'hF1E0;
defparam \dac1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N26
fiftyfivenm_lcell_comb \dac1|Selector32~1 (
// Equation(s):
// \dac1|Selector32~1_combout  = (\dac1|WideOr6~combout  & ((\dac1|RDATA [18]) # ((\dac1|Decoder0~1_combout  & \dac1|Selector32~0_combout )))) # (!\dac1|WideOr6~combout  & (\dac1|Decoder0~1_combout  & ((\dac1|Selector32~0_combout ))))

	.dataa(\dac1|WideOr6~combout ),
	.datab(\dac1|Decoder0~1_combout ),
	.datac(\dac1|RDATA [18]),
	.datad(\dac1|Selector32~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector32~1 .lut_mask = 16'hECA0;
defparam \dac1|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N27
dffeas \dac1|RDATA[18] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FPGA_RESET_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[18] .is_wysiwyg = "true";
defparam \dac1|RDATA[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N12
fiftyfivenm_lcell_comb \dac1|Selector31~0 (
// Equation(s):
// \dac1|Selector31~0_combout  = (\dac1|Equal1~1_combout  & (((\dac1|RDATA [19])))) # (!\dac1|Equal1~1_combout  & ((\dac1|Equal1~0_combout  & ((\dac1|RDATA [19]))) # (!\dac1|Equal1~0_combout  & (\dac1|RDATA [18]))))

	.dataa(\dac1|RDATA [18]),
	.datab(\dac1|RDATA [19]),
	.datac(\dac1|Equal1~1_combout ),
	.datad(\dac1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector31~0 .lut_mask = 16'hCCCA;
defparam \dac1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N14
fiftyfivenm_lcell_comb \dac1|Selector31~1 (
// Equation(s):
// \dac1|Selector31~1_combout  = (\dac1|WideOr6~combout  & ((\dac1|RDATA [19]) # ((\dac1|Decoder0~1_combout  & \dac1|Selector31~0_combout )))) # (!\dac1|WideOr6~combout  & (\dac1|Decoder0~1_combout  & ((\dac1|Selector31~0_combout ))))

	.dataa(\dac1|WideOr6~combout ),
	.datab(\dac1|Decoder0~1_combout ),
	.datac(\dac1|RDATA [19]),
	.datad(\dac1|Selector31~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector31~1 .lut_mask = 16'hECA0;
defparam \dac1|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N15
dffeas \dac1|RDATA[19] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FPGA_RESET_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[19] .is_wysiwyg = "true";
defparam \dac1|RDATA[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N4
fiftyfivenm_lcell_comb \dac1|Selector30~0 (
// Equation(s):
// \dac1|Selector30~0_combout  = (\dac1|Equal1~1_combout  & (\dac1|RDATA [20])) # (!\dac1|Equal1~1_combout  & ((\dac1|Equal1~0_combout  & (\dac1|RDATA [20])) # (!\dac1|Equal1~0_combout  & ((\dac1|RDATA [19])))))

	.dataa(\dac1|RDATA [20]),
	.datab(\dac1|RDATA [19]),
	.datac(\dac1|Equal1~1_combout ),
	.datad(\dac1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector30~0 .lut_mask = 16'hAAAC;
defparam \dac1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N30
fiftyfivenm_lcell_comb \dac1|Selector30~1 (
// Equation(s):
// \dac1|Selector30~1_combout  = (\dac1|WideOr6~combout  & ((\dac1|RDATA [20]) # ((\dac1|Selector30~0_combout  & \dac1|Decoder0~1_combout )))) # (!\dac1|WideOr6~combout  & (\dac1|Selector30~0_combout  & ((\dac1|Decoder0~1_combout ))))

	.dataa(\dac1|WideOr6~combout ),
	.datab(\dac1|Selector30~0_combout ),
	.datac(\dac1|RDATA [20]),
	.datad(\dac1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\dac1|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector30~1 .lut_mask = 16'hECA0;
defparam \dac1|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N31
dffeas \dac1|RDATA[20] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FPGA_RESET_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[20] .is_wysiwyg = "true";
defparam \dac1|RDATA[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N0
fiftyfivenm_lcell_comb \dac1|Selector29~0 (
// Equation(s):
// \dac1|Selector29~0_combout  = (\dac1|Equal1~0_combout  & (((\dac1|RDATA [21])))) # (!\dac1|Equal1~0_combout  & ((\dac1|Equal1~1_combout  & ((\dac1|RDATA [21]))) # (!\dac1|Equal1~1_combout  & (\dac1|RDATA [20]))))

	.dataa(\dac1|Equal1~0_combout ),
	.datab(\dac1|Equal1~1_combout ),
	.datac(\dac1|RDATA [20]),
	.datad(\dac1|RDATA [21]),
	.cin(gnd),
	.combout(\dac1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector29~0 .lut_mask = 16'hFE10;
defparam \dac1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N10
fiftyfivenm_lcell_comb \dac1|Selector29~1 (
// Equation(s):
// \dac1|Selector29~1_combout  = (\dac1|WideOr6~combout  & ((\dac1|RDATA [21]) # ((\dac1|Decoder0~1_combout  & \dac1|Selector29~0_combout )))) # (!\dac1|WideOr6~combout  & (\dac1|Decoder0~1_combout  & ((\dac1|Selector29~0_combout ))))

	.dataa(\dac1|WideOr6~combout ),
	.datab(\dac1|Decoder0~1_combout ),
	.datac(\dac1|RDATA [21]),
	.datad(\dac1|Selector29~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector29~1 .lut_mask = 16'hECA0;
defparam \dac1|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N11
dffeas \dac1|RDATA[21] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FPGA_RESET_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[21] .is_wysiwyg = "true";
defparam \dac1|RDATA[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N16
fiftyfivenm_lcell_comb \dac1|Selector28~0 (
// Equation(s):
// \dac1|Selector28~0_combout  = (\dac1|Equal1~0_combout  & (((\dac1|RDATA [22])))) # (!\dac1|Equal1~0_combout  & ((\dac1|Equal1~1_combout  & (\dac1|RDATA [22])) # (!\dac1|Equal1~1_combout  & ((\dac1|RDATA [21])))))

	.dataa(\dac1|Equal1~0_combout ),
	.datab(\dac1|Equal1~1_combout ),
	.datac(\dac1|RDATA [22]),
	.datad(\dac1|RDATA [21]),
	.cin(gnd),
	.combout(\dac1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector28~0 .lut_mask = 16'hF1E0;
defparam \dac1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N22
fiftyfivenm_lcell_comb \dac1|Selector28~1 (
// Equation(s):
// \dac1|Selector28~1_combout  = (\dac1|WideOr6~combout  & ((\dac1|RDATA [22]) # ((\dac1|Decoder0~1_combout  & \dac1|Selector28~0_combout )))) # (!\dac1|WideOr6~combout  & (\dac1|Decoder0~1_combout  & ((\dac1|Selector28~0_combout ))))

	.dataa(\dac1|WideOr6~combout ),
	.datab(\dac1|Decoder0~1_combout ),
	.datac(\dac1|RDATA [22]),
	.datad(\dac1|Selector28~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector28~1 .lut_mask = 16'hECA0;
defparam \dac1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N23
dffeas \dac1|RDATA[22] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FPGA_RESET_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[22] .is_wysiwyg = "true";
defparam \dac1|RDATA[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N8
fiftyfivenm_lcell_comb \dac1|Selector27~0 (
// Equation(s):
// \dac1|Selector27~0_combout  = (\dac1|Equal1~0_combout  & (((\dac1|RDATA [23])))) # (!\dac1|Equal1~0_combout  & ((\dac1|Equal1~1_combout  & ((\dac1|RDATA [23]))) # (!\dac1|Equal1~1_combout  & (\dac1|RDATA [22]))))

	.dataa(\dac1|Equal1~0_combout ),
	.datab(\dac1|Equal1~1_combout ),
	.datac(\dac1|RDATA [22]),
	.datad(\dac1|RDATA [23]),
	.cin(gnd),
	.combout(\dac1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector27~0 .lut_mask = 16'hFE10;
defparam \dac1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N20
fiftyfivenm_lcell_comb \dac1|Selector27~1 (
// Equation(s):
// \dac1|Selector27~1_combout  = (\dac1|WideOr6~combout  & ((\dac1|RDATA [23]) # ((\dac1|Selector27~0_combout  & \dac1|Decoder0~1_combout )))) # (!\dac1|WideOr6~combout  & (\dac1|Selector27~0_combout  & ((\dac1|Decoder0~1_combout ))))

	.dataa(\dac1|WideOr6~combout ),
	.datab(\dac1|Selector27~0_combout ),
	.datac(\dac1|RDATA [23]),
	.datad(\dac1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\dac1|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector27~1 .lut_mask = 16'hECA0;
defparam \dac1|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N21
dffeas \dac1|RDATA[23] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FPGA_RESET_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[23] .is_wysiwyg = "true";
defparam \dac1|RDATA[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N16
fiftyfivenm_lcell_comb \dac1|Selector17~5 (
// Equation(s):
// \dac1|Selector17~5_combout  = (!\dac1|ST [2] & (!\dac1|Equal1~1_combout  & (!\dac1|Equal1~0_combout  & \dac1|RDATA [23])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|Equal1~1_combout ),
	.datac(\dac1|Equal1~0_combout ),
	.datad(\dac1|RDATA [23]),
	.cin(gnd),
	.combout(\dac1|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector17~5 .lut_mask = 16'h0100;
defparam \dac1|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N30
fiftyfivenm_lcell_comb \dac1|Selector17~0 (
// Equation(s):
// \dac1|Selector17~0_combout  = (!\dac1|ST [3] & (!\dac1|ST [1] & (\dac1|ST [0] $ (\dac1|ST [2]))))

	.dataa(\dac1|ST [3]),
	.datab(\dac1|ST [0]),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector17~0 .lut_mask = 16'h0014;
defparam \dac1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N24
fiftyfivenm_lcell_comb \dac1|Selector17~3 (
// Equation(s):
// \dac1|Selector17~3_combout  = (\dac1|Selector17~0_combout  & !\dac1|Selector17~1_combout )

	.dataa(\dac1|Selector17~0_combout ),
	.datab(gnd),
	.datac(\dac1|Selector17~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector17~3 .lut_mask = 16'h0A0A;
defparam \dac1|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
fiftyfivenm_lcell_comb \dac1|Selector17~6 (
// Equation(s):
// \dac1|Selector17~6_combout  = (\dac1|Selector17~2_combout ) # ((\dac1|Selector17~3_combout  & ((\dac1|Selector17~4_combout ) # (\dac1|Selector17~5_combout ))))

	.dataa(\dac1|Selector17~2_combout ),
	.datab(\dac1|Selector17~4_combout ),
	.datac(\dac1|Selector17~5_combout ),
	.datad(\dac1|Selector17~3_combout ),
	.cin(gnd),
	.combout(\dac1|Selector17~6_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector17~6 .lut_mask = 16'hFEAA;
defparam \dac1|Selector17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N27
dffeas \dac1|DIN (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dac1|Selector17~6_combout ),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DIN .is_wysiwyg = "true";
defparam \dac1|DIN .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
fiftyfivenm_clkctrl \i2s|SAMPLE_TR~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i2s|SAMPLE_TR~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i2s|SAMPLE_TR~clkctrl_outclk ));
// synopsys translate_off
defparam \i2s|SAMPLE_TR~clkctrl .clock_type = "global clock";
defparam \i2s|SAMPLE_TR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N24
fiftyfivenm_lcell_comb \led|vol[0]~feeder (
// Equation(s):
// \led|vol[0]~feeder_combout  = \mem0|LessThan2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\led|vol[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led|vol[0]~feeder .lut_mask = 16'hFF00;
defparam \led|vol[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y37_N25
dffeas \led|vol[0] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|vol[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|vol [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led|vol[0] .is_wysiwyg = "true";
defparam \led|vol[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N28
fiftyfivenm_lcell_comb \led|Decoder0~0 (
// Equation(s):
// \led|Decoder0~0_combout  = (\madc|DATA [9]) # ((\madc|DATA [11]) # (\madc|DATA [10]))

	.dataa(gnd),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [11]),
	.datad(\madc|DATA [10]),
	.cin(gnd),
	.combout(\led|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|Decoder0~0 .lut_mask = 16'hFFFC;
defparam \led|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N29
dffeas \led|vol[1] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|vol [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led|vol[1] .is_wysiwyg = "true";
defparam \led|vol[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N26
fiftyfivenm_lcell_comb \led|WideOr4~0 (
// Equation(s):
// \led|WideOr4~0_combout  = (\madc|DATA [11]) # ((\madc|DATA [10]) # ((\madc|DATA [9] & \madc|DATA [8])))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr4~0 .lut_mask = 16'hFEFA;
defparam \led|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N27
dffeas \led|vol[2] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|vol [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led|vol[2] .is_wysiwyg = "true";
defparam \led|vol[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N20
fiftyfivenm_lcell_comb \led|Decoder0~1 (
// Equation(s):
// \led|Decoder0~1_combout  = (\madc|DATA [11]) # (\madc|DATA [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\madc|DATA [11]),
	.datad(\madc|DATA [10]),
	.cin(gnd),
	.combout(\led|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led|Decoder0~1 .lut_mask = 16'hFFF0;
defparam \led|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N21
dffeas \led|vol[3] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|vol [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led|vol[3] .is_wysiwyg = "true";
defparam \led|vol[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N2
fiftyfivenm_lcell_comb \led|WideOr3~0 (
// Equation(s):
// \led|WideOr3~0_combout  = (\madc|DATA [11]) # ((\madc|DATA [10] & ((\madc|DATA [9]) # (\madc|DATA [8]))))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr3~0 .lut_mask = 16'hFAEA;
defparam \led|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N3
dffeas \led|vol[4] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|vol [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led|vol[4] .is_wysiwyg = "true";
defparam \led|vol[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
fiftyfivenm_lcell_comb \led|WideOr2~0 (
// Equation(s):
// \led|WideOr2~0_combout  = (\madc|DATA [11]) # ((\madc|DATA [9] & \madc|DATA [10]))

	.dataa(gnd),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [11]),
	.datad(\madc|DATA [10]),
	.cin(gnd),
	.combout(\led|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr2~0 .lut_mask = 16'hFCF0;
defparam \led|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N13
dffeas \led|vol[5] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|vol [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led|vol[5] .is_wysiwyg = "true";
defparam \led|vol[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N18
fiftyfivenm_lcell_comb \led|WideOr1~0 (
// Equation(s):
// \led|WideOr1~0_combout  = (\madc|DATA [11]) # ((\madc|DATA [9] & (\madc|DATA [10] & \madc|DATA [8])))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr1~0 .lut_mask = 16'hEAAA;
defparam \led|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N19
dffeas \led|vol[6] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|vol [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led|vol[6] .is_wysiwyg = "true";
defparam \led|vol[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N1
dffeas \led|vol[7] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\madc|DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|vol [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led|vol[7] .is_wysiwyg = "true";
defparam \led|vol[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N4
fiftyfivenm_lcell_comb \led|WideOr0~0 (
// Equation(s):
// \led|WideOr0~0_combout  = (\madc|DATA [11] & ((\madc|DATA [9]) # ((\madc|DATA [10]) # (\madc|DATA [8]))))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr0~0 .lut_mask = 16'hAAA8;
defparam \led|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N20
fiftyfivenm_lcell_comb \led|vol[8]~feeder (
// Equation(s):
// \led|vol[8]~feeder_combout  = \led|WideOr0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\led|vol[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led|vol[8]~feeder .lut_mask = 16'hFF00;
defparam \led|vol[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y38_N21
dffeas \led|vol[8] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|vol[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|vol [8]),
	.prn(vcc));
// synopsys translate_off
defparam \led|vol[8] .is_wysiwyg = "true";
defparam \led|vol[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N22
fiftyfivenm_lcell_comb \led|vol[9]~feeder (
// Equation(s):
// \led|vol[9]~feeder_combout  = \led|WideOr0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\led|vol[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led|vol[9]~feeder .lut_mask = 16'hFF00;
defparam \led|vol[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y38_N23
dffeas \led|vol[9] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|vol[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|vol [9]),
	.prn(vcc));
// synopsys translate_off
defparam \led|vol[9] .is_wysiwyg = "true";
defparam \led|vol[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N30
fiftyfivenm_lcell_comb \led|WideOr11~0 (
// Equation(s):
// \led|WideOr11~0_combout  = (\madc|DATA [11] & ((\madc|DATA [9] $ (!\madc|DATA [10])) # (!\madc|DATA [8]))) # (!\madc|DATA [11] & ((\madc|DATA [9]) # (\madc|DATA [10] $ (!\madc|DATA [8]))))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr11~0 .lut_mask = 16'hD6EF;
defparam \led|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N31
dffeas \led|hex0[0] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|hex0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led|hex0[0] .is_wysiwyg = "true";
defparam \led|hex0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N24
fiftyfivenm_lcell_comb \led|WideOr10~0 (
// Equation(s):
// \led|WideOr10~0_combout  = (\madc|DATA [11] & ((\madc|DATA [8] & (!\madc|DATA [9])) # (!\madc|DATA [8] & ((!\madc|DATA [10]))))) # (!\madc|DATA [11] & ((\madc|DATA [9] $ (!\madc|DATA [8])) # (!\madc|DATA [10])))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr10~0 .lut_mask = 16'h671F;
defparam \led|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N25
dffeas \led|hex0[1] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|hex0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led|hex0[1] .is_wysiwyg = "true";
defparam \led|hex0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
fiftyfivenm_lcell_comb \led|WideOr9~0 (
// Equation(s):
// \led|WideOr9~0_combout  = (\madc|DATA [11] & (((!\madc|DATA [9] & \madc|DATA [8])) # (!\madc|DATA [10]))) # (!\madc|DATA [11] & (((\madc|DATA [10]) # (\madc|DATA [8])) # (!\madc|DATA [9])))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr9~0 .lut_mask = 16'h7F5B;
defparam \led|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N11
dffeas \led|hex0[2] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|hex0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led|hex0[2] .is_wysiwyg = "true";
defparam \led|hex0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N16
fiftyfivenm_lcell_comb \led|WideOr8~0 (
// Equation(s):
// \led|WideOr8~0_combout  = (\madc|DATA [8] & ((\madc|DATA [9] $ (\madc|DATA [10])))) # (!\madc|DATA [8] & ((\madc|DATA [11] & ((\madc|DATA [10]) # (!\madc|DATA [9]))) # (!\madc|DATA [11] & ((\madc|DATA [9]) # (!\madc|DATA [10])))))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr8~0 .lut_mask = 16'h3CE7;
defparam \led|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N17
dffeas \led|hex0[3] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|hex0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led|hex0[3] .is_wysiwyg = "true";
defparam \led|hex0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N14
fiftyfivenm_lcell_comb \led|WideOr7~0 (
// Equation(s):
// \led|WideOr7~0_combout  = (\madc|DATA [9] & ((\madc|DATA [11]) # ((!\madc|DATA [8])))) # (!\madc|DATA [9] & ((\madc|DATA [10] & (\madc|DATA [11])) # (!\madc|DATA [10] & ((!\madc|DATA [8])))))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr7~0 .lut_mask = 16'hA8EF;
defparam \led|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N15
dffeas \led|hex0[4] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|hex0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led|hex0[4] .is_wysiwyg = "true";
defparam \led|hex0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N8
fiftyfivenm_lcell_comb \led|WideOr6~0 (
// Equation(s):
// \led|WideOr6~0_combout  = (\madc|DATA [9] & ((\madc|DATA [11]) # ((\madc|DATA [10] & !\madc|DATA [8])))) # (!\madc|DATA [9] & ((\madc|DATA [11] $ (\madc|DATA [10])) # (!\madc|DATA [8])))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr6~0 .lut_mask = 16'h9AFB;
defparam \led|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N9
dffeas \led|hex0[5] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|hex0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led|hex0[5] .is_wysiwyg = "true";
defparam \led|hex0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N22
fiftyfivenm_lcell_comb \led|WideOr5~0 (
// Equation(s):
// \led|WideOr5~0_combout  = (\madc|DATA [8] & ((\madc|DATA [11]) # (\madc|DATA [9] $ (\madc|DATA [10])))) # (!\madc|DATA [8] & ((\madc|DATA [9]) # (\madc|DATA [11] $ (\madc|DATA [10]))))

	.dataa(\madc|DATA [11]),
	.datab(\madc|DATA [9]),
	.datac(\madc|DATA [10]),
	.datad(\madc|DATA [8]),
	.cin(gnd),
	.combout(\led|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \led|WideOr5~0 .lut_mask = 16'hBEDE;
defparam \led|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N23
dffeas \led|hex0[6] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\led|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led|hex0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led|hex0[6] .is_wysiwyg = "true";
defparam \led|hex0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[0]~16 (
// Equation(s):
// \i2s|WCLK_CNT[0]~16_combout  = \i2s|WCLK_CNT [0] $ (VCC)
// \i2s|WCLK_CNT[0]~17  = CARRY(\i2s|WCLK_CNT [0])

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2s|WCLK_CNT[0]~16_combout ),
	.cout(\i2s|WCLK_CNT[0]~17 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[0]~16 .lut_mask = 16'h33CC;
defparam \i2s|WCLK_CNT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N8
fiftyfivenm_io_ibuf \AUDIO_BCLK~input (
	.i(AUDIO_BCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_BCLK~input_o ));
// synopsys translate_off
defparam \AUDIO_BCLK~input .bus_hold = "false";
defparam \AUDIO_BCLK~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N22
fiftyfivenm_lcell_comb \i2s|rAUDIO_BCLK~1 (
// Equation(s):
// \i2s|rAUDIO_BCLK~1_combout  = (\RESET_DELAY_n~q  & ((\i2s|rAUDIO_BCLK~1_combout ))) # (!\RESET_DELAY_n~q  & (\AUDIO_BCLK~input_o ))

	.dataa(\AUDIO_BCLK~input_o ),
	.datab(gnd),
	.datac(\i2s|rAUDIO_BCLK~1_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\i2s|rAUDIO_BCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|rAUDIO_BCLK~1 .lut_mask = 16'hF0AA;
defparam \i2s|rAUDIO_BCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N10
fiftyfivenm_lcell_comb \i2s|rAUDIO_BCLK~3 (
// Equation(s):
// \i2s|rAUDIO_BCLK~3_combout  = \i2s|rAUDIO_BCLK~1_combout  $ (\AUDIO_BCLK~input_o )

	.dataa(\i2s|rAUDIO_BCLK~1_combout ),
	.datab(gnd),
	.datac(\AUDIO_BCLK~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s|rAUDIO_BCLK~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|rAUDIO_BCLK~3 .lut_mask = 16'h5A5A;
defparam \i2s|rAUDIO_BCLK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N11
dffeas \i2s|rAUDIO_BCLK~_emulated (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|rAUDIO_BCLK~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|rAUDIO_BCLK~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|rAUDIO_BCLK~_emulated .is_wysiwyg = "true";
defparam \i2s|rAUDIO_BCLK~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N4
fiftyfivenm_lcell_comb \i2s|rAUDIO_BCLK~2 (
// Equation(s):
// \i2s|rAUDIO_BCLK~2_combout  = (\RESET_DELAY_n~q  & ((\i2s|rAUDIO_BCLK~_emulated_q  $ (\i2s|rAUDIO_BCLK~1_combout )))) # (!\RESET_DELAY_n~q  & (\AUDIO_BCLK~input_o ))

	.dataa(\AUDIO_BCLK~input_o ),
	.datab(\i2s|rAUDIO_BCLK~_emulated_q ),
	.datac(\i2s|rAUDIO_BCLK~1_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\i2s|rAUDIO_BCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|rAUDIO_BCLK~2 .lut_mask = 16'h3CAA;
defparam \i2s|rAUDIO_BCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N6
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[9]~20 (
// Equation(s):
// \i2s|WCLK_CNT[9]~20_combout  = (\i2s|SAMPLE_TR~combout ) # ((!\AUDIO_BCLK~input_o  & \i2s|rAUDIO_BCLK~2_combout ))

	.dataa(\AUDIO_BCLK~input_o ),
	.datab(gnd),
	.datac(\i2s|rAUDIO_BCLK~2_combout ),
	.datad(\i2s|SAMPLE_TR~combout ),
	.cin(gnd),
	.combout(\i2s|WCLK_CNT[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|WCLK_CNT[9]~20 .lut_mask = 16'hFF50;
defparam \i2s|WCLK_CNT[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N1
dffeas \i2s|WCLK_CNT[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[0]~16_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[0] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[1]~18 (
// Equation(s):
// \i2s|WCLK_CNT[1]~18_combout  = (\i2s|WCLK_CNT [1] & (!\i2s|WCLK_CNT[0]~17 )) # (!\i2s|WCLK_CNT [1] & ((\i2s|WCLK_CNT[0]~17 ) # (GND)))
// \i2s|WCLK_CNT[1]~19  = CARRY((!\i2s|WCLK_CNT[0]~17 ) # (!\i2s|WCLK_CNT [1]))

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[0]~17 ),
	.combout(\i2s|WCLK_CNT[1]~18_combout ),
	.cout(\i2s|WCLK_CNT[1]~19 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[1]~18 .lut_mask = 16'h3C3F;
defparam \i2s|WCLK_CNT[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N3
dffeas \i2s|WCLK_CNT[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[1]~18_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[1] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[2]~21 (
// Equation(s):
// \i2s|WCLK_CNT[2]~21_combout  = (\i2s|WCLK_CNT [2] & (\i2s|WCLK_CNT[1]~19  $ (GND))) # (!\i2s|WCLK_CNT [2] & (!\i2s|WCLK_CNT[1]~19  & VCC))
// \i2s|WCLK_CNT[2]~22  = CARRY((\i2s|WCLK_CNT [2] & !\i2s|WCLK_CNT[1]~19 ))

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[1]~19 ),
	.combout(\i2s|WCLK_CNT[2]~21_combout ),
	.cout(\i2s|WCLK_CNT[2]~22 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[2]~21 .lut_mask = 16'hC30C;
defparam \i2s|WCLK_CNT[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N5
dffeas \i2s|WCLK_CNT[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[2]~21_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[2] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N6
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[3]~23 (
// Equation(s):
// \i2s|WCLK_CNT[3]~23_combout  = (\i2s|WCLK_CNT [3] & (!\i2s|WCLK_CNT[2]~22 )) # (!\i2s|WCLK_CNT [3] & ((\i2s|WCLK_CNT[2]~22 ) # (GND)))
// \i2s|WCLK_CNT[3]~24  = CARRY((!\i2s|WCLK_CNT[2]~22 ) # (!\i2s|WCLK_CNT [3]))

	.dataa(\i2s|WCLK_CNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[2]~22 ),
	.combout(\i2s|WCLK_CNT[3]~23_combout ),
	.cout(\i2s|WCLK_CNT[3]~24 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[3]~23 .lut_mask = 16'h5A5F;
defparam \i2s|WCLK_CNT[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N7
dffeas \i2s|WCLK_CNT[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[3]~23_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[3] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N8
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[4]~25 (
// Equation(s):
// \i2s|WCLK_CNT[4]~25_combout  = (\i2s|WCLK_CNT [4] & (\i2s|WCLK_CNT[3]~24  $ (GND))) # (!\i2s|WCLK_CNT [4] & (!\i2s|WCLK_CNT[3]~24  & VCC))
// \i2s|WCLK_CNT[4]~26  = CARRY((\i2s|WCLK_CNT [4] & !\i2s|WCLK_CNT[3]~24 ))

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[3]~24 ),
	.combout(\i2s|WCLK_CNT[4]~25_combout ),
	.cout(\i2s|WCLK_CNT[4]~26 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[4]~25 .lut_mask = 16'hC30C;
defparam \i2s|WCLK_CNT[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N9
dffeas \i2s|WCLK_CNT[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[4]~25_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[4] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N10
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[5]~27 (
// Equation(s):
// \i2s|WCLK_CNT[5]~27_combout  = (\i2s|WCLK_CNT [5] & (!\i2s|WCLK_CNT[4]~26 )) # (!\i2s|WCLK_CNT [5] & ((\i2s|WCLK_CNT[4]~26 ) # (GND)))
// \i2s|WCLK_CNT[5]~28  = CARRY((!\i2s|WCLK_CNT[4]~26 ) # (!\i2s|WCLK_CNT [5]))

	.dataa(\i2s|WCLK_CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[4]~26 ),
	.combout(\i2s|WCLK_CNT[5]~27_combout ),
	.cout(\i2s|WCLK_CNT[5]~28 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[5]~27 .lut_mask = 16'h5A5F;
defparam \i2s|WCLK_CNT[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N11
dffeas \i2s|WCLK_CNT[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[5]~27_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[5] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[6]~29 (
// Equation(s):
// \i2s|WCLK_CNT[6]~29_combout  = (\i2s|WCLK_CNT [6] & (\i2s|WCLK_CNT[5]~28  $ (GND))) # (!\i2s|WCLK_CNT [6] & (!\i2s|WCLK_CNT[5]~28  & VCC))
// \i2s|WCLK_CNT[6]~30  = CARRY((\i2s|WCLK_CNT [6] & !\i2s|WCLK_CNT[5]~28 ))

	.dataa(\i2s|WCLK_CNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[5]~28 ),
	.combout(\i2s|WCLK_CNT[6]~29_combout ),
	.cout(\i2s|WCLK_CNT[6]~30 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[6]~29 .lut_mask = 16'hA50A;
defparam \i2s|WCLK_CNT[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N13
dffeas \i2s|WCLK_CNT[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[6]~29_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[6] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N14
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[7]~31 (
// Equation(s):
// \i2s|WCLK_CNT[7]~31_combout  = (\i2s|WCLK_CNT [7] & (!\i2s|WCLK_CNT[6]~30 )) # (!\i2s|WCLK_CNT [7] & ((\i2s|WCLK_CNT[6]~30 ) # (GND)))
// \i2s|WCLK_CNT[7]~32  = CARRY((!\i2s|WCLK_CNT[6]~30 ) # (!\i2s|WCLK_CNT [7]))

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[6]~30 ),
	.combout(\i2s|WCLK_CNT[7]~31_combout ),
	.cout(\i2s|WCLK_CNT[7]~32 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[7]~31 .lut_mask = 16'h3C3F;
defparam \i2s|WCLK_CNT[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N15
dffeas \i2s|WCLK_CNT[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[7]~31_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[7] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[8]~33 (
// Equation(s):
// \i2s|WCLK_CNT[8]~33_combout  = (\i2s|WCLK_CNT [8] & (\i2s|WCLK_CNT[7]~32  $ (GND))) # (!\i2s|WCLK_CNT [8] & (!\i2s|WCLK_CNT[7]~32  & VCC))
// \i2s|WCLK_CNT[8]~34  = CARRY((\i2s|WCLK_CNT [8] & !\i2s|WCLK_CNT[7]~32 ))

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[7]~32 ),
	.combout(\i2s|WCLK_CNT[8]~33_combout ),
	.cout(\i2s|WCLK_CNT[8]~34 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[8]~33 .lut_mask = 16'hC30C;
defparam \i2s|WCLK_CNT[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N17
dffeas \i2s|WCLK_CNT[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[8]~33_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[8] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[9]~35 (
// Equation(s):
// \i2s|WCLK_CNT[9]~35_combout  = (\i2s|WCLK_CNT [9] & (!\i2s|WCLK_CNT[8]~34 )) # (!\i2s|WCLK_CNT [9] & ((\i2s|WCLK_CNT[8]~34 ) # (GND)))
// \i2s|WCLK_CNT[9]~36  = CARRY((!\i2s|WCLK_CNT[8]~34 ) # (!\i2s|WCLK_CNT [9]))

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[8]~34 ),
	.combout(\i2s|WCLK_CNT[9]~35_combout ),
	.cout(\i2s|WCLK_CNT[9]~36 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[9]~35 .lut_mask = 16'h3C3F;
defparam \i2s|WCLK_CNT[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N19
dffeas \i2s|WCLK_CNT[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[9]~35_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[9] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N20
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[10]~37 (
// Equation(s):
// \i2s|WCLK_CNT[10]~37_combout  = (\i2s|WCLK_CNT [10] & (\i2s|WCLK_CNT[9]~36  $ (GND))) # (!\i2s|WCLK_CNT [10] & (!\i2s|WCLK_CNT[9]~36  & VCC))
// \i2s|WCLK_CNT[10]~38  = CARRY((\i2s|WCLK_CNT [10] & !\i2s|WCLK_CNT[9]~36 ))

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[9]~36 ),
	.combout(\i2s|WCLK_CNT[10]~37_combout ),
	.cout(\i2s|WCLK_CNT[10]~38 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[10]~37 .lut_mask = 16'hC30C;
defparam \i2s|WCLK_CNT[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N21
dffeas \i2s|WCLK_CNT[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[10]~37_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[10] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[11]~39 (
// Equation(s):
// \i2s|WCLK_CNT[11]~39_combout  = (\i2s|WCLK_CNT [11] & (!\i2s|WCLK_CNT[10]~38 )) # (!\i2s|WCLK_CNT [11] & ((\i2s|WCLK_CNT[10]~38 ) # (GND)))
// \i2s|WCLK_CNT[11]~40  = CARRY((!\i2s|WCLK_CNT[10]~38 ) # (!\i2s|WCLK_CNT [11]))

	.dataa(\i2s|WCLK_CNT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[10]~38 ),
	.combout(\i2s|WCLK_CNT[11]~39_combout ),
	.cout(\i2s|WCLK_CNT[11]~40 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[11]~39 .lut_mask = 16'h5A5F;
defparam \i2s|WCLK_CNT[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N23
dffeas \i2s|WCLK_CNT[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[11]~39_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[11] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[12]~41 (
// Equation(s):
// \i2s|WCLK_CNT[12]~41_combout  = (\i2s|WCLK_CNT [12] & (\i2s|WCLK_CNT[11]~40  $ (GND))) # (!\i2s|WCLK_CNT [12] & (!\i2s|WCLK_CNT[11]~40  & VCC))
// \i2s|WCLK_CNT[12]~42  = CARRY((\i2s|WCLK_CNT [12] & !\i2s|WCLK_CNT[11]~40 ))

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[11]~40 ),
	.combout(\i2s|WCLK_CNT[12]~41_combout ),
	.cout(\i2s|WCLK_CNT[12]~42 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[12]~41 .lut_mask = 16'hC30C;
defparam \i2s|WCLK_CNT[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N25
dffeas \i2s|WCLK_CNT[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[12]~41_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[12] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
fiftyfivenm_lcell_comb \i2s|Equal44~1 (
// Equation(s):
// \i2s|Equal44~1_combout  = (!\i2s|WCLK_CNT [12] & (!\i2s|WCLK_CNT [10] & (!\i2s|WCLK_CNT [11] & !\i2s|WCLK_CNT [9])))

	.dataa(\i2s|WCLK_CNT [12]),
	.datab(\i2s|WCLK_CNT [10]),
	.datac(\i2s|WCLK_CNT [11]),
	.datad(\i2s|WCLK_CNT [9]),
	.cin(gnd),
	.combout(\i2s|Equal44~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal44~1 .lut_mask = 16'h0001;
defparam \i2s|Equal44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[13]~43 (
// Equation(s):
// \i2s|WCLK_CNT[13]~43_combout  = (\i2s|WCLK_CNT [13] & (!\i2s|WCLK_CNT[12]~42 )) # (!\i2s|WCLK_CNT [13] & ((\i2s|WCLK_CNT[12]~42 ) # (GND)))
// \i2s|WCLK_CNT[13]~44  = CARRY((!\i2s|WCLK_CNT[12]~42 ) # (!\i2s|WCLK_CNT [13]))

	.dataa(\i2s|WCLK_CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[12]~42 ),
	.combout(\i2s|WCLK_CNT[13]~43_combout ),
	.cout(\i2s|WCLK_CNT[13]~44 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[13]~43 .lut_mask = 16'h5A5F;
defparam \i2s|WCLK_CNT[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N27
dffeas \i2s|WCLK_CNT[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[13]~43_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[13] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N28
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[14]~45 (
// Equation(s):
// \i2s|WCLK_CNT[14]~45_combout  = (\i2s|WCLK_CNT [14] & (\i2s|WCLK_CNT[13]~44  $ (GND))) # (!\i2s|WCLK_CNT [14] & (!\i2s|WCLK_CNT[13]~44  & VCC))
// \i2s|WCLK_CNT[14]~46  = CARRY((\i2s|WCLK_CNT [14] & !\i2s|WCLK_CNT[13]~44 ))

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s|WCLK_CNT[13]~44 ),
	.combout(\i2s|WCLK_CNT[14]~45_combout ),
	.cout(\i2s|WCLK_CNT[14]~46 ));
// synopsys translate_off
defparam \i2s|WCLK_CNT[14]~45 .lut_mask = 16'hC30C;
defparam \i2s|WCLK_CNT[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N29
dffeas \i2s|WCLK_CNT[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[14]~45_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[14] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N30
fiftyfivenm_lcell_comb \i2s|WCLK_CNT[15]~47 (
// Equation(s):
// \i2s|WCLK_CNT[15]~47_combout  = \i2s|WCLK_CNT [15] $ (\i2s|WCLK_CNT[14]~46 )

	.dataa(\i2s|WCLK_CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i2s|WCLK_CNT[14]~46 ),
	.combout(\i2s|WCLK_CNT[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|WCLK_CNT[15]~47 .lut_mask = 16'h5A5A;
defparam \i2s|WCLK_CNT[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y29_N31
dffeas \i2s|WCLK_CNT[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2s|WCLK_CNT[15]~47_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\i2s|SAMPLE_TR~combout ),
	.sload(gnd),
	.ena(\i2s|WCLK_CNT[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s|WCLK_CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s|WCLK_CNT[15] .is_wysiwyg = "true";
defparam \i2s|WCLK_CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
fiftyfivenm_lcell_comb \i2s|Equal44~2 (
// Equation(s):
// \i2s|Equal44~2_combout  = (!\i2s|WCLK_CNT [14] & (!\i2s|WCLK_CNT [13] & !\i2s|WCLK_CNT [15]))

	.dataa(\i2s|WCLK_CNT [14]),
	.datab(gnd),
	.datac(\i2s|WCLK_CNT [13]),
	.datad(\i2s|WCLK_CNT [15]),
	.cin(gnd),
	.combout(\i2s|Equal44~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal44~2 .lut_mask = 16'h0005;
defparam \i2s|Equal44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
fiftyfivenm_lcell_comb \i2s|Equal44~0 (
// Equation(s):
// \i2s|Equal44~0_combout  = (!\i2s|WCLK_CNT [6] & (!\i2s|WCLK_CNT [5] & (!\i2s|WCLK_CNT [8] & !\i2s|WCLK_CNT [7])))

	.dataa(\i2s|WCLK_CNT [6]),
	.datab(\i2s|WCLK_CNT [5]),
	.datac(\i2s|WCLK_CNT [8]),
	.datad(\i2s|WCLK_CNT [7]),
	.cin(gnd),
	.combout(\i2s|Equal44~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal44~0 .lut_mask = 16'h0001;
defparam \i2s|Equal44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
fiftyfivenm_lcell_comb \i2s|Equal44~3 (
// Equation(s):
// \i2s|Equal44~3_combout  = (\i2s|Equal44~1_combout  & (\i2s|Equal44~2_combout  & (\i2s|WCLK_CNT [0] & \i2s|Equal44~0_combout )))

	.dataa(\i2s|Equal44~1_combout ),
	.datab(\i2s|Equal44~2_combout ),
	.datac(\i2s|WCLK_CNT [0]),
	.datad(\i2s|Equal44~0_combout ),
	.cin(gnd),
	.combout(\i2s|Equal44~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal44~3 .lut_mask = 16'h8000;
defparam \i2s|Equal44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
fiftyfivenm_lcell_comb \i2s|Equal16~0 (
// Equation(s):
// \i2s|Equal16~0_combout  = (\i2s|Equal44~3_combout  & (!\i2s|WCLK_CNT [3] & (!\i2s|WCLK_CNT [2] & !\i2s|WCLK_CNT [1])))

	.dataa(\i2s|Equal44~3_combout ),
	.datab(\i2s|WCLK_CNT [3]),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|WCLK_CNT [1]),
	.cin(gnd),
	.combout(\i2s|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal16~0 .lut_mask = 16'h0002;
defparam \i2s|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
fiftyfivenm_lcell_comb \i2s|Equal20~1 (
// Equation(s):
// \i2s|Equal20~1_combout  = (\i2s|Equal44~3_combout  & (!\i2s|WCLK_CNT [3] & (!\i2s|WCLK_CNT [2] & \i2s|WCLK_CNT [1])))

	.dataa(\i2s|Equal44~3_combout ),
	.datab(\i2s|WCLK_CNT [3]),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|WCLK_CNT [1]),
	.cin(gnd),
	.combout(\i2s|Equal20~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal20~1 .lut_mask = 16'h0200;
defparam \i2s|Equal20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
fiftyfivenm_lcell_comb \i2s|Equal40~0 (
// Equation(s):
// \i2s|Equal40~0_combout  = (!\i2s|WCLK_CNT [1] & \i2s|Equal44~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s|WCLK_CNT [1]),
	.datad(\i2s|Equal44~3_combout ),
	.cin(gnd),
	.combout(\i2s|Equal40~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal40~0 .lut_mask = 16'h0F00;
defparam \i2s|Equal40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
fiftyfivenm_lcell_comb \i2s|SD_MIC~1 (
// Equation(s):
// \i2s|SD_MIC~1_combout  = (!\i2s|WCLK_CNT [3] & (\i2s|WCLK_CNT [2] & (\i2s|audi2|DATA16_MIC [11] & \i2s|Equal40~0_combout )))

	.dataa(\i2s|WCLK_CNT [3]),
	.datab(\i2s|WCLK_CNT [2]),
	.datac(\i2s|audi2|DATA16_MIC [11]),
	.datad(\i2s|Equal40~0_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~1 .lut_mask = 16'h4000;
defparam \i2s|SD_MIC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N30
fiftyfivenm_lcell_comb \i2s|Equal24~0 (
// Equation(s):
// \i2s|Equal24~0_combout  = (\i2s|Equal44~3_combout  & (!\i2s|WCLK_CNT [3] & (\i2s|WCLK_CNT [2] & !\i2s|WCLK_CNT [1])))

	.dataa(\i2s|Equal44~3_combout ),
	.datab(\i2s|WCLK_CNT [3]),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|WCLK_CNT [1]),
	.cin(gnd),
	.combout(\i2s|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal24~0 .lut_mask = 16'h0020;
defparam \i2s|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
fiftyfivenm_lcell_comb \i2s|Equal28~0 (
// Equation(s):
// \i2s|Equal28~0_combout  = (\i2s|Equal44~3_combout  & (!\i2s|WCLK_CNT [3] & (\i2s|WCLK_CNT [2] & \i2s|WCLK_CNT [1])))

	.dataa(\i2s|Equal44~3_combout ),
	.datab(\i2s|WCLK_CNT [3]),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|WCLK_CNT [1]),
	.cin(gnd),
	.combout(\i2s|Equal28~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal28~0 .lut_mask = 16'h2000;
defparam \i2s|Equal28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
fiftyfivenm_lcell_comb \i2s|Equal32~0 (
// Equation(s):
// \i2s|Equal32~0_combout  = (\i2s|WCLK_CNT [3] & (!\i2s|WCLK_CNT [1] & (!\i2s|WCLK_CNT [2] & \i2s|Equal44~3_combout )))

	.dataa(\i2s|WCLK_CNT [3]),
	.datab(\i2s|WCLK_CNT [1]),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|Equal44~3_combout ),
	.cin(gnd),
	.combout(\i2s|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal32~0 .lut_mask = 16'h0200;
defparam \i2s|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
fiftyfivenm_lcell_comb \i2s|Equal42~0 (
// Equation(s):
// \i2s|Equal42~0_combout  = (\i2s|Equal44~1_combout  & (\i2s|Equal44~2_combout  & (!\i2s|WCLK_CNT [0] & \i2s|Equal44~0_combout )))

	.dataa(\i2s|Equal44~1_combout ),
	.datab(\i2s|Equal44~2_combout ),
	.datac(\i2s|WCLK_CNT [0]),
	.datad(\i2s|Equal44~0_combout ),
	.cin(gnd),
	.combout(\i2s|Equal42~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal42~0 .lut_mask = 16'h0800;
defparam \i2s|Equal42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
fiftyfivenm_lcell_comb \i2s|Equal30~0 (
// Equation(s):
// \i2s|Equal30~0_combout  = (\i2s|WCLK_CNT [3] & (\i2s|Equal42~0_combout  & (!\i2s|WCLK_CNT [2] & !\i2s|WCLK_CNT [1])))

	.dataa(\i2s|WCLK_CNT [3]),
	.datab(\i2s|Equal42~0_combout ),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|WCLK_CNT [1]),
	.cin(gnd),
	.combout(\i2s|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal30~0 .lut_mask = 16'h0008;
defparam \i2s|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
fiftyfivenm_lcell_comb \i2s|Equal36~1 (
// Equation(s):
// \i2s|Equal36~1_combout  = (\i2s|WCLK_CNT [3] & (\i2s|WCLK_CNT [1] & (!\i2s|WCLK_CNT [2] & \i2s|Equal44~3_combout )))

	.dataa(\i2s|WCLK_CNT [3]),
	.datab(\i2s|WCLK_CNT [1]),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|Equal44~3_combout ),
	.cin(gnd),
	.combout(\i2s|Equal36~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal36~1 .lut_mask = 16'h0800;
defparam \i2s|Equal36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
fiftyfivenm_lcell_comb \i2s|Equal44~4 (
// Equation(s):
// \i2s|Equal44~4_combout  = (\i2s|WCLK_CNT [2] & \i2s|WCLK_CNT [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|WCLK_CNT [3]),
	.cin(gnd),
	.combout(\i2s|Equal44~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal44~4 .lut_mask = 16'hF000;
defparam \i2s|Equal44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
fiftyfivenm_lcell_comb \i2s|Equal38~0 (
// Equation(s):
// \i2s|Equal38~0_combout  = (\i2s|Equal42~0_combout  & (\i2s|Equal44~4_combout  & !\i2s|WCLK_CNT [1]))

	.dataa(gnd),
	.datab(\i2s|Equal42~0_combout ),
	.datac(\i2s|Equal44~4_combout ),
	.datad(\i2s|WCLK_CNT [1]),
	.cin(gnd),
	.combout(\i2s|Equal38~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal38~0 .lut_mask = 16'h00C0;
defparam \i2s|Equal38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
fiftyfivenm_lcell_comb \i2s|Equal42~1 (
// Equation(s):
// \i2s|Equal42~1_combout  = (\i2s|Equal42~0_combout  & (\i2s|Equal44~4_combout  & \i2s|WCLK_CNT [1]))

	.dataa(gnd),
	.datab(\i2s|Equal42~0_combout ),
	.datac(\i2s|Equal44~4_combout ),
	.datad(\i2s|WCLK_CNT [1]),
	.cin(gnd),
	.combout(\i2s|Equal42~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal42~1 .lut_mask = 16'hC000;
defparam \i2s|Equal42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
fiftyfivenm_lcell_comb \i2s|SD_MIC~5 (
// Equation(s):
// \i2s|SD_MIC~5_combout  = (\i2s|audi2|DATA16_MIC [0] & (((!\i2s|WCLK_CNT [1]) # (!\i2s|Equal44~4_combout )) # (!\i2s|Equal44~3_combout )))

	.dataa(\i2s|Equal44~3_combout ),
	.datab(\i2s|audi2|DATA16_MIC [0]),
	.datac(\i2s|Equal44~4_combout ),
	.datad(\i2s|WCLK_CNT [1]),
	.cin(gnd),
	.combout(\i2s|SD_MIC~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~5 .lut_mask = 16'h4CCC;
defparam \i2s|SD_MIC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
fiftyfivenm_lcell_comb \i2s|SD_MIC~4 (
// Equation(s):
// \i2s|SD_MIC~4_combout  = (\i2s|Equal44~3_combout  & (\i2s|Equal44~4_combout  & (\i2s|audi2|DATA16_MIC [1] & \i2s|WCLK_CNT [1])))

	.dataa(\i2s|Equal44~3_combout ),
	.datab(\i2s|Equal44~4_combout ),
	.datac(\i2s|audi2|DATA16_MIC [1]),
	.datad(\i2s|WCLK_CNT [1]),
	.cin(gnd),
	.combout(\i2s|SD_MIC~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~4 .lut_mask = 16'h8000;
defparam \i2s|SD_MIC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
fiftyfivenm_lcell_comb \i2s|SD_MIC~6 (
// Equation(s):
// \i2s|SD_MIC~6_combout  = (\i2s|Equal42~1_combout  & (((\i2s|audi2|DATA16_MIC [2])))) # (!\i2s|Equal42~1_combout  & ((\i2s|SD_MIC~5_combout ) # ((\i2s|SD_MIC~4_combout ))))

	.dataa(\i2s|Equal42~1_combout ),
	.datab(\i2s|SD_MIC~5_combout ),
	.datac(\i2s|audi2|DATA16_MIC [2]),
	.datad(\i2s|SD_MIC~4_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~6 .lut_mask = 16'hF5E4;
defparam \i2s|SD_MIC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
fiftyfivenm_lcell_comb \i2s|SD_MIC~7 (
// Equation(s):
// \i2s|SD_MIC~7_combout  = (\i2s|Equal44~4_combout  & ((\i2s|Equal40~0_combout  & ((\i2s|audi2|DATA16_MIC [3]))) # (!\i2s|Equal40~0_combout  & (\i2s|SD_MIC~6_combout )))) # (!\i2s|Equal44~4_combout  & (\i2s|SD_MIC~6_combout ))

	.dataa(\i2s|SD_MIC~6_combout ),
	.datab(\i2s|Equal44~4_combout ),
	.datac(\i2s|audi2|DATA16_MIC [3]),
	.datad(\i2s|Equal40~0_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~7 .lut_mask = 16'hE2AA;
defparam \i2s|SD_MIC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
fiftyfivenm_lcell_comb \i2s|SD_MIC~8 (
// Equation(s):
// \i2s|SD_MIC~8_combout  = (!\i2s|Equal36~1_combout  & ((\i2s|Equal38~0_combout  & (\i2s|audi2|DATA16_MIC [4])) # (!\i2s|Equal38~0_combout  & ((\i2s|SD_MIC~7_combout )))))

	.dataa(\i2s|Equal36~1_combout ),
	.datab(\i2s|Equal38~0_combout ),
	.datac(\i2s|audi2|DATA16_MIC [4]),
	.datad(\i2s|SD_MIC~7_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~8 .lut_mask = 16'h5140;
defparam \i2s|SD_MIC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
fiftyfivenm_lcell_comb \i2s|Equal36~0 (
// Equation(s):
// \i2s|Equal36~0_combout  = (!\i2s|WCLK_CNT [2] & \i2s|WCLK_CNT [3])

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [2]),
	.datac(gnd),
	.datad(\i2s|WCLK_CNT [3]),
	.cin(gnd),
	.combout(\i2s|Equal36~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal36~0 .lut_mask = 16'h3300;
defparam \i2s|Equal36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
fiftyfivenm_lcell_comb \i2s|SD_MIC~3 (
// Equation(s):
// \i2s|SD_MIC~3_combout  = (\i2s|Equal44~3_combout  & (\i2s|WCLK_CNT [1] & (\i2s|audi2|DATA16_MIC [5] & \i2s|Equal36~0_combout )))

	.dataa(\i2s|Equal44~3_combout ),
	.datab(\i2s|WCLK_CNT [1]),
	.datac(\i2s|audi2|DATA16_MIC [5]),
	.datad(\i2s|Equal36~0_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~3 .lut_mask = 16'h8000;
defparam \i2s|SD_MIC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
fiftyfivenm_lcell_comb \i2s|Equal34~0 (
// Equation(s):
// \i2s|Equal34~0_combout  = (\i2s|WCLK_CNT [3] & (\i2s|Equal42~0_combout  & (!\i2s|WCLK_CNT [2] & \i2s|WCLK_CNT [1])))

	.dataa(\i2s|WCLK_CNT [3]),
	.datab(\i2s|Equal42~0_combout ),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|WCLK_CNT [1]),
	.cin(gnd),
	.combout(\i2s|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal34~0 .lut_mask = 16'h0800;
defparam \i2s|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
fiftyfivenm_lcell_comb \i2s|SD_MIC~9 (
// Equation(s):
// \i2s|SD_MIC~9_combout  = (\i2s|Equal34~0_combout  & (((\i2s|audi2|DATA16_MIC [6])))) # (!\i2s|Equal34~0_combout  & ((\i2s|SD_MIC~8_combout ) # ((\i2s|SD_MIC~3_combout ))))

	.dataa(\i2s|SD_MIC~8_combout ),
	.datab(\i2s|SD_MIC~3_combout ),
	.datac(\i2s|audi2|DATA16_MIC [6]),
	.datad(\i2s|Equal34~0_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~9 .lut_mask = 16'hF0EE;
defparam \i2s|SD_MIC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
fiftyfivenm_lcell_comb \i2s|SD_MIC~10 (
// Equation(s):
// \i2s|SD_MIC~10_combout  = (!\i2s|Equal30~0_combout  & ((\i2s|Equal32~0_combout  & (\i2s|audi2|DATA16_MIC [7])) # (!\i2s|Equal32~0_combout  & ((\i2s|SD_MIC~9_combout )))))

	.dataa(\i2s|audi2|DATA16_MIC [7]),
	.datab(\i2s|Equal32~0_combout ),
	.datac(\i2s|Equal30~0_combout ),
	.datad(\i2s|SD_MIC~9_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~10 .lut_mask = 16'h0B08;
defparam \i2s|SD_MIC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
fiftyfivenm_lcell_comb \i2s|SD_MIC~2 (
// Equation(s):
// \i2s|SD_MIC~2_combout  = (!\i2s|WCLK_CNT [1] & (\i2s|Equal36~0_combout  & (\i2s|audi2|DATA16_MIC [8] & \i2s|Equal42~0_combout )))

	.dataa(\i2s|WCLK_CNT [1]),
	.datab(\i2s|Equal36~0_combout ),
	.datac(\i2s|audi2|DATA16_MIC [8]),
	.datad(\i2s|Equal42~0_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~2 .lut_mask = 16'h4000;
defparam \i2s|SD_MIC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
fiftyfivenm_lcell_comb \i2s|SD_MIC~11 (
// Equation(s):
// \i2s|SD_MIC~11_combout  = (\i2s|Equal28~0_combout  & (((\i2s|audi2|DATA16_MIC [9])))) # (!\i2s|Equal28~0_combout  & ((\i2s|SD_MIC~10_combout ) # ((\i2s|SD_MIC~2_combout ))))

	.dataa(\i2s|Equal28~0_combout ),
	.datab(\i2s|SD_MIC~10_combout ),
	.datac(\i2s|audi2|DATA16_MIC [9]),
	.datad(\i2s|SD_MIC~2_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~11 .lut_mask = 16'hF5E4;
defparam \i2s|SD_MIC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
fiftyfivenm_lcell_comb \i2s|Equal26~0 (
// Equation(s):
// \i2s|Equal26~0_combout  = (\i2s|WCLK_CNT [1] & (!\i2s|WCLK_CNT [3] & (\i2s|WCLK_CNT [2] & \i2s|Equal42~0_combout )))

	.dataa(\i2s|WCLK_CNT [1]),
	.datab(\i2s|WCLK_CNT [3]),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|Equal42~0_combout ),
	.cin(gnd),
	.combout(\i2s|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal26~0 .lut_mask = 16'h2000;
defparam \i2s|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
fiftyfivenm_lcell_comb \i2s|SD_MIC~12 (
// Equation(s):
// \i2s|SD_MIC~12_combout  = (!\i2s|Equal24~0_combout  & ((\i2s|Equal26~0_combout  & ((\i2s|audi2|DATA16_MIC [10]))) # (!\i2s|Equal26~0_combout  & (\i2s|SD_MIC~11_combout ))))

	.dataa(\i2s|Equal24~0_combout ),
	.datab(\i2s|SD_MIC~11_combout ),
	.datac(\i2s|audi2|DATA16_MIC [10]),
	.datad(\i2s|Equal26~0_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~12 .lut_mask = 16'h5044;
defparam \i2s|SD_MIC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
fiftyfivenm_lcell_comb \i2s|Equal22~0 (
// Equation(s):
// \i2s|Equal22~0_combout  = (!\i2s|WCLK_CNT [1] & (!\i2s|WCLK_CNT [3] & (\i2s|WCLK_CNT [2] & \i2s|Equal42~0_combout )))

	.dataa(\i2s|WCLK_CNT [1]),
	.datab(\i2s|WCLK_CNT [3]),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|Equal42~0_combout ),
	.cin(gnd),
	.combout(\i2s|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal22~0 .lut_mask = 16'h1000;
defparam \i2s|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
fiftyfivenm_lcell_comb \i2s|SD_MIC~13 (
// Equation(s):
// \i2s|SD_MIC~13_combout  = (\i2s|Equal22~0_combout  & (((\i2s|audi2|DATA16_MIC [12])))) # (!\i2s|Equal22~0_combout  & ((\i2s|SD_MIC~1_combout ) # ((\i2s|SD_MIC~12_combout ))))

	.dataa(\i2s|SD_MIC~1_combout ),
	.datab(\i2s|SD_MIC~12_combout ),
	.datac(\i2s|audi2|DATA16_MIC [12]),
	.datad(\i2s|Equal22~0_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~13 .lut_mask = 16'hF0EE;
defparam \i2s|SD_MIC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
fiftyfivenm_lcell_comb \i2s|Equal18~0 (
// Equation(s):
// \i2s|Equal18~0_combout  = (\i2s|WCLK_CNT [1] & (!\i2s|WCLK_CNT [3] & (!\i2s|WCLK_CNT [2] & \i2s|Equal42~0_combout )))

	.dataa(\i2s|WCLK_CNT [1]),
	.datab(\i2s|WCLK_CNT [3]),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(\i2s|Equal42~0_combout ),
	.cin(gnd),
	.combout(\i2s|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal18~0 .lut_mask = 16'h0200;
defparam \i2s|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
fiftyfivenm_lcell_comb \i2s|SD_MIC~14 (
// Equation(s):
// \i2s|SD_MIC~14_combout  = (!\i2s|Equal18~0_combout  & ((\i2s|Equal20~1_combout  & ((\i2s|audi2|DATA16_MIC [13]))) # (!\i2s|Equal20~1_combout  & (\i2s|SD_MIC~13_combout ))))

	.dataa(\i2s|Equal20~1_combout ),
	.datab(\i2s|SD_MIC~13_combout ),
	.datac(\i2s|audi2|DATA16_MIC [13]),
	.datad(\i2s|Equal18~0_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~14 .lut_mask = 16'h00E4;
defparam \i2s|SD_MIC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
fiftyfivenm_lcell_comb \i2s|Equal20~0 (
// Equation(s):
// \i2s|Equal20~0_combout  = (!\i2s|WCLK_CNT [3] & !\i2s|WCLK_CNT [2])

	.dataa(gnd),
	.datab(\i2s|WCLK_CNT [3]),
	.datac(\i2s|WCLK_CNT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|Equal20~0 .lut_mask = 16'h0303;
defparam \i2s|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
fiftyfivenm_lcell_comb \i2s|SD_MIC~0 (
// Equation(s):
// \i2s|SD_MIC~0_combout  = (\i2s|WCLK_CNT [1] & (\i2s|Equal20~0_combout  & (\i2s|audi2|DATA16_MIC [14] & \i2s|Equal42~0_combout )))

	.dataa(\i2s|WCLK_CNT [1]),
	.datab(\i2s|Equal20~0_combout ),
	.datac(\i2s|audi2|DATA16_MIC [14]),
	.datad(\i2s|Equal42~0_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~0 .lut_mask = 16'h8000;
defparam \i2s|SD_MIC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
fiftyfivenm_lcell_comb \i2s|SD_MIC~15 (
// Equation(s):
// \i2s|SD_MIC~15_combout  = (\i2s|Equal16~0_combout  & (((\i2s|audi2|DATA16_MIC [15])))) # (!\i2s|Equal16~0_combout  & ((\i2s|SD_MIC~14_combout ) # ((\i2s|SD_MIC~0_combout ))))

	.dataa(\i2s|Equal16~0_combout ),
	.datab(\i2s|SD_MIC~14_combout ),
	.datac(\i2s|audi2|DATA16_MIC [15]),
	.datad(\i2s|SD_MIC~0_combout ),
	.cin(gnd),
	.combout(\i2s|SD_MIC~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2s|SD_MIC~15 .lut_mask = 16'hF5E4;
defparam \i2s|SD_MIC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N22
fiftyfivenm_lcell_comb \u1|Selector39~1 (
// Equation(s):
// \u1|Selector39~1_combout  = (\u1|ST [3]) # ((\u1|ST [0] & ((\u1|ST [1]))) # (!\u1|ST [0] & (\u1|ST [2])))

	.dataa(\u1|ST [0]),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [1]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector39~1 .lut_mask = 16'hFFE4;
defparam \u1|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N14
fiftyfivenm_lcell_comb \u1|Selector39~0 (
// Equation(s):
// \u1|Selector39~0_combout  = ((\u1|Equal0~0_combout  & (\u1|ST [0] & \u1|Equal0~1_combout ))) # (!\u1|ST [2])

	.dataa(\u1|Equal0~0_combout ),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [0]),
	.datad(\u1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u1|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector39~0 .lut_mask = 16'hB333;
defparam \u1|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N16
fiftyfivenm_lcell_comb \u1|Selector39~2 (
// Equation(s):
// \u1|Selector39~2_combout  = (\u1|ST [0] & (((\u1|Selector39~0_combout  & !\u1|Selector39~1_combout )) # (!\u1|CS~q ))) # (!\u1|ST [0] & (\u1|Selector39~0_combout  & (!\u1|Selector39~1_combout )))

	.dataa(\u1|ST [0]),
	.datab(\u1|Selector39~0_combout ),
	.datac(\u1|Selector39~1_combout ),
	.datad(\u1|CS~q ),
	.cin(gnd),
	.combout(\u1|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector39~2 .lut_mask = 16'h0CAE;
defparam \u1|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N6
fiftyfivenm_lcell_comb \u1|Selector39~3 (
// Equation(s):
// \u1|Selector39~3_combout  = (!\u1|ST [1] & !\u1|ST [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|ST [1]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector39~3 .lut_mask = 16'h000F;
defparam \u1|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N4
fiftyfivenm_lcell_comb \u1|Selector39~4 (
// Equation(s):
// \u1|Selector39~4_combout  = (\u1|Selector39~1_combout  & (\u1|CS~q  & ((!\u1|Selector39~3_combout ) # (!\u1|Selector39~2_combout )))) # (!\u1|Selector39~1_combout  & (((!\u1|Selector39~3_combout )) # (!\u1|Selector39~2_combout )))

	.dataa(\u1|Selector39~1_combout ),
	.datab(\u1|Selector39~2_combout ),
	.datac(\u1|CS~q ),
	.datad(\u1|Selector39~3_combout ),
	.cin(gnd),
	.combout(\u1|Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector39~4 .lut_mask = 16'h31F5;
defparam \u1|Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N5
dffeas \u1|CS (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector39~4_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CS .is_wysiwyg = "true";
defparam \u1|CS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N16
fiftyfivenm_lcell_comb \u1|Selector40~2 (
// Equation(s):
// \u1|Selector40~2_combout  = (!\u1|ST [3] & ((!\u1|ST [1]) # (!\u1|ST [2])))

	.dataa(\u1|ST [2]),
	.datab(\u1|ST [1]),
	.datac(gnd),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector40~2 .lut_mask = 16'h0077;
defparam \u1|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N2
fiftyfivenm_lcell_comb \u1|Selector40~1 (
// Equation(s):
// \u1|Selector40~1_combout  = (\u1|ST [2] & (!\u1|SCLK~q  & (\u1|SCLK~0_combout  & \u1|Selector40~0_combout ))) # (!\u1|ST [2] & (((!\u1|Selector40~0_combout ))))

	.dataa(\u1|SCLK~q ),
	.datab(\u1|SCLK~0_combout ),
	.datac(\u1|ST [2]),
	.datad(\u1|Selector40~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector40~1 .lut_mask = 16'h400F;
defparam \u1|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N4
fiftyfivenm_lcell_comb \u1|Selector40~3 (
// Equation(s):
// \u1|Selector40~3_combout  = (\u1|Selector40~2_combout  & ((!\u1|Selector40~1_combout ))) # (!\u1|Selector40~2_combout  & (\u1|SCLK~q ))

	.dataa(\u1|Selector40~2_combout ),
	.datab(gnd),
	.datac(\u1|SCLK~q ),
	.datad(\u1|Selector40~1_combout ),
	.cin(gnd),
	.combout(\u1|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector40~3 .lut_mask = 16'h50FA;
defparam \u1|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N5
dffeas \u1|SCLK (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector40~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|SCLK .is_wysiwyg = "true";
defparam \u1|SCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N12
fiftyfivenm_lcell_comb \dac1|Selector18~0 (
// Equation(s):
// \dac1|Selector18~0_combout  = (\dac1|ST [0] & (\dac1|SCLK~q  & ((\dac1|Equal1~0_combout ) # (\dac1|Equal1~1_combout ))))

	.dataa(\dac1|ST [0]),
	.datab(\dac1|Equal1~0_combout ),
	.datac(\dac1|Equal1~1_combout ),
	.datad(\dac1|SCLK~q ),
	.cin(gnd),
	.combout(\dac1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector18~0 .lut_mask = 16'hA800;
defparam \dac1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N8
fiftyfivenm_lcell_comb \dac1|Selector18~1 (
// Equation(s):
// \dac1|Selector18~1_combout  = (\dac1|ST [3]) # ((\dac1|ST [2]) # ((!\dac1|ST [1] & !\dac1|ST [0])))

	.dataa(\dac1|ST [3]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [0]),
	.datad(\dac1|ST [2]),
	.cin(gnd),
	.combout(\dac1|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector18~1 .lut_mask = 16'hFFAB;
defparam \dac1|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N6
fiftyfivenm_lcell_comb \dac1|Selector18~2 (
// Equation(s):
// \dac1|Selector18~2_combout  = (\dac1|Selector18~0_combout ) # ((\dac1|ST [1] & (!\dac1|ST [0] & !\dac1|Selector18~1_combout )))

	.dataa(\dac1|Selector18~0_combout ),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [0]),
	.datad(\dac1|Selector18~1_combout ),
	.cin(gnd),
	.combout(\dac1|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector18~2 .lut_mask = 16'hAAAE;
defparam \dac1|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
fiftyfivenm_lcell_comb \dac1|Selector18~3 (
// Equation(s):
// \dac1|Selector18~3_combout  = (!\dac1|ST [2] & !\dac1|ST [3])

	.dataa(\dac1|ST [2]),
	.datab(gnd),
	.datac(\dac1|ST [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector18~3 .lut_mask = 16'h0505;
defparam \dac1|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N8
fiftyfivenm_lcell_comb \dac1|Selector18~4 (
// Equation(s):
// \dac1|Selector18~4_combout  = (\dac1|Selector18~2_combout  & ((\dac1|Selector18~3_combout ) # ((\dac1|Selector18~1_combout  & \dac1|SCLK~q )))) # (!\dac1|Selector18~2_combout  & (\dac1|Selector18~1_combout  & (\dac1|SCLK~q )))

	.dataa(\dac1|Selector18~2_combout ),
	.datab(\dac1|Selector18~1_combout ),
	.datac(\dac1|SCLK~q ),
	.datad(\dac1|Selector18~3_combout ),
	.cin(gnd),
	.combout(\dac1|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector18~4 .lut_mask = 16'hEAC0;
defparam \dac1|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N9
dffeas \dac1|SCLK (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector18~4_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|SCLK .is_wysiwyg = "true";
defparam \dac1|SCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N20
fiftyfivenm_lcell_comb \dac1|Selector16~1 (
// Equation(s):
// \dac1|Selector16~1_combout  = (\dac1|ST [3]) # ((\dac1|ST [1]) # (\dac1|ST [0] $ (!\dac1|ST [2])))

	.dataa(\dac1|ST [3]),
	.datab(\dac1|ST [0]),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector16~1 .lut_mask = 16'hFFEB;
defparam \dac1|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N0
fiftyfivenm_lcell_comb \dac1|Selector16~0 (
// Equation(s):
// \dac1|Selector16~0_combout  = (\dac1|Equal1~0_combout  & (((!\dac1|SYNC~q )))) # (!\dac1|Equal1~0_combout  & ((\dac1|Equal1~1_combout  & ((!\dac1|SYNC~q ))) # (!\dac1|Equal1~1_combout  & (\dac1|ST [2]))))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|Equal1~0_combout ),
	.datac(\dac1|Equal1~1_combout ),
	.datad(\dac1|SYNC~q ),
	.cin(gnd),
	.combout(\dac1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector16~0 .lut_mask = 16'h02FE;
defparam \dac1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N14
fiftyfivenm_lcell_comb \dac1|Selector16~2 (
// Equation(s):
// \dac1|Selector16~2_combout  = (\dac1|Selector16~1_combout  & (((\dac1|SYNC~q )))) # (!\dac1|Selector16~1_combout  & (((!\dac1|Selector16~0_combout )) # (!\dac1|Selector17~0_combout )))

	.dataa(\dac1|Selector17~0_combout ),
	.datab(\dac1|Selector16~1_combout ),
	.datac(\dac1|SYNC~q ),
	.datad(\dac1|Selector16~0_combout ),
	.cin(gnd),
	.combout(\dac1|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector16~2 .lut_mask = 16'hD1F3;
defparam \dac1|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N15
dffeas \dac1|SYNC (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|SYNC .is_wysiwyg = "true";
defparam \dac1|SYNC .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \MAX10_CLK3_50~input (
	.i(MAX10_CLK3_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK3_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK3_50~input .bus_hold = "false";
defparam \MAX10_CLK3_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
fiftyfivenm_pll \PP|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PP|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\MAX10_CLK3_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PP|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PP|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PP|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PP|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PP|altpll_component|auto_generated|pll1 .c0_high = 5;
defparam \PP|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PP|altpll_component|auto_generated|pll1 .c0_low = 5;
defparam \PP|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PP|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PP|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PP|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PP|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PP|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PP|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PP|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PP|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PP|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PP|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PP|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PP|altpll_component|auto_generated|pll1 .clk0_divide_by = 50;
defparam \PP|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PP|altpll_component|auto_generated|pll1 .clk0_multiply_by = 33;
defparam \PP|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PP|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PP|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PP|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PP|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PP|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PP|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PP|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PP|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PP|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PP|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PP|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PP|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PP|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PP|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PP|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PP|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PP|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PP|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PP|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PP|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PP|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PP|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PP|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PP|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PP|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \PP|altpll_component|auto_generated|pll1 .m = 33;
defparam \PP|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PP|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PP|altpll_component|auto_generated|pll1 .n = 5;
defparam \PP|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PP|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PP|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PP|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PP|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PP|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PP|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PP|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PP|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PP|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PP|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PP|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PP|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 378;
defparam \PP|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
fiftyfivenm_clkctrl \PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PP|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
fiftyfivenm_lcell_comb \sm|vc|H_Cont[0]~12 (
// Equation(s):
// \sm|vc|H_Cont[0]~12_combout  = \sm|vc|H_Cont [0] $ (VCC)
// \sm|vc|H_Cont[0]~13  = CARRY(\sm|vc|H_Cont [0])

	.dataa(\sm|vc|H_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sm|vc|H_Cont[0]~12_combout ),
	.cout(\sm|vc|H_Cont[0]~13 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[0]~12 .lut_mask = 16'h55AA;
defparam \sm|vc|H_Cont[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
fiftyfivenm_lcell_comb \sm|vc|H_Cont[6]~24 (
// Equation(s):
// \sm|vc|H_Cont[6]~24_combout  = (\sm|vc|H_Cont [6] & (\sm|vc|H_Cont[5]~23  $ (GND))) # (!\sm|vc|H_Cont [6] & (!\sm|vc|H_Cont[5]~23  & VCC))
// \sm|vc|H_Cont[6]~25  = CARRY((\sm|vc|H_Cont [6] & !\sm|vc|H_Cont[5]~23 ))

	.dataa(gnd),
	.datab(\sm|vc|H_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|H_Cont[5]~23 ),
	.combout(\sm|vc|H_Cont[6]~24_combout ),
	.cout(\sm|vc|H_Cont[6]~25 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[6]~24 .lut_mask = 16'hC30C;
defparam \sm|vc|H_Cont[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N20
fiftyfivenm_lcell_comb \sm|vc|H_Cont[7]~26 (
// Equation(s):
// \sm|vc|H_Cont[7]~26_combout  = (\sm|vc|H_Cont [7] & (!\sm|vc|H_Cont[6]~25 )) # (!\sm|vc|H_Cont [7] & ((\sm|vc|H_Cont[6]~25 ) # (GND)))
// \sm|vc|H_Cont[7]~27  = CARRY((!\sm|vc|H_Cont[6]~25 ) # (!\sm|vc|H_Cont [7]))

	.dataa(gnd),
	.datab(\sm|vc|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|H_Cont[6]~25 ),
	.combout(\sm|vc|H_Cont[7]~26_combout ),
	.cout(\sm|vc|H_Cont[7]~27 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[7]~26 .lut_mask = 16'h3C3F;
defparam \sm|vc|H_Cont[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N21
dffeas \sm|vc|H_Cont[7] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[7]~26_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[7] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
fiftyfivenm_lcell_comb \sm|vc|H_Cont[8]~28 (
// Equation(s):
// \sm|vc|H_Cont[8]~28_combout  = (\sm|vc|H_Cont [8] & (\sm|vc|H_Cont[7]~27  $ (GND))) # (!\sm|vc|H_Cont [8] & (!\sm|vc|H_Cont[7]~27  & VCC))
// \sm|vc|H_Cont[8]~29  = CARRY((\sm|vc|H_Cont [8] & !\sm|vc|H_Cont[7]~27 ))

	.dataa(\sm|vc|H_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|H_Cont[7]~27 ),
	.combout(\sm|vc|H_Cont[8]~28_combout ),
	.cout(\sm|vc|H_Cont[8]~29 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[8]~28 .lut_mask = 16'hA50A;
defparam \sm|vc|H_Cont[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N23
dffeas \sm|vc|H_Cont[8] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[8]~28_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[8] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
fiftyfivenm_lcell_comb \sm|vc|H_Cont[9]~30 (
// Equation(s):
// \sm|vc|H_Cont[9]~30_combout  = (\sm|vc|H_Cont [9] & (!\sm|vc|H_Cont[8]~29 )) # (!\sm|vc|H_Cont [9] & ((\sm|vc|H_Cont[8]~29 ) # (GND)))
// \sm|vc|H_Cont[9]~31  = CARRY((!\sm|vc|H_Cont[8]~29 ) # (!\sm|vc|H_Cont [9]))

	.dataa(gnd),
	.datab(\sm|vc|H_Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|H_Cont[8]~29 ),
	.combout(\sm|vc|H_Cont[9]~30_combout ),
	.cout(\sm|vc|H_Cont[9]~31 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[9]~30 .lut_mask = 16'h3C3F;
defparam \sm|vc|H_Cont[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N25
dffeas \sm|vc|H_Cont[9] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[9]~30_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[9] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N26
fiftyfivenm_lcell_comb \sm|vc|H_Cont[10]~32 (
// Equation(s):
// \sm|vc|H_Cont[10]~32_combout  = (\sm|vc|H_Cont [10] & (\sm|vc|H_Cont[9]~31  $ (GND))) # (!\sm|vc|H_Cont [10] & (!\sm|vc|H_Cont[9]~31  & VCC))
// \sm|vc|H_Cont[10]~33  = CARRY((\sm|vc|H_Cont [10] & !\sm|vc|H_Cont[9]~31 ))

	.dataa(\sm|vc|H_Cont [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|H_Cont[9]~31 ),
	.combout(\sm|vc|H_Cont[10]~32_combout ),
	.cout(\sm|vc|H_Cont[10]~33 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[10]~32 .lut_mask = 16'hA50A;
defparam \sm|vc|H_Cont[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N27
dffeas \sm|vc|H_Cont[10] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[10]~32_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[10] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
fiftyfivenm_lcell_comb \sm|vc|H_Cont[11]~34 (
// Equation(s):
// \sm|vc|H_Cont[11]~34_combout  = \sm|vc|H_Cont [11] $ (\sm|vc|H_Cont[10]~33 )

	.dataa(gnd),
	.datab(\sm|vc|H_Cont [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sm|vc|H_Cont[10]~33 ),
	.combout(\sm|vc|H_Cont[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|H_Cont[11]~34 .lut_mask = 16'h3C3C;
defparam \sm|vc|H_Cont[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N29
dffeas \sm|vc|H_Cont[11] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[11]~34_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[11] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N4
fiftyfivenm_lcell_comb \sm|vc|LessThan6~1 (
// Equation(s):
// \sm|vc|LessThan6~1_combout  = (\sm|vc|H_Cont [11]) # ((\sm|vc|H_Cont [10] & ((\sm|vc|H_Cont [5]) # (!\sm|vc|LessThan6~0_combout ))))

	.dataa(\sm|vc|H_Cont [5]),
	.datab(\sm|vc|LessThan6~0_combout ),
	.datac(\sm|vc|H_Cont [10]),
	.datad(\sm|vc|H_Cont [11]),
	.cin(gnd),
	.combout(\sm|vc|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan6~1 .lut_mask = 16'hFFB0;
defparam \sm|vc|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N7
dffeas \sm|vc|H_Cont[0] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[0]~12_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[0] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
fiftyfivenm_lcell_comb \sm|vc|H_Cont[1]~14 (
// Equation(s):
// \sm|vc|H_Cont[1]~14_combout  = (\sm|vc|H_Cont [1] & (!\sm|vc|H_Cont[0]~13 )) # (!\sm|vc|H_Cont [1] & ((\sm|vc|H_Cont[0]~13 ) # (GND)))
// \sm|vc|H_Cont[1]~15  = CARRY((!\sm|vc|H_Cont[0]~13 ) # (!\sm|vc|H_Cont [1]))

	.dataa(gnd),
	.datab(\sm|vc|H_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|H_Cont[0]~13 ),
	.combout(\sm|vc|H_Cont[1]~14_combout ),
	.cout(\sm|vc|H_Cont[1]~15 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[1]~14 .lut_mask = 16'h3C3F;
defparam \sm|vc|H_Cont[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N9
dffeas \sm|vc|H_Cont[1] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[1]~14_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[1] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
fiftyfivenm_lcell_comb \sm|vc|H_Cont[2]~16 (
// Equation(s):
// \sm|vc|H_Cont[2]~16_combout  = (\sm|vc|H_Cont [2] & (\sm|vc|H_Cont[1]~15  $ (GND))) # (!\sm|vc|H_Cont [2] & (!\sm|vc|H_Cont[1]~15  & VCC))
// \sm|vc|H_Cont[2]~17  = CARRY((\sm|vc|H_Cont [2] & !\sm|vc|H_Cont[1]~15 ))

	.dataa(\sm|vc|H_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|H_Cont[1]~15 ),
	.combout(\sm|vc|H_Cont[2]~16_combout ),
	.cout(\sm|vc|H_Cont[2]~17 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[2]~16 .lut_mask = 16'hA50A;
defparam \sm|vc|H_Cont[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N11
dffeas \sm|vc|H_Cont[2] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[2]~16_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[2] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
fiftyfivenm_lcell_comb \sm|vc|H_Cont[3]~18 (
// Equation(s):
// \sm|vc|H_Cont[3]~18_combout  = (\sm|vc|H_Cont [3] & (!\sm|vc|H_Cont[2]~17 )) # (!\sm|vc|H_Cont [3] & ((\sm|vc|H_Cont[2]~17 ) # (GND)))
// \sm|vc|H_Cont[3]~19  = CARRY((!\sm|vc|H_Cont[2]~17 ) # (!\sm|vc|H_Cont [3]))

	.dataa(\sm|vc|H_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|H_Cont[2]~17 ),
	.combout(\sm|vc|H_Cont[3]~18_combout ),
	.cout(\sm|vc|H_Cont[3]~19 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[3]~18 .lut_mask = 16'h5A5F;
defparam \sm|vc|H_Cont[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N13
dffeas \sm|vc|H_Cont[3] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[3]~18_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[3] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
fiftyfivenm_lcell_comb \sm|vc|H_Cont[4]~20 (
// Equation(s):
// \sm|vc|H_Cont[4]~20_combout  = (\sm|vc|H_Cont [4] & (\sm|vc|H_Cont[3]~19  $ (GND))) # (!\sm|vc|H_Cont [4] & (!\sm|vc|H_Cont[3]~19  & VCC))
// \sm|vc|H_Cont[4]~21  = CARRY((\sm|vc|H_Cont [4] & !\sm|vc|H_Cont[3]~19 ))

	.dataa(gnd),
	.datab(\sm|vc|H_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|H_Cont[3]~19 ),
	.combout(\sm|vc|H_Cont[4]~20_combout ),
	.cout(\sm|vc|H_Cont[4]~21 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[4]~20 .lut_mask = 16'hC30C;
defparam \sm|vc|H_Cont[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N15
dffeas \sm|vc|H_Cont[4] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[4]~20_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[4] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
fiftyfivenm_lcell_comb \sm|vc|H_Cont[5]~22 (
// Equation(s):
// \sm|vc|H_Cont[5]~22_combout  = (\sm|vc|H_Cont [5] & (!\sm|vc|H_Cont[4]~21 )) # (!\sm|vc|H_Cont [5] & ((\sm|vc|H_Cont[4]~21 ) # (GND)))
// \sm|vc|H_Cont[5]~23  = CARRY((!\sm|vc|H_Cont[4]~21 ) # (!\sm|vc|H_Cont [5]))

	.dataa(\sm|vc|H_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|H_Cont[4]~21 ),
	.combout(\sm|vc|H_Cont[5]~22_combout ),
	.cout(\sm|vc|H_Cont[5]~23 ));
// synopsys translate_off
defparam \sm|vc|H_Cont[5]~22 .lut_mask = 16'h5A5F;
defparam \sm|vc|H_Cont[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N17
dffeas \sm|vc|H_Cont[5] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[5]~22_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[5] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N19
dffeas \sm|vc|H_Cont[6] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|H_Cont[6]~24_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan6~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|H_Cont[6] .is_wysiwyg = "true";
defparam \sm|vc|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
fiftyfivenm_lcell_comb \sm|vc|LessThan6~0 (
// Equation(s):
// \sm|vc|LessThan6~0_combout  = (!\sm|vc|H_Cont [6] & (!\sm|vc|H_Cont [9] & (!\sm|vc|H_Cont [7] & !\sm|vc|H_Cont [8])))

	.dataa(\sm|vc|H_Cont [6]),
	.datab(\sm|vc|H_Cont [9]),
	.datac(\sm|vc|H_Cont [7]),
	.datad(\sm|vc|H_Cont [8]),
	.cin(gnd),
	.combout(\sm|vc|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan6~0 .lut_mask = 16'h0001;
defparam \sm|vc|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
fiftyfivenm_lcell_comb \sm|vc|LessThan0~0 (
// Equation(s):
// \sm|vc|LessThan0~0_combout  = (((!\sm|vc|H_Cont [2]) # (!\sm|vc|H_Cont [0])) # (!\sm|vc|H_Cont [1])) # (!\sm|vc|H_Cont [3])

	.dataa(\sm|vc|H_Cont [3]),
	.datab(\sm|vc|H_Cont [1]),
	.datac(\sm|vc|H_Cont [0]),
	.datad(\sm|vc|H_Cont [2]),
	.cin(gnd),
	.combout(\sm|vc|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \sm|vc|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
fiftyfivenm_lcell_comb \sm|vc|oVGA_R~0 (
// Equation(s):
// \sm|vc|oVGA_R~0_combout  = (!\sm|vc|H_Cont [11] & !\sm|vc|H_Cont [10])

	.dataa(\sm|vc|H_Cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|vc|H_Cont [10]),
	.cin(gnd),
	.combout(\sm|vc|oVGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_R~0 .lut_mask = 16'h0055;
defparam \sm|vc|oVGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
fiftyfivenm_lcell_comb \sm|vc|oVGA_R~1 (
// Equation(s):
// \sm|vc|oVGA_R~1_combout  = (\sm|vc|oVGA_R~0_combout  & (((\sm|vc|H_Cont [4]) # (!\sm|vc|LessThan0~0_combout )) # (!\sm|vc|LessThan6~0_combout )))

	.dataa(\sm|vc|LessThan6~0_combout ),
	.datab(\sm|vc|LessThan0~0_combout ),
	.datac(\sm|vc|H_Cont [4]),
	.datad(\sm|vc|oVGA_R~0_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_R~1 .lut_mask = 16'hF700;
defparam \sm|vc|oVGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
fiftyfivenm_lcell_comb \sm|vc|Equal0~0 (
// Equation(s):
// \sm|vc|Equal0~0_combout  = (\sm|vc|LessThan6~0_combout  & (!\sm|vc|H_Cont [5] & \sm|vc|oVGA_R~0_combout ))

	.dataa(\sm|vc|LessThan6~0_combout ),
	.datab(gnd),
	.datac(\sm|vc|H_Cont [5]),
	.datad(\sm|vc|oVGA_R~0_combout ),
	.cin(gnd),
	.combout(\sm|vc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|Equal0~0 .lut_mask = 16'h0A00;
defparam \sm|vc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
fiftyfivenm_lcell_comb \sm|vc|V_Cont[0]~12 (
// Equation(s):
// \sm|vc|V_Cont[0]~12_combout  = \sm|vc|V_Cont [0] $ (VCC)
// \sm|vc|V_Cont[0]~13  = CARRY(\sm|vc|V_Cont [0])

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sm|vc|V_Cont[0]~12_combout ),
	.cout(\sm|vc|V_Cont[0]~13 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[0]~12 .lut_mask = 16'h33CC;
defparam \sm|vc|V_Cont[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
fiftyfivenm_lcell_comb \sm|vc|V_Cont[7]~26 (
// Equation(s):
// \sm|vc|V_Cont[7]~26_combout  = (\sm|vc|V_Cont [7] & (!\sm|vc|V_Cont[6]~25 )) # (!\sm|vc|V_Cont [7] & ((\sm|vc|V_Cont[6]~25 ) # (GND)))
// \sm|vc|V_Cont[7]~27  = CARRY((!\sm|vc|V_Cont[6]~25 ) # (!\sm|vc|V_Cont [7]))

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|V_Cont[6]~25 ),
	.combout(\sm|vc|V_Cont[7]~26_combout ),
	.cout(\sm|vc|V_Cont[7]~27 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[7]~26 .lut_mask = 16'h3C3F;
defparam \sm|vc|V_Cont[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
fiftyfivenm_lcell_comb \sm|vc|V_Cont[8]~28 (
// Equation(s):
// \sm|vc|V_Cont[8]~28_combout  = (\sm|vc|V_Cont [8] & (\sm|vc|V_Cont[7]~27  $ (GND))) # (!\sm|vc|V_Cont [8] & (!\sm|vc|V_Cont[7]~27  & VCC))
// \sm|vc|V_Cont[8]~29  = CARRY((\sm|vc|V_Cont [8] & !\sm|vc|V_Cont[7]~27 ))

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|V_Cont[7]~27 ),
	.combout(\sm|vc|V_Cont[8]~28_combout ),
	.cout(\sm|vc|V_Cont[8]~29 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[8]~28 .lut_mask = 16'hC30C;
defparam \sm|vc|V_Cont[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
fiftyfivenm_lcell_comb \sm|vc|Equal0~1 (
// Equation(s):
// \sm|vc|Equal0~1_combout  = (!\sm|vc|H_Cont [3] & (!\sm|vc|H_Cont [1] & (!\sm|vc|H_Cont [0] & !\sm|vc|H_Cont [2])))

	.dataa(\sm|vc|H_Cont [3]),
	.datab(\sm|vc|H_Cont [1]),
	.datac(\sm|vc|H_Cont [0]),
	.datad(\sm|vc|H_Cont [2]),
	.cin(gnd),
	.combout(\sm|vc|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|Equal0~1 .lut_mask = 16'h0001;
defparam \sm|vc|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
fiftyfivenm_lcell_comb \sm|vc|Equal0~2 (
// Equation(s):
// \sm|vc|Equal0~2_combout  = (\sm|vc|LessThan6~0_combout  & (\sm|vc|Equal0~1_combout  & (!\sm|vc|H_Cont [5] & \sm|vc|oVGA_R~0_combout )))

	.dataa(\sm|vc|LessThan6~0_combout ),
	.datab(\sm|vc|Equal0~1_combout ),
	.datac(\sm|vc|H_Cont [5]),
	.datad(\sm|vc|oVGA_R~0_combout ),
	.cin(gnd),
	.combout(\sm|vc|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|Equal0~2 .lut_mask = 16'h0800;
defparam \sm|vc|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
fiftyfivenm_lcell_comb \sm|vc|Equal0~3 (
// Equation(s):
// \sm|vc|Equal0~3_combout  = (!\sm|vc|H_Cont [4] & \sm|vc|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sm|vc|H_Cont [4]),
	.datad(\sm|vc|Equal0~2_combout ),
	.cin(gnd),
	.combout(\sm|vc|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|Equal0~3 .lut_mask = 16'h0F00;
defparam \sm|vc|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N19
dffeas \sm|vc|V_Cont[8] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[8]~28_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[8] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
fiftyfivenm_lcell_comb \sm|vc|V_Cont[9]~30 (
// Equation(s):
// \sm|vc|V_Cont[9]~30_combout  = (\sm|vc|V_Cont [9] & (!\sm|vc|V_Cont[8]~29 )) # (!\sm|vc|V_Cont [9] & ((\sm|vc|V_Cont[8]~29 ) # (GND)))
// \sm|vc|V_Cont[9]~31  = CARRY((!\sm|vc|V_Cont[8]~29 ) # (!\sm|vc|V_Cont [9]))

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|V_Cont[8]~29 ),
	.combout(\sm|vc|V_Cont[9]~30_combout ),
	.cout(\sm|vc|V_Cont[9]~31 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[9]~30 .lut_mask = 16'h3C3F;
defparam \sm|vc|V_Cont[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N21
dffeas \sm|vc|V_Cont[9] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[9]~30_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[9] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
fiftyfivenm_lcell_comb \sm|vc|V_Cont[10]~32 (
// Equation(s):
// \sm|vc|V_Cont[10]~32_combout  = (\sm|vc|V_Cont [10] & (\sm|vc|V_Cont[9]~31  $ (GND))) # (!\sm|vc|V_Cont [10] & (!\sm|vc|V_Cont[9]~31  & VCC))
// \sm|vc|V_Cont[10]~33  = CARRY((\sm|vc|V_Cont [10] & !\sm|vc|V_Cont[9]~31 ))

	.dataa(\sm|vc|V_Cont [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|V_Cont[9]~31 ),
	.combout(\sm|vc|V_Cont[10]~32_combout ),
	.cout(\sm|vc|V_Cont[10]~33 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[10]~32 .lut_mask = 16'hA50A;
defparam \sm|vc|V_Cont[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N23
dffeas \sm|vc|V_Cont[10] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[10]~32_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[10] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
fiftyfivenm_lcell_comb \sm|vc|V_Cont[11]~34 (
// Equation(s):
// \sm|vc|V_Cont[11]~34_combout  = \sm|vc|V_Cont [11] $ (\sm|vc|V_Cont[10]~33 )

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sm|vc|V_Cont[10]~33 ),
	.combout(\sm|vc|V_Cont[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|V_Cont[11]~34 .lut_mask = 16'h3C3C;
defparam \sm|vc|V_Cont[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N25
dffeas \sm|vc|V_Cont[11] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[11]~34_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[11] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
fiftyfivenm_lcell_comb \sm|vc|LessThan8~0 (
// Equation(s):
// \sm|vc|LessThan8~0_combout  = (((!\sm|vc|V_Cont [1] & !\sm|vc|V_Cont [0])) # (!\sm|vc|V_Cont [2])) # (!\sm|vc|V_Cont [3])

	.dataa(\sm|vc|V_Cont [3]),
	.datab(\sm|vc|V_Cont [1]),
	.datac(\sm|vc|V_Cont [2]),
	.datad(\sm|vc|V_Cont [0]),
	.cin(gnd),
	.combout(\sm|vc|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan8~0 .lut_mask = 16'h5F7F;
defparam \sm|vc|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
fiftyfivenm_lcell_comb \sm|vc|LessThan8~1 (
// Equation(s):
// \sm|vc|LessThan8~1_combout  = ((\sm|vc|LessThan8~0_combout  & (!\sm|vc|V_Cont [4] & \sm|vc|LessThan4~2_combout ))) # (!\sm|vc|V_Cont [9])

	.dataa(\sm|vc|LessThan8~0_combout ),
	.datab(\sm|vc|V_Cont [4]),
	.datac(\sm|vc|LessThan4~2_combout ),
	.datad(\sm|vc|V_Cont [9]),
	.cin(gnd),
	.combout(\sm|vc|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan8~1 .lut_mask = 16'h20FF;
defparam \sm|vc|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
fiftyfivenm_lcell_comb \sm|vc|LessThan8~2 (
// Equation(s):
// \sm|vc|LessThan8~2_combout  = (\sm|vc|V_Cont [11]) # ((\sm|vc|V_Cont [10]) # (!\sm|vc|LessThan8~1_combout ))

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [11]),
	.datac(\sm|vc|LessThan8~1_combout ),
	.datad(\sm|vc|V_Cont [10]),
	.cin(gnd),
	.combout(\sm|vc|LessThan8~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan8~2 .lut_mask = 16'hFFCF;
defparam \sm|vc|LessThan8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N3
dffeas \sm|vc|V_Cont[0] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[0]~12_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[0] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
fiftyfivenm_lcell_comb \sm|vc|V_Cont[1]~14 (
// Equation(s):
// \sm|vc|V_Cont[1]~14_combout  = (\sm|vc|V_Cont [1] & (!\sm|vc|V_Cont[0]~13 )) # (!\sm|vc|V_Cont [1] & ((\sm|vc|V_Cont[0]~13 ) # (GND)))
// \sm|vc|V_Cont[1]~15  = CARRY((!\sm|vc|V_Cont[0]~13 ) # (!\sm|vc|V_Cont [1]))

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|V_Cont[0]~13 ),
	.combout(\sm|vc|V_Cont[1]~14_combout ),
	.cout(\sm|vc|V_Cont[1]~15 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[1]~14 .lut_mask = 16'h3C3F;
defparam \sm|vc|V_Cont[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \sm|vc|V_Cont[1] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[1]~14_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[1] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
fiftyfivenm_lcell_comb \sm|vc|V_Cont[2]~16 (
// Equation(s):
// \sm|vc|V_Cont[2]~16_combout  = (\sm|vc|V_Cont [2] & (\sm|vc|V_Cont[1]~15  $ (GND))) # (!\sm|vc|V_Cont [2] & (!\sm|vc|V_Cont[1]~15  & VCC))
// \sm|vc|V_Cont[2]~17  = CARRY((\sm|vc|V_Cont [2] & !\sm|vc|V_Cont[1]~15 ))

	.dataa(\sm|vc|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|V_Cont[1]~15 ),
	.combout(\sm|vc|V_Cont[2]~16_combout ),
	.cout(\sm|vc|V_Cont[2]~17 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[2]~16 .lut_mask = 16'hA50A;
defparam \sm|vc|V_Cont[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N7
dffeas \sm|vc|V_Cont[2] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[2]~16_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[2] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
fiftyfivenm_lcell_comb \sm|vc|V_Cont[3]~18 (
// Equation(s):
// \sm|vc|V_Cont[3]~18_combout  = (\sm|vc|V_Cont [3] & (!\sm|vc|V_Cont[2]~17 )) # (!\sm|vc|V_Cont [3] & ((\sm|vc|V_Cont[2]~17 ) # (GND)))
// \sm|vc|V_Cont[3]~19  = CARRY((!\sm|vc|V_Cont[2]~17 ) # (!\sm|vc|V_Cont [3]))

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|V_Cont[2]~17 ),
	.combout(\sm|vc|V_Cont[3]~18_combout ),
	.cout(\sm|vc|V_Cont[3]~19 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[3]~18 .lut_mask = 16'h3C3F;
defparam \sm|vc|V_Cont[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas \sm|vc|V_Cont[3] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[3]~18_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[3] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
fiftyfivenm_lcell_comb \sm|vc|V_Cont[4]~20 (
// Equation(s):
// \sm|vc|V_Cont[4]~20_combout  = (\sm|vc|V_Cont [4] & (\sm|vc|V_Cont[3]~19  $ (GND))) # (!\sm|vc|V_Cont [4] & (!\sm|vc|V_Cont[3]~19  & VCC))
// \sm|vc|V_Cont[4]~21  = CARRY((\sm|vc|V_Cont [4] & !\sm|vc|V_Cont[3]~19 ))

	.dataa(\sm|vc|V_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|V_Cont[3]~19 ),
	.combout(\sm|vc|V_Cont[4]~20_combout ),
	.cout(\sm|vc|V_Cont[4]~21 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[4]~20 .lut_mask = 16'hA50A;
defparam \sm|vc|V_Cont[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N11
dffeas \sm|vc|V_Cont[4] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[4]~20_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[4] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
fiftyfivenm_lcell_comb \sm|vc|V_Cont[5]~22 (
// Equation(s):
// \sm|vc|V_Cont[5]~22_combout  = (\sm|vc|V_Cont [5] & (!\sm|vc|V_Cont[4]~21 )) # (!\sm|vc|V_Cont [5] & ((\sm|vc|V_Cont[4]~21 ) # (GND)))
// \sm|vc|V_Cont[5]~23  = CARRY((!\sm|vc|V_Cont[4]~21 ) # (!\sm|vc|V_Cont [5]))

	.dataa(\sm|vc|V_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|V_Cont[4]~21 ),
	.combout(\sm|vc|V_Cont[5]~22_combout ),
	.cout(\sm|vc|V_Cont[5]~23 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[5]~22 .lut_mask = 16'h5A5F;
defparam \sm|vc|V_Cont[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \sm|vc|V_Cont[5] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[5]~22_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[5] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
fiftyfivenm_lcell_comb \sm|vc|V_Cont[6]~24 (
// Equation(s):
// \sm|vc|V_Cont[6]~24_combout  = (\sm|vc|V_Cont [6] & (\sm|vc|V_Cont[5]~23  $ (GND))) # (!\sm|vc|V_Cont [6] & (!\sm|vc|V_Cont[5]~23  & VCC))
// \sm|vc|V_Cont[6]~25  = CARRY((\sm|vc|V_Cont [6] & !\sm|vc|V_Cont[5]~23 ))

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|vc|V_Cont[5]~23 ),
	.combout(\sm|vc|V_Cont[6]~24_combout ),
	.cout(\sm|vc|V_Cont[6]~25 ));
// synopsys translate_off
defparam \sm|vc|V_Cont[6]~24 .lut_mask = 16'hC30C;
defparam \sm|vc|V_Cont[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N15
dffeas \sm|vc|V_Cont[6] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[6]~24_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[6] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N17
dffeas \sm|vc|V_Cont[7] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|V_Cont[7]~26_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(\sm|vc|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\sm|vc|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|V_Cont[7] .is_wysiwyg = "true";
defparam \sm|vc|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
fiftyfivenm_lcell_comb \sm|vc|LessThan4~2 (
// Equation(s):
// \sm|vc|LessThan4~2_combout  = (!\sm|vc|V_Cont [7] & (!\sm|vc|V_Cont [8] & (!\sm|vc|V_Cont [5] & !\sm|vc|V_Cont [6])))

	.dataa(\sm|vc|V_Cont [7]),
	.datab(\sm|vc|V_Cont [8]),
	.datac(\sm|vc|V_Cont [5]),
	.datad(\sm|vc|V_Cont [6]),
	.cin(gnd),
	.combout(\sm|vc|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan4~2 .lut_mask = 16'h0001;
defparam \sm|vc|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
fiftyfivenm_lcell_comb \sm|vc|LessThan5~0 (
// Equation(s):
// \sm|vc|LessThan5~0_combout  = (((!\sm|vc|V_Cont [6]) # (!\sm|vc|V_Cont [5])) # (!\sm|vc|V_Cont [8])) # (!\sm|vc|V_Cont [7])

	.dataa(\sm|vc|V_Cont [7]),
	.datab(\sm|vc|V_Cont [8]),
	.datac(\sm|vc|V_Cont [5]),
	.datad(\sm|vc|V_Cont [6]),
	.cin(gnd),
	.combout(\sm|vc|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan5~0 .lut_mask = 16'h7FFF;
defparam \sm|vc|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
fiftyfivenm_lcell_comb \sm|vc|LessThan4~1 (
// Equation(s):
// \sm|vc|LessThan4~1_combout  = (!\sm|vc|V_Cont [3]) # (!\sm|vc|V_Cont [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sm|vc|V_Cont [4]),
	.datad(\sm|vc|V_Cont [3]),
	.cin(gnd),
	.combout(\sm|vc|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan4~1 .lut_mask = 16'h0FFF;
defparam \sm|vc|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
fiftyfivenm_lcell_comb \sm|vc|LessThan4~0 (
// Equation(s):
// \sm|vc|LessThan4~0_combout  = (!\sm|vc|V_Cont [10] & (!\sm|vc|V_Cont [11] & !\sm|vc|V_Cont [9]))

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [10]),
	.datac(\sm|vc|V_Cont [11]),
	.datad(\sm|vc|V_Cont [9]),
	.cin(gnd),
	.combout(\sm|vc|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan4~0 .lut_mask = 16'h0003;
defparam \sm|vc|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
fiftyfivenm_lcell_comb \sm|vc|oVGA_R~2 (
// Equation(s):
// \sm|vc|oVGA_R~2_combout  = (\sm|vc|LessThan4~0_combout  & ((\sm|vc|LessThan4~1_combout  & (!\sm|vc|LessThan4~2_combout )) # (!\sm|vc|LessThan4~1_combout  & ((\sm|vc|LessThan5~0_combout )))))

	.dataa(\sm|vc|LessThan4~2_combout ),
	.datab(\sm|vc|LessThan5~0_combout ),
	.datac(\sm|vc|LessThan4~1_combout ),
	.datad(\sm|vc|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_R~2 .lut_mask = 16'h5C00;
defparam \sm|vc|oVGA_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
fiftyfivenm_lcell_comb \sm|vc|LessThan1~0 (
// Equation(s):
// \sm|vc|LessThan1~0_combout  = ((!\sm|vc|H_Cont [5] & (!\sm|vc|H_Cont [4] & \sm|vc|LessThan0~0_combout ))) # (!\sm|vc|H_Cont [6])

	.dataa(\sm|vc|H_Cont [6]),
	.datab(\sm|vc|H_Cont [5]),
	.datac(\sm|vc|H_Cont [4]),
	.datad(\sm|vc|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\sm|vc|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan1~0 .lut_mask = 16'h5755;
defparam \sm|vc|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
fiftyfivenm_lcell_comb \sm|vc|LessThan1~1 (
// Equation(s):
// \sm|vc|LessThan1~1_combout  = (((\sm|vc|LessThan1~0_combout  & !\sm|vc|H_Cont [7])) # (!\sm|vc|H_Cont [8])) # (!\sm|vc|H_Cont [9])

	.dataa(\sm|vc|LessThan1~0_combout ),
	.datab(\sm|vc|H_Cont [9]),
	.datac(\sm|vc|H_Cont [7]),
	.datad(\sm|vc|H_Cont [8]),
	.cin(gnd),
	.combout(\sm|vc|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan1~1 .lut_mask = 16'h3BFF;
defparam \sm|vc|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
fiftyfivenm_lcell_comb \sm|vc|oVGA_R~3 (
// Equation(s):
// \sm|vc|oVGA_R~3_combout  = (\sm|vc|oVGA_R~1_combout  & (!\sm|vc|Equal0~0_combout  & (\sm|vc|oVGA_R~2_combout  & \sm|vc|LessThan1~1_combout )))

	.dataa(\sm|vc|oVGA_R~1_combout ),
	.datab(\sm|vc|Equal0~0_combout ),
	.datac(\sm|vc|oVGA_R~2_combout ),
	.datad(\sm|vc|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_R~3 .lut_mask = 16'h2000;
defparam \sm|vc|oVGA_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
fiftyfivenm_lcell_comb \sm|Add1~0 (
// Equation(s):
// \sm|Add1~0_combout  = \sm|SW_ADDR [0] $ (VCC)
// \sm|Add1~1  = CARRY(\sm|SW_ADDR [0])

	.dataa(\sm|SW_ADDR [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sm|Add1~0_combout ),
	.cout(\sm|Add1~1 ));
// synopsys translate_off
defparam \sm|Add1~0 .lut_mask = 16'h55AA;
defparam \sm|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
fiftyfivenm_lcell_comb \sm|SW_ADDR~15 (
// Equation(s):
// \sm|SW_ADDR~15_combout  = (\sm|Add1~0_combout  & !\sm|always0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sm|Add1~0_combout ),
	.datad(\sm|always0~1_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~15 .lut_mask = 16'h00F0;
defparam \sm|SW_ADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
fiftyfivenm_lcell_comb \sm|vc|LessThan9~0 (
// Equation(s):
// \sm|vc|LessThan9~0_combout  = (\sm|vc|V_Cont [0]) # ((\sm|vc|V_Cont [3]) # ((\sm|vc|V_Cont [2]) # (\sm|vc|V_Cont [1])))

	.dataa(\sm|vc|V_Cont [0]),
	.datab(\sm|vc|V_Cont [3]),
	.datac(\sm|vc|V_Cont [2]),
	.datad(\sm|vc|V_Cont [1]),
	.cin(gnd),
	.combout(\sm|vc|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan9~0 .lut_mask = 16'hFFFE;
defparam \sm|vc|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
fiftyfivenm_lcell_comb \sm|vc|LessThan9~1 (
// Equation(s):
// \sm|vc|LessThan9~1_combout  = ((\sm|vc|LessThan9~0_combout ) # ((\sm|vc|V_Cont [4]) # (!\sm|vc|LessThan4~0_combout ))) # (!\sm|vc|LessThan4~2_combout )

	.dataa(\sm|vc|LessThan4~2_combout ),
	.datab(\sm|vc|LessThan9~0_combout ),
	.datac(\sm|vc|V_Cont [4]),
	.datad(\sm|vc|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\sm|vc|LessThan9~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|LessThan9~1 .lut_mask = 16'hFDFF;
defparam \sm|vc|LessThan9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N30
fiftyfivenm_lcell_comb \sm|vc|oVGA_V_SYNC~0 (
// Equation(s):
// \sm|vc|oVGA_V_SYNC~0_combout  = (\sm|vc|H_Cont [4] & (((\sm|vc|oVGA_V_SYNC~q )))) # (!\sm|vc|H_Cont [4] & ((\sm|vc|Equal0~2_combout  & (\sm|vc|LessThan9~1_combout )) # (!\sm|vc|Equal0~2_combout  & ((\sm|vc|oVGA_V_SYNC~q )))))

	.dataa(\sm|vc|LessThan9~1_combout ),
	.datab(\sm|vc|H_Cont [4]),
	.datac(\sm|vc|oVGA_V_SYNC~q ),
	.datad(\sm|vc|Equal0~2_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_V_SYNC~0 .lut_mask = 16'hE2F0;
defparam \sm|vc|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N31
dffeas \sm|vc|oVGA_V_SYNC (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|oVGA_V_SYNC~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|oVGA_V_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|oVGA_V_SYNC .is_wysiwyg = "true";
defparam \sm|vc|oVGA_V_SYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
fiftyfivenm_lcell_comb \sm|LessThan7~1 (
// Equation(s):
// \sm|LessThan7~1_combout  = (\sm|SW_ADDR [3] & ((\sm|SW_ADDR [2]) # ((\sm|SW_ADDR [0]) # (\sm|SW_ADDR [1]))))

	.dataa(\sm|SW_ADDR [2]),
	.datab(\sm|SW_ADDR [3]),
	.datac(\sm|SW_ADDR [0]),
	.datad(\sm|SW_ADDR [1]),
	.cin(gnd),
	.combout(\sm|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|LessThan7~1 .lut_mask = 16'hCCC8;
defparam \sm|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
fiftyfivenm_lcell_comb \sm|LessThan7~0 (
// Equation(s):
// \sm|LessThan7~0_combout  = (\sm|SW_ADDR [6] & (\sm|SW_ADDR [7] & (\sm|SW_ADDR [8] & \sm|SW_ADDR [5])))

	.dataa(\sm|SW_ADDR [6]),
	.datab(\sm|SW_ADDR [7]),
	.datac(\sm|SW_ADDR [8]),
	.datad(\sm|SW_ADDR [5]),
	.cin(gnd),
	.combout(\sm|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|LessThan7~0 .lut_mask = 16'h8000;
defparam \sm|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
fiftyfivenm_lcell_comb \sm|LessThan7~2 (
// Equation(s):
// \sm|LessThan7~2_combout  = (\sm|SW_ADDR [9] & (\sm|LessThan7~0_combout  & ((\sm|LessThan7~1_combout ) # (\sm|SW_ADDR [4]))))

	.dataa(\sm|LessThan7~1_combout ),
	.datab(\sm|SW_ADDR [9]),
	.datac(\sm|LessThan7~0_combout ),
	.datad(\sm|SW_ADDR [4]),
	.cin(gnd),
	.combout(\sm|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|LessThan7~2 .lut_mask = 16'hC080;
defparam \sm|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N7
dffeas \sm|rMTL2_VSD (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|vc|oVGA_V_SYNC~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|rMTL2_VSD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sm|rMTL2_VSD .is_wysiwyg = "true";
defparam \sm|rMTL2_VSD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
fiftyfivenm_lcell_comb \sm|always0~0 (
// Equation(s):
// \sm|always0~0_combout  = (\sm|vc|oVGA_V_SYNC~q  & !\sm|rMTL2_VSD~q )

	.dataa(\sm|vc|oVGA_V_SYNC~q ),
	.datab(gnd),
	.datac(\sm|rMTL2_VSD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sm|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|always0~0 .lut_mask = 16'h0A0A;
defparam \sm|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
fiftyfivenm_lcell_comb \sm|SW_ADDR~0 (
// Equation(s):
// \sm|SW_ADDR~0_combout  = (\sm|SW_ADDR [11] & (((!\sm|always0~0_combout )))) # (!\sm|SW_ADDR [11] & (!\sm|SW_ADDR [10] & (!\sm|LessThan7~2_combout )))

	.dataa(\sm|SW_ADDR [10]),
	.datab(\sm|SW_ADDR [11]),
	.datac(\sm|LessThan7~2_combout ),
	.datad(\sm|always0~0_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~0 .lut_mask = 16'h01CD;
defparam \sm|SW_ADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
fiftyfivenm_lcell_comb \sm|CNT[0]~8 (
// Equation(s):
// \sm|CNT[0]~8_combout  = \sm|CNT [0] $ (VCC)
// \sm|CNT[0]~9  = CARRY(\sm|CNT [0])

	.dataa(gnd),
	.datab(\sm|CNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sm|CNT[0]~8_combout ),
	.cout(\sm|CNT[0]~9 ));
// synopsys translate_off
defparam \sm|CNT[0]~8 .lut_mask = 16'h33CC;
defparam \sm|CNT[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
fiftyfivenm_lcell_comb \sm|LessThan6~1 (
// Equation(s):
// \sm|LessThan6~1_combout  = ((!\sm|CNT [1]) # (!\sm|CNT [0])) # (!\sm|CNT [2])

	.dataa(gnd),
	.datab(\sm|CNT [2]),
	.datac(\sm|CNT [0]),
	.datad(\sm|CNT [1]),
	.cin(gnd),
	.combout(\sm|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|LessThan6~1 .lut_mask = 16'h3FFF;
defparam \sm|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
fiftyfivenm_lcell_comb \sm|CNT[2]~12 (
// Equation(s):
// \sm|CNT[2]~12_combout  = (\sm|CNT [2] & (\sm|CNT[1]~11  $ (GND))) # (!\sm|CNT [2] & (!\sm|CNT[1]~11  & VCC))
// \sm|CNT[2]~13  = CARRY((\sm|CNT [2] & !\sm|CNT[1]~11 ))

	.dataa(gnd),
	.datab(\sm|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|CNT[1]~11 ),
	.combout(\sm|CNT[2]~12_combout ),
	.cout(\sm|CNT[2]~13 ));
// synopsys translate_off
defparam \sm|CNT[2]~12 .lut_mask = 16'hC30C;
defparam \sm|CNT[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
fiftyfivenm_lcell_comb \sm|CNT[3]~14 (
// Equation(s):
// \sm|CNT[3]~14_combout  = (\sm|CNT [3] & (!\sm|CNT[2]~13 )) # (!\sm|CNT [3] & ((\sm|CNT[2]~13 ) # (GND)))
// \sm|CNT[3]~15  = CARRY((!\sm|CNT[2]~13 ) # (!\sm|CNT [3]))

	.dataa(gnd),
	.datab(\sm|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|CNT[2]~13 ),
	.combout(\sm|CNT[3]~14_combout ),
	.cout(\sm|CNT[3]~15 ));
// synopsys translate_off
defparam \sm|CNT[3]~14 .lut_mask = 16'h3C3F;
defparam \sm|CNT[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \sm|CNT[3] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|CNT[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sm|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|CNT[3] .is_wysiwyg = "true";
defparam \sm|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
fiftyfivenm_lcell_comb \sm|CNT[4]~16 (
// Equation(s):
// \sm|CNT[4]~16_combout  = (\sm|CNT [4] & (\sm|CNT[3]~15  $ (GND))) # (!\sm|CNT [4] & (!\sm|CNT[3]~15  & VCC))
// \sm|CNT[4]~17  = CARRY((\sm|CNT [4] & !\sm|CNT[3]~15 ))

	.dataa(\sm|CNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|CNT[3]~15 ),
	.combout(\sm|CNT[4]~16_combout ),
	.cout(\sm|CNT[4]~17 ));
// synopsys translate_off
defparam \sm|CNT[4]~16 .lut_mask = 16'hA50A;
defparam \sm|CNT[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N23
dffeas \sm|CNT[4] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|CNT[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sm|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|CNT[4] .is_wysiwyg = "true";
defparam \sm|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
fiftyfivenm_lcell_comb \sm|CNT[5]~18 (
// Equation(s):
// \sm|CNT[5]~18_combout  = (\sm|CNT [5] & (!\sm|CNT[4]~17 )) # (!\sm|CNT [5] & ((\sm|CNT[4]~17 ) # (GND)))
// \sm|CNT[5]~19  = CARRY((!\sm|CNT[4]~17 ) # (!\sm|CNT [5]))

	.dataa(gnd),
	.datab(\sm|CNT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|CNT[4]~17 ),
	.combout(\sm|CNT[5]~18_combout ),
	.cout(\sm|CNT[5]~19 ));
// synopsys translate_off
defparam \sm|CNT[5]~18 .lut_mask = 16'h3C3F;
defparam \sm|CNT[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \sm|CNT[5] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|CNT[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sm|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|CNT[5] .is_wysiwyg = "true";
defparam \sm|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
fiftyfivenm_lcell_comb \sm|CNT[6]~20 (
// Equation(s):
// \sm|CNT[6]~20_combout  = (\sm|CNT [6] & (\sm|CNT[5]~19  $ (GND))) # (!\sm|CNT [6] & (!\sm|CNT[5]~19  & VCC))
// \sm|CNT[6]~21  = CARRY((\sm|CNT [6] & !\sm|CNT[5]~19 ))

	.dataa(\sm|CNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|CNT[5]~19 ),
	.combout(\sm|CNT[6]~20_combout ),
	.cout(\sm|CNT[6]~21 ));
// synopsys translate_off
defparam \sm|CNT[6]~20 .lut_mask = 16'hA50A;
defparam \sm|CNT[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \sm|CNT[6] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|CNT[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sm|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|CNT[6] .is_wysiwyg = "true";
defparam \sm|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
fiftyfivenm_lcell_comb \sm|LessThan6~0 (
// Equation(s):
// \sm|LessThan6~0_combout  = (!\sm|CNT [4] & (!\sm|CNT [3] & (!\sm|CNT [6] & !\sm|CNT [5])))

	.dataa(\sm|CNT [4]),
	.datab(\sm|CNT [3]),
	.datac(\sm|CNT [6]),
	.datad(\sm|CNT [5]),
	.cin(gnd),
	.combout(\sm|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|LessThan6~0 .lut_mask = 16'h0001;
defparam \sm|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
fiftyfivenm_lcell_comb \sm|CNT[7]~22 (
// Equation(s):
// \sm|CNT[7]~22_combout  = \sm|CNT[6]~21  $ (\sm|CNT [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|CNT [7]),
	.cin(\sm|CNT[6]~21 ),
	.combout(\sm|CNT[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sm|CNT[7]~22 .lut_mask = 16'h0FF0;
defparam \sm|CNT[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \sm|CNT[7] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|CNT[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sm|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|CNT[7] .is_wysiwyg = "true";
defparam \sm|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
fiftyfivenm_lcell_comb \sm|LessThan6~2 (
// Equation(s):
// \sm|LessThan6~2_combout  = ((\sm|CNT [7]) # (!\sm|LessThan6~0_combout )) # (!\sm|LessThan6~1_combout )

	.dataa(gnd),
	.datab(\sm|LessThan6~1_combout ),
	.datac(\sm|LessThan6~0_combout ),
	.datad(\sm|CNT [7]),
	.cin(gnd),
	.combout(\sm|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|LessThan6~2 .lut_mask = 16'hFF3F;
defparam \sm|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N15
dffeas \sm|CNT[0] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|CNT[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sm|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|CNT[0] .is_wysiwyg = "true";
defparam \sm|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
fiftyfivenm_lcell_comb \sm|CNT[1]~10 (
// Equation(s):
// \sm|CNT[1]~10_combout  = (\sm|CNT [1] & (!\sm|CNT[0]~9 )) # (!\sm|CNT [1] & ((\sm|CNT[0]~9 ) # (GND)))
// \sm|CNT[1]~11  = CARRY((!\sm|CNT[0]~9 ) # (!\sm|CNT [1]))

	.dataa(gnd),
	.datab(\sm|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|CNT[0]~9 ),
	.combout(\sm|CNT[1]~10_combout ),
	.cout(\sm|CNT[1]~11 ));
// synopsys translate_off
defparam \sm|CNT[1]~10 .lut_mask = 16'h3C3F;
defparam \sm|CNT[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N17
dffeas \sm|CNT[1] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|CNT[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sm|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|CNT[1] .is_wysiwyg = "true";
defparam \sm|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \sm|CNT[2] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|CNT[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sm|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|CNT[2] .is_wysiwyg = "true";
defparam \sm|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
fiftyfivenm_lcell_comb \sm|Equal4~0 (
// Equation(s):
// \sm|Equal4~0_combout  = (\sm|CNT [2]) # ((\sm|CNT [0]) # (\sm|CNT [1]))

	.dataa(gnd),
	.datab(\sm|CNT [2]),
	.datac(\sm|CNT [0]),
	.datad(\sm|CNT [1]),
	.cin(gnd),
	.combout(\sm|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|Equal4~0 .lut_mask = 16'hFFFC;
defparam \sm|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
fiftyfivenm_lcell_comb \sm|Equal4~1 (
// Equation(s):
// \sm|Equal4~1_combout  = (\sm|Equal4~0_combout ) # ((\sm|CNT [7]) # (!\sm|LessThan6~0_combout ))

	.dataa(\sm|Equal4~0_combout ),
	.datab(gnd),
	.datac(\sm|LessThan6~0_combout ),
	.datad(\sm|CNT [7]),
	.cin(gnd),
	.combout(\sm|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|Equal4~1 .lut_mask = 16'hFFAF;
defparam \sm|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
fiftyfivenm_lcell_comb \sm|Add1~20 (
// Equation(s):
// \sm|Add1~20_combout  = (\sm|SW_ADDR [10] & (\sm|Add1~19  $ (GND))) # (!\sm|SW_ADDR [10] & (!\sm|Add1~19  & VCC))
// \sm|Add1~21  = CARRY((\sm|SW_ADDR [10] & !\sm|Add1~19 ))

	.dataa(gnd),
	.datab(\sm|SW_ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|Add1~19 ),
	.combout(\sm|Add1~20_combout ),
	.cout(\sm|Add1~21 ));
// synopsys translate_off
defparam \sm|Add1~20 .lut_mask = 16'hC30C;
defparam \sm|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
fiftyfivenm_lcell_comb \sm|Add1~22 (
// Equation(s):
// \sm|Add1~22_combout  = \sm|Add1~21  $ (\sm|SW_ADDR [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|SW_ADDR [11]),
	.cin(\sm|Add1~21 ),
	.combout(\sm|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \sm|Add1~22 .lut_mask = 16'h0FF0;
defparam \sm|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
fiftyfivenm_lcell_comb \sm|SW_ADDR~1 (
// Equation(s):
// \sm|SW_ADDR~1_combout  = (\sm|SW_ADDR~0_combout  & (!\sm|Equal4~1_combout  & (\sm|vc|oVGA_V_SYNC~q  & \sm|Add1~22_combout )))

	.dataa(\sm|SW_ADDR~0_combout ),
	.datab(\sm|Equal4~1_combout ),
	.datac(\sm|vc|oVGA_V_SYNC~q ),
	.datad(\sm|Add1~22_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~1 .lut_mask = 16'h2000;
defparam \sm|SW_ADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
fiftyfivenm_lcell_comb \sm|SW_ADDR~2 (
// Equation(s):
// \sm|SW_ADDR~2_combout  = (\sm|SW_ADDR~1_combout ) # ((\sm|SW_ADDR [11] & ((!\sm|always0~1_combout ) # (!\sm|vc|oVGA_V_SYNC~q ))))

	.dataa(\sm|vc|oVGA_V_SYNC~q ),
	.datab(\sm|always0~1_combout ),
	.datac(\sm|SW_ADDR [11]),
	.datad(\sm|SW_ADDR~1_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~2 .lut_mask = 16'hFF70;
defparam \sm|SW_ADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N17
dffeas \sm|SW_ADDR[11] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[11] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
fiftyfivenm_lcell_comb \sm|SW_ADDR[4]~3 (
// Equation(s):
// \sm|SW_ADDR[4]~3_combout  = (\sm|SW_ADDR [10]) # ((\sm|SW_ADDR [11]) # ((\sm|LessThan7~2_combout ) # (\sm|Equal4~1_combout )))

	.dataa(\sm|SW_ADDR [10]),
	.datab(\sm|SW_ADDR [11]),
	.datac(\sm|LessThan7~2_combout ),
	.datad(\sm|Equal4~1_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR[4]~3 .lut_mask = 16'hFFFE;
defparam \sm|SW_ADDR[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
fiftyfivenm_lcell_comb \sm|SW_ADDR[4]~4 (
// Equation(s):
// \sm|SW_ADDR[4]~4_combout  = (\sm|vc|oVGA_V_SYNC~q  & ((\sm|always0~1_combout ) # (!\sm|SW_ADDR[4]~3_combout )))

	.dataa(\sm|vc|oVGA_V_SYNC~q ),
	.datab(gnd),
	.datac(\sm|SW_ADDR[4]~3_combout ),
	.datad(\sm|always0~1_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR[4]~4 .lut_mask = 16'hAA0A;
defparam \sm|SW_ADDR[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N27
dffeas \sm|SW_ADDR[0] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sm|SW_ADDR[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[0] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
fiftyfivenm_lcell_comb \sm|Add1~2 (
// Equation(s):
// \sm|Add1~2_combout  = (\sm|SW_ADDR [1] & (!\sm|Add1~1 )) # (!\sm|SW_ADDR [1] & ((\sm|Add1~1 ) # (GND)))
// \sm|Add1~3  = CARRY((!\sm|Add1~1 ) # (!\sm|SW_ADDR [1]))

	.dataa(gnd),
	.datab(\sm|SW_ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|Add1~1 ),
	.combout(\sm|Add1~2_combout ),
	.cout(\sm|Add1~3 ));
// synopsys translate_off
defparam \sm|Add1~2 .lut_mask = 16'h3C3F;
defparam \sm|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
fiftyfivenm_lcell_comb \sm|SW_ADDR~14 (
// Equation(s):
// \sm|SW_ADDR~14_combout  = (\sm|Add1~2_combout  & !\sm|always0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sm|Add1~2_combout ),
	.datad(\sm|always0~1_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~14 .lut_mask = 16'h00F0;
defparam \sm|SW_ADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N29
dffeas \sm|SW_ADDR[1] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sm|SW_ADDR[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[1] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
fiftyfivenm_lcell_comb \sm|Add1~4 (
// Equation(s):
// \sm|Add1~4_combout  = (\sm|SW_ADDR [2] & (\sm|Add1~3  $ (GND))) # (!\sm|SW_ADDR [2] & (!\sm|Add1~3  & VCC))
// \sm|Add1~5  = CARRY((\sm|SW_ADDR [2] & !\sm|Add1~3 ))

	.dataa(\sm|SW_ADDR [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|Add1~3 ),
	.combout(\sm|Add1~4_combout ),
	.cout(\sm|Add1~5 ));
// synopsys translate_off
defparam \sm|Add1~4 .lut_mask = 16'hA50A;
defparam \sm|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
fiftyfivenm_lcell_comb \sm|SW_ADDR~13 (
// Equation(s):
// \sm|SW_ADDR~13_combout  = (\sm|Add1~4_combout  & !\sm|always0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sm|Add1~4_combout ),
	.datad(\sm|always0~1_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~13 .lut_mask = 16'h00F0;
defparam \sm|SW_ADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N23
dffeas \sm|SW_ADDR[2] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sm|SW_ADDR[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[2] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
fiftyfivenm_lcell_comb \sm|Add1~6 (
// Equation(s):
// \sm|Add1~6_combout  = (\sm|SW_ADDR [3] & (!\sm|Add1~5 )) # (!\sm|SW_ADDR [3] & ((\sm|Add1~5 ) # (GND)))
// \sm|Add1~7  = CARRY((!\sm|Add1~5 ) # (!\sm|SW_ADDR [3]))

	.dataa(\sm|SW_ADDR [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|Add1~5 ),
	.combout(\sm|Add1~6_combout ),
	.cout(\sm|Add1~7 ));
// synopsys translate_off
defparam \sm|Add1~6 .lut_mask = 16'h5A5F;
defparam \sm|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
fiftyfivenm_lcell_comb \sm|SW_ADDR~12 (
// Equation(s):
// \sm|SW_ADDR~12_combout  = (\sm|Add1~6_combout  & !\sm|always0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sm|Add1~6_combout ),
	.datad(\sm|always0~1_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~12 .lut_mask = 16'h00F0;
defparam \sm|SW_ADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N25
dffeas \sm|SW_ADDR[3] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sm|SW_ADDR[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[3] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
fiftyfivenm_lcell_comb \sm|Add1~8 (
// Equation(s):
// \sm|Add1~8_combout  = (\sm|SW_ADDR [4] & (\sm|Add1~7  $ (GND))) # (!\sm|SW_ADDR [4] & (!\sm|Add1~7  & VCC))
// \sm|Add1~9  = CARRY((\sm|SW_ADDR [4] & !\sm|Add1~7 ))

	.dataa(\sm|SW_ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|Add1~7 ),
	.combout(\sm|Add1~8_combout ),
	.cout(\sm|Add1~9 ));
// synopsys translate_off
defparam \sm|Add1~8 .lut_mask = 16'hA50A;
defparam \sm|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
fiftyfivenm_lcell_comb \sm|SW_ADDR~11 (
// Equation(s):
// \sm|SW_ADDR~11_combout  = (!\sm|always0~1_combout  & \sm|Add1~8_combout )

	.dataa(gnd),
	.datab(\sm|always0~1_combout ),
	.datac(gnd),
	.datad(\sm|Add1~8_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~11 .lut_mask = 16'h3300;
defparam \sm|SW_ADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N15
dffeas \sm|SW_ADDR[4] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sm|SW_ADDR[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[4] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
fiftyfivenm_lcell_comb \sm|Add1~10 (
// Equation(s):
// \sm|Add1~10_combout  = (\sm|SW_ADDR [5] & (!\sm|Add1~9 )) # (!\sm|SW_ADDR [5] & ((\sm|Add1~9 ) # (GND)))
// \sm|Add1~11  = CARRY((!\sm|Add1~9 ) # (!\sm|SW_ADDR [5]))

	.dataa(\sm|SW_ADDR [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|Add1~9 ),
	.combout(\sm|Add1~10_combout ),
	.cout(\sm|Add1~11 ));
// synopsys translate_off
defparam \sm|Add1~10 .lut_mask = 16'h5A5F;
defparam \sm|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
fiftyfivenm_lcell_comb \sm|SW_ADDR~7 (
// Equation(s):
// \sm|SW_ADDR~7_combout  = (!\sm|always0~1_combout  & \sm|Add1~10_combout )

	.dataa(gnd),
	.datab(\sm|always0~1_combout ),
	.datac(gnd),
	.datad(\sm|Add1~10_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~7 .lut_mask = 16'h3300;
defparam \sm|SW_ADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N3
dffeas \sm|SW_ADDR[5] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sm|SW_ADDR[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[5] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
fiftyfivenm_lcell_comb \sm|Add1~12 (
// Equation(s):
// \sm|Add1~12_combout  = (\sm|SW_ADDR [6] & (\sm|Add1~11  $ (GND))) # (!\sm|SW_ADDR [6] & (!\sm|Add1~11  & VCC))
// \sm|Add1~13  = CARRY((\sm|SW_ADDR [6] & !\sm|Add1~11 ))

	.dataa(\sm|SW_ADDR [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|Add1~11 ),
	.combout(\sm|Add1~12_combout ),
	.cout(\sm|Add1~13 ));
// synopsys translate_off
defparam \sm|Add1~12 .lut_mask = 16'hA50A;
defparam \sm|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
fiftyfivenm_lcell_comb \sm|SW_ADDR~8 (
// Equation(s):
// \sm|SW_ADDR~8_combout  = (\sm|Add1~12_combout  & !\sm|always0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sm|Add1~12_combout ),
	.datad(\sm|always0~1_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~8 .lut_mask = 16'h00F0;
defparam \sm|SW_ADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N13
dffeas \sm|SW_ADDR[6] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sm|SW_ADDR[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[6] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
fiftyfivenm_lcell_comb \sm|Add1~14 (
// Equation(s):
// \sm|Add1~14_combout  = (\sm|SW_ADDR [7] & (!\sm|Add1~13 )) # (!\sm|SW_ADDR [7] & ((\sm|Add1~13 ) # (GND)))
// \sm|Add1~15  = CARRY((!\sm|Add1~13 ) # (!\sm|SW_ADDR [7]))

	.dataa(gnd),
	.datab(\sm|SW_ADDR [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|Add1~13 ),
	.combout(\sm|Add1~14_combout ),
	.cout(\sm|Add1~15 ));
// synopsys translate_off
defparam \sm|Add1~14 .lut_mask = 16'h3C3F;
defparam \sm|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
fiftyfivenm_lcell_comb \sm|SW_ADDR~9 (
// Equation(s):
// \sm|SW_ADDR~9_combout  = (!\sm|always0~1_combout  & \sm|Add1~14_combout )

	.dataa(gnd),
	.datab(\sm|always0~1_combout ),
	.datac(gnd),
	.datad(\sm|Add1~14_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~9 .lut_mask = 16'h3300;
defparam \sm|SW_ADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N31
dffeas \sm|SW_ADDR[7] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sm|SW_ADDR[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[7] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
fiftyfivenm_lcell_comb \sm|Add1~16 (
// Equation(s):
// \sm|Add1~16_combout  = (\sm|SW_ADDR [8] & (\sm|Add1~15  $ (GND))) # (!\sm|SW_ADDR [8] & (!\sm|Add1~15  & VCC))
// \sm|Add1~17  = CARRY((\sm|SW_ADDR [8] & !\sm|Add1~15 ))

	.dataa(gnd),
	.datab(\sm|SW_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|Add1~15 ),
	.combout(\sm|Add1~16_combout ),
	.cout(\sm|Add1~17 ));
// synopsys translate_off
defparam \sm|Add1~16 .lut_mask = 16'hC30C;
defparam \sm|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
fiftyfivenm_lcell_comb \sm|SW_ADDR~10 (
// Equation(s):
// \sm|SW_ADDR~10_combout  = (!\sm|always0~1_combout  & \sm|Add1~16_combout )

	.dataa(gnd),
	.datab(\sm|always0~1_combout ),
	.datac(gnd),
	.datad(\sm|Add1~16_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~10 .lut_mask = 16'h3300;
defparam \sm|SW_ADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N9
dffeas \sm|SW_ADDR[8] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sm|SW_ADDR[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[8] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
fiftyfivenm_lcell_comb \sm|Add1~18 (
// Equation(s):
// \sm|Add1~18_combout  = (\sm|SW_ADDR [9] & (!\sm|Add1~17 )) # (!\sm|SW_ADDR [9] & ((\sm|Add1~17 ) # (GND)))
// \sm|Add1~19  = CARRY((!\sm|Add1~17 ) # (!\sm|SW_ADDR [9]))

	.dataa(gnd),
	.datab(\sm|SW_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|Add1~17 ),
	.combout(\sm|Add1~18_combout ),
	.cout(\sm|Add1~19 ));
// synopsys translate_off
defparam \sm|Add1~18 .lut_mask = 16'h3C3F;
defparam \sm|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
fiftyfivenm_lcell_comb \sm|SW_ADDR~6 (
// Equation(s):
// \sm|SW_ADDR~6_combout  = (!\sm|always0~1_combout  & \sm|Add1~18_combout )

	.dataa(gnd),
	.datab(\sm|always0~1_combout ),
	.datac(gnd),
	.datad(\sm|Add1~18_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR~6 .lut_mask = 16'h3300;
defparam \sm|SW_ADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N5
dffeas \sm|SW_ADDR[9] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sm|SW_ADDR[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[9] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
fiftyfivenm_lcell_comb \sm|SW_ADDR[10]~5 (
// Equation(s):
// \sm|SW_ADDR[10]~5_combout  = (\sm|SW_ADDR[4]~4_combout  & (\sm|Add1~20_combout  & (!\sm|always0~1_combout ))) # (!\sm|SW_ADDR[4]~4_combout  & (((\sm|SW_ADDR [10]))))

	.dataa(\sm|Add1~20_combout ),
	.datab(\sm|always0~1_combout ),
	.datac(\sm|SW_ADDR [10]),
	.datad(\sm|SW_ADDR[4]~4_combout ),
	.cin(gnd),
	.combout(\sm|SW_ADDR[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sm|SW_ADDR[10]~5 .lut_mask = 16'h22F0;
defparam \sm|SW_ADDR[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N11
dffeas \sm|SW_ADDR[10] (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|SW_ADDR[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|SW_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|SW_ADDR[10] .is_wysiwyg = "true";
defparam \sm|SW_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
fiftyfivenm_lcell_comb \sm|always0~1 (
// Equation(s):
// \sm|always0~1_combout  = (\sm|always0~0_combout  & ((\sm|SW_ADDR [10]) # ((\sm|SW_ADDR [11]) # (\sm|LessThan7~2_combout ))))

	.dataa(\sm|SW_ADDR [10]),
	.datab(\sm|SW_ADDR [11]),
	.datac(\sm|LessThan7~2_combout ),
	.datad(\sm|always0~0_combout ),
	.cin(gnd),
	.combout(\sm|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|always0~1 .lut_mask = 16'hFE00;
defparam \sm|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
fiftyfivenm_lcell_comb \sm|PW_CH~0 (
// Equation(s):
// \sm|PW_CH~0_combout  = \sm|PW_CH~q  $ (\sm|always0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sm|PW_CH~q ),
	.datad(\sm|always0~1_combout ),
	.cin(gnd),
	.combout(\sm|PW_CH~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|PW_CH~0 .lut_mask = 16'h0FF0;
defparam \sm|PW_CH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N1
dffeas \sm|PW_CH (
	.clk(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.d(\sm|PW_CH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|PW_CH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sm|PW_CH .is_wysiwyg = "true";
defparam \sm|PW_CH .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \sm|P1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\sm|PW_CH~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.clk1(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sm|PW_CH~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\i2s|audi2|DATA16_MIC [14],\i2s|audi2|DATA16_MIC [13]}),
	.portaaddr({\sm|SW_ADDR [11],\sm|SW_ADDR [10],\sm|SW_ADDR [9],\sm|SW_ADDR [8],\sm|SW_ADDR [7],\sm|SW_ADDR [6],\sm|SW_ADDR [5],\sm|SW_ADDR [4],\sm|SW_ADDR [3],\sm|SW_ADDR [2],\sm|SW_ADDR [1],\sm|SW_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\sm|vc|H_Cont [11],\sm|vc|H_Cont [10],\sm|vc|H_Cont [9],\sm|vc|H_Cont [8],\sm|vc|H_Cont [7],\sm|vc|H_Cont [6],\sm|vc|H_Cont [5],\sm|vc|H_Cont [4],\sm|vc|H_Cont [3],\sm|vc|H_Cont [2],\sm|vc|H_Cont [1],\sm|vc|H_Cont [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sm|P1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 3200;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 3200;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X31_Y26_N27
dffeas \sm|VDT1_1[14] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT1_2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT1_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT1_1[14] .is_wysiwyg = "true";
defparam \sm|VDT1_1[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y28_N0
fiftyfivenm_ram_block \sm|P2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(!\sm|PW_CH~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.clk1(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\sm|PW_CH~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\i2s|audi2|DATA16_MIC [14],\i2s|audi2|DATA16_MIC [13]}),
	.portaaddr({\sm|SW_ADDR [11],\sm|SW_ADDR [10],\sm|SW_ADDR [9],\sm|SW_ADDR [8],\sm|SW_ADDR [7],\sm|SW_ADDR [6],\sm|SW_ADDR [5],\sm|SW_ADDR [4],\sm|SW_ADDR [3],\sm|SW_ADDR [2],\sm|SW_ADDR [1],\sm|SW_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\sm|vc|H_Cont [11],\sm|vc|H_Cont [10],\sm|vc|H_Cont [9],\sm|vc|H_Cont [8],\sm|vc|H_Cont [7],\sm|vc|H_Cont [6],\sm|vc|H_Cont [5],\sm|vc|H_Cont [4],\sm|vc|H_Cont [3],\sm|vc|H_Cont [2],\sm|vc|H_Cont [1],\sm|vc|H_Cont [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sm|P2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 3200;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 3200;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X31_Y26_N3
dffeas \sm|VDT2_1[14] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT2_2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT2_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT2_1[14] .is_wysiwyg = "true";
defparam \sm|VDT2_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
fiftyfivenm_lcell_comb \sm|X1[7]~6 (
// Equation(s):
// \sm|X1[7]~6_combout  = (\sm|PW_CH~q  & ((\sm|VDT2_1 [14]))) # (!\sm|PW_CH~q  & (\sm|VDT1_1 [14]))

	.dataa(\sm|PW_CH~q ),
	.datab(gnd),
	.datac(\sm|VDT1_1 [14]),
	.datad(\sm|VDT2_1 [14]),
	.cin(gnd),
	.combout(\sm|X1[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X1[7]~6 .lut_mask = 16'hFA50;
defparam \sm|X1[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
fiftyfivenm_lcell_comb \sm|X2[6]~6 (
// Equation(s):
// \sm|X2[6]~6_combout  = (\sm|PW_CH~q  & (\sm|VDT2_2 [13])) # (!\sm|PW_CH~q  & ((\sm|VDT1_2 [13])))

	.dataa(\sm|PW_CH~q ),
	.datab(\sm|VDT2_2 [13]),
	.datac(\sm|VDT1_2 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sm|X2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X2[6]~6 .lut_mask = 16'hD8D8;
defparam \sm|X2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N21
dffeas \sm|VDT1_1[13] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT1_2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT1_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT1_1[13] .is_wysiwyg = "true";
defparam \sm|VDT1_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
fiftyfivenm_lcell_comb \sm|VDT2_1[13]~feeder (
// Equation(s):
// \sm|VDT2_1[13]~feeder_combout  = \sm|VDT2_2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|VDT2_2 [13]),
	.cin(gnd),
	.combout(\sm|VDT2_1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sm|VDT2_1[13]~feeder .lut_mask = 16'hFF00;
defparam \sm|VDT2_1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N3
dffeas \sm|VDT2_1[13] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|VDT2_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT2_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT2_1[13] .is_wysiwyg = "true";
defparam \sm|VDT2_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
fiftyfivenm_lcell_comb \sm|X1[6]~7 (
// Equation(s):
// \sm|X1[6]~7_combout  = (\sm|PW_CH~q  & ((\sm|VDT2_1 [13]))) # (!\sm|PW_CH~q  & (\sm|VDT1_1 [13]))

	.dataa(\sm|PW_CH~q ),
	.datab(gnd),
	.datac(\sm|VDT1_1 [13]),
	.datad(\sm|VDT2_1 [13]),
	.cin(gnd),
	.combout(\sm|X1[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X1[6]~7 .lut_mask = 16'hFA50;
defparam \sm|X1[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
fiftyfivenm_lcell_comb \sm|X2[7]~7 (
// Equation(s):
// \sm|X2[7]~7_combout  = (\sm|PW_CH~q  & ((\sm|VDT2_2 [14]))) # (!\sm|PW_CH~q  & (\sm|VDT1_2 [14]))

	.dataa(\sm|PW_CH~q ),
	.datab(\sm|VDT1_2 [14]),
	.datac(\sm|VDT2_2 [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sm|X2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X2[7]~7 .lut_mask = 16'hE4E4;
defparam \sm|X2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
fiftyfivenm_lcell_comb \sm|concat~3 (
// Equation(s):
// \sm|concat~3_combout  = (\sm|X1[7]~6_combout  & (\sm|X2[7]~7_combout  & (\sm|X2[6]~6_combout  $ (!\sm|X1[6]~7_combout )))) # (!\sm|X1[7]~6_combout  & (!\sm|X2[7]~7_combout  & (\sm|X2[6]~6_combout  $ (!\sm|X1[6]~7_combout ))))

	.dataa(\sm|X1[7]~6_combout ),
	.datab(\sm|X2[6]~6_combout ),
	.datac(\sm|X1[6]~7_combout ),
	.datad(\sm|X2[7]~7_combout ),
	.cin(gnd),
	.combout(\sm|concat~3_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~3 .lut_mask = 16'h8241;
defparam \sm|concat~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \sm|P1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\sm|PW_CH~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.clk1(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sm|PW_CH~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\i2s|audi2|DATA16_MIC [12],\i2s|audi2|DATA16_MIC [11]}),
	.portaaddr({\sm|SW_ADDR [11],\sm|SW_ADDR [10],\sm|SW_ADDR [9],\sm|SW_ADDR [8],\sm|SW_ADDR [7],\sm|SW_ADDR [6],\sm|SW_ADDR [5],\sm|SW_ADDR [4],\sm|SW_ADDR [3],\sm|SW_ADDR [2],\sm|SW_ADDR [1],\sm|SW_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\sm|vc|H_Cont [11],\sm|vc|H_Cont [10],\sm|vc|H_Cont [9],\sm|vc|H_Cont [8],\sm|vc|H_Cont [7],\sm|vc|H_Cont [6],\sm|vc|H_Cont [5],\sm|vc|H_Cont [4],\sm|vc|H_Cont [3],\sm|vc|H_Cont [2],\sm|vc|H_Cont [1],\sm|vc|H_Cont [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sm|P1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 3200;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 3200;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X32_Y28_N23
dffeas \sm|VDT1_1[12] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT1_2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT1_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT1_1[12] .is_wysiwyg = "true";
defparam \sm|VDT1_1[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \sm|P2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(!\sm|PW_CH~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.clk1(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\sm|PW_CH~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\i2s|audi2|DATA16_MIC [12],\i2s|audi2|DATA16_MIC [11]}),
	.portaaddr({\sm|SW_ADDR [11],\sm|SW_ADDR [10],\sm|SW_ADDR [9],\sm|SW_ADDR [8],\sm|SW_ADDR [7],\sm|SW_ADDR [6],\sm|SW_ADDR [5],\sm|SW_ADDR [4],\sm|SW_ADDR [3],\sm|SW_ADDR [2],\sm|SW_ADDR [1],\sm|SW_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\sm|vc|H_Cont [11],\sm|vc|H_Cont [10],\sm|vc|H_Cont [9],\sm|vc|H_Cont [8],\sm|vc|H_Cont [7],\sm|vc|H_Cont [6],\sm|vc|H_Cont [5],\sm|vc|H_Cont [4],\sm|vc|H_Cont [3],\sm|vc|H_Cont [2],\sm|vc|H_Cont [1],\sm|vc|H_Cont [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sm|P2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 3200;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 3200;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
fiftyfivenm_lcell_comb \sm|VDT2_1[12]~feeder (
// Equation(s):
// \sm|VDT2_1[12]~feeder_combout  = \sm|VDT2_2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|VDT2_2 [12]),
	.cin(gnd),
	.combout(\sm|VDT2_1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sm|VDT2_1[12]~feeder .lut_mask = 16'hFF00;
defparam \sm|VDT2_1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \sm|VDT2_1[12] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|VDT2_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT2_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT2_1[12] .is_wysiwyg = "true";
defparam \sm|VDT2_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
fiftyfivenm_lcell_comb \sm|X1[5]~4 (
// Equation(s):
// \sm|X1[5]~4_combout  = (\sm|PW_CH~q  & ((\sm|VDT2_1 [12]))) # (!\sm|PW_CH~q  & (\sm|VDT1_1 [12]))

	.dataa(\sm|PW_CH~q ),
	.datab(gnd),
	.datac(\sm|VDT1_1 [12]),
	.datad(\sm|VDT2_1 [12]),
	.cin(gnd),
	.combout(\sm|X1[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X1[5]~4 .lut_mask = 16'hFA50;
defparam \sm|X1[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
fiftyfivenm_lcell_comb \sm|X2[4]~4 (
// Equation(s):
// \sm|X2[4]~4_combout  = (\sm|PW_CH~q  & (\sm|VDT2_2 [11])) # (!\sm|PW_CH~q  & ((\sm|VDT1_2 [11])))

	.dataa(\sm|PW_CH~q ),
	.datab(\sm|VDT2_2 [11]),
	.datac(\sm|VDT1_2 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sm|X2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X2[4]~4 .lut_mask = 16'hD8D8;
defparam \sm|X2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N11
dffeas \sm|VDT1_1[11] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT1_2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT1_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT1_1[11] .is_wysiwyg = "true";
defparam \sm|VDT1_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
fiftyfivenm_lcell_comb \sm|VDT2_1[11]~feeder (
// Equation(s):
// \sm|VDT2_1[11]~feeder_combout  = \sm|VDT2_2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|VDT2_2 [11]),
	.cin(gnd),
	.combout(\sm|VDT2_1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sm|VDT2_1[11]~feeder .lut_mask = 16'hFF00;
defparam \sm|VDT2_1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N13
dffeas \sm|VDT2_1[11] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|VDT2_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT2_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT2_1[11] .is_wysiwyg = "true";
defparam \sm|VDT2_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
fiftyfivenm_lcell_comb \sm|X1[4]~5 (
// Equation(s):
// \sm|X1[4]~5_combout  = (\sm|PW_CH~q  & ((\sm|VDT2_1 [11]))) # (!\sm|PW_CH~q  & (\sm|VDT1_1 [11]))

	.dataa(\sm|PW_CH~q ),
	.datab(gnd),
	.datac(\sm|VDT1_1 [11]),
	.datad(\sm|VDT2_1 [11]),
	.cin(gnd),
	.combout(\sm|X1[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X1[4]~5 .lut_mask = 16'hFA50;
defparam \sm|X1[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
fiftyfivenm_lcell_comb \sm|X2[5]~5 (
// Equation(s):
// \sm|X2[5]~5_combout  = (\sm|PW_CH~q  & ((\sm|VDT2_2 [12]))) # (!\sm|PW_CH~q  & (\sm|VDT1_2 [12]))

	.dataa(\sm|PW_CH~q ),
	.datab(gnd),
	.datac(\sm|VDT1_2 [12]),
	.datad(\sm|VDT2_2 [12]),
	.cin(gnd),
	.combout(\sm|X2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X2[5]~5 .lut_mask = 16'hFA50;
defparam \sm|X2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
fiftyfivenm_lcell_comb \sm|concat~2 (
// Equation(s):
// \sm|concat~2_combout  = (\sm|X1[5]~4_combout  & (\sm|X2[5]~5_combout  & (\sm|X2[4]~4_combout  $ (!\sm|X1[4]~5_combout )))) # (!\sm|X1[5]~4_combout  & (!\sm|X2[5]~5_combout  & (\sm|X2[4]~4_combout  $ (!\sm|X1[4]~5_combout ))))

	.dataa(\sm|X1[5]~4_combout ),
	.datab(\sm|X2[4]~4_combout ),
	.datac(\sm|X1[4]~5_combout ),
	.datad(\sm|X2[5]~5_combout ),
	.cin(gnd),
	.combout(\sm|concat~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~2 .lut_mask = 16'h8241;
defparam \sm|concat~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \sm|P2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(!\sm|PW_CH~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.clk1(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\sm|PW_CH~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\i2s|audi2|DATA16_MIC [10],\i2s|audi2|DATA16_MIC [9]}),
	.portaaddr({\sm|SW_ADDR [11],\sm|SW_ADDR [10],\sm|SW_ADDR [9],\sm|SW_ADDR [8],\sm|SW_ADDR [7],\sm|SW_ADDR [6],\sm|SW_ADDR [5],\sm|SW_ADDR [4],\sm|SW_ADDR [3],\sm|SW_ADDR [2],\sm|SW_ADDR [1],\sm|SW_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\sm|vc|H_Cont [11],\sm|vc|H_Cont [10],\sm|vc|H_Cont [9],\sm|vc|H_Cont [8],\sm|vc|H_Cont [7],\sm|vc|H_Cont [6],\sm|vc|H_Cont [5],\sm|vc|H_Cont [4],\sm|vc|H_Cont [3],\sm|vc|H_Cont [2],\sm|vc|H_Cont [1],\sm|vc|H_Cont [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sm|P2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 3200;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 3200;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
fiftyfivenm_lcell_comb \sm|VDT2_1[10]~feeder (
// Equation(s):
// \sm|VDT2_1[10]~feeder_combout  = \sm|VDT2_2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|VDT2_2 [10]),
	.cin(gnd),
	.combout(\sm|VDT2_1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sm|VDT2_1[10]~feeder .lut_mask = 16'hFF00;
defparam \sm|VDT2_1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N31
dffeas \sm|VDT2_1[10] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|VDT2_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT2_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT2_1[10] .is_wysiwyg = "true";
defparam \sm|VDT2_1[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \sm|P1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\sm|PW_CH~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.clk1(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sm|PW_CH~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\i2s|audi2|DATA16_MIC [10],\i2s|audi2|DATA16_MIC [9]}),
	.portaaddr({\sm|SW_ADDR [11],\sm|SW_ADDR [10],\sm|SW_ADDR [9],\sm|SW_ADDR [8],\sm|SW_ADDR [7],\sm|SW_ADDR [6],\sm|SW_ADDR [5],\sm|SW_ADDR [4],\sm|SW_ADDR [3],\sm|SW_ADDR [2],\sm|SW_ADDR [1],\sm|SW_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\sm|vc|H_Cont [11],\sm|vc|H_Cont [10],\sm|vc|H_Cont [9],\sm|vc|H_Cont [8],\sm|vc|H_Cont [7],\sm|vc|H_Cont [6],\sm|vc|H_Cont [5],\sm|vc|H_Cont [4],\sm|vc|H_Cont [3],\sm|vc|H_Cont [2],\sm|vc|H_Cont [1],\sm|vc|H_Cont [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sm|P1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 3200;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 3200;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \sm|VDT1_1[10] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT1_2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT1_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT1_1[10] .is_wysiwyg = "true";
defparam \sm|VDT1_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
fiftyfivenm_lcell_comb \sm|X1[3]~2 (
// Equation(s):
// \sm|X1[3]~2_combout  = (\sm|PW_CH~q  & (\sm|VDT2_1 [10])) # (!\sm|PW_CH~q  & ((\sm|VDT1_1 [10])))

	.dataa(\sm|VDT2_1 [10]),
	.datab(gnd),
	.datac(\sm|VDT1_1 [10]),
	.datad(\sm|PW_CH~q ),
	.cin(gnd),
	.combout(\sm|X1[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X1[3]~2 .lut_mask = 16'hAAF0;
defparam \sm|X1[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
fiftyfivenm_lcell_comb \sm|VDT2_1[9]~feeder (
// Equation(s):
// \sm|VDT2_1[9]~feeder_combout  = \sm|VDT2_2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|VDT2_2 [9]),
	.cin(gnd),
	.combout(\sm|VDT2_1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sm|VDT2_1[9]~feeder .lut_mask = 16'hFF00;
defparam \sm|VDT2_1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \sm|VDT2_1[9] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|VDT2_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT2_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT2_1[9] .is_wysiwyg = "true";
defparam \sm|VDT2_1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N29
dffeas \sm|VDT1_1[9] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT1_2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT1_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT1_1[9] .is_wysiwyg = "true";
defparam \sm|VDT1_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
fiftyfivenm_lcell_comb \sm|X1[2]~3 (
// Equation(s):
// \sm|X1[2]~3_combout  = (\sm|PW_CH~q  & (\sm|VDT2_1 [9])) # (!\sm|PW_CH~q  & ((\sm|VDT1_1 [9])))

	.dataa(\sm|VDT2_1 [9]),
	.datab(gnd),
	.datac(\sm|VDT1_1 [9]),
	.datad(\sm|PW_CH~q ),
	.cin(gnd),
	.combout(\sm|X1[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X1[2]~3 .lut_mask = 16'hAAF0;
defparam \sm|X1[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
fiftyfivenm_lcell_comb \sm|X2[3]~3 (
// Equation(s):
// \sm|X2[3]~3_combout  = (\sm|PW_CH~q  & ((\sm|VDT2_2 [10]))) # (!\sm|PW_CH~q  & (\sm|VDT1_2 [10]))

	.dataa(\sm|PW_CH~q ),
	.datab(gnd),
	.datac(\sm|VDT1_2 [10]),
	.datad(\sm|VDT2_2 [10]),
	.cin(gnd),
	.combout(\sm|X2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X2[3]~3 .lut_mask = 16'hFA50;
defparam \sm|X2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
fiftyfivenm_lcell_comb \sm|X2[2]~2 (
// Equation(s):
// \sm|X2[2]~2_combout  = (\sm|PW_CH~q  & (\sm|VDT2_2 [9])) # (!\sm|PW_CH~q  & ((\sm|VDT1_2 [9])))

	.dataa(gnd),
	.datab(\sm|VDT2_2 [9]),
	.datac(\sm|VDT1_2 [9]),
	.datad(\sm|PW_CH~q ),
	.cin(gnd),
	.combout(\sm|X2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X2[2]~2 .lut_mask = 16'hCCF0;
defparam \sm|X2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
fiftyfivenm_lcell_comb \sm|concat~1 (
// Equation(s):
// \sm|concat~1_combout  = (\sm|X1[3]~2_combout  & (\sm|X2[3]~3_combout  & (\sm|X1[2]~3_combout  $ (!\sm|X2[2]~2_combout )))) # (!\sm|X1[3]~2_combout  & (!\sm|X2[3]~3_combout  & (\sm|X1[2]~3_combout  $ (!\sm|X2[2]~2_combout ))))

	.dataa(\sm|X1[3]~2_combout ),
	.datab(\sm|X1[2]~3_combout ),
	.datac(\sm|X2[3]~3_combout ),
	.datad(\sm|X2[2]~2_combout ),
	.cin(gnd),
	.combout(\sm|concat~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~1 .lut_mask = 16'h8421;
defparam \sm|concat~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \sm|P1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\sm|PW_CH~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.clk1(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sm|PW_CH~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\i2s|audi2|DATA16_MIC [8],\i2s|audi2|DATA16_MIC [7]}),
	.portaaddr({\sm|SW_ADDR [11],\sm|SW_ADDR [10],\sm|SW_ADDR [9],\sm|SW_ADDR [8],\sm|SW_ADDR [7],\sm|SW_ADDR [6],\sm|SW_ADDR [5],\sm|SW_ADDR [4],\sm|SW_ADDR [3],\sm|SW_ADDR [2],\sm|SW_ADDR [1],\sm|SW_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\sm|vc|H_Cont [11],\sm|vc|H_Cont [10],\sm|vc|H_Cont [9],\sm|vc|H_Cont [8],\sm|vc|H_Cont [7],\sm|vc|H_Cont [6],\sm|vc|H_Cont [5],\sm|vc|H_Cont [4],\sm|vc|H_Cont [3],\sm|vc|H_Cont [2],\sm|vc|H_Cont [1],\sm|vc|H_Cont [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sm|P1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 3200;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 3200;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \sm|P2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(!\sm|PW_CH~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.clk1(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\sm|PW_CH~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\i2s|audi2|DATA16_MIC [8],\i2s|audi2|DATA16_MIC [7]}),
	.portaaddr({\sm|SW_ADDR [11],\sm|SW_ADDR [10],\sm|SW_ADDR [9],\sm|SW_ADDR [8],\sm|SW_ADDR [7],\sm|SW_ADDR [6],\sm|SW_ADDR [5],\sm|SW_ADDR [4],\sm|SW_ADDR [3],\sm|SW_ADDR [2],\sm|SW_ADDR [1],\sm|SW_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\sm|vc|H_Cont [11],\sm|vc|H_Cont [10],\sm|vc|H_Cont [9],\sm|vc|H_Cont [8],\sm|vc|H_Cont [7],\sm|vc|H_Cont [6],\sm|vc|H_Cont [5],\sm|vc|H_Cont [4],\sm|vc|H_Cont [3],\sm|vc|H_Cont [2],\sm|vc|H_Cont [1],\sm|vc|H_Cont [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sm|P2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 3200;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 3200;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
fiftyfivenm_lcell_comb \sm|X2[1]~1 (
// Equation(s):
// \sm|X2[1]~1_combout  = (\sm|PW_CH~q  & ((\sm|VDT2_2 [8]))) # (!\sm|PW_CH~q  & (\sm|VDT1_2 [8]))

	.dataa(\sm|PW_CH~q ),
	.datab(gnd),
	.datac(\sm|VDT1_2 [8]),
	.datad(\sm|VDT2_2 [8]),
	.cin(gnd),
	.combout(\sm|X2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X2[1]~1 .lut_mask = 16'hFA50;
defparam \sm|X2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N27
dffeas \sm|VDT1_1[7] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT1_2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT1_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT1_1[7] .is_wysiwyg = "true";
defparam \sm|VDT1_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \sm|VDT2_1[7] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT2_2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT2_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT2_1[7] .is_wysiwyg = "true";
defparam \sm|VDT2_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
fiftyfivenm_lcell_comb \sm|X1[0]~1 (
// Equation(s):
// \sm|X1[0]~1_combout  = (\sm|PW_CH~q  & ((\sm|VDT2_1 [7]))) # (!\sm|PW_CH~q  & (\sm|VDT1_1 [7]))

	.dataa(\sm|PW_CH~q ),
	.datab(gnd),
	.datac(\sm|VDT1_1 [7]),
	.datad(\sm|VDT2_1 [7]),
	.cin(gnd),
	.combout(\sm|X1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X1[0]~1 .lut_mask = 16'hFA50;
defparam \sm|X1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
fiftyfivenm_lcell_comb \sm|X2[0]~0 (
// Equation(s):
// \sm|X2[0]~0_combout  = (\sm|PW_CH~q  & (\sm|VDT2_2 [7])) # (!\sm|PW_CH~q  & ((\sm|VDT1_2 [7])))

	.dataa(\sm|PW_CH~q ),
	.datab(gnd),
	.datac(\sm|VDT2_2 [7]),
	.datad(\sm|VDT1_2 [7]),
	.cin(gnd),
	.combout(\sm|X2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X2[0]~0 .lut_mask = 16'hF5A0;
defparam \sm|X2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
fiftyfivenm_lcell_comb \sm|VDT2_1[8]~feeder (
// Equation(s):
// \sm|VDT2_1[8]~feeder_combout  = \sm|VDT2_2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|VDT2_2 [8]),
	.cin(gnd),
	.combout(\sm|VDT2_1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sm|VDT2_1[8]~feeder .lut_mask = 16'hFF00;
defparam \sm|VDT2_1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N9
dffeas \sm|VDT2_1[8] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|VDT2_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT2_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT2_1[8] .is_wysiwyg = "true";
defparam \sm|VDT2_1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N15
dffeas \sm|VDT1_1[8] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT1_2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT1_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT1_1[8] .is_wysiwyg = "true";
defparam \sm|VDT1_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
fiftyfivenm_lcell_comb \sm|X1[1]~0 (
// Equation(s):
// \sm|X1[1]~0_combout  = (\sm|PW_CH~q  & (\sm|VDT2_1 [8])) # (!\sm|PW_CH~q  & ((\sm|VDT1_1 [8])))

	.dataa(\sm|PW_CH~q ),
	.datab(\sm|VDT2_1 [8]),
	.datac(\sm|VDT1_1 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sm|X1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X1[1]~0 .lut_mask = 16'hD8D8;
defparam \sm|X1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
fiftyfivenm_lcell_comb \sm|concat~0 (
// Equation(s):
// \sm|concat~0_combout  = (\sm|X2[1]~1_combout  & (\sm|X1[1]~0_combout  & (\sm|X1[0]~1_combout  $ (!\sm|X2[0]~0_combout )))) # (!\sm|X2[1]~1_combout  & (!\sm|X1[1]~0_combout  & (\sm|X1[0]~1_combout  $ (!\sm|X2[0]~0_combout ))))

	.dataa(\sm|X2[1]~1_combout ),
	.datab(\sm|X1[0]~1_combout ),
	.datac(\sm|X2[0]~0_combout ),
	.datad(\sm|X1[1]~0_combout ),
	.cin(gnd),
	.combout(\sm|concat~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~0 .lut_mask = 16'h8241;
defparam \sm|concat~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
fiftyfivenm_lcell_comb \sm|concat~4 (
// Equation(s):
// \sm|concat~4_combout  = (\sm|concat~3_combout  & (\sm|concat~2_combout  & (\sm|concat~1_combout  & \sm|concat~0_combout )))

	.dataa(\sm|concat~3_combout ),
	.datab(\sm|concat~2_combout ),
	.datac(\sm|concat~1_combout ),
	.datad(\sm|concat~0_combout ),
	.cin(gnd),
	.combout(\sm|concat~4_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~4 .lut_mask = 16'h8000;
defparam \sm|concat~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
fiftyfivenm_lcell_comb \sm|vc|oVGA_B[0]~1 (
// Equation(s):
// \sm|vc|oVGA_B[0]~1_combout  = (\sm|vc|V_Cont [1] & (\sm|vc|V_Cont [4] & (\sm|vc|V_Cont [2] & \sm|vc|V_Cont [3])))

	.dataa(\sm|vc|V_Cont [1]),
	.datab(\sm|vc|V_Cont [4]),
	.datac(\sm|vc|V_Cont [2]),
	.datad(\sm|vc|V_Cont [3]),
	.cin(gnd),
	.combout(\sm|vc|oVGA_B[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_B[0]~1 .lut_mask = 16'h8000;
defparam \sm|vc|oVGA_B[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
fiftyfivenm_lcell_comb \sm|vc|oVGA_B[0]~0 (
// Equation(s):
// \sm|vc|oVGA_B[0]~0_combout  = (\sm|vc|V_Cont [5] & (\sm|vc|V_Cont [7] & (\sm|vc|V_Cont [0] & \sm|vc|V_Cont [6])))

	.dataa(\sm|vc|V_Cont [5]),
	.datab(\sm|vc|V_Cont [7]),
	.datac(\sm|vc|V_Cont [0]),
	.datad(\sm|vc|V_Cont [6]),
	.cin(gnd),
	.combout(\sm|vc|oVGA_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_B[0]~0 .lut_mask = 16'h8000;
defparam \sm|vc|oVGA_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
fiftyfivenm_lcell_comb \sm|vc|oVGA_B[0]~2 (
// Equation(s):
// \sm|vc|oVGA_B[0]~2_combout  = (\sm|vc|oVGA_B[0]~1_combout  & (!\sm|vc|V_Cont [8] & \sm|vc|oVGA_B[0]~0_combout ))

	.dataa(\sm|vc|oVGA_B[0]~1_combout ),
	.datab(gnd),
	.datac(\sm|vc|V_Cont [8]),
	.datad(\sm|vc|oVGA_B[0]~0_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_B[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_B[0]~2 .lut_mask = 16'h0A00;
defparam \sm|vc|oVGA_B[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y27_N0
fiftyfivenm_ram_block \sm|P2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(!\sm|PW_CH~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.clk1(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\sm|PW_CH~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\i2s|audi2|DATA16_MIC [15]}),
	.portaaddr({\sm|SW_ADDR [11],\sm|SW_ADDR [10],\sm|SW_ADDR [9],\sm|SW_ADDR [8],\sm|SW_ADDR [7],\sm|SW_ADDR [6],\sm|SW_ADDR [5],\sm|SW_ADDR [4],\sm|SW_ADDR [3],\sm|SW_ADDR [2],\sm|SW_ADDR [1],\sm|SW_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\sm|vc|H_Cont [11],\sm|vc|H_Cont [10],\sm|vc|H_Cont [9],\sm|vc|H_Cont [8],\sm|vc|H_Cont [7],\sm|vc|H_Cont [6],\sm|vc|H_Cont [5],\sm|vc|H_Cont [4],\sm|vc|H_Cont [3],\sm|vc|H_Cont [2],\sm|vc|H_Cont [1],\sm|vc|H_Cont [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sm|P2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 3200;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 3200;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \sm|P2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y26_N0
fiftyfivenm_ram_block \sm|P1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\sm|PW_CH~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i2s|SAMPLE_TR~clkctrl_outclk ),
	.clk1(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sm|PW_CH~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\i2s|audi2|DATA16_MIC [15]}),
	.portaaddr({\sm|SW_ADDR [11],\sm|SW_ADDR [10],\sm|SW_ADDR [9],\sm|SW_ADDR [8],\sm|SW_ADDR [7],\sm|SW_ADDR [6],\sm|SW_ADDR [5],\sm|SW_ADDR [4],\sm|SW_ADDR [3],\sm|SW_ADDR [2],\sm|SW_ADDR [1],\sm|SW_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\sm|vc|H_Cont [11],\sm|vc|H_Cont [10],\sm|vc|H_Cont [9],\sm|vc|H_Cont [8],\sm|vc|H_Cont [7],\sm|vc|H_Cont [6],\sm|vc|H_Cont [5],\sm|vc|H_Cont [4],\sm|vc|H_Cont [3],\sm|vc|H_Cont [2],\sm|vc|H_Cont [1],\sm|vc|H_Cont [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sm|P1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 3200;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 3200;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \sm|P1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
fiftyfivenm_lcell_comb \sm|X2[8]~8 (
// Equation(s):
// \sm|X2[8]~8_combout  = (\sm|PW_CH~q  & (\sm|VDT2_2 [15])) # (!\sm|PW_CH~q  & ((\sm|VDT1_2 [15])))

	.dataa(gnd),
	.datab(\sm|VDT2_2 [15]),
	.datac(\sm|VDT1_2 [15]),
	.datad(\sm|PW_CH~q ),
	.cin(gnd),
	.combout(\sm|X2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X2[8]~8 .lut_mask = 16'hCCF0;
defparam \sm|X2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
fiftyfivenm_lcell_comb \sm|concat~9 (
// Equation(s):
// \sm|concat~9_combout  = (\sm|X2[8]~8_combout  & (!\sm|vc|V_Cont [8] & (\sm|X2[7]~7_combout  $ (!\sm|vc|V_Cont [7])))) # (!\sm|X2[8]~8_combout  & (\sm|vc|V_Cont [8] & (\sm|X2[7]~7_combout  $ (!\sm|vc|V_Cont [7]))))

	.dataa(\sm|X2[8]~8_combout ),
	.datab(\sm|vc|V_Cont [8]),
	.datac(\sm|X2[7]~7_combout ),
	.datad(\sm|vc|V_Cont [7]),
	.cin(gnd),
	.combout(\sm|concat~9_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~9 .lut_mask = 16'h6006;
defparam \sm|concat~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
fiftyfivenm_lcell_comb \sm|concat~10 (
// Equation(s):
// \sm|concat~10_combout  = (\sm|concat~9_combout  & (\sm|X2[6]~6_combout  $ (!\sm|vc|V_Cont [6])))

	.dataa(\sm|concat~9_combout ),
	.datab(\sm|X2[6]~6_combout ),
	.datac(gnd),
	.datad(\sm|vc|V_Cont [6]),
	.cin(gnd),
	.combout(\sm|concat~10_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~10 .lut_mask = 16'h8822;
defparam \sm|concat~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N27
dffeas \sm|VDT1_1[15] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sm|VDT1_2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT1_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT1_1[15] .is_wysiwyg = "true";
defparam \sm|VDT1_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
fiftyfivenm_lcell_comb \sm|VDT2_1[15]~feeder (
// Equation(s):
// \sm|VDT2_1[15]~feeder_combout  = \sm|VDT2_2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|VDT2_2 [15]),
	.cin(gnd),
	.combout(\sm|VDT2_1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sm|VDT2_1[15]~feeder .lut_mask = 16'hFF00;
defparam \sm|VDT2_1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N17
dffeas \sm|VDT2_1[15] (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|VDT2_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|VDT2_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sm|VDT2_1[15] .is_wysiwyg = "true";
defparam \sm|VDT2_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
fiftyfivenm_lcell_comb \sm|X1[8]~8 (
// Equation(s):
// \sm|X1[8]~8_combout  = (\sm|PW_CH~q  & ((\sm|VDT2_1 [15]))) # (!\sm|PW_CH~q  & (\sm|VDT1_1 [15]))

	.dataa(gnd),
	.datab(\sm|PW_CH~q ),
	.datac(\sm|VDT1_1 [15]),
	.datad(\sm|VDT2_1 [15]),
	.cin(gnd),
	.combout(\sm|X1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sm|X1[8]~8 .lut_mask = 16'hFC30;
defparam \sm|X1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
fiftyfivenm_lcell_comb \sm|concat~5 (
// Equation(s):
// \sm|concat~5_combout  = (\sm|vc|V_Cont [1] & (\sm|X2[1]~1_combout  & (\sm|X2[0]~0_combout  $ (!\sm|vc|V_Cont [0])))) # (!\sm|vc|V_Cont [1] & (!\sm|X2[1]~1_combout  & (\sm|X2[0]~0_combout  $ (!\sm|vc|V_Cont [0]))))

	.dataa(\sm|vc|V_Cont [1]),
	.datab(\sm|X2[1]~1_combout ),
	.datac(\sm|X2[0]~0_combout ),
	.datad(\sm|vc|V_Cont [0]),
	.cin(gnd),
	.combout(\sm|concat~5_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~5 .lut_mask = 16'h9009;
defparam \sm|concat~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
fiftyfivenm_lcell_comb \sm|concat~6 (
// Equation(s):
// \sm|concat~6_combout  = (\sm|concat~5_combout  & (\sm|X2[8]~8_combout  $ (!\sm|X1[8]~8_combout )))

	.dataa(gnd),
	.datab(\sm|X2[8]~8_combout ),
	.datac(\sm|X1[8]~8_combout ),
	.datad(\sm|concat~5_combout ),
	.cin(gnd),
	.combout(\sm|concat~6_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~6 .lut_mask = 16'hC300;
defparam \sm|concat~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
fiftyfivenm_lcell_comb \sm|concat~8 (
// Equation(s):
// \sm|concat~8_combout  = (\sm|X2[4]~4_combout  & (\sm|vc|V_Cont [4] & (\sm|vc|V_Cont [5] $ (!\sm|X2[5]~5_combout )))) # (!\sm|X2[4]~4_combout  & (!\sm|vc|V_Cont [4] & (\sm|vc|V_Cont [5] $ (!\sm|X2[5]~5_combout ))))

	.dataa(\sm|X2[4]~4_combout ),
	.datab(\sm|vc|V_Cont [5]),
	.datac(\sm|X2[5]~5_combout ),
	.datad(\sm|vc|V_Cont [4]),
	.cin(gnd),
	.combout(\sm|concat~8_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~8 .lut_mask = 16'h8241;
defparam \sm|concat~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
fiftyfivenm_lcell_comb \sm|concat~7 (
// Equation(s):
// \sm|concat~7_combout  = (\sm|vc|V_Cont [2] & (\sm|X2[2]~2_combout  & (\sm|X2[3]~3_combout  $ (!\sm|vc|V_Cont [3])))) # (!\sm|vc|V_Cont [2] & (!\sm|X2[2]~2_combout  & (\sm|X2[3]~3_combout  $ (!\sm|vc|V_Cont [3]))))

	.dataa(\sm|vc|V_Cont [2]),
	.datab(\sm|X2[3]~3_combout ),
	.datac(\sm|vc|V_Cont [3]),
	.datad(\sm|X2[2]~2_combout ),
	.cin(gnd),
	.combout(\sm|concat~7_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~7 .lut_mask = 16'h8241;
defparam \sm|concat~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
fiftyfivenm_lcell_comb \sm|concat~11 (
// Equation(s):
// \sm|concat~11_combout  = (\sm|concat~10_combout  & (\sm|concat~6_combout  & (\sm|concat~8_combout  & \sm|concat~7_combout )))

	.dataa(\sm|concat~10_combout ),
	.datab(\sm|concat~6_combout ),
	.datac(\sm|concat~8_combout ),
	.datad(\sm|concat~7_combout ),
	.cin(gnd),
	.combout(\sm|concat~11_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~11 .lut_mask = 16'h8000;
defparam \sm|concat~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
fiftyfivenm_lcell_comb \sm|LessThan1~1 (
// Equation(s):
// \sm|LessThan1~1_cout  = CARRY((!\sm|vc|V_Cont [0] & \sm|X1[0]~1_combout ))

	.dataa(\sm|vc|V_Cont [0]),
	.datab(\sm|X1[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sm|LessThan1~1_cout ));
// synopsys translate_off
defparam \sm|LessThan1~1 .lut_mask = 16'h0044;
defparam \sm|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
fiftyfivenm_lcell_comb \sm|LessThan1~3 (
// Equation(s):
// \sm|LessThan1~3_cout  = CARRY((\sm|X1[1]~0_combout  & (\sm|vc|V_Cont [1] & !\sm|LessThan1~1_cout )) # (!\sm|X1[1]~0_combout  & ((\sm|vc|V_Cont [1]) # (!\sm|LessThan1~1_cout ))))

	.dataa(\sm|X1[1]~0_combout ),
	.datab(\sm|vc|V_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan1~1_cout ),
	.combout(),
	.cout(\sm|LessThan1~3_cout ));
// synopsys translate_off
defparam \sm|LessThan1~3 .lut_mask = 16'h004D;
defparam \sm|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
fiftyfivenm_lcell_comb \sm|LessThan1~5 (
// Equation(s):
// \sm|LessThan1~5_cout  = CARRY((\sm|vc|V_Cont [2] & (\sm|X1[2]~3_combout  & !\sm|LessThan1~3_cout )) # (!\sm|vc|V_Cont [2] & ((\sm|X1[2]~3_combout ) # (!\sm|LessThan1~3_cout ))))

	.dataa(\sm|vc|V_Cont [2]),
	.datab(\sm|X1[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan1~3_cout ),
	.combout(),
	.cout(\sm|LessThan1~5_cout ));
// synopsys translate_off
defparam \sm|LessThan1~5 .lut_mask = 16'h004D;
defparam \sm|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
fiftyfivenm_lcell_comb \sm|LessThan1~7 (
// Equation(s):
// \sm|LessThan1~7_cout  = CARRY((\sm|X1[3]~2_combout  & (\sm|vc|V_Cont [3] & !\sm|LessThan1~5_cout )) # (!\sm|X1[3]~2_combout  & ((\sm|vc|V_Cont [3]) # (!\sm|LessThan1~5_cout ))))

	.dataa(\sm|X1[3]~2_combout ),
	.datab(\sm|vc|V_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan1~5_cout ),
	.combout(),
	.cout(\sm|LessThan1~7_cout ));
// synopsys translate_off
defparam \sm|LessThan1~7 .lut_mask = 16'h004D;
defparam \sm|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
fiftyfivenm_lcell_comb \sm|LessThan1~9 (
// Equation(s):
// \sm|LessThan1~9_cout  = CARRY((\sm|vc|V_Cont [4] & (\sm|X1[4]~5_combout  & !\sm|LessThan1~7_cout )) # (!\sm|vc|V_Cont [4] & ((\sm|X1[4]~5_combout ) # (!\sm|LessThan1~7_cout ))))

	.dataa(\sm|vc|V_Cont [4]),
	.datab(\sm|X1[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan1~7_cout ),
	.combout(),
	.cout(\sm|LessThan1~9_cout ));
// synopsys translate_off
defparam \sm|LessThan1~9 .lut_mask = 16'h004D;
defparam \sm|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
fiftyfivenm_lcell_comb \sm|LessThan1~11 (
// Equation(s):
// \sm|LessThan1~11_cout  = CARRY((\sm|vc|V_Cont [5] & ((!\sm|LessThan1~9_cout ) # (!\sm|X1[5]~4_combout ))) # (!\sm|vc|V_Cont [5] & (!\sm|X1[5]~4_combout  & !\sm|LessThan1~9_cout )))

	.dataa(\sm|vc|V_Cont [5]),
	.datab(\sm|X1[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan1~9_cout ),
	.combout(),
	.cout(\sm|LessThan1~11_cout ));
// synopsys translate_off
defparam \sm|LessThan1~11 .lut_mask = 16'h002B;
defparam \sm|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
fiftyfivenm_lcell_comb \sm|LessThan1~13 (
// Equation(s):
// \sm|LessThan1~13_cout  = CARRY((\sm|vc|V_Cont [6] & (\sm|X1[6]~7_combout  & !\sm|LessThan1~11_cout )) # (!\sm|vc|V_Cont [6] & ((\sm|X1[6]~7_combout ) # (!\sm|LessThan1~11_cout ))))

	.dataa(\sm|vc|V_Cont [6]),
	.datab(\sm|X1[6]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan1~11_cout ),
	.combout(),
	.cout(\sm|LessThan1~13_cout ));
// synopsys translate_off
defparam \sm|LessThan1~13 .lut_mask = 16'h004D;
defparam \sm|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
fiftyfivenm_lcell_comb \sm|LessThan1~15 (
// Equation(s):
// \sm|LessThan1~15_cout  = CARRY((\sm|vc|V_Cont [7] & ((!\sm|LessThan1~13_cout ) # (!\sm|X1[7]~6_combout ))) # (!\sm|vc|V_Cont [7] & (!\sm|X1[7]~6_combout  & !\sm|LessThan1~13_cout )))

	.dataa(\sm|vc|V_Cont [7]),
	.datab(\sm|X1[7]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan1~13_cout ),
	.combout(),
	.cout(\sm|LessThan1~15_cout ));
// synopsys translate_off
defparam \sm|LessThan1~15 .lut_mask = 16'h002B;
defparam \sm|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
fiftyfivenm_lcell_comb \sm|LessThan1~16 (
// Equation(s):
// \sm|LessThan1~16_combout  = (\sm|X1[8]~8_combout  & (!\sm|vc|V_Cont [8] & !\sm|LessThan1~15_cout )) # (!\sm|X1[8]~8_combout  & ((!\sm|LessThan1~15_cout ) # (!\sm|vc|V_Cont [8])))

	.dataa(\sm|X1[8]~8_combout ),
	.datab(\sm|vc|V_Cont [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sm|LessThan1~15_cout ),
	.combout(\sm|LessThan1~16_combout ),
	.cout());
// synopsys translate_off
defparam \sm|LessThan1~16 .lut_mask = 16'h1717;
defparam \sm|LessThan1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
fiftyfivenm_lcell_comb \sm|LessThan0~1 (
// Equation(s):
// \sm|LessThan0~1_cout  = CARRY((\sm|X1[0]~1_combout  & !\sm|X2[0]~0_combout ))

	.dataa(\sm|X1[0]~1_combout ),
	.datab(\sm|X2[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sm|LessThan0~1_cout ));
// synopsys translate_off
defparam \sm|LessThan0~1 .lut_mask = 16'h0022;
defparam \sm|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
fiftyfivenm_lcell_comb \sm|LessThan0~3 (
// Equation(s):
// \sm|LessThan0~3_cout  = CARRY((\sm|X1[1]~0_combout  & (\sm|X2[1]~1_combout  & !\sm|LessThan0~1_cout )) # (!\sm|X1[1]~0_combout  & ((\sm|X2[1]~1_combout ) # (!\sm|LessThan0~1_cout ))))

	.dataa(\sm|X1[1]~0_combout ),
	.datab(\sm|X2[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan0~1_cout ),
	.combout(),
	.cout(\sm|LessThan0~3_cout ));
// synopsys translate_off
defparam \sm|LessThan0~3 .lut_mask = 16'h004D;
defparam \sm|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
fiftyfivenm_lcell_comb \sm|LessThan0~5 (
// Equation(s):
// \sm|LessThan0~5_cout  = CARRY((\sm|X2[2]~2_combout  & (\sm|X1[2]~3_combout  & !\sm|LessThan0~3_cout )) # (!\sm|X2[2]~2_combout  & ((\sm|X1[2]~3_combout ) # (!\sm|LessThan0~3_cout ))))

	.dataa(\sm|X2[2]~2_combout ),
	.datab(\sm|X1[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan0~3_cout ),
	.combout(),
	.cout(\sm|LessThan0~5_cout ));
// synopsys translate_off
defparam \sm|LessThan0~5 .lut_mask = 16'h004D;
defparam \sm|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
fiftyfivenm_lcell_comb \sm|LessThan0~7 (
// Equation(s):
// \sm|LessThan0~7_cout  = CARRY((\sm|X2[3]~3_combout  & ((!\sm|LessThan0~5_cout ) # (!\sm|X1[3]~2_combout ))) # (!\sm|X2[3]~3_combout  & (!\sm|X1[3]~2_combout  & !\sm|LessThan0~5_cout )))

	.dataa(\sm|X2[3]~3_combout ),
	.datab(\sm|X1[3]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan0~5_cout ),
	.combout(),
	.cout(\sm|LessThan0~7_cout ));
// synopsys translate_off
defparam \sm|LessThan0~7 .lut_mask = 16'h002B;
defparam \sm|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
fiftyfivenm_lcell_comb \sm|LessThan0~9 (
// Equation(s):
// \sm|LessThan0~9_cout  = CARRY((\sm|X2[4]~4_combout  & (\sm|X1[4]~5_combout  & !\sm|LessThan0~7_cout )) # (!\sm|X2[4]~4_combout  & ((\sm|X1[4]~5_combout ) # (!\sm|LessThan0~7_cout ))))

	.dataa(\sm|X2[4]~4_combout ),
	.datab(\sm|X1[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan0~7_cout ),
	.combout(),
	.cout(\sm|LessThan0~9_cout ));
// synopsys translate_off
defparam \sm|LessThan0~9 .lut_mask = 16'h004D;
defparam \sm|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
fiftyfivenm_lcell_comb \sm|LessThan0~11 (
// Equation(s):
// \sm|LessThan0~11_cout  = CARRY((\sm|X1[5]~4_combout  & (\sm|X2[5]~5_combout  & !\sm|LessThan0~9_cout )) # (!\sm|X1[5]~4_combout  & ((\sm|X2[5]~5_combout ) # (!\sm|LessThan0~9_cout ))))

	.dataa(\sm|X1[5]~4_combout ),
	.datab(\sm|X2[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan0~9_cout ),
	.combout(),
	.cout(\sm|LessThan0~11_cout ));
// synopsys translate_off
defparam \sm|LessThan0~11 .lut_mask = 16'h004D;
defparam \sm|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
fiftyfivenm_lcell_comb \sm|LessThan0~13 (
// Equation(s):
// \sm|LessThan0~13_cout  = CARRY((\sm|X1[6]~7_combout  & ((!\sm|LessThan0~11_cout ) # (!\sm|X2[6]~6_combout ))) # (!\sm|X1[6]~7_combout  & (!\sm|X2[6]~6_combout  & !\sm|LessThan0~11_cout )))

	.dataa(\sm|X1[6]~7_combout ),
	.datab(\sm|X2[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan0~11_cout ),
	.combout(),
	.cout(\sm|LessThan0~13_cout ));
// synopsys translate_off
defparam \sm|LessThan0~13 .lut_mask = 16'h002B;
defparam \sm|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
fiftyfivenm_lcell_comb \sm|LessThan0~15 (
// Equation(s):
// \sm|LessThan0~15_cout  = CARRY((\sm|X1[7]~6_combout  & (\sm|X2[7]~7_combout  & !\sm|LessThan0~13_cout )) # (!\sm|X1[7]~6_combout  & ((\sm|X2[7]~7_combout ) # (!\sm|LessThan0~13_cout ))))

	.dataa(\sm|X1[7]~6_combout ),
	.datab(\sm|X2[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan0~13_cout ),
	.combout(),
	.cout(\sm|LessThan0~15_cout ));
// synopsys translate_off
defparam \sm|LessThan0~15 .lut_mask = 16'h004D;
defparam \sm|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
fiftyfivenm_lcell_comb \sm|LessThan0~16 (
// Equation(s):
// \sm|LessThan0~16_combout  = (\sm|X1[8]~8_combout  & (!\sm|LessThan0~15_cout  & \sm|X2[8]~8_combout )) # (!\sm|X1[8]~8_combout  & ((\sm|X2[8]~8_combout ) # (!\sm|LessThan0~15_cout )))

	.dataa(\sm|X1[8]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|X2[8]~8_combout ),
	.cin(\sm|LessThan0~15_cout ),
	.combout(\sm|LessThan0~16_combout ),
	.cout());
// synopsys translate_off
defparam \sm|LessThan0~16 .lut_mask = 16'h5F05;
defparam \sm|LessThan0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
fiftyfivenm_lcell_comb \sm|LessThan3~1 (
// Equation(s):
// \sm|LessThan3~1_cout  = CARRY((!\sm|X1[0]~1_combout  & \sm|X2[0]~0_combout ))

	.dataa(\sm|X1[0]~1_combout ),
	.datab(\sm|X2[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sm|LessThan3~1_cout ));
// synopsys translate_off
defparam \sm|LessThan3~1 .lut_mask = 16'h0044;
defparam \sm|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
fiftyfivenm_lcell_comb \sm|LessThan3~3 (
// Equation(s):
// \sm|LessThan3~3_cout  = CARRY((\sm|X2[1]~1_combout  & (\sm|X1[1]~0_combout  & !\sm|LessThan3~1_cout )) # (!\sm|X2[1]~1_combout  & ((\sm|X1[1]~0_combout ) # (!\sm|LessThan3~1_cout ))))

	.dataa(\sm|X2[1]~1_combout ),
	.datab(\sm|X1[1]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan3~1_cout ),
	.combout(),
	.cout(\sm|LessThan3~3_cout ));
// synopsys translate_off
defparam \sm|LessThan3~3 .lut_mask = 16'h004D;
defparam \sm|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
fiftyfivenm_lcell_comb \sm|LessThan3~5 (
// Equation(s):
// \sm|LessThan3~5_cout  = CARRY((\sm|X2[2]~2_combout  & ((!\sm|LessThan3~3_cout ) # (!\sm|X1[2]~3_combout ))) # (!\sm|X2[2]~2_combout  & (!\sm|X1[2]~3_combout  & !\sm|LessThan3~3_cout )))

	.dataa(\sm|X2[2]~2_combout ),
	.datab(\sm|X1[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan3~3_cout ),
	.combout(),
	.cout(\sm|LessThan3~5_cout ));
// synopsys translate_off
defparam \sm|LessThan3~5 .lut_mask = 16'h002B;
defparam \sm|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
fiftyfivenm_lcell_comb \sm|LessThan3~7 (
// Equation(s):
// \sm|LessThan3~7_cout  = CARRY((\sm|X1[3]~2_combout  & ((!\sm|LessThan3~5_cout ) # (!\sm|X2[3]~3_combout ))) # (!\sm|X1[3]~2_combout  & (!\sm|X2[3]~3_combout  & !\sm|LessThan3~5_cout )))

	.dataa(\sm|X1[3]~2_combout ),
	.datab(\sm|X2[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan3~5_cout ),
	.combout(),
	.cout(\sm|LessThan3~7_cout ));
// synopsys translate_off
defparam \sm|LessThan3~7 .lut_mask = 16'h002B;
defparam \sm|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
fiftyfivenm_lcell_comb \sm|LessThan3~9 (
// Equation(s):
// \sm|LessThan3~9_cout  = CARRY((\sm|X2[4]~4_combout  & ((!\sm|LessThan3~7_cout ) # (!\sm|X1[4]~5_combout ))) # (!\sm|X2[4]~4_combout  & (!\sm|X1[4]~5_combout  & !\sm|LessThan3~7_cout )))

	.dataa(\sm|X2[4]~4_combout ),
	.datab(\sm|X1[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan3~7_cout ),
	.combout(),
	.cout(\sm|LessThan3~9_cout ));
// synopsys translate_off
defparam \sm|LessThan3~9 .lut_mask = 16'h002B;
defparam \sm|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
fiftyfivenm_lcell_comb \sm|LessThan3~11 (
// Equation(s):
// \sm|LessThan3~11_cout  = CARRY((\sm|X1[5]~4_combout  & ((!\sm|LessThan3~9_cout ) # (!\sm|X2[5]~5_combout ))) # (!\sm|X1[5]~4_combout  & (!\sm|X2[5]~5_combout  & !\sm|LessThan3~9_cout )))

	.dataa(\sm|X1[5]~4_combout ),
	.datab(\sm|X2[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan3~9_cout ),
	.combout(),
	.cout(\sm|LessThan3~11_cout ));
// synopsys translate_off
defparam \sm|LessThan3~11 .lut_mask = 16'h002B;
defparam \sm|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
fiftyfivenm_lcell_comb \sm|LessThan3~13 (
// Equation(s):
// \sm|LessThan3~13_cout  = CARRY((\sm|X2[6]~6_combout  & ((!\sm|LessThan3~11_cout ) # (!\sm|X1[6]~7_combout ))) # (!\sm|X2[6]~6_combout  & (!\sm|X1[6]~7_combout  & !\sm|LessThan3~11_cout )))

	.dataa(\sm|X2[6]~6_combout ),
	.datab(\sm|X1[6]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan3~11_cout ),
	.combout(),
	.cout(\sm|LessThan3~13_cout ));
// synopsys translate_off
defparam \sm|LessThan3~13 .lut_mask = 16'h002B;
defparam \sm|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
fiftyfivenm_lcell_comb \sm|LessThan3~15 (
// Equation(s):
// \sm|LessThan3~15_cout  = CARRY((\sm|X1[7]~6_combout  & ((!\sm|LessThan3~13_cout ) # (!\sm|X2[7]~7_combout ))) # (!\sm|X1[7]~6_combout  & (!\sm|X2[7]~7_combout  & !\sm|LessThan3~13_cout )))

	.dataa(\sm|X1[7]~6_combout ),
	.datab(\sm|X2[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan3~13_cout ),
	.combout(),
	.cout(\sm|LessThan3~15_cout ));
// synopsys translate_off
defparam \sm|LessThan3~15 .lut_mask = 16'h002B;
defparam \sm|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
fiftyfivenm_lcell_comb \sm|LessThan3~16 (
// Equation(s):
// \sm|LessThan3~16_combout  = (\sm|X1[8]~8_combout  & ((!\sm|X2[8]~8_combout ) # (!\sm|LessThan3~15_cout ))) # (!\sm|X1[8]~8_combout  & (!\sm|LessThan3~15_cout  & !\sm|X2[8]~8_combout ))

	.dataa(gnd),
	.datab(\sm|X1[8]~8_combout ),
	.datac(gnd),
	.datad(\sm|X2[8]~8_combout ),
	.cin(\sm|LessThan3~15_cout ),
	.combout(\sm|LessThan3~16_combout ),
	.cout());
// synopsys translate_off
defparam \sm|LessThan3~16 .lut_mask = 16'h0CCF;
defparam \sm|LessThan3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
fiftyfivenm_lcell_comb \sm|LessThan2~1 (
// Equation(s):
// \sm|LessThan2~1_cout  = CARRY((\sm|X2[0]~0_combout  & !\sm|vc|V_Cont [0]))

	.dataa(\sm|X2[0]~0_combout ),
	.datab(\sm|vc|V_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sm|LessThan2~1_cout ));
// synopsys translate_off
defparam \sm|LessThan2~1 .lut_mask = 16'h0022;
defparam \sm|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
fiftyfivenm_lcell_comb \sm|LessThan2~3 (
// Equation(s):
// \sm|LessThan2~3_cout  = CARRY((\sm|vc|V_Cont [1] & ((!\sm|LessThan2~1_cout ) # (!\sm|X2[1]~1_combout ))) # (!\sm|vc|V_Cont [1] & (!\sm|X2[1]~1_combout  & !\sm|LessThan2~1_cout )))

	.dataa(\sm|vc|V_Cont [1]),
	.datab(\sm|X2[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan2~1_cout ),
	.combout(),
	.cout(\sm|LessThan2~3_cout ));
// synopsys translate_off
defparam \sm|LessThan2~3 .lut_mask = 16'h002B;
defparam \sm|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
fiftyfivenm_lcell_comb \sm|LessThan2~5 (
// Equation(s):
// \sm|LessThan2~5_cout  = CARRY((\sm|vc|V_Cont [2] & (\sm|X2[2]~2_combout  & !\sm|LessThan2~3_cout )) # (!\sm|vc|V_Cont [2] & ((\sm|X2[2]~2_combout ) # (!\sm|LessThan2~3_cout ))))

	.dataa(\sm|vc|V_Cont [2]),
	.datab(\sm|X2[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan2~3_cout ),
	.combout(),
	.cout(\sm|LessThan2~5_cout ));
// synopsys translate_off
defparam \sm|LessThan2~5 .lut_mask = 16'h004D;
defparam \sm|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
fiftyfivenm_lcell_comb \sm|LessThan2~7 (
// Equation(s):
// \sm|LessThan2~7_cout  = CARRY((\sm|vc|V_Cont [3] & ((!\sm|LessThan2~5_cout ) # (!\sm|X2[3]~3_combout ))) # (!\sm|vc|V_Cont [3] & (!\sm|X2[3]~3_combout  & !\sm|LessThan2~5_cout )))

	.dataa(\sm|vc|V_Cont [3]),
	.datab(\sm|X2[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan2~5_cout ),
	.combout(),
	.cout(\sm|LessThan2~7_cout ));
// synopsys translate_off
defparam \sm|LessThan2~7 .lut_mask = 16'h002B;
defparam \sm|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
fiftyfivenm_lcell_comb \sm|LessThan2~9 (
// Equation(s):
// \sm|LessThan2~9_cout  = CARRY((\sm|X2[4]~4_combout  & ((!\sm|LessThan2~7_cout ) # (!\sm|vc|V_Cont [4]))) # (!\sm|X2[4]~4_combout  & (!\sm|vc|V_Cont [4] & !\sm|LessThan2~7_cout )))

	.dataa(\sm|X2[4]~4_combout ),
	.datab(\sm|vc|V_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan2~7_cout ),
	.combout(),
	.cout(\sm|LessThan2~9_cout ));
// synopsys translate_off
defparam \sm|LessThan2~9 .lut_mask = 16'h002B;
defparam \sm|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
fiftyfivenm_lcell_comb \sm|LessThan2~11 (
// Equation(s):
// \sm|LessThan2~11_cout  = CARRY((\sm|X2[5]~5_combout  & (\sm|vc|V_Cont [5] & !\sm|LessThan2~9_cout )) # (!\sm|X2[5]~5_combout  & ((\sm|vc|V_Cont [5]) # (!\sm|LessThan2~9_cout ))))

	.dataa(\sm|X2[5]~5_combout ),
	.datab(\sm|vc|V_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan2~9_cout ),
	.combout(),
	.cout(\sm|LessThan2~11_cout ));
// synopsys translate_off
defparam \sm|LessThan2~11 .lut_mask = 16'h004D;
defparam \sm|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
fiftyfivenm_lcell_comb \sm|LessThan2~13 (
// Equation(s):
// \sm|LessThan2~13_cout  = CARRY((\sm|X2[6]~6_combout  & ((!\sm|LessThan2~11_cout ) # (!\sm|vc|V_Cont [6]))) # (!\sm|X2[6]~6_combout  & (!\sm|vc|V_Cont [6] & !\sm|LessThan2~11_cout )))

	.dataa(\sm|X2[6]~6_combout ),
	.datab(\sm|vc|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan2~11_cout ),
	.combout(),
	.cout(\sm|LessThan2~13_cout ));
// synopsys translate_off
defparam \sm|LessThan2~13 .lut_mask = 16'h002B;
defparam \sm|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
fiftyfivenm_lcell_comb \sm|LessThan2~15 (
// Equation(s):
// \sm|LessThan2~15_cout  = CARRY((\sm|X2[7]~7_combout  & (\sm|vc|V_Cont [7] & !\sm|LessThan2~13_cout )) # (!\sm|X2[7]~7_combout  & ((\sm|vc|V_Cont [7]) # (!\sm|LessThan2~13_cout ))))

	.dataa(\sm|X2[7]~7_combout ),
	.datab(\sm|vc|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sm|LessThan2~13_cout ),
	.combout(),
	.cout(\sm|LessThan2~15_cout ));
// synopsys translate_off
defparam \sm|LessThan2~15 .lut_mask = 16'h004D;
defparam \sm|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
fiftyfivenm_lcell_comb \sm|LessThan2~16 (
// Equation(s):
// \sm|LessThan2~16_combout  = (\sm|vc|V_Cont [8] & (!\sm|LessThan2~15_cout  & !\sm|X2[8]~8_combout )) # (!\sm|vc|V_Cont [8] & ((!\sm|X2[8]~8_combout ) # (!\sm|LessThan2~15_cout )))

	.dataa(gnd),
	.datab(\sm|vc|V_Cont [8]),
	.datac(gnd),
	.datad(\sm|X2[8]~8_combout ),
	.cin(\sm|LessThan2~15_cout ),
	.combout(\sm|LessThan2~16_combout ),
	.cout());
// synopsys translate_off
defparam \sm|LessThan2~16 .lut_mask = 16'h033F;
defparam \sm|LessThan2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
fiftyfivenm_lcell_comb \sm|concat~12 (
// Equation(s):
// \sm|concat~12_combout  = (\sm|LessThan1~16_combout  & (\sm|LessThan0~16_combout  & ((!\sm|LessThan2~16_combout )))) # (!\sm|LessThan1~16_combout  & (((\sm|LessThan3~16_combout  & \sm|LessThan2~16_combout ))))

	.dataa(\sm|LessThan1~16_combout ),
	.datab(\sm|LessThan0~16_combout ),
	.datac(\sm|LessThan3~16_combout ),
	.datad(\sm|LessThan2~16_combout ),
	.cin(gnd),
	.combout(\sm|concat~12_combout ),
	.cout());
// synopsys translate_off
defparam \sm|concat~12 .lut_mask = 16'h5088;
defparam \sm|concat~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
fiftyfivenm_lcell_comb \sm|vc|oVGA_B[0]~3 (
// Equation(s):
// \sm|vc|oVGA_B[0]~3_combout  = (\sm|vc|oVGA_B[0]~2_combout  & (!\sm|concat~12_combout  & ((!\sm|concat~11_combout ) # (!\sm|concat~4_combout ))))

	.dataa(\sm|concat~4_combout ),
	.datab(\sm|vc|oVGA_B[0]~2_combout ),
	.datac(\sm|concat~11_combout ),
	.datad(\sm|concat~12_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_B[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_B[0]~3 .lut_mask = 16'h004C;
defparam \sm|vc|oVGA_B[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
fiftyfivenm_lcell_comb \sm|vc|oVGA_B[0]~4 (
// Equation(s):
// \sm|vc|oVGA_B[0]~4_combout  = (\sm|vc|oVGA_R~3_combout  & \sm|vc|oVGA_B[0]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sm|vc|oVGA_R~3_combout ),
	.datad(\sm|vc|oVGA_B[0]~3_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_B[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_B[0]~4 .lut_mask = 16'hF000;
defparam \sm|vc|oVGA_B[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
fiftyfivenm_lcell_comb \sm|vc|oVGA_G[4]~0 (
// Equation(s):
// \sm|vc|oVGA_G[4]~0_combout  = (\sm|vc|oVGA_R~3_combout  & ((\sm|concat~12_combout ) # ((\sm|concat~4_combout  & \sm|concat~11_combout ))))

	.dataa(\sm|concat~4_combout ),
	.datab(\sm|concat~11_combout ),
	.datac(\sm|vc|oVGA_R~3_combout ),
	.datad(\sm|concat~12_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_G[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_G[4]~0 .lut_mask = 16'hF080;
defparam \sm|vc|oVGA_G[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
fiftyfivenm_lcell_comb \sm|vc|oVGA_G[0]~1 (
// Equation(s):
// \sm|vc|oVGA_G[0]~1_combout  = (\sm|vc|oVGA_G[4]~0_combout ) # ((\sm|vc|oVGA_R~3_combout  & \sm|vc|oVGA_B[0]~3_combout ))

	.dataa(\sm|vc|oVGA_G[4]~0_combout ),
	.datab(gnd),
	.datac(\sm|vc|oVGA_R~3_combout ),
	.datad(\sm|vc|oVGA_B[0]~3_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_G[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_G[0]~1 .lut_mask = 16'hFAAA;
defparam \sm|vc|oVGA_G[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
fiftyfivenm_lcell_comb \sm|vc|oVGA_H_SYNC~0 (
// Equation(s):
// \sm|vc|oVGA_H_SYNC~0_combout  = !\sm|vc|Equal0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|vc|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_H_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_H_SYNC~0 .lut_mask = 16'h00FF;
defparam \sm|vc|oVGA_H_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N0
fiftyfivenm_lcell_comb \sm|vc|oVGA_H_SYNC~feeder (
// Equation(s):
// \sm|vc|oVGA_H_SYNC~feeder_combout  = \sm|vc|oVGA_H_SYNC~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sm|vc|oVGA_H_SYNC~0_combout ),
	.cin(gnd),
	.combout(\sm|vc|oVGA_H_SYNC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sm|vc|oVGA_H_SYNC~feeder .lut_mask = 16'hFF00;
defparam \sm|vc|oVGA_H_SYNC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N1
dffeas \sm|vc|oVGA_H_SYNC (
	.clk(\PP|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sm|vc|oVGA_H_SYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sm|vc|oVGA_H_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sm|vc|oVGA_H_SYNC .is_wysiwyg = "true";
defparam \sm|vc|oVGA_H_SYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N0
fiftyfivenm_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \ADC_CLK_10~input (
	.i(ADC_CLK_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADC_CLK_10~input_o ));
// synopsys translate_off
defparam \ADC_CLK_10~input .bus_hold = "false";
defparam \ADC_CLK_10~input .listen_to_nsleep_signal = "false";
defparam \ADC_CLK_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N15
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .listen_to_nsleep_signal = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .listen_to_nsleep_signal = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N8
fiftyfivenm_io_ibuf \KEY[4]~input (
	.i(KEY[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[4]~input_o ));
// synopsys translate_off
defparam \KEY[4]~input .bus_hold = "false";
defparam \KEY[4]~input .listen_to_nsleep_signal = "false";
defparam \KEY[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N15
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N1
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N1
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N1
fiftyfivenm_io_ibuf \AUDIO_DOUT_MFP2~input (
	.i(AUDIO_DOUT_MFP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_DOUT_MFP2~input_o ));
// synopsys translate_off
defparam \AUDIO_DOUT_MFP2~input .bus_hold = "false";
defparam \AUDIO_DOUT_MFP2~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_DOUT_MFP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N15
fiftyfivenm_io_ibuf \AUDIO_MISO_MFP4~input (
	.i(AUDIO_MISO_MFP4),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_MISO_MFP4~input_o ));
// synopsys translate_off
defparam \AUDIO_MISO_MFP4~input .bus_hold = "false";
defparam \AUDIO_MISO_MFP4~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_MISO_MFP4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
fiftyfivenm_io_ibuf \MTL2_INT~input (
	.i(MTL2_INT),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MTL2_INT~input_o ));
// synopsys translate_off
defparam \MTL2_INT~input .bus_hold = "false";
defparam \MTL2_INT~input .listen_to_nsleep_signal = "false";
defparam \MTL2_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
fiftyfivenm_io_ibuf \MTL2_I2C_SDA~input (
	.i(MTL2_I2C_SDA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MTL2_I2C_SDA~input_o ));
// synopsys translate_off
defparam \MTL2_I2C_SDA~input .bus_hold = "false";
defparam \MTL2_I2C_SDA~input .listen_to_nsleep_signal = "false";
defparam \MTL2_I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N8
fiftyfivenm_io_ibuf \AUDIO_GPIO_MFP5~input (
	.i(AUDIO_GPIO_MFP5),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_GPIO_MFP5~input_o ));
// synopsys translate_off
defparam \AUDIO_GPIO_MFP5~input .bus_hold = "false";
defparam \AUDIO_GPIO_MFP5~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_GPIO_MFP5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N29
fiftyfivenm_io_ibuf \AUDIO_RESET_n~input (
	.i(AUDIO_RESET_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_RESET_n~input_o ));
// synopsys translate_off
defparam \AUDIO_RESET_n~input .bus_hold = "false";
defparam \AUDIO_RESET_n~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \AUDIO_SDA_MOSI~input (
	.i(AUDIO_SDA_MOSI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_SDA_MOSI~input_o ));
// synopsys translate_off
defparam \AUDIO_SDA_MOSI~input .bus_hold = "false";
defparam \AUDIO_SDA_MOSI~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_SDA_MOSI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N1
fiftyfivenm_io_ibuf \DAC_DATA~input (
	.i(DAC_DATA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DAC_DATA~input_o ));
// synopsys translate_off
defparam \DAC_DATA~input .bus_hold = "false";
defparam \DAC_DATA~input .listen_to_nsleep_signal = "false";
defparam \DAC_DATA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

endmodule
