// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_mac_muladd_5nfYi.h"

namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > max_pool_out_address0;
    sc_out< sc_logic > max_pool_out_ce0;
    sc_out< sc_logic > max_pool_out_we0;
    sc_out< sc_lv<32> > max_pool_out_d0;
    sc_out< sc_lv<12> > conv_1_out_address0;
    sc_out< sc_logic > conv_1_out_ce0;
    sc_in< sc_lv<32> > conv_1_out_q0;
    sc_out< sc_lv<12> > conv_1_out_address1;
    sc_out< sc_logic > conv_1_out_ce1;
    sc_in< sc_lv<32> > conv_1_out_q1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U11;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U12;
    cnn_mac_muladd_5nfYi<1,1,5,4,4,8>* cnn_mac_muladd_5nfYi_U13;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten23_reg_142;
    sc_signal< sc_lv<3> > f_0_reg_153;
    sc_signal< sc_lv<8> > indvar_flatten_reg_164;
    sc_signal< sc_lv<4> > r_0_reg_175;
    sc_signal< sc_lv<4> > c_0_reg_186;
    sc_signal< sc_lv<32> > reg_208;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_960;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_960_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln10_fu_229_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_960_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln10_fu_235_p2;
    sc_signal< sc_lv<10> > add_ln10_reg_964;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln13_fu_247_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_969;
    sc_signal< sc_lv<4> > select_ln29_4_fu_253_p3;
    sc_signal< sc_lv<4> > select_ln29_4_reg_974;
    sc_signal< sc_lv<3> > select_ln29_5_fu_261_p3;
    sc_signal< sc_lv<3> > select_ln29_5_reg_979;
    sc_signal< sc_lv<1> > and_ln29_8_fu_297_p2;
    sc_signal< sc_lv<1> > and_ln29_8_reg_986;
    sc_signal< sc_lv<4> > r_fu_303_p2;
    sc_signal< sc_lv<4> > r_reg_991;
    sc_signal< sc_lv<4> > select_ln13_fu_315_p3;
    sc_signal< sc_lv<4> > select_ln13_reg_996;
    sc_signal< sc_lv<10> > mul_ln29_fu_343_p2;
    sc_signal< sc_lv<10> > mul_ln29_reg_1003;
    sc_signal< sc_lv<5> > select_ln13_3_fu_355_p3;
    sc_signal< sc_lv<5> > select_ln13_3_reg_1009;
    sc_signal< sc_lv<8> > add_ln13_fu_363_p2;
    sc_signal< sc_lv<8> > add_ln13_reg_1014;
    sc_signal< sc_lv<4> > select_ln13_1_fu_375_p3;
    sc_signal< sc_lv<4> > select_ln13_1_reg_1019;
    sc_signal< sc_lv<13> > add_ln29_4_fu_478_p2;
    sc_signal< sc_lv<13> > add_ln29_4_reg_1029;
    sc_signal< sc_lv<13> > add_ln29_8_fu_568_p2;
    sc_signal< sc_lv<13> > add_ln29_8_reg_1039;
    sc_signal< sc_lv<13> > add_ln29_8_reg_1039_pp0_iter1_reg;
    sc_signal< sc_lv<11> > add_ln36_3_fu_601_p2;
    sc_signal< sc_lv<11> > add_ln36_3_reg_1044;
    sc_signal< sc_lv<11> > add_ln36_3_reg_1044_pp0_iter1_reg;
    sc_signal< sc_lv<11> > add_ln36_3_reg_1044_pp0_iter2_reg;
    sc_signal< sc_lv<4> > c_fu_607_p2;
    sc_signal< sc_lv<4> > c_reg_1049;
    sc_signal< sc_lv<8> > select_ln13_4_fu_612_p3;
    sc_signal< sc_lv<8> > select_ln13_4_reg_1054;
    sc_signal< sc_lv<32> > conv_1_out_load_1_reg_1064;
    sc_signal< sc_lv<32> > select_ln29_fu_664_p3;
    sc_signal< sc_lv<32> > select_ln29_reg_1071;
    sc_signal< sc_lv<32> > conv_1_out_load_2_reg_1078;
    sc_signal< sc_lv<32> > select_ln29_1_fu_759_p3;
    sc_signal< sc_lv<32> > select_ln29_1_reg_1090;
    sc_signal< sc_lv<32> > select_ln29_2_fu_848_p3;
    sc_signal< sc_lv<32> > select_ln29_2_reg_1097;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten23_phi_fu_146_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_157_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_168_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_r_0_phi_fu_179_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_c_0_phi_fu_190_p4;
    sc_signal< sc_lv<64> > zext_ln29_8_fu_441_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln29_13_fu_531_p1;
    sc_signal< sc_lv<64> > zext_ln29_10_fu_618_p1;
    sc_signal< sc_lv<64> > zext_ln29_15_fu_673_p1;
    sc_signal< sc_lv<64> > zext_ln36_6_fu_946_p1;
    sc_signal< sc_lv<32> > grp_fu_197_p0;
    sc_signal< sc_lv<32> > grp_fu_197_p1;
    sc_signal< sc_lv<32> > grp_fu_203_p0;
    sc_signal< sc_lv<32> > grp_fu_203_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_215_p3;
    sc_signal< sc_lv<3> > f_fu_241_p2;
    sc_signal< sc_lv<5> > or_ln26_fu_223_p2;
    sc_signal< sc_lv<1> > icmp_ln16_fu_291_p2;
    sc_signal< sc_lv<1> > xor_ln29_fu_285_p2;
    sc_signal< sc_lv<1> > or_ln13_fu_309_p2;
    sc_signal< sc_lv<5> > shl_ln26_mid1_fu_323_p3;
    sc_signal< sc_lv<5> > select_ln29_6_fu_269_p3;
    sc_signal< sc_lv<5> > select_ln13_2_fu_331_p3;
    sc_signal< sc_lv<5> > mul_ln29_fu_343_p1;
    sc_signal< sc_lv<5> > or_ln26_1_fu_349_p2;
    sc_signal< sc_lv<5> > select_ln29_7_fu_277_p3;
    sc_signal< sc_lv<5> > mul_ln29_1_fu_387_p1;
    sc_signal< sc_lv<5> > shl_ln2_fu_393_p3;
    sc_signal< sc_lv<10> > zext_ln29_6_fu_400_p1;
    sc_signal< sc_lv<10> > add_ln29_fu_404_p2;
    sc_signal< sc_lv<11> > tmp_fu_417_p3;
    sc_signal< sc_lv<13> > p_shl8_cast_fu_409_p3;
    sc_signal< sc_lv<13> > zext_ln29_7_fu_425_p1;
    sc_signal< sc_lv<13> > zext_ln29_3_fu_372_p1;
    sc_signal< sc_lv<13> > sub_ln29_fu_429_p2;
    sc_signal< sc_lv<13> > add_ln29_2_fu_435_p2;
    sc_signal< sc_lv<10> > mul_ln29_1_fu_387_p2;
    sc_signal< sc_lv<10> > add_ln29_3_fu_446_p2;
    sc_signal< sc_lv<11> > tmp_12_fu_460_p3;
    sc_signal< sc_lv<13> > p_shl6_cast_fu_452_p3;
    sc_signal< sc_lv<13> > zext_ln29_9_fu_468_p1;
    sc_signal< sc_lv<13> > sub_ln29_1_fu_472_p2;
    sc_signal< sc_lv<5> > or_ln27_fu_484_p2;
    sc_signal< sc_lv<10> > zext_ln29_11_fu_490_p1;
    sc_signal< sc_lv<10> > add_ln29_5_fu_494_p2;
    sc_signal< sc_lv<11> > tmp_13_fu_507_p3;
    sc_signal< sc_lv<13> > p_shl4_cast_fu_499_p3;
    sc_signal< sc_lv<13> > zext_ln29_12_fu_515_p1;
    sc_signal< sc_lv<13> > sub_ln29_2_fu_519_p2;
    sc_signal< sc_lv<13> > add_ln29_6_fu_525_p2;
    sc_signal< sc_lv<10> > add_ln29_7_fu_536_p2;
    sc_signal< sc_lv<11> > tmp_14_fu_550_p3;
    sc_signal< sc_lv<13> > p_shl2_cast_fu_542_p3;
    sc_signal< sc_lv<13> > zext_ln29_14_fu_558_p1;
    sc_signal< sc_lv<13> > sub_ln29_3_fu_562_p2;
    sc_signal< sc_lv<8> > grp_fu_950_p3;
    sc_signal< sc_lv<9> > tmp_15_fu_584_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_577_p3;
    sc_signal< sc_lv<11> > zext_ln36_5_fu_591_p1;
    sc_signal< sc_lv<11> > zext_ln29_fu_369_p1;
    sc_signal< sc_lv<11> > sub_ln36_fu_595_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_622_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_626_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_636_p1;
    sc_signal< sc_lv<1> > icmp_ln29_4_fu_646_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_640_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_652_p2;
    sc_signal< sc_lv<1> > grp_fu_197_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_658_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_2_fu_677_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_3_fu_694_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_680_p4;
    sc_signal< sc_lv<23> > trunc_ln29_2_fu_690_p1;
    sc_signal< sc_lv<1> > icmp_ln29_6_fu_717_p2;
    sc_signal< sc_lv<1> > icmp_ln29_5_fu_711_p2;
    sc_signal< sc_lv<8> > tmp_s_fu_697_p4;
    sc_signal< sc_lv<23> > trunc_ln29_3_fu_707_p1;
    sc_signal< sc_lv<1> > icmp_ln29_8_fu_735_p2;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_729_p2;
    sc_signal< sc_lv<1> > or_ln29_2_fu_723_p2;
    sc_signal< sc_lv<1> > or_ln29_3_fu_741_p2;
    sc_signal< sc_lv<1> > and_ln29_2_fu_747_p2;
    sc_signal< sc_lv<1> > and_ln29_3_fu_753_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_4_fu_766_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_5_fu_783_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_769_p4;
    sc_signal< sc_lv<23> > trunc_ln29_4_fu_779_p1;
    sc_signal< sc_lv<1> > icmp_ln29_10_fu_806_p2;
    sc_signal< sc_lv<1> > icmp_ln29_9_fu_800_p2;
    sc_signal< sc_lv<8> > tmp_3_fu_786_p4;
    sc_signal< sc_lv<23> > trunc_ln29_5_fu_796_p1;
    sc_signal< sc_lv<1> > icmp_ln29_12_fu_824_p2;
    sc_signal< sc_lv<1> > icmp_ln29_11_fu_818_p2;
    sc_signal< sc_lv<1> > or_ln29_4_fu_812_p2;
    sc_signal< sc_lv<1> > or_ln29_5_fu_830_p2;
    sc_signal< sc_lv<1> > and_ln29_4_fu_836_p2;
    sc_signal< sc_lv<1> > grp_fu_203_p2;
    sc_signal< sc_lv<1> > and_ln29_5_fu_842_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_6_fu_855_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_7_fu_873_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_859_p4;
    sc_signal< sc_lv<23> > trunc_ln29_6_fu_869_p1;
    sc_signal< sc_lv<1> > icmp_ln29_14_fu_896_p2;
    sc_signal< sc_lv<1> > icmp_ln29_13_fu_890_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_876_p4;
    sc_signal< sc_lv<23> > trunc_ln29_7_fu_886_p1;
    sc_signal< sc_lv<1> > icmp_ln29_16_fu_914_p2;
    sc_signal< sc_lv<1> > icmp_ln29_15_fu_908_p2;
    sc_signal< sc_lv<1> > or_ln29_6_fu_902_p2;
    sc_signal< sc_lv<1> > or_ln29_7_fu_920_p2;
    sc_signal< sc_lv<1> > and_ln29_6_fu_926_p2;
    sc_signal< sc_lv<1> > and_ln29_7_fu_932_p2;
    sc_signal< sc_lv<5> > grp_fu_950_p0;
    sc_signal< sc_lv<4> > grp_fu_950_p1;
    sc_signal< sc_lv<4> > grp_fu_950_p2;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_950_p10;
    sc_signal< sc_lv<8> > grp_fu_950_p20;
    sc_signal< sc_lv<10> > mul_ln29_1_fu_387_p10;
    sc_signal< sc_lv<10> > mul_ln29_fu_343_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_800000;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_3F6;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_A9;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_235_p2();
    void thread_add_ln13_fu_363_p2();
    void thread_add_ln29_2_fu_435_p2();
    void thread_add_ln29_3_fu_446_p2();
    void thread_add_ln29_4_fu_478_p2();
    void thread_add_ln29_5_fu_494_p2();
    void thread_add_ln29_6_fu_525_p2();
    void thread_add_ln29_7_fu_536_p2();
    void thread_add_ln29_8_fu_568_p2();
    void thread_add_ln29_fu_404_p2();
    void thread_add_ln36_3_fu_601_p2();
    void thread_and_ln29_2_fu_747_p2();
    void thread_and_ln29_3_fu_753_p2();
    void thread_and_ln29_4_fu_836_p2();
    void thread_and_ln29_5_fu_842_p2();
    void thread_and_ln29_6_fu_926_p2();
    void thread_and_ln29_7_fu_932_p2();
    void thread_and_ln29_8_fu_297_p2();
    void thread_and_ln29_fu_658_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_190_p4();
    void thread_ap_phi_mux_f_0_phi_fu_157_p4();
    void thread_ap_phi_mux_indvar_flatten23_phi_fu_146_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_168_p4();
    void thread_ap_phi_mux_r_0_phi_fu_179_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_2_fu_677_p1();
    void thread_bitcast_ln29_3_fu_694_p1();
    void thread_bitcast_ln29_4_fu_766_p1();
    void thread_bitcast_ln29_5_fu_783_p1();
    void thread_bitcast_ln29_6_fu_855_p1();
    void thread_bitcast_ln29_7_fu_873_p1();
    void thread_bitcast_ln29_fu_622_p1();
    void thread_c_fu_607_p2();
    void thread_conv_1_out_address0();
    void thread_conv_1_out_address1();
    void thread_conv_1_out_ce0();
    void thread_conv_1_out_ce1();
    void thread_f_fu_241_p2();
    void thread_grp_fu_197_p0();
    void thread_grp_fu_197_p1();
    void thread_grp_fu_203_p0();
    void thread_grp_fu_203_p1();
    void thread_grp_fu_950_p0();
    void thread_grp_fu_950_p1();
    void thread_grp_fu_950_p10();
    void thread_grp_fu_950_p2();
    void thread_grp_fu_950_p20();
    void thread_icmp_ln10_fu_229_p2();
    void thread_icmp_ln13_fu_247_p2();
    void thread_icmp_ln16_fu_291_p2();
    void thread_icmp_ln29_10_fu_806_p2();
    void thread_icmp_ln29_11_fu_818_p2();
    void thread_icmp_ln29_12_fu_824_p2();
    void thread_icmp_ln29_13_fu_890_p2();
    void thread_icmp_ln29_14_fu_896_p2();
    void thread_icmp_ln29_15_fu_908_p2();
    void thread_icmp_ln29_16_fu_914_p2();
    void thread_icmp_ln29_4_fu_646_p2();
    void thread_icmp_ln29_5_fu_711_p2();
    void thread_icmp_ln29_6_fu_717_p2();
    void thread_icmp_ln29_7_fu_729_p2();
    void thread_icmp_ln29_8_fu_735_p2();
    void thread_icmp_ln29_9_fu_800_p2();
    void thread_icmp_ln29_fu_640_p2();
    void thread_max_pool_out_address0();
    void thread_max_pool_out_ce0();
    void thread_max_pool_out_d0();
    void thread_max_pool_out_we0();
    void thread_mul_ln29_1_fu_387_p1();
    void thread_mul_ln29_1_fu_387_p10();
    void thread_mul_ln29_1_fu_387_p2();
    void thread_mul_ln29_fu_343_p1();
    void thread_mul_ln29_fu_343_p10();
    void thread_mul_ln29_fu_343_p2();
    void thread_or_ln13_fu_309_p2();
    void thread_or_ln26_1_fu_349_p2();
    void thread_or_ln26_fu_223_p2();
    void thread_or_ln27_fu_484_p2();
    void thread_or_ln29_2_fu_723_p2();
    void thread_or_ln29_3_fu_741_p2();
    void thread_or_ln29_4_fu_812_p2();
    void thread_or_ln29_5_fu_830_p2();
    void thread_or_ln29_6_fu_902_p2();
    void thread_or_ln29_7_fu_920_p2();
    void thread_or_ln29_fu_652_p2();
    void thread_p_shl2_cast_fu_542_p3();
    void thread_p_shl4_cast_fu_499_p3();
    void thread_p_shl6_cast_fu_452_p3();
    void thread_p_shl8_cast_fu_409_p3();
    void thread_p_shl_cast_fu_577_p3();
    void thread_r_fu_303_p2();
    void thread_select_ln13_1_fu_375_p3();
    void thread_select_ln13_2_fu_331_p3();
    void thread_select_ln13_3_fu_355_p3();
    void thread_select_ln13_4_fu_612_p3();
    void thread_select_ln13_fu_315_p3();
    void thread_select_ln29_1_fu_759_p3();
    void thread_select_ln29_2_fu_848_p3();
    void thread_select_ln29_4_fu_253_p3();
    void thread_select_ln29_5_fu_261_p3();
    void thread_select_ln29_6_fu_269_p3();
    void thread_select_ln29_7_fu_277_p3();
    void thread_select_ln29_fu_664_p3();
    void thread_shl_ln26_mid1_fu_323_p3();
    void thread_shl_ln2_fu_393_p3();
    void thread_shl_ln_fu_215_p3();
    void thread_sub_ln29_1_fu_472_p2();
    void thread_sub_ln29_2_fu_519_p2();
    void thread_sub_ln29_3_fu_562_p2();
    void thread_sub_ln29_fu_429_p2();
    void thread_sub_ln36_fu_595_p2();
    void thread_tmp_10_fu_876_p4();
    void thread_tmp_12_fu_460_p3();
    void thread_tmp_13_fu_507_p3();
    void thread_tmp_14_fu_550_p3();
    void thread_tmp_15_fu_584_p3();
    void thread_tmp_2_fu_769_p4();
    void thread_tmp_3_fu_786_p4();
    void thread_tmp_5_fu_859_p4();
    void thread_tmp_7_fu_626_p4();
    void thread_tmp_9_fu_680_p4();
    void thread_tmp_fu_417_p3();
    void thread_tmp_s_fu_697_p4();
    void thread_trunc_ln29_2_fu_690_p1();
    void thread_trunc_ln29_3_fu_707_p1();
    void thread_trunc_ln29_4_fu_779_p1();
    void thread_trunc_ln29_5_fu_796_p1();
    void thread_trunc_ln29_6_fu_869_p1();
    void thread_trunc_ln29_7_fu_886_p1();
    void thread_trunc_ln29_fu_636_p1();
    void thread_xor_ln29_fu_285_p2();
    void thread_zext_ln29_10_fu_618_p1();
    void thread_zext_ln29_11_fu_490_p1();
    void thread_zext_ln29_12_fu_515_p1();
    void thread_zext_ln29_13_fu_531_p1();
    void thread_zext_ln29_14_fu_558_p1();
    void thread_zext_ln29_15_fu_673_p1();
    void thread_zext_ln29_3_fu_372_p1();
    void thread_zext_ln29_6_fu_400_p1();
    void thread_zext_ln29_7_fu_425_p1();
    void thread_zext_ln29_8_fu_441_p1();
    void thread_zext_ln29_9_fu_468_p1();
    void thread_zext_ln29_fu_369_p1();
    void thread_zext_ln36_5_fu_591_p1();
    void thread_zext_ln36_6_fu_946_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
