RISC-V Single Cycle CPU

This repository contains an implementation of a RISC-V Single Cycle CPU designed using the RV32I ISA (Instruction Set Architecture). The design follows the single-cycle architecture, meaning each instruction is executed in one clock cycle.
