
;; Function smp_prepare_boot_cpu (smp_prepare_boot_cpu)[0:1413] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   20 [r143:SI+0x34]=r147:SI
      REG_DEAD: r147:SI
      REG_DEAD: r143:SI
   20 [r143:SI+0x34]=r147:SI
      REG_DEAD: r147:SI
      REG_DEAD: r143:SI
found mem(20) *(r[143]+52)
   19 r147:SI=[r138:SI+0xc]
      REG_DEAD: r138:SI
   19 r147:SI=[r138:SI+0xc]
      REG_DEAD: r138:SI
found mem(19) *(r[138]+12)
   15 r143:SI=r135:SI+r141:SI
      REG_DEAD: r141:SI
      REG_DEAD: r135:SI
   13 r141:SI=[r140:SI*0x4+r137:SI]
      REG_DEAD: r140:SI
      REG_DEAD: r137:SI
   12 r140:SI=[r138:SI+0x14]
   12 r140:SI=[r138:SI+0x14]
found mem(12) *(r[138]+20)
   11 r138:SI=r139:SI&0xffffffffffffffc0
      REG_DEAD: r139:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   10 r139:SI=sp:SI&0xffffffffffffe03f
    9 r137:SI=`__per_cpu_offset'
    7 r135:SI=asm_operands
      REG_DEAD: r136:SI
    6 r136:SI=`cpu_data'


smp_prepare_boot_cpu

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 13[sp]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,3u,1d} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r147={1d,1u} 
;;    total ref usage 39{19d,19u,1e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 139 140 141 143 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 139 140 141 143 147
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:358 (set (reg/f:SI 136)
        (symbol_ref:SI ("cpu_data") [flags 0xc0] <var_decl 0x11431540 cpu_data>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 9 2 arch/arm/kernel/smp.c:358 (set (reg/v:SI 135 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 136)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8535393)) -1 (expr_list:REG_DEAD (reg/f:SI 136)
        (nil)))

(insn 9 7 10 2 arch/arm/kernel/smp.c:358 (set (reg/f:SI 137)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp.c:358 (set (reg:SI 139)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/smp.c:358 (set (reg:SI 138)
        (and:SI (reg:SI 139)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 12 11 13 2 arch/arm/kernel/smp.c:358 (set (reg:SI 140 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 138)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 15 2 arch/arm/kernel/smp.c:358 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 140 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 137)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 137)
            (nil))))

(insn 15 13 19 2 arch/arm/kernel/smp.c:358 (set (reg:SI 143)
        (plus:SI (reg/v:SI 135 [ __ptr ])
            (reg:SI 141))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg/v:SI 135 [ __ptr ])
            (nil))))

(insn 19 15 20 2 arch/arm/kernel/smp.c:358 (set (reg/f:SI 147 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 138)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (nil)))

(insn 20 19 0 2 arch/arm/kernel/smp.c:358 (set (mem/s/f/j:SI (plus:SI (reg:SI 143)
                (const_int 52 [0x34])) [0 <variable>.idle+0 S4 A32])
        (reg/f:SI 147 [ <variable>.task ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 147 [ <variable>.task ])
        (expr_list:REG_DEAD (reg:SI 143)
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function set_smp_cross_call (set_smp_cross_call)[0:1415] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
    7 [r134:SI]=r133:SI
      REG_DEAD: r134:SI
      REG_DEAD: r133:SI
    7 [r134:SI]=r133:SI
      REG_DEAD: r134:SI
      REG_DEAD: r133:SI
found mem(7) *(r[134]+0)
    6 r134:SI=`*.LANCHOR0'
    2 r133:SI=r0:SI
      REG_DEAD: r0:SI


set_smp_cross_call

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r134={1d,1u} 
;;    total ref usage 23{12d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 134
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:398 (set (reg/v/f:SI 133 [ fn ])
        (reg:SI 0 r0 [ fn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ fn ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:399 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 0 2 arch/arm/kernel/smp.c:399 (set (mem/f/c/i:SI (reg/f:SI 134) [0 smp_cross_call+0 S4 A32])
        (reg/v/f:SI 133 [ fn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ fn ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function arch_send_call_function_ipi_mask (arch_send_call_function_ipi_mask)[0:1416]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   10 call [r135:SI] argc:0x0
      REG_DEAD: r135:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   10 call [r135:SI] argc:0x0
      REG_DEAD: r135:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(10) *(r[135]+0)
    9 r1:SI=0x4
    7 r135:SI=[r134:SI]
      REG_DEAD: r134:SI
    7 r135:SI=[r134:SI]
      REG_DEAD: r134:SI
found mem(7) *(r[134]+0)
    6 r134:SI=`*.LANCHOR0'


arch_send_call_function_ipi_mask

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={2d,1u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 143{130d,13u,0e} in 4{3 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 1 [r1] 134 135
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:404 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 9 2 arch/arm/kernel/smp.c:404 (set (reg/f:SI 135 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 134) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))

(insn 9 7 10 2 arch/arm/kernel/smp.c:404 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 0 2 arch/arm/kernel/smp.c:404 (parallel [
            (call (mem:SI (reg/f:SI 135 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 135 [ smp_cross_call ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function arch_send_call_function_single_ipi (arch_send_call_function_single_ipi)[0:1417]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   20 call [r145:SI] argc:0x0
      REG_DEAD: r145:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   20 call [r145:SI] argc:0x0
      REG_DEAD: r145:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(20) *(r[145]+0)
   19 r1:SI=0x5
   18 r0:SI=r144:SI
      REG_DEAD: r144:SI
   17 r145:SI=[r140:SI]
      REG_DEAD: r140:SI
   17 r145:SI=[r140:SI]
      REG_DEAD: r140:SI
found mem(17) *(r[140]+0)
   16 r144:SI=r133:SI+r143:SI
      REG_DEAD: r143:SI
      REG_DEAD: r133:SI
   15 r143:SI=-r142:SI
      REG_DEAD: r142:SI
   14 r142:SI=r141:SI<<0x2
      REG_DEAD: r141:SI
   13 r141:SI=r135:SI 0>>0x5
      REG_DEAD: r135:SI
   12 r140:SI=`*.LANCHOR0'
   11 r133:SI=r138:SI+r139:SI
      REG_DEAD: r139:SI
      REG_DEAD: r138:SI
      REG_EQUAL: r138:SI+`cpu_bit_bitmap'
   10 r139:SI=`cpu_bit_bitmap'
    9 r138:SI=r137:SI<<0x2
      REG_DEAD: r137:SI
    8 r137:SI=r136:SI+0x1
      REG_DEAD: r136:SI
    8 r137:SI=r136:SI+0x1
      REG_DEAD: r136:SI
found pre add(8) r[137]=r[136]+1
    7 r136:SI=r135:SI&0x1f
    2 r135:SI=r0:SI
      REG_DEAD: r0:SI


arch_send_call_function_single_ipi

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1d} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 167{141d,25u,1e} in 15{14 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 137 138 139 140 141 142 143 144 145
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 135 136 137 138 139 140 141 142 143 144 145
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:408 (set (reg/v:SI 135 [ cpu ])
        (reg:SI 0 r0 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cpu ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 include/linux/cpumask.h:738 (set (reg:SI 136)
        (and:SI (reg/v:SI 135 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 include/linux/cpumask.h:738 (set (reg:SI 137)
        (plus:SI (reg:SI 136)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 136)
        (nil)))

(insn 9 8 10 2 include/linux/cpumask.h:738 (set (reg:SI 138)
        (ashift:SI (reg:SI 137)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(insn 10 9 11 2 include/linux/cpumask.h:738 (set (reg/f:SI 139)
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 include/linux/cpumask.h:738 (set (reg/v/f:SI 133 [ p ])
        (plus:SI (reg:SI 138)
            (reg/f:SI 139))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_DEAD (reg:SI 138)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 138)
                    (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>))
                (nil)))))

(insn 12 11 13 2 arch/arm/kernel/smp.c:409 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/smp.c:409 (set (reg:SI 141)
        (lshiftrt:SI (reg/v:SI 135 [ cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 135 [ cpu ])
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/smp.c:409 (set (reg:SI 142)
        (ashift:SI (reg:SI 141)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/smp.c:409 (set (reg:SI 143)
        (neg:SI (reg:SI 142))) 127 {*arm_negsi2} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 16 15 17 2 arch/arm/kernel/smp.c:409 (set (reg:SI 144)
        (plus:SI (reg/v/f:SI 133 [ p ])
            (reg:SI 143))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ p ])
            (nil))))

(insn 17 16 18 2 arch/arm/kernel/smp.c:409 (set (reg/f:SI 145 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 140) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))

(insn 18 17 19 2 arch/arm/kernel/smp.c:409 (set (reg:SI 0 r0)
        (reg:SI 144)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 19 18 20 2 arch/arm/kernel/smp.c:409 (set (reg:SI 1 r1)
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 0 2 arch/arm/kernel/smp.c:409 (parallel [
            (call (mem:SI (reg/f:SI 145 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 145 [ smp_cross_call ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function smp_irq_stat_cpu (smp_irq_stat_cpu)[0:1419]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   77 use r0:DI
   85 r1:SI=r188:DI#4
      REG_DEAD: r188:DI
   84 r0:SI=r188:DI#0
   66 {r188:DI=r137:DI+r194:DI;clobber cc:CC;}
      REG_DEAD: r194:DI
      REG_DEAD: r137:DI
      REG_UNUSED: cc:CC
   65 r194:DI=zero_extend(r195:SI)
      REG_DEAD: r195:SI
   64 r195:SI=[r152:SI+0x4]
      REG_DEAD: r152:SI
   64 r195:SI=[r152:SI+0x4]
      REG_DEAD: r152:SI
found mem(64) *(r[152]+4)
   58 {r137:DI=r133:DI+r186:DI;clobber cc:CC;}
      REG_DEAD: r186:DI
      REG_DEAD: r133:DI
      REG_UNUSED: cc:CC
   57 r186:DI=zero_extend(r187:SI)
      REG_DEAD: r187:SI
   56 r187:SI=[r185:SI+0x8]
      REG_DEAD: r185:SI
   56 r187:SI=[r185:SI+0x8]
      REG_DEAD: r185:SI
found mem(56) *(r[185]+8)
   55 r185:SI=r152:SI+0x14
   55 r185:SI=r152:SI+0x14
found pre add(55) r[185]=r[152]+20
   50 {r133:DI=r134:DI+r179:DI;clobber cc:CC;}
      REG_DEAD: r179:DI
      REG_DEAD: r134:DI
      REG_UNUSED: cc:CC
   49 r179:DI=zero_extend(r180:SI)
      REG_DEAD: r180:SI
   48 r180:SI=[r177:SI+0x8]
      REG_DEAD: r177:SI
   48 r180:SI=[r177:SI+0x8]
      REG_DEAD: r177:SI
found mem(48) *(r[177]+8)
   46 r177:SI=r140:SI+r176:SI
      REG_DEAD: r176:SI
      REG_DEAD: r140:SI
      REG_EQUAL: r176:SI+`irq_stat'
   45 r176:SI=r174:SI<<0x4
      REG_DEAD: r174:SI
   43 r174:SI=r173:SI+0x1
      REG_DEAD: r173:SI
   43 r174:SI=r173:SI+0x1
      REG_DEAD: r173:SI
found pre add(43) r[174]=r[173]+1
   42 r173:SI=r139:SI<<0x1
      REG_DEAD: r139:SI
   40 {r134:DI=r135:DI+r170:DI;clobber cc:CC;}
      REG_DEAD: r170:DI
      REG_DEAD: r135:DI
      REG_UNUSED: cc:CC
   39 r170:DI=zero_extend(r171:SI)
      REG_DEAD: r171:SI
   38 r171:SI=[r169:SI+0x8]
      REG_DEAD: r169:SI
   38 r171:SI=[r169:SI+0x8]
      REG_DEAD: r169:SI
found mem(38) *(r[169]+8)
   37 r169:SI=r152:SI+0xc
   37 r169:SI=r152:SI+0xc
found pre add(37) r[169]=r[152]+12
   32 {r135:DI=r136:DI+r163:DI;clobber cc:CC;}
      REG_DEAD: r163:DI
      REG_DEAD: r136:DI
      REG_UNUSED: cc:CC
   31 r163:DI=zero_extend(r164:SI)
      REG_DEAD: r164:SI
   30 r164:SI=[r161:SI+0x8]
      REG_DEAD: r161:SI
   30 r164:SI=[r161:SI+0x8]
      REG_DEAD: r161:SI
found mem(30) *(r[161]+8)
   28 r161:SI=r140:SI+r160:SI
      REG_DEAD: r160:SI
      REG_EQUAL: r160:SI+`irq_stat'
   27 r160:SI=r158:SI<<0x3
      REG_DEAD: r158:SI
   25 r158:SI=r157:SI+0x1
      REG_DEAD: r157:SI
   25 r158:SI=r157:SI+0x1
      REG_DEAD: r157:SI
found pre add(25) r[158]=r[157]+1
   24 r157:SI=r139:SI<<0x2
   22 {r136:DI=r147:DI+r154:DI;clobber cc:CC;}
      REG_DEAD: r154:DI
      REG_DEAD: r147:DI
      REG_UNUSED: cc:CC
   21 r154:DI=zero_extend(r155:SI)
      REG_DEAD: r155:SI
   20 r155:SI=[r152:SI+0x8]
   20 r155:SI=[r152:SI+0x8]
found mem(20) *(r[152]+8)
   37 r169:SI=r152:SI+0xc
found post add(37) r[169]=r[152]+12
   18 r152:SI=r140:SI+r151:SI
      REG_DEAD: r151:SI
      REG_EQUAL: r151:SI+`irq_stat'
   17 r151:SI=r139:SI<<0x5
   14 r147:DI=zero_extend(r148:SI)
      REG_DEAD: r148:SI
   13 r148:SI=[r145:SI+0x8]
      REG_DEAD: r145:SI
   13 r148:SI=[r145:SI+0x8]
      REG_DEAD: r145:SI
found mem(13) *(r[145]+8)
   11 r145:SI=r140:SI+r144:SI
      REG_DEAD: r144:SI
      REG_EQUAL: r144:SI+`irq_stat'
   10 r144:SI=r142:SI<<0x2
      REG_DEAD: r142:SI
    8 r142:SI=r141:SI+0x1
      REG_DEAD: r141:SI
    8 r142:SI=r141:SI+0x1
      REG_DEAD: r141:SI
found pre add(8) r[142]=r[141]+1
    7 r141:SI=r139:SI<<0x3
    6 r140:SI=`irq_stat'
    2 r139:SI=r0:SI
      REG_DEAD: r0:SI


smp_irq_stat_cpu

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r24={6d} r25={1d,2u} r26={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,4u} r140={1d,4u} r141={1d,1u} r142={1d,1u} r144={1d,1u,1d} r145={1d,1u} r147={1d,1u} r148={1d,1u} r151={1d,1u,1d} r152={1d,4u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u,1d} r161={1d,1u} r163={1d,1u} r164={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u,1d} r177={1d,1u} r179={1d,1u} r180={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,2u} r194={1d,1u} r195={1d,1u} 
;;    total ref usage 121{56d,61u,4e} in 41{41 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 24 [cc] 133 134 135 136 137 139 140 141 142 144 145 147 148 151 152 154 155 157 158 160 161 163 164 169 170 171 173 174 176 177 179 180 185 186 187 188 194 195
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 135 136 137 139 140 141 142 144 145 147 148 151 152 154 155 157 158 160 161 163 164 169 170 171 173 174 176 177 179 180 185 186 187 188 194 195
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:438 (set (reg/v:SI 139 [ cpu ])
        (reg:SI 0 r0 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cpu ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:443 (set (reg/f:SI 140)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:443 (set (reg:SI 141)
        (ashift:SI (reg/v:SI 139 [ cpu ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 8 7 10 2 arch/arm/kernel/smp.c:443 (set (reg:SI 142)
        (plus:SI (reg:SI 141)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 10 8 11 2 arch/arm/kernel/smp.c:443 (set (reg:SI 144)
        (ashift:SI (reg:SI 142)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 11 10 13 2 arch/arm/kernel/smp.c:443 (set (reg:SI 145)
        (plus:SI (reg/f:SI 140)
            (reg:SI 144))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 144)
                (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
            (nil))))

(insn 13 11 14 2 arch/arm/kernel/smp.c:443 (set (reg:SI 148 [ <variable>.ipi_irqs+4 ])
        (mem/s/j:SI (plus:SI (reg:SI 145)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+4 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 14 13 17 2 arch/arm/kernel/smp.c:443 (set (reg:DI 147 [ <variable>.ipi_irqs+4 ])
        (zero_extend:DI (reg:SI 148 [ <variable>.ipi_irqs+4 ]))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.ipi_irqs+4 ])
        (nil)))

(insn 17 14 18 2 arch/arm/kernel/smp.c:443 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 139 [ cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 20 2 arch/arm/kernel/smp.c:443 (set (reg:SI 152)
        (plus:SI (reg/f:SI 140)
            (reg:SI 151))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 151)
                (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
            (nil))))

(insn 20 18 21 2 arch/arm/kernel/smp.c:443 (set (reg:SI 155 [ <variable>.ipi_irqs ])
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 arch/arm/kernel/smp.c:443 (set (reg:DI 154 [ <variable>.ipi_irqs ])
        (zero_extend:DI (reg:SI 155 [ <variable>.ipi_irqs ]))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 155 [ <variable>.ipi_irqs ])
        (nil)))

(insn 22 21 24 2 arch/arm/kernel/smp.c:443 (parallel [
            (set (reg/v:DI 136 [ sum.577 ])
                (plus:DI (reg:DI 147 [ <variable>.ipi_irqs+4 ])
                    (reg:DI 154 [ <variable>.ipi_irqs ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 154 [ <variable>.ipi_irqs ])
        (expr_list:REG_DEAD (reg:DI 147 [ <variable>.ipi_irqs+4 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 24 22 25 2 arch/arm/kernel/smp.c:443 (set (reg:SI 157)
        (ashift:SI (reg/v:SI 139 [ cpu ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 27 2 arch/arm/kernel/smp.c:443 (set (reg:SI 158)
        (plus:SI (reg:SI 157)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 27 25 28 2 arch/arm/kernel/smp.c:443 (set (reg:SI 160)
        (ashift:SI (reg:SI 158)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 28 27 30 2 arch/arm/kernel/smp.c:443 (set (reg:SI 161)
        (plus:SI (reg/f:SI 140)
            (reg:SI 160))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 160)
                (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
            (nil))))

(insn 30 28 31 2 arch/arm/kernel/smp.c:443 (set (reg:SI 164 [ <variable>.ipi_irqs+8 ])
        (mem/s/j:SI (plus:SI (reg:SI 161)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+8 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))

(insn 31 30 32 2 arch/arm/kernel/smp.c:443 (set (reg:DI 163 [ <variable>.ipi_irqs+8 ])
        (zero_extend:DI (reg:SI 164 [ <variable>.ipi_irqs+8 ]))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 164 [ <variable>.ipi_irqs+8 ])
        (nil)))

(insn 32 31 37 2 arch/arm/kernel/smp.c:443 (parallel [
            (set (reg/v:DI 135 [ sum.580 ])
                (plus:DI (reg/v:DI 136 [ sum.577 ])
                    (reg:DI 163 [ <variable>.ipi_irqs+8 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 163 [ <variable>.ipi_irqs+8 ])
        (expr_list:REG_DEAD (reg/v:DI 136 [ sum.577 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 37 32 38 2 arch/arm/kernel/smp.c:443 (set (reg/f:SI 169)
        (plus:SI (reg:SI 152)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 38 37 39 2 arch/arm/kernel/smp.c:443 (set (reg:SI 171 [ <variable>.ipi_irqs+12 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 169)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+12 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 169)
        (nil)))

(insn 39 38 40 2 arch/arm/kernel/smp.c:443 (set (reg:DI 170 [ <variable>.ipi_irqs+12 ])
        (zero_extend:DI (reg:SI 171 [ <variable>.ipi_irqs+12 ]))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 171 [ <variable>.ipi_irqs+12 ])
        (nil)))

(insn 40 39 42 2 arch/arm/kernel/smp.c:443 (parallel [
            (set (reg/v:DI 134 [ sum.583 ])
                (plus:DI (reg/v:DI 135 [ sum.580 ])
                    (reg:DI 170 [ <variable>.ipi_irqs+12 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 170 [ <variable>.ipi_irqs+12 ])
        (expr_list:REG_DEAD (reg/v:DI 135 [ sum.580 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 42 40 43 2 arch/arm/kernel/smp.c:443 (set (reg:SI 173)
        (ashift:SI (reg/v:SI 139 [ cpu ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 139 [ cpu ])
        (nil)))

(insn 43 42 45 2 arch/arm/kernel/smp.c:443 (set (reg:SI 174)
        (plus:SI (reg:SI 173)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 45 43 46 2 arch/arm/kernel/smp.c:443 (set (reg:SI 176)
        (ashift:SI (reg:SI 174)
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 46 45 48 2 arch/arm/kernel/smp.c:443 (set (reg:SI 177)
        (plus:SI (reg/f:SI 140)
            (reg:SI 176))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg/f:SI 140)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 176)
                    (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
                (nil)))))

(insn 48 46 49 2 arch/arm/kernel/smp.c:443 (set (reg:SI 180 [ <variable>.ipi_irqs+16 ])
        (mem/s/j:SI (plus:SI (reg:SI 177)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+16 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(insn 49 48 50 2 arch/arm/kernel/smp.c:443 (set (reg:DI 179 [ <variable>.ipi_irqs+16 ])
        (zero_extend:DI (reg:SI 180 [ <variable>.ipi_irqs+16 ]))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 180 [ <variable>.ipi_irqs+16 ])
        (nil)))

(insn 50 49 55 2 arch/arm/kernel/smp.c:443 (parallel [
            (set (reg/v:DI 133 [ sum.586 ])
                (plus:DI (reg/v:DI 134 [ sum.583 ])
                    (reg:DI 179 [ <variable>.ipi_irqs+16 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 179 [ <variable>.ipi_irqs+16 ])
        (expr_list:REG_DEAD (reg/v:DI 134 [ sum.583 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 55 50 56 2 arch/arm/kernel/smp.c:443 (set (reg/f:SI 185)
        (plus:SI (reg:SI 152)
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (nil))

(insn 56 55 57 2 arch/arm/kernel/smp.c:443 (set (reg:SI 187 [ <variable>.ipi_irqs+20 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 185)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs+20 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 185)
        (nil)))

(insn 57 56 58 2 arch/arm/kernel/smp.c:443 (set (reg:DI 186 [ <variable>.ipi_irqs+20 ])
        (zero_extend:DI (reg:SI 187 [ <variable>.ipi_irqs+20 ]))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 187 [ <variable>.ipi_irqs+20 ])
        (nil)))

(insn 58 57 64 2 arch/arm/kernel/smp.c:443 (parallel [
            (set (reg/v:DI 137 [ sum ])
                (plus:DI (reg/v:DI 133 [ sum.586 ])
                    (reg:DI 186 [ <variable>.ipi_irqs+20 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 186 [ <variable>.ipi_irqs+20 ])
        (expr_list:REG_DEAD (reg/v:DI 133 [ sum.586 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 64 58 65 2 arch/arm/kernel/smp.c:450 (set (reg:SI 195 [ <variable>.local_timer_irqs ])
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 4 [0x4])) [0 <variable>.local_timer_irqs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 65 64 66 2 arch/arm/kernel/smp.c:450 (set (reg:DI 194 [ <variable>.local_timer_irqs ])
        (zero_extend:DI (reg:SI 195 [ <variable>.local_timer_irqs ]))) 138 {*arm_zero_extendsidi2} (expr_list:REG_DEAD (reg:SI 195 [ <variable>.local_timer_irqs ])
        (nil)))

(insn 66 65 84 2 arch/arm/kernel/smp.c:450 (parallel [
            (set (reg:DI 188)
                (plus:DI (reg/v:DI 137 [ sum ])
                    (reg:DI 194 [ <variable>.local_timer_irqs ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 194 [ <variable>.local_timer_irqs ])
        (expr_list:REG_DEAD (reg/v:DI 137 [ sum ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 84 66 85 2 arch/arm/kernel/smp.c:450 (set (reg:SI 0 r0)
        (subreg:SI (reg:DI 188) 0)) 167 {*arm_movsi_insn} (nil))

(insn 85 84 77 2 arch/arm/kernel/smp.c:450 (set (reg:SI 1 r1 [+4 ])
        (subreg:SI (reg:DI 188) 4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:DI 188)
        (nil)))

(insn 77 85 0 2 arch/arm/kernel/smp.c:450 (use (reg/i:DI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function smp_timer_broadcast (smp_timer_broadcast)[0:1423]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   10 call [r135:SI] argc:0x0
      REG_DEAD: r135:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   10 call [r135:SI] argc:0x0
      REG_DEAD: r135:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(10) *(r[135]+0)
    9 r1:SI=0x2
    7 r135:SI=[r134:SI]
      REG_DEAD: r134:SI
    7 r135:SI=[r134:SI]
      REG_DEAD: r134:SI
found mem(7) *(r[134]+0)
    6 r134:SI=`*.LANCHOR0'


smp_timer_broadcast

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={2d,1u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 143{130d,13u,0e} in 4{3 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 1 [r1] 134 135
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:495 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 9 2 arch/arm/kernel/smp.c:495 (set (reg/f:SI 135 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 134) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))

(insn 9 7 10 2 arch/arm/kernel/smp.c:495 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 0 2 arch/arm/kernel/smp.c:495 (parallel [
            (call (mem:SI (reg/f:SI 135 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 135 [ smp_cross_call ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function broadcast_timer_set_mode (broadcast_timer_set_mode)[0:1424]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2


broadcast_timer_set_mode

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function smp_send_reschedule (smp_send_reschedule)[0:1432]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   20 call [r145:SI] argc:0x0
      REG_DEAD: r145:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   20 call [r145:SI] argc:0x0
      REG_DEAD: r145:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(20) *(r[145]+0)
   19 r1:SI=0x3
   18 r0:SI=r144:SI
      REG_DEAD: r144:SI
   17 r145:SI=[r140:SI]
      REG_DEAD: r140:SI
   17 r145:SI=[r140:SI]
      REG_DEAD: r140:SI
found mem(17) *(r[140]+0)
   16 r144:SI=r133:SI+r143:SI
      REG_DEAD: r143:SI
      REG_DEAD: r133:SI
   15 r143:SI=-r142:SI
      REG_DEAD: r142:SI
   14 r142:SI=r141:SI<<0x2
      REG_DEAD: r141:SI
   13 r141:SI=r135:SI 0>>0x5
      REG_DEAD: r135:SI
   12 r140:SI=`*.LANCHOR0'
   11 r133:SI=r138:SI+r139:SI
      REG_DEAD: r139:SI
      REG_DEAD: r138:SI
      REG_EQUAL: r138:SI+`cpu_bit_bitmap'
   10 r139:SI=`cpu_bit_bitmap'
    9 r138:SI=r137:SI<<0x2
      REG_DEAD: r137:SI
    8 r137:SI=r136:SI+0x1
      REG_DEAD: r136:SI
    8 r137:SI=r136:SI+0x1
      REG_DEAD: r136:SI
found pre add(8) r[137]=r[136]+1
    7 r136:SI=r135:SI&0x1f
    2 r135:SI=r0:SI
      REG_DEAD: r0:SI


smp_send_reschedule

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1d} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 167{141d,25u,1e} in 15{14 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 137 138 139 140 141 142 143 144 145
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 135 136 137 138 139 140 141 142 143 144 145
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:673 (set (reg/v:SI 135 [ cpu ])
        (reg:SI 0 r0 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cpu ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 include/linux/cpumask.h:738 (set (reg:SI 136)
        (and:SI (reg/v:SI 135 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 include/linux/cpumask.h:738 (set (reg:SI 137)
        (plus:SI (reg:SI 136)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 136)
        (nil)))

(insn 9 8 10 2 include/linux/cpumask.h:738 (set (reg:SI 138)
        (ashift:SI (reg:SI 137)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(insn 10 9 11 2 include/linux/cpumask.h:738 (set (reg/f:SI 139)
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 include/linux/cpumask.h:738 (set (reg/v/f:SI 133 [ p ])
        (plus:SI (reg:SI 138)
            (reg/f:SI 139))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_DEAD (reg:SI 138)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 138)
                    (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>))
                (nil)))))

(insn 12 11 13 2 arch/arm/kernel/smp.c:674 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/smp.c:674 (set (reg:SI 141)
        (lshiftrt:SI (reg/v:SI 135 [ cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 135 [ cpu ])
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/smp.c:674 (set (reg:SI 142)
        (ashift:SI (reg:SI 141)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/smp.c:674 (set (reg:SI 143)
        (neg:SI (reg:SI 142))) 127 {*arm_negsi2} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 16 15 17 2 arch/arm/kernel/smp.c:674 (set (reg:SI 144)
        (plus:SI (reg/v/f:SI 133 [ p ])
            (reg:SI 143))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ p ])
            (nil))))

(insn 17 16 18 2 arch/arm/kernel/smp.c:674 (set (reg/f:SI 145 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 140) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))

(insn 18 17 19 2 arch/arm/kernel/smp.c:674 (set (reg:SI 0 r0)
        (reg:SI 144)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 19 18 20 2 arch/arm/kernel/smp.c:674 (set (reg:SI 1 r1)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 0 2 arch/arm/kernel/smp.c:674 (parallel [
            (call (mem:SI (reg/f:SI 145 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 145 [ smp_cross_call ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function setup_profiling_timer (setup_profiling_timer)[0:1434]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   16 use r0:SI
   10 r0:SI=r133:SI
      REG_DEAD: r133:SI
      REG_EQUAL: 0xffffffffffffffea
    6 r133:SI=0xffffffffffffffea


setup_profiling_timer

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} 
;;    total ref usage 23{12d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 10 2 arch/arm/kernel/smp.c:703 (set (reg:SI 133 [ <result> ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))

(insn 10 6 16 2 arch/arm/kernel/smp.c:703 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int -22 [0xffffffffffffffea])
            (nil))))

(insn 16 10 0 2 arch/arm/kernel/smp.c:703 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function smp_send_stop (smp_send_stop)[0:1433]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   13 cc:CC=cmp(r138:SI,0x1)
      REG_DEAD: r138:SI
   12 r138:SI=r0:SI
      REG_DEAD: r0:SI
   11 r0:SI=call [`__sw_hweight32'] argc:0x0
   10 r0:SI=r143:SI
      REG_DEAD: r143:SI
    9 r143:SI=r144:SI&0x3
      REG_DEAD: r144:SI
    8 r144:SI=[r141:SI]
    8 r144:SI=[r141:SI]
found mem(8) *(r[141]+0)
    7 r141:SI=[r142:SI]
      REG_DEAD: r142:SI
      REG_EQUAL: [`cpu_online_mask']
    7 r141:SI=[r142:SI]
      REG_DEAD: r142:SI
      REG_EQUAL: [`cpu_online_mask']
found mem(7) *(r[142]+0)
    6 r142:SI=`cpu_online_mask'


starting bb 3
   31 call [r150:SI] argc:0x0
      REG_DEAD: r150:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   31 call [r150:SI] argc:0x0
      REG_DEAD: r150:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(31) *(r[150]+0)
   30 r1:SI=0x6
   29 r0:SI=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: sfp:SI-0x4
   28 r150:SI=[r148:SI]
      REG_DEAD: r148:SI
      REG_EQUAL: [`*.LANCHOR0']
   28 r150:SI=[r148:SI]
      REG_DEAD: r148:SI
      REG_EQUAL: [`*.LANCHOR0']
found mem(28) *(r[148]+0)
   26 r148:SI=`*.LANCHOR0'
   25 call [`_clear_bit'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   24 r1:SI=r140:SI
      REG_EQUAL: sfp:SI-0x4
   23 r0:SI=[r146:SI+0x14]
      REG_DEAD: r146:SI
   23 r0:SI=[r146:SI+0x14]
      REG_DEAD: r146:SI
found mem(23) *(r[146]+20)
   22 r146:SI=r147:SI&0xffffffffffffffc0
      REG_DEAD: r147:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   21 r147:SI=sp:SI&0xffffffffffffe03f
   19 r140:SI=sfp:SI-0x4
   19 r140:SI=sfp:SI-0x4
found pre add(19) r[140]=r[25]+-4
   17 [sfp:SI-0x4]=r145:SI
      REG_DEAD: r145:SI
   17 [sfp:SI-0x4]=r145:SI
      REG_DEAD: r145:SI
found mem(17) *(r[25]+-4)
   19 r140:SI=sfp:SI-0x4
found post add(19) r[140]=r[25]+-4
trying SIMPLE_PRE_DEC
rescanning insn with uid = 17.
deleting insn with uid = 17.
scanning new insn with uid = 96.
deleting insn with uid = 19.
inserting mov    96 r140:SI=sfp:SI
****success    17 [--r140:SI]=r145:SI
      REG_INC: r140:SI
      REG_DEAD: r145:SI
   16 r145:SI=[r141:SI]
   16 r145:SI=[r141:SI]
found mem(16) *(r[141]+0)


starting bb 3
   31 call [r150:SI] argc:0x0
      REG_DEAD: r150:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   31 call [r150:SI] argc:0x0
      REG_DEAD: r150:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(31) *(r[150]+0)
   30 r1:SI=0x6
   29 r0:SI=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: sfp:SI-0x4
   28 r150:SI=[r148:SI]
      REG_DEAD: r148:SI
      REG_EQUAL: [`*.LANCHOR0']
   28 r150:SI=[r148:SI]
      REG_DEAD: r148:SI
      REG_EQUAL: [`*.LANCHOR0']
found mem(28) *(r[148]+0)
   26 r148:SI=`*.LANCHOR0'
   25 call [`_clear_bit'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   24 r1:SI=r140:SI
      REG_EQUAL: sfp:SI-0x4
   23 r0:SI=[r146:SI+0x14]
      REG_DEAD: r146:SI
   23 r0:SI=[r146:SI+0x14]
      REG_DEAD: r146:SI
found mem(23) *(r[146]+20)
   22 r146:SI=r147:SI&0xffffffffffffffc0
      REG_DEAD: r147:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   21 r147:SI=sp:SI&0xffffffffffffe03f
   17 [--r140:SI]=r145:SI
      REG_INC: r140:SI
      REG_DEAD: r145:SI
   96 r140:SI=sfp:SI
   16 r145:SI=[r141:SI]
   16 r145:SI=[r141:SI]
found mem(16) *(r[141]+0)


starting bb 4
   34 r139:SI=0xf4240


starting bb 5
   40 call [`__udelay'] argc:0x0
      REG_DEAD: r0:SI
   95 r0:SI=0x1
   38 r139:SI=r139:SI-0x1


starting bb 6
   48 cc:CC=cmp(r135:SI,0x1)
      REG_DEAD: r135:SI
   47 r135:SI=r0:SI
      REG_DEAD: r0:SI
   46 r0:SI=call [`__sw_hweight32'] argc:0x0
   45 r0:SI=r151:SI
      REG_DEAD: r151:SI
   44 r151:SI=r152:SI&0x3
      REG_DEAD: r152:SI
   43 r152:SI=[r141:SI]
   43 r152:SI=[r141:SI]
found mem(43) *(r[141]+0)


starting bb 7
   52 cc:CC=cmp(r139:SI,0x0)


starting bb 8
   61 cc:CC=cmp(r134:SI,0x1)
      REG_DEAD: r134:SI
   60 r134:SI=r0:SI
      REG_DEAD: r0:SI
   59 r0:SI=call [`__sw_hweight32'] argc:0x0
   58 r0:SI=r153:SI
      REG_DEAD: r153:SI
   57 r153:SI=r154:SI&0x3
      REG_DEAD: r154:SI
   56 r154:SI=[r141:SI]
      REG_DEAD: r141:SI
   56 r154:SI=[r141:SI]
      REG_DEAD: r141:SI
found mem(56) *(r[141]+0)


starting bb 9
   66 r0:SI=call [`printk'] argc:0x0
      REG_UNUSED: r0:SI
   65 r0:SI=`*.LC0'
      REG_EQUAL: `*.LC0'


starting bb 10


smp_send_stop

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={15d,10u} r1={10d,2u} r2={8d} r3={8d} r11={1d,10u} r12={8d} r13={1d,18u,1d} r14={8d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={11d,4u} r25={1d,11u,2d} r26={1d,9u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r134={1d,1u} r135={1d,1u} r138={1d,1u} r139={2d,2u} r140={2d,3u} r141={1d,4u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} 
;;    total ref usage 954{862d,89u,3e} in 44{37 regular + 7 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 138 141 142 143 144
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:681 (set (reg/f:SI 142)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:681 (set (reg/f:SI 141 [ cpu_online_mask.449 ])
        (mem/u/f/c/i:SI (reg/f:SI 142) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>) [0 cpu_online_mask+0 S4 A32])
            (nil))))

(insn 8 7 9 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 144 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 141 [ cpu_online_mask.449 ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 143)
        (and:SI (reg:SI 144 [ <variable>.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 144 [ <variable>.bits ])
        (nil)))

(insn 10 9 11 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 0 r0)
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(call_insn 11 10 12 2 include/asm-generic/bitops/arch_hweight.h:8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__sw_hweight32") [flags 0x41] <function_decl 0x5118aa00 __sw_hweight32>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 12 11 13 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 138 [ D.26722 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/smp.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.26722 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ D.26722 ])
        (nil)))

(jump_insn 14 13 15 2 arch/arm/kernel/smp.c:681 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  3 [52.5%]  (fallthru)
;; Succ edge  4 [47.5%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 145 146 147 148 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 0 [r0] 1 [r1] 140 145 146 147 148 150
;; live  kill	 14 [lr]

;; Pred edge  2 [52.5%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 96 3 arch/arm/kernel/smp.c:682 (set (reg:SI 145)
        (mem/s:SI (reg/f:SI 141 [ cpu_online_mask.449 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 96 16 17 3 arch/arm/kernel/smp.c:682 (set (reg/f:SI 140 [ mask.450 ])
        (reg/f:SI 25 sfp)) -1 (nil))

(insn 17 96 21 3 arch/arm/kernel/smp.c:682 (set (mem/s/c:SI (pre_dec:SI (reg/f:SI 140 [ mask.450 ])) [0 mask+0 S4 A32])
        (reg:SI 145)) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 140 [ mask.450 ])
        (expr_list:REG_DEAD (reg:SI 145)
            (nil))))

(insn 21 17 22 3 include/linux/cpumask.h:848 (set (reg:SI 147)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 22 21 23 3 include/linux/cpumask.h:848 (set (reg:SI 146)
        (and:SI (reg:SI 147)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 23 22 24 3 include/linux/cpumask.h:848 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg:SI 146)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 24 23 25 3 include/linux/cpumask.h:848 (set (reg:SI 1 r1)
        (reg/f:SI 140 [ mask.450 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(call_insn 25 24 26 3 include/linux/cpumask.h:848 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 26 25 28 3 arch/arm/kernel/smp.c:685 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 28 26 29 3 arch/arm/kernel/smp.c:685 (set (reg/f:SI 150 [ smp_cross_call ])
        (mem/f/c/i:SI (reg/f:SI 148) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 148)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 smp_cross_call+0 S4 A32])
            (nil))))

(insn 29 28 30 3 arch/arm/kernel/smp.c:685 (set (reg:SI 0 r0)
        (reg/f:SI 140 [ mask.450 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140 [ mask.450 ])
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))

(insn 30 29 31 3 arch/arm/kernel/smp.c:685 (set (reg:SI 1 r1)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 32 3 arch/arm/kernel/smp.c:685 (parallel [
            (call (mem:SI (reg/f:SI 150 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 150 [ smp_cross_call ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u37(11){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 139
;; live  kill	

;; Pred edge  2 [47.5%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 32 31 33 4 34 "" [1 uses])

(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 51 4 arch/arm/kernel/smp.c:685 (set (reg/v:SI 139 [ timeout ])
        (const_int 1000000 [0xf4240])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  gen 	 0 [r0] 139
;; live  kill	 14 [lr]

;; Pred edge  7 [95.5%] 
(code_label 51 34 37 5 37 "" [1 uses])

(note 37 51 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 95 5 arch/arm/kernel/smp.c:690 discrim 2 (set (reg/v:SI 139 [ timeout ])
        (plus:SI (reg/v:SI 139 [ timeout ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 95 38 40 5 arch/arm/kernel/smp.c:691 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 40 95 41 5 arch/arm/kernel/smp.c:691 (parallel [
            (call (mem:SI (symbol_ref:SI ("__udelay") [flags 0x41] <function_decl 0x10e39780 __udelay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141


;; Succ edge  6 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 151 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  gen 	 0 [r0] 24 [cc] 135 151 152
;; live  kill	 14 [lr]

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru,dfs_back)
(code_label 41 40 42 6 35 "" [0 uses])

(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 6 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 152 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 141 [ cpu_online_mask.449 ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 6 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 151)
        (and:SI (reg:SI 152 [ <variable>.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 152 [ <variable>.bits ])
        (nil)))

(insn 45 44 46 6 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 0 r0)
        (reg:SI 151)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(call_insn 46 45 47 6 include/asm-generic/bitops/arch_hweight.h:8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__sw_hweight32") [flags 0x41] <function_decl 0x5118aa00 __sw_hweight32>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 47 46 48 6 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 135 [ D.26850 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 48 47 49 6 arch/arm/kernel/smp.c:690 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.26850 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.26850 ])
        (nil)))

(jump_insn 49 48 50 6 arch/arm/kernel/smp.c:690 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141


;; Succ edge  7 [95.5%]  (fallthru)
;; Succ edge  8 [4.5%]  (loop_exit)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [95.5%]  (fallthru)
(note 50 49 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 53 7 arch/arm/kernel/smp.c:690 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ timeout ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 7 arch/arm/kernel/smp.c:690 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 7 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141


;; Succ edge  5 [95.5%] 
;; Succ edge  8 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 153 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 0 [r0] 24 [cc] 134 153 154
;; live  kill	 14 [lr]

;; Pred edge  6 [4.5%]  (loop_exit)
;; Pred edge  7 [4.5%]  (fallthru,loop_exit)
(code_label 54 53 55 8 36 "" [1 uses])

(note 55 54 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 8 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 154 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 141 [ cpu_online_mask.449 ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141 [ cpu_online_mask.449 ])
        (nil)))

(insn 57 56 58 8 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 153)
        (and:SI (reg:SI 154 [ <variable>.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 154 [ <variable>.bits ])
        (nil)))

(insn 58 57 59 8 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 0 r0)
        (reg:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 153)
        (nil)))

(call_insn 59 58 60 8 include/asm-generic/bitops/arch_hweight.h:8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__sw_hweight32") [flags 0x41] <function_decl 0x5118aa00 __sw_hweight32>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 60 59 61 8 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 134 [ D.26969 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 61 60 62 8 arch/arm/kernel/smp.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.26969 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.26969 ])
        (nil)))

(jump_insn 62 61 63 8 arch/arm/kernel/smp.c:693 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  9 [0.0%]  (fallthru)
;; Succ edge  10 [100.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  8 [0.0%]  (fallthru)
(note 63 62 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 65 63 66 9 arch/arm/kernel/smp.c:694 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x115aa400>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x115aa400>)
        (nil)))

(call_insn 66 65 72 9 arch/arm/kernel/smp.c:694 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 72 66 75 10 39 "" [1 uses])

(note 75 72 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function ipi_timer (ipi_timer)[0:1420]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   18 call [`irq_exit'] argc:0x0
   17 call [r142:SI] argc:0x0
      REG_DEAD: r142:SI
      REG_DEAD: r0:SI
   17 call [r142:SI] argc:0x0
      REG_DEAD: r142:SI
      REG_DEAD: r0:SI
found mem(17) *(r[142]+0)
   16 r0:SI=r135:SI
      REG_DEAD: r135:SI
   15 r142:SI=[r134:SI+r141:SI]
      REG_DEAD: r141:SI
      REG_DEAD: r134:SI
   15 r142:SI=[r134:SI+r141:SI]
      REG_DEAD: r141:SI
      REG_DEAD: r134:SI
found mem(15) *(r[134]+r[141])
   14 call [`irq_enter'] argc:0x0
   13 r135:SI=r134:SI+r141:SI
   12 r141:SI=[r140:SI*0x4+r137:SI]
      REG_DEAD: r140:SI
      REG_DEAD: r137:SI
   11 r140:SI=[r138:SI+0x14]
      REG_DEAD: r138:SI
   11 r140:SI=[r138:SI+0x14]
      REG_DEAD: r138:SI
found mem(11) *(r[138]+20)
   10 r138:SI=r139:SI&0xffffffffffffffc0
      REG_DEAD: r139:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
    9 r139:SI=sp:SI&0xffffffffffffe03f
    8 r137:SI=`__per_cpu_offset'
    6 r134:SI=asm_operands
      REG_DEAD: r136:SI
    5 r136:SI=`*.LANCHOR1'


ipi_timer

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={5d,1u} r1={4d} r2={4d} r3={4d} r11={1d,2u} r12={4d} r13={1d,6u,1d} r14={3d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={1d,2u} r26={1d,1u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r134={1d,2u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} 
;;    total ref usage 395{370d,24u,1e} in 13{10 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136 137 138 139 140 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 135 136 137 138 139 140 141 142
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/smp.c:459 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 arch/arm/kernel/smp.c:459 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 136)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8548355)) -1 (expr_list:REG_DEAD (reg/f:SI 136)
        (nil)))

(insn 8 6 9 2 arch/arm/kernel/smp.c:459 (set (reg/f:SI 137)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:459 (set (reg:SI 139)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp.c:459 (set (reg:SI 138)
        (and:SI (reg:SI 139)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 11 10 12 2 arch/arm/kernel/smp.c:459 (set (reg:SI 140 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 138)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/smp.c:459 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 140 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 137)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 137)
            (nil))))

(insn 13 12 14 2 arch/arm/kernel/smp.c:459 (set (reg/v/f:SI 135 [ evt ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 141))) 4 {*arm_addsi3} (nil))

(call_insn 14 13 15 2 arch/arm/kernel/smp.c:460 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_enter") [flags 0x41] <function_decl 0x11007f80 irq_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 15 14 16 2 arch/arm/kernel/smp.c:461 (set (reg/f:SI 142 [ <variable>.event_handler ])
        (mem/s/f/j:SI (plus:SI (reg/v:SI 134 [ __ptr ])
                (reg:SI 141)) [0 <variable>.event_handler+0 S4 A256])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg/v:SI 134 [ __ptr ])
            (nil))))

(insn 16 15 17 2 arch/arm/kernel/smp.c:461 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ evt ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ evt ])
        (nil)))

(call_insn 17 16 18 2 arch/arm/kernel/smp.c:461 (parallel [
            (call (mem:SI (reg/f:SI 142 [ <variable>.event_handler ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 142 [ <variable>.event_handler ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn/j 18 17 0 2 arch/arm/kernel/smp.c:462 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_exit") [flags 0x41] <function_decl 0x11017000 irq_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function do_IPI (do_IPI)[0:1431]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   30 cc:CC=cmp(r165:SI,0x5)
   29 r165:SI=r149:SI-0x2
   29 r165:SI=r149:SI-0x2
found pre add(29) r[165]=r[149]+-2
   28 [r141:SI+r158:SI]=r150:SI
      REG_DEAD: r158:SI
      REG_DEAD: r141:SI
   28 [r141:SI+r158:SI]=r150:SI
      REG_DEAD: r158:SI
      REG_DEAD: r141:SI
found mem(28) *(r[141]+r[158])
   19 r146:SI=[r141:SI+r158:SI]
   19 r146:SI=[r141:SI+r158:SI]
found mem(19) *(r[141]+r[158])
   18 r158:SI=[r147:SI*0x4+r154:SI]
      REG_DEAD: r154:SI
      REG_EQUAL: [r147:SI*0x4+`__per_cpu_offset']
   14 r154:SI=`__per_cpu_offset'
   12 r141:SI=asm_operands
      REG_DEAD: r153:SI
   11 r153:SI=`__irq_regs'
   10 r147:SI=[r151:SI+0x14]
      REG_DEAD: r151:SI
   10 r147:SI=[r151:SI+0x14]
      REG_DEAD: r151:SI
found mem(10) *(r[151]+20)
    9 r151:SI=r152:SI&0xffffffffffffffc0
      REG_DEAD: r152:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
    8 r152:SI=sp:SI&0xffffffffffffe03f
    3 r150:SI=r1:SI
      REG_DEAD: r1:SI
    2 r149:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   50 [r171:SI+0x8]=r181:SI
      REG_DEAD: r181:SI
      REG_DEAD: r171:SI
   50 [r171:SI+0x8]=r181:SI
      REG_DEAD: r181:SI
      REG_DEAD: r171:SI
found mem(50) *(r[171]+8)
   49 r181:SI=r180:SI+0x1
      REG_DEAD: r180:SI
   49 r181:SI=r180:SI+0x1
      REG_DEAD: r180:SI
found pre add(49) r[181]=r[180]+1
   48 r180:SI=[r171:SI+0x8]
   48 r180:SI=[r171:SI+0x8]
found mem(48) *(r[171]+8)
   39 r171:SI=r166:SI+r170:SI
      REG_DEAD: r170:SI
      REG_DEAD: r166:SI
      REG_EQUAL: r170:SI+`irq_stat'
   38 r170:SI=r168:SI<<0x2
      REG_DEAD: r168:SI
   36 r168:SI=r167:SI+r165:SI
      REG_DEAD: r167:SI
      REG_DEAD: r165:SI
   35 r167:SI=r147:SI<<0x3
   34 r166:SI=`irq_stat'


starting bb 4
   53 r182:SI=r149:SI-0x2


starting bb 5
   60 call [`ipi_timer'] argc:0x0
      REG_EH_REGION: 0x0


starting bb 6
   65 call [`scheduler_ipi'] argc:0x0


starting bb 7
   72 call [`irq_exit'] argc:0x0
   71 call [`generic_smp_call_function_interrupt'] argc:0x0
   70 call [`irq_enter'] argc:0x0


starting bb 8
   79 call [`irq_exit'] argc:0x0
   78 call [`generic_smp_call_function_single_interrupt'] argc:0x0
   77 call [`irq_enter'] argc:0x0


starting bb 9
   87 cc:CC=cmp(r184:SI,0x1)
      REG_DEAD: r184:SI
   86 r184:SI=[r183:SI]
      REG_DEAD: r183:SI
      REG_EQUAL: [`system_state']
   86 r184:SI=[r183:SI]
      REG_DEAD: r183:SI
      REG_EQUAL: [`system_state']
found mem(86) *(r[183]+0)
   85 r183:SI=`system_state'
   84 call [`irq_enter'] argc:0x0


starting bb 10
  102 call [`_raw_spin_unlock'] argc:0x0
      REG_DEAD: r0:SI
  101 r0:SI=const(`*.LANCHOR0'+0x4)
      REG_EQUAL: const(`*.LANCHOR0'+0x4)
   98 call [`dump_stack'] argc:0x0
   97 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   96 r1:SI=r147:SI
   95 r0:SI=`*.LC1'
      REG_EQUAL: `*.LC1'
   93 call [`_raw_spin_lock'] argc:0x0
      REG_DEAD: r0:SI
   92 r0:SI=const(`*.LANCHOR0'+0x4)
      REG_EQUAL: const(`*.LANCHOR0'+0x4)


starting bb 11
  109 {asm_operands;clobber cc:QI;clobber [scratch];}
      REG_UNUSED: cc:QI
  108 {asm_operands;clobber cc:QI;clobber [scratch];}
      REG_UNUSED: cc:QI
  107 call [`set_cpu_online'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
  106 r1:SI=0x0
  105 r0:SI=r147:SI
      REG_DEAD: r147:SI


starting bb 12
  111 {asm_operands;clobber [scratch];}


starting bb 13
  131 cc:CC=cmp(r199:SI,0x0)
      REG_DEAD: r199:SI
  130 r199:SI=r198:SI&0x1
      REG_DEAD: r198:SI
  129 r198:SI=r138:SI 0>>r197:SI
      REG_DEAD: r197:SI
      REG_DEAD: r138:SI
  128 r197:SI=r147:SI&0x1f
  127 r138:SI=[r195:SI*0x4+r191:SI]
      REG_DEAD: r195:SI
      REG_EQUAL: [r195:SI*0x4+const(`*.LANCHOR0'+0xc)]
  124 r195:SI=r193:SI>>0x5
      REG_DEAD: r193:SI
      REG_EQUAL: r147:SI/0x20
  123 r193:SI={(cc:CC<0x0)?r194:SI:r147:SI}
      REG_DEAD: r194:SI
      REG_DEAD: cc:CC
  122 cc:CC=cmp(r147:SI,0x0)
  121 r194:SI=r147:SI+0x1f
  121 r194:SI=r147:SI+0x1f
found pre add(121) r[194]=r[147]+31
  119 r191:SI=const(`*.LANCHOR0'+0xc)
      REG_EQUAL: const(`*.LANCHOR0'+0xc)


starting bb 14
  153 call [`_clear_bit'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
  152 r1:SI=r191:SI
      REG_DEAD: r191:SI
      REG_EQUAL: const(`*.LANCHOR0'+0xc)
  151 r0:SI=r147:SI
      REG_DEAD: r147:SI
  147 call [`_raw_spin_unlock'] argc:0x0
      REG_DEAD: r0:SI
  146 r0:SI=r191:SI+0x4
      REG_EQUAL: const(`*.LANCHOR0'+0x10)
  146 r0:SI=r191:SI+0x4
      REG_EQUAL: const(`*.LANCHOR0'+0x10)
found pre add(146) r[0]=r[191]+4
  143 call [`show_regs'] argc:0x0
      REG_DEAD: r0:SI
  142 r0:SI=r150:SI
      REG_DEAD: r150:SI
  141 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
  140 r1:SI=r147:SI
  139 r0:SI=`*.LC2'
      REG_EQUAL: `*.LC2'
  137 call [`_raw_spin_lock'] argc:0x0
      REG_DEAD: r0:SI
  136 r0:SI=r191:SI+0x4
      REG_EQUAL: const(`*.LANCHOR0'+0x10)
  136 r0:SI=r191:SI+0x4
      REG_EQUAL: const(`*.LANCHOR0'+0x10)
found pre add(136) r[0]=r[191]+4


starting bb 15
  162 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
  161 r2:SI=r149:SI
      REG_DEAD: r149:SI
  160 r1:SI=r147:SI
      REG_DEAD: r147:SI
  159 r0:SI=`*.LC3'
      REG_EQUAL: `*.LC3'


starting bb 16
  175 [r134:SI+r213:SI]=r146:SI
      REG_DEAD: r213:SI
      REG_DEAD: r146:SI
      REG_DEAD: r134:SI
  175 [r134:SI+r213:SI]=r146:SI
      REG_DEAD: r213:SI
      REG_DEAD: r146:SI
      REG_DEAD: r134:SI
found mem(175) *(r[134]+r[213])
  174 r213:SI=[r212:SI*0x4+r209:SI]
      REG_DEAD: r212:SI
      REG_DEAD: r209:SI
      REG_EQUAL: [r212:SI*0x4+`__per_cpu_offset']
  173 r212:SI=[r210:SI+0x14]
      REG_DEAD: r210:SI
  173 r212:SI=[r210:SI+0x14]
      REG_DEAD: r210:SI
found mem(173) *(r[210]+20)
  172 r210:SI=r211:SI&0xffffffffffffffc0
      REG_DEAD: r211:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
  171 r211:SI=sp:SI&0xffffffffffffe03f
  170 r209:SI=`__per_cpu_offset'
  168 r134:SI=asm_operands
      REG_DEAD: r208:SI
  167 r208:SI=`__irq_regs'


do_IPI

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={31d,11u} r1={26d,6u} r2={22d,1u} r3={21d} r11={1d,16u} r12={21d} r13={1d,38u,2d} r14={21d,1u} r15={20d} r16={20d} r17={20d} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={27d,4u} r25={1d,16u} r26={1d,15u} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r32={20d} r33={20d} r34={20d} r35={20d} r36={20d} r37={20d} r38={20d} r39={20d} r40={20d} r41={20d} r42={20d} r43={20d} r44={20d} r45={20d} r46={20d} r47={20d} r48={20d} r49={20d} r50={20d} r51={20d} r52={20d} r53={20d} r54={20d} r55={20d} r56={20d} r57={20d} r58={20d} r59={20d} r60={20d} r61={20d} r62={20d} r63={20d} r64={20d} r65={20d} r66={20d} r67={20d} r68={20d} r69={20d} r70={20d} r71={20d} r72={20d} r73={20d} r74={20d} r75={20d} r76={20d} r77={20d} r78={20d} r79={20d} r80={20d} r81={20d} r82={20d} r83={20d} r84={20d} r85={20d} r86={20d} r87={20d} r88={20d} r89={20d} r90={20d} r91={20d} r92={20d} r93={20d} r94={20d} r95={20d} r96={20d} r97={20d} r98={20d} r99={20d} r100={20d} r101={20d} r102={20d} r103={20d} r104={20d} r105={20d} r106={20d} r107={20d} r108={20d} r109={20d} r110={20d} r111={20d} r112={20d} r113={20d} r114={20d} r115={20d} r116={20d} r117={20d} r118={20d} r119={20d} r120={20d} r121={20d} r122={20d} r123={20d} r124={20d} r125={20d} r126={20d} r127={20d} r134={1d,1u} r138={1d,1u} r141={1d,2u} r146={1d,1u} r147={1d,11u,2d} r149={1d,3u} r150={1d,2u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r158={1d,2u} r165={1d,2u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u,1d} r171={1d,2u} r180={1d,1u} r181={1d,1u} r182={1d,2u} r183={1d,1u} r184={1d,1u} r191={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u,1d} r197={1d,1u} r198={1d,1u} r199={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u} 
;;    total ref usage 2581{2409d,165u,7e} in 86{66 regular + 20 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 141 146 147 149 150 151 152 153 154 158 165
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 141 146 147 149 150 151 152 153 154 158 165
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/smp.c:626 (set (reg/v:SI 149 [ ipinr ])
        (reg:SI 0 r0 [ ipinr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ ipinr ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/smp.c:626 (set (reg/v/f:SI 150 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ regs ])
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 arch/arm/kernel/smp.c:627 (set (reg:SI 152)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:627 (set (reg:SI 151)
        (and:SI (reg:SI 152)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/smp.c:627 (set (reg/v:SI 147 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 151)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 11 10 12 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/f:SI 153)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x11361780 __irq_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 14 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/v:SI 141 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 153)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8579566)) -1 (expr_list:REG_DEAD (reg/f:SI 153)
        (nil)))

(insn 14 12 18 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/f:SI 154)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 18 14 19 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 147 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 154)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 154)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 147 [ cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 19 18 28 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/v/f:SI 146 [ old_regs ])
        (mem/f:SI (plus:SI (reg/v:SI 141 [ __ptr ])
                (reg:SI 158)) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 19 29 2 include/asm-generic/irq_regs.h:33 discrim 4 (set (mem/f:SI (plus:SI (reg/v:SI 141 [ __ptr ])
                (reg:SI 158)) [0 S4 A32])
        (reg/v/f:SI 150 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg/v:SI 141 [ __ptr ])
            (nil))))

(insn 29 28 30 2 arch/arm/kernel/smp.c:630 (set (reg:SI 165)
        (plus:SI (reg/v:SI 149 [ ipinr ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 30 29 31 2 arch/arm/kernel/smp.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 5 [0x5]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 32 2 arch/arm/kernel/smp.c:630 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150 165
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150 165


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 165
;; lr  def 	 166 167 168 170 171 180 181
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150 165
;; live  gen 	 166 167 168 170 171 180 181
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 32 31 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 34 32 35 3 arch/arm/kernel/smp.c:631 (set (reg/f:SI 166)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 arch/arm/kernel/smp.c:631 (set (reg:SI 167)
        (ashift:SI (reg/v:SI 147 [ cpu ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 36 35 38 3 arch/arm/kernel/smp.c:631 (set (reg:SI 168)
        (plus:SI (reg:SI 167)
            (reg:SI 165))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg:SI 165)
            (nil))))

(insn 38 36 39 3 arch/arm/kernel/smp.c:631 (set (reg:SI 170)
        (ashift:SI (reg:SI 168)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(insn 39 38 48 3 arch/arm/kernel/smp.c:631 (set (reg:SI 171)
        (plus:SI (reg/f:SI 166)
            (reg:SI 170))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg/f:SI 166)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 170)
                    (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
                (nil)))))

(insn 48 39 49 3 arch/arm/kernel/smp.c:631 (set (reg:SI 180)
        (mem/s/j:SI (plus:SI (reg:SI 171)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 3 arch/arm/kernel/smp.c:631 (set (reg:SI 181)
        (plus:SI (reg:SI 180)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(insn 50 49 51 3 arch/arm/kernel/smp.c:631 (set (mem/s/j:SI (plus:SI (reg:SI 171)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs S4 A32])
        (reg:SI 181)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg:SI 171)
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u37(11){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 182
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150
;; live  gen 	 182
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 51 50 52 4 48 "" [1 uses])

(note 52 51 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 4 arch/arm/kernel/smp.c:633 (set (reg:SI 182)
        (plus:SI (reg/v:SI 149 [ ipinr ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(jump_insn 54 53 58 4 arch/arm/kernel/smp.c:633 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 182)
                        (const_int 5 [0x5]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 182)
                                (const_int 4 [0x4]))
                            (label_ref 55)) [0 S4 A32])
                    (label_ref 156)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 55))
        ]) 265 {arm_casesi_internal} (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (insn_list:REG_LABEL_TARGET 156 (nil)))))
;; End of basic block 4 -> ( 15 5 6 7 8 9 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 149 150


;; Succ edge  15 [14.3%] 
;; Succ edge  5 [14.3%] 
;; Succ edge  6 [14.3%] 
;; Succ edge  7 [14.3%] 
;; Succ edge  8 [14.3%] 
;; Succ edge  9 [14.3%] 
;; Succ edge  13 [14.3%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  4 [14.3%] 
(code_label 58 54 59 5 50 "" [1 uses])

(note 59 58 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(call_insn 60 59 63 5 arch/arm/kernel/smp.c:635 (parallel [
            (call (mem:SI (symbol_ref:SI ("ipi_timer") [flags 0x3] <function_decl 0x1153a600 ipi_timer>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 5 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  4 [14.3%] 
(code_label 63 60 64 6 51 "" [1 uses])

(note 64 63 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(call_insn 65 64 68 6 arch/arm/kernel/smp.c:639 (parallel [
            (call (mem:SI (symbol_ref:SI ("scheduler_ipi") [flags 0x41] <function_decl 0x10fde900 scheduler_ipi>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 6 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  4 [14.3%] 
(code_label 68 65 69 7 52 "" [1 uses])

(note 69 68 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(call_insn 70 69 71 7 arch/arm/kernel/smp.c:643 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_enter") [flags 0x41] <function_decl 0x11007f80 irq_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 71 70 72 7 arch/arm/kernel/smp.c:644 (parallel [
            (call (mem:SI (symbol_ref:SI ("generic_smp_call_function_interrupt") [flags 0x41] <function_decl 0x10c9fd80 generic_smp_call_function_interrupt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 72 71 75 7 arch/arm/kernel/smp.c:645 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_exit") [flags 0x41] <function_decl 0x11017000 irq_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 7 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  4 [14.3%] 
(code_label 75 72 76 8 53 "" [1 uses])

(note 76 75 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(call_insn 77 76 78 8 arch/arm/kernel/smp.c:649 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_enter") [flags 0x41] <function_decl 0x11007f80 irq_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 78 77 79 8 arch/arm/kernel/smp.c:650 (parallel [
            (call (mem:SI (symbol_ref:SI ("generic_smp_call_function_single_interrupt") [flags 0x41] <function_decl 0x10c9fd00 generic_smp_call_function_single_interrupt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 79 78 82 8 arch/arm/kernel/smp.c:651 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_exit") [flags 0x41] <function_decl 0x11017000 irq_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 8 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 183 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 24 [cc] 183 184
;; live  kill	 14 [lr]

;; Pred edge  4 [14.3%] 
(code_label 82 79 83 9 54 "" [1 uses])

(note 83 82 84 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(call_insn 84 83 85 9 arch/arm/kernel/smp.c:655 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_enter") [flags 0x41] <function_decl 0x11007f80 irq_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 85 84 86 9 arch/arm/kernel/smp.c:553 (set (reg/f:SI 183)
        (symbol_ref:SI ("system_state") [flags 0xc0] <var_decl 0x10a76d20 system_state>)) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 9 arch/arm/kernel/smp.c:553 (set (reg:SI 184 [ system_state ])
        (mem/c/i:SI (reg/f:SI 183) [0 system_state+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("system_state") [flags 0xc0] <var_decl 0x10a76d20 system_state>) [0 system_state+0 S4 A32])
            (nil))))

(insn 87 86 88 9 arch/arm/kernel/smp.c:553 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184 [ system_state ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184 [ system_state ])
        (nil)))

(jump_insn 88 87 89 9 arch/arm/kernel/smp.c:553 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  10 [0.0%]  (fallthru)
;; Succ edge  11 [100.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u76(11){ }u77(13){ }u78(25){ }u79(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  9 [0.0%]  (fallthru)
(note 89 88 92 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 92 89 93 10 include/linux/spinlock.h:285 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn 93 92 95 10 include/linux/spinlock.h:285 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock") [flags 0x41] <function_decl 0x10ad9a80 _raw_spin_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 95 93 96 10 arch/arm/kernel/smp.c:556 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11655de0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11655de0>)
        (nil)))

(insn 96 95 97 10 arch/arm/kernel/smp.c:556 (set (reg:SI 1 r1)
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 97 96 98 10 arch/arm/kernel/smp.c:556 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 98 97 101 10 arch/arm/kernel/smp.c:557 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_stack") [flags 0x41] <function_decl 0x10a57d80 dump_stack>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 101 98 102 10 include/linux/spinlock.h:325 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn 102 101 103 10 include/linux/spinlock.h:325 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock") [flags 0x41] <function_decl 0x10ad9f00 _raw_spin_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u89(11){ }u90(13){ }u91(25){ }u92(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 103 102 104 11 58 "" [1 uses])

(note 104 103 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 11 arch/arm/kernel/smp.c:561 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ cpu ])
        (nil)))

(insn 106 105 107 11 arch/arm/kernel/smp.c:561 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 107 106 108 11 arch/arm/kernel/smp.c:561 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_cpu_online") [flags 0x41] <function_decl 0x10c85600 set_cpu_online>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 108 107 109 11 arch/arm/kernel/smp.c:563 (parallel [
            (asm_operands/v ("cpsid f	@ __clf") ("") 0 []
                 [] 8561633)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 109 108 112 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:35 (parallel [
            (asm_operands/v ("	cpsid i			@ arch_local_irq_disable") ("") 0 []
                 [] 1105528)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru,dfs_back)
(code_label 112 109 110 12 59 "" [0 uses])

(note 110 112 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 115 12 arch/arm/kernel/smp.c:567 discrim 1 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 8579562)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 12 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 138 191 193 194 195 197 198 199
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 150
;; live  gen 	 24 [cc] 138 191 193 194 195 197 198 199
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 115 111 116 13 55 "" [1 uses])

(note 116 115 119 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 119 116 121 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 191)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(insn 121 119 122 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 194)
        (plus:SI (reg/v:SI 147 [ cpu ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(insn 122 121 123 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ cpu ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 123 122 124 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 193 [ cpu.442 ])
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 194)
            (reg/v:SI 147 [ cpu ]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))

(insn 124 123 127 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 195)
        (ashiftrt:SI (reg:SI 193 [ cpu.442 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 193 [ cpu.442 ])
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 147 [ cpu ])
                (const_int 32 [0x20]))
            (nil))))

(insn 127 124 128 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.27147 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 195)
                    (const_int 4 [0x4]))
                (reg/f:SI 191)) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_EQUAL (mem/v:SI (plus:SI (mult:SI (reg:SI 195)
                        (const_int 4 [0x4]))
                    (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 12 [0xc])))) [0 S4 A32])
            (nil))))

(insn 128 127 129 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 197)
        (and:SI (reg/v:SI 147 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 129 128 130 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 198)
        (lshiftrt:SI (reg:SI 138 [ D.27147 ])
            (reg:SI 197))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_DEAD (reg:SI 138 [ D.27147 ])
            (nil))))

(insn 130 129 131 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 199)
        (and:SI (reg:SI 198)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 131 130 132 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 199)
        (nil)))

(jump_insn 132 131 133 13 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 163)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 150 191
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 150 191


;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  16 [100.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 150 191
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 150 191
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 150 191
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  13 [0.0%]  (fallthru)
(note 133 132 136 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 136 133 137 14 arch/arm/kernel/smp.c:614 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 191)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(call_insn 137 136 139 14 arch/arm/kernel/smp.c:614 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock") [flags 0x41] <function_decl 0x10ad9a80 _raw_spin_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 139 137 140 14 arch/arm/kernel/smp.c:615 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x115c9f40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x115c9f40>)
        (nil)))

(insn 140 139 141 14 arch/arm/kernel/smp.c:615 (set (reg:SI 1 r1)
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 141 140 142 14 arch/arm/kernel/smp.c:615 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 142 141 143 14 arch/arm/kernel/smp.c:616 (set (reg:SI 0 r0)
        (reg/v/f:SI 150 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ regs ])
        (nil)))

(call_insn 143 142 146 14 arch/arm/kernel/smp.c:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("show_regs") [flags 0x41] <function_decl 0x10f44a80 show_regs>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 146 143 147 14 arch/arm/kernel/smp.c:617 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 191)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(call_insn 147 146 151 14 arch/arm/kernel/smp.c:617 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock") [flags 0x41] <function_decl 0x10ad9f00 _raw_spin_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 151 147 152 14 include/linux/cpumask.h:848 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ cpu ])
        (nil)))

(insn 152 151 153 14 include/linux/cpumask.h:848 (set (reg:SI 1 r1)
        (reg/f:SI 191)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc])))
            (nil))))

(call_insn 153 152 156 14 include/linux/cpumask.h:848 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 14 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u143(11){ }u144(13){ }u145(25){ }u146(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 149
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  4 [14.3%] 
(code_label 156 153 157 15 49 "" [1 uses])

(note 157 156 159 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 159 157 160 15 arch/arm/kernel/smp.c:665 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11652b00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11652b00>)
        (nil)))

(insn 160 159 161 15 arch/arm/kernel/smp.c:665 (set (reg:SI 1 r1)
        (reg/v:SI 147 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ cpu ])
        (nil)))

(insn 161 160 162 15 arch/arm/kernel/smp.c:665 (set (reg:SI 2 r2)
        (reg/v:SI 149 [ ipinr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ ipinr ])
        (nil)))

(call_insn 162 161 163 15 arch/arm/kernel/smp.c:665 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 6 5 14 13 15 8 7) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u153(11){ }u154(13){ }u155(25){ }u156(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 134 208 209 210 211 212 213
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  gen 	 134 208 209 210 211 212 213
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 163 162 164 16 57 "" [1 uses])

(note 164 163 167 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 167 164 168 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/f:SI 208)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x11361780 __irq_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 168 167 170 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 208)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8579572)) -1 (expr_list:REG_DEAD (reg/f:SI 208)
        (nil)))

(insn 170 168 171 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/f:SI 209)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 211)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 172 171 173 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 210)
        (and:SI (reg:SI 211)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 173 172 174 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 212 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 210)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 174 173 175 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 213)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 212 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 209)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 212 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 209)
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 212 [ <variable>.cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 175 174 0 16 include/asm-generic/irq_regs.h:33 discrim 4 (set (mem/f:SI (plus:SI (reg/v:SI 134 [ __ptr ])
                (reg:SI 213)) [0 S4 A32])
        (reg/v/f:SI 146 [ old_regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 213)
        (expr_list:REG_DEAD (reg/v/f:SI 146 [ old_regs ])
            (expr_list:REG_DEAD (reg/v:SI 134 [ __ptr ])
                (nil)))))
;; End of basic block 16 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function smp_send_all_cpu_backtrace (smp_send_all_cpu_backtrace)[0:1429]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   15 cc:CC=cmp(r138:SI,0x0)
   14 r138:SI=r0:SI
      REG_DEAD: r0:SI
   13 r0:SI=call [`_test_and_set_bit'] argc:0x0
      REG_DEAD: r1:SI
   12 r1:SI=r142:SI+0x18
      REG_EQUAL: const(`*.LANCHOR0'+0x18)
   12 r1:SI=r142:SI+0x18
      REG_EQUAL: const(`*.LANCHOR0'+0x18)
found pre add(12) r[1]=r[142]+24
   11 r0:SI=0x0
    9 r142:SI=`*.LANCHOR0'
    8 r136:SI=[r140:SI+0x14]
      REG_DEAD: r140:SI
    8 r136:SI=[r140:SI+0x14]
      REG_DEAD: r140:SI
found mem(8) *(r[140]+20)
    7 r140:SI=r141:SI&0xffffffffffffffc0
      REG_DEAD: r141:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
    6 r141:SI=sp:SI&0xffffffffffffe03f


starting bb 3
   56 r160:SI=0x2710
   46 r158:SI=r142:SI
      REG_DEAD: r142:SI
      REG_EQUAL: `*.LANCHOR0'
   44 r135:SI=r138:SI
      REG_DEAD: r138:SI
      REG_EQUAL: 0x0
   43 call [r153:SI] argc:0x0
      REG_DEAD: r153:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   43 call [r153:SI] argc:0x0
      REG_DEAD: r153:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(43) *(r[153]+0)
   42 r1:SI=0x7
   41 r0:SI=r142:SI+0xc
      REG_EQUAL: const(`*.LANCHOR0'+0xc)
   41 r0:SI=r142:SI+0xc
      REG_EQUAL: const(`*.LANCHOR0'+0xc)
found pre add(41) r[0]=r[142]+12
   40 r153:SI=[r142:SI]
      REG_EQUAL: [`*.LANCHOR0']
   40 r153:SI=[r142:SI]
      REG_EQUAL: [`*.LANCHOR0']
found mem(40) *(r[142]+0)
   41 r0:SI=r142:SI+0xc
      REG_EQUAL: const(`*.LANCHOR0'+0xc)
found post add(41) r[0]=r[142]+12
trying POST_DISP
rescanning insn with uid = 40.
deleting insn with uid = 40.
scanning new insn with uid = 79.
deleting insn with uid = 41.
inserting mov    79 r0:SI=r142:SI
****success    40 r153:SI=[post r0:SI+=0xc]
      REG_INC: r0:SI
      REG_EQUAL: [`*.LANCHOR0']
   36 r0:SI=call [`printk'] argc:0x0
      REG_UNUSED: r0:SI
   35 r0:SI=`*.LC5'
      REG_EQUAL: `*.LC5'
   33 call [`dump_stack'] argc:0x0
   32 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   31 r1:SI=r136:SI
      REG_DEAD: r136:SI
   30 r0:SI=`*.LC4'
      REG_EQUAL: `*.LC4'
   28 call [`_clear_bit'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   27 r1:SI=r142:SI+0xc
      REG_EQUAL: const(`*.LANCHOR0'+0xc)
   27 r1:SI=r142:SI+0xc
      REG_EQUAL: const(`*.LANCHOR0'+0xc)
found pre add(27) r[1]=r[142]+12
   26 r0:SI=r136:SI
   22 [r142:SI+0xc]=r146:SI
      REG_DEAD: r146:SI
   22 [r142:SI+0xc]=r146:SI
      REG_DEAD: r146:SI
found mem(22) *(r[142]+12)
   27 r1:SI=r142:SI+0xc
      REG_EQUAL: const(`*.LANCHOR0'+0xc)
found post add(27) r[1]=r[142]+12
trying DISP_PRE
rescanning insn with uid = 22.
deleting insn with uid = 22.
scanning new insn with uid = 80.
deleting insn with uid = 27.
inserting mov    80 r1:SI=r142:SI
****success    22 [pre r1:SI+=0xc]=r146:SI
      REG_INC: r1:SI
      REG_DEAD: r146:SI
   21 r146:SI=[r144:SI]
      REG_DEAD: r144:SI
   21 r146:SI=[r144:SI]
      REG_DEAD: r144:SI
found mem(21) *(r[144]+0)
   20 r144:SI=[r145:SI]
      REG_DEAD: r145:SI
      REG_EQUAL: [`cpu_online_mask']
   20 r144:SI=[r145:SI]
      REG_DEAD: r145:SI
      REG_EQUAL: [`cpu_online_mask']
found mem(20) *(r[145]+0)
   19 r145:SI=`cpu_online_mask'


starting bb 3
   56 r160:SI=0x2710
   46 r158:SI=r142:SI
      REG_DEAD: r142:SI
      REG_EQUAL: `*.LANCHOR0'
   44 r135:SI=r138:SI
      REG_DEAD: r138:SI
      REG_EQUAL: 0x0
   43 call [r153:SI] argc:0x0
      REG_DEAD: r153:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   43 call [r153:SI] argc:0x0
      REG_DEAD: r153:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(43) *(r[153]+0)
   42 r1:SI=0x7
   40 r153:SI=[post r0:SI+=0xc]
      REG_INC: r0:SI
      REG_EQUAL: [`*.LANCHOR0']
   79 r0:SI=r142:SI
   36 r0:SI=call [`printk'] argc:0x0
      REG_UNUSED: r0:SI
   35 r0:SI=`*.LC5'
      REG_EQUAL: `*.LC5'
   33 call [`dump_stack'] argc:0x0
   32 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   31 r1:SI=r136:SI
      REG_DEAD: r136:SI
   30 r0:SI=`*.LC4'
      REG_EQUAL: `*.LC4'
   28 call [`_clear_bit'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   26 r0:SI=r136:SI
   22 [pre r1:SI+=0xc]=r146:SI
      REG_INC: r1:SI
      REG_DEAD: r146:SI
   80 r1:SI=r142:SI
   21 r146:SI=[r144:SI]
      REG_DEAD: r144:SI
   21 r146:SI=[r144:SI]
      REG_DEAD: r144:SI
found mem(21) *(r[144]+0)
   20 r144:SI=[r145:SI]
      REG_DEAD: r145:SI
      REG_EQUAL: [`cpu_online_mask']
   20 r144:SI=[r145:SI]
      REG_DEAD: r145:SI
      REG_EQUAL: [`cpu_online_mask']
found mem(20) *(r[145]+0)
   19 r145:SI=`cpu_online_mask'


starting bb 4
   49 cc:CC=cmp(r155:SI,0x0)
      REG_DEAD: r155:SI
   48 r155:SI=r156:SI&0x3
      REG_DEAD: r156:SI
   47 r156:SI=[r158:SI+0xc]
      REG_EQUAL: [const(`*.LANCHOR0'+0xc)]
   47 r156:SI=[r158:SI+0xc]
      REG_EQUAL: [const(`*.LANCHOR0'+0xc)]
found mem(47) *(r[158]+12)


starting bb 5
   57 cc:CC=cmp(r135:SI,r160:SI)
      REG_EQUAL: cmp(r135:SI,0x2710)
   54 r135:SI=r135:SI+0x1
   54 r135:SI=r135:SI+0x1
found pre inc(54) r[135]+=1
   53 call [`__udelay'] argc:0x0
      REG_DEAD: r0:SI
   77 r0:SI=0x3e8


starting bb 6
   64 {asm_operands;clobber [scratch];}
   63 call [`_clear_bit'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   62 r1:SI=const(`*.LANCHOR0'+0x18)
   61 r0:SI=0x0


starting bb 7


smp_send_all_cpu_backtrace

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={17d,10u} r1={15d,7u} r2={9d} r3={9d} r11={1d,7u} r12={9d} r13={1d,16u,1d} r14={9d,1u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={11d,3u} r25={1d,7u} r26={1d,6u} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} r135={2d,2u,1d} r136={1d,2u} r138={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,4u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r160={1d,1u} 
;;    total ref usage 1057{978d,77u,2e} in 43{35 regular + 8 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 138 140 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136 138 140 141 142
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:578 (set (reg:SI 141)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:578 (set (reg:SI 140)
        (and:SI (reg:SI 141)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 arch/arm/kernel/smp.c:578 (set (reg/v:SI 136 [ this_cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 140)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(insn 9 8 11 2 arch/arm/kernel/smp.c:581 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 11 9 12 2 arch/arm/kernel/smp.c:581 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/smp.c:581 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 142)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 24 [0x18])))
        (nil)))

(call_insn 13 12 14 2 arch/arm/kernel/smp.c:581 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x109c0680 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 15 2 arch/arm/kernel/smp.c:581 (set (reg:SI 138 [ D.26315 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/smp.c:581 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.26315 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 17 2 arch/arm/kernel/smp.c:581 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 7 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 142


;; Succ edge  7 [100.0%] 
;; Succ edge  3 [0.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 144 145 146 153 158 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 142
;; live  gen 	 0 [r0] 1 [r1] 135 144 145 146 153 158 160
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 17 16 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 17 20 3 include/linux/bitmap.h:183 (set (reg/f:SI 145)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 3 include/linux/bitmap.h:183 (set (reg/f:SI 144 [ cpu_online_mask ])
        (mem/u/f/c/i:SI (reg/f:SI 145) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 145)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>) [0 cpu_online_mask+0 S4 A32])
            (nil))))

(insn 21 20 80 3 include/linux/bitmap.h:183 (set (reg:SI 146 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 144 [ cpu_online_mask ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 144 [ cpu_online_mask ])
        (nil)))

(insn 80 21 22 3 include/linux/bitmap.h:183 (set (reg:SI 1 r1)
        (reg/f:SI 142)) -1 (nil))

(insn 22 80 26 3 include/linux/bitmap.h:183 (set (mem/s/j:SI (pre_modify:SI (reg:SI 1 r1)
                (plus:SI (reg:SI 1 r1)
                    (const_int 12 [0xc]))) [0 backtrace_mask.bits+0 S4 A32])
        (reg:SI 146 [ <variable>.bits ])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 146 [ <variable>.bits ])
            (nil))))

(insn 26 22 28 3 include/linux/cpumask.h:848 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ this_cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 28 26 30 3 include/linux/cpumask.h:848 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 30 28 31 3 arch/arm/kernel/smp.c:591 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x115d6900>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x115d6900>)
        (nil)))

(insn 31 30 32 3 arch/arm/kernel/smp.c:591 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ this_cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ this_cpu ])
        (nil)))

(call_insn 32 31 33 3 arch/arm/kernel/smp.c:591 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 33 32 35 3 arch/arm/kernel/smp.c:592 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_stack") [flags 0x41] <function_decl 0x10a57d80 dump_stack>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 35 33 36 3 arch/arm/kernel/smp.c:594 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11667c00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11667c00>)
        (nil)))

(call_insn 36 35 79 3 arch/arm/kernel/smp.c:594 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 79 36 40 3 arch/arm/kernel/smp.c:595 (set (reg:SI 0 r0)
        (reg/f:SI 142)) -1 (nil))

(insn 40 79 42 3 arch/arm/kernel/smp.c:595 (set (reg/f:SI 153 [ smp_cross_call ])
        (mem/f/c/i:SI (post_modify:SI (reg:SI 0 r0)
                (plus:SI (reg:SI 0 r0)
                    (const_int 12 [0xc]))) [0 smp_cross_call+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg:SI 0 r0)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 smp_cross_call+0 S4 A32])
            (nil))))

(insn 42 40 43 3 arch/arm/kernel/smp.c:595 (set (reg:SI 1 r1)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(call_insn 43 42 44 3 arch/arm/kernel/smp.c:595 (parallel [
            (call (mem:SI (reg/f:SI 153 [ smp_cross_call ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 153 [ smp_cross_call ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 44 43 46 3 arch/arm/kernel/smp.c:598 (set (reg/v:SI 135 [ i ])
        (reg:SI 138 [ D.26315 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ D.26315 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 46 44 56 3 include/linux/bitmap.h:263 (set (reg/f:SI 158)
        (reg/f:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (nil))))

(insn 56 46 55 3 arch/arm/kernel/smp.c:598 discrim 1 (set (reg:SI 160)
        (const_int 10000 [0x2710])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158 160


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 5 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158 160
;; live  gen 	 24 [cc] 155 156
;; live  kill	

;; Pred edge  5 [98.9%]  (dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 55 56 45 4 67 "" [1 uses])

(note 45 55 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 47 45 48 4 include/linux/bitmap.h:263 (set (reg:SI 156 [ backtrace_mask.bits ])
        (mem/s/j:SI (plus:SI (reg/f:SI 158)
                (const_int 12 [0xc])) [0 backtrace_mask.bits+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 backtrace_mask.bits+0 S4 A32])
        (nil)))

(insn 48 47 49 4 include/linux/bitmap.h:263 (set (reg:SI 155)
        (and:SI (reg:SI 156 [ backtrace_mask.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 156 [ backtrace_mask.bits ])
        (nil)))

(insn 49 48 50 4 include/linux/bitmap.h:263 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (nil)))

(jump_insn 50 49 51 4 include/linux/bitmap.h:263 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158 160


;; Succ edge  6 [4.5%]  (loop_exit)
;; Succ edge  5 [95.5%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158 160
;; live  gen 	 0 [r0] 24 [cc] 135
;; live  kill	 14 [lr]

;; Pred edge  4 [95.5%]  (fallthru)
(note 51 50 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 77 51 53 5 arch/arm/kernel/smp.c:601 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) 167 {*arm_movsi_insn} (nil))

(call_insn 53 77 54 5 arch/arm/kernel/smp.c:601 (parallel [
            (call (mem:SI (symbol_ref:SI ("__udelay") [flags 0x41] <function_decl 0x10e39780 __udelay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 54 53 57 5 arch/arm/kernel/smp.c:598 (set (reg/v:SI 135 [ i ])
        (plus:SI (reg/v:SI 135 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 57 54 58 5 arch/arm/kernel/smp.c:598 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ i ])
            (reg:SI 160))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v:SI 135 [ i ])
            (const_int 10000 [0x2710]))
        (nil)))

(jump_insn 58 57 59 5 arch/arm/kernel/smp.c:598 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9894 [0x26a6])
            (nil))))
;; End of basic block 5 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158 160


;; Succ edge  4 [98.9%]  (dfs_back)
;; Succ edge  6 [1.1%]  (fallthru,loop_exit)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  4 [4.5%]  (loop_exit)
;; Pred edge  5 [1.1%]  (fallthru,loop_exit)
(code_label 59 58 60 6 66 "" [1 uses])

(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 6 arch/arm/kernel/smp.c:604 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 6 arch/arm/kernel/smp.c:604 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 24 [0x18])))) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 6 arch/arm/kernel/smp.c:604 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 64 63 70 6 arch/arm/kernel/smp.c:605 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 8567009)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%] 
(code_label 70 64 73 7 68 "" [1 uses])

(note 73 70 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function percpu_timer_setup (percpu_timer_setup)[0:1426] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   29 cc:CC=cmp(r138:SI,0x0)
      REG_DEAD: r138:SI
   28 r138:SI=r0:SI
      REG_DEAD: r0:SI
   27 r0:SI=call [`local_timer_setup'] argc:0x0
   26 r0:SI=r136:SI
   25 [r136:SI+0x34]=r152:SI
      REG_DEAD: r152:SI
      REG_EQUAL: `smp_timer_broadcast'
   25 [r136:SI+0x34]=r152:SI
      REG_DEAD: r152:SI
      REG_EQUAL: `smp_timer_broadcast'
found mem(25) *(r[136]+52)
   24 r152:SI=`smp_timer_broadcast'
   23 [r136:SI+0x50]=r151:SI
      REG_DEAD: r151:SI
   23 [r136:SI+0x50]=r151:SI
      REG_DEAD: r151:SI
found mem(23) *(r[136]+80)
   22 r151:SI=r133:SI+r150:SI
      REG_DEAD: r150:SI
      REG_DEAD: r133:SI
   21 r150:SI=-r149:SI
      REG_DEAD: r149:SI
   20 r149:SI=r148:SI<<0x2
      REG_DEAD: r148:SI
   19 r148:SI=r137:SI 0>>0x5
      REG_DEAD: r137:SI
   18 r133:SI=r146:SI+r147:SI
      REG_DEAD: r147:SI
      REG_DEAD: r146:SI
      REG_EQUAL: r146:SI+`cpu_bit_bitmap'
   17 r147:SI=`cpu_bit_bitmap'
   16 r146:SI=r145:SI<<0x2
      REG_DEAD: r145:SI
   15 r145:SI=r144:SI+0x1
      REG_DEAD: r144:SI
   15 r145:SI=r144:SI+0x1
      REG_DEAD: r144:SI
found pre add(15) r[145]=r[144]+1
   14 r144:SI=r137:SI&0x1f
   13 r136:SI=r135:SI+r143:SI
      REG_DEAD: r143:SI
      REG_DEAD: r135:SI
   12 r143:SI=[r137:SI*0x4+r142:SI]
      REG_DEAD: r142:SI
      REG_EQUAL: [r137:SI*0x4+`__per_cpu_offset']
   11 r142:SI=`__per_cpu_offset'
   10 r135:SI=asm_operands
      REG_DEAD: r141:SI
    9 r141:SI=`*.LANCHOR1'
    8 r137:SI=[r139:SI+0x14]
      REG_DEAD: r139:SI
    8 r137:SI=[r139:SI+0x14]
      REG_DEAD: r139:SI
found mem(8) *(r[139]+20)
    7 r139:SI=r140:SI&0xffffffffffffffc0
      REG_DEAD: r140:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
    6 r140:SI=sp:SI&0xffffffffffffe03f


starting bb 3
   43 call [`clockevents_register_device'] argc:0x0
      REG_DEAD: r0:SI
   42 r0:SI=r136:SI
      REG_DEAD: r136:SI
   41 [r136:SI+0x38]=r157:SI
      REG_DEAD: r157:SI
      REG_EQUAL: `broadcast_timer_set_mode'
   41 [r136:SI+0x38]=r157:SI
      REG_DEAD: r157:SI
      REG_EQUAL: `broadcast_timer_set_mode'
found mem(41) *(r[136]+56)
   40 r157:SI=`broadcast_timer_set_mode'
   39 [r136:SI+0x20]=r156:SI
      REG_DEAD: r156:SI
      REG_EQUAL: 0x1
   39 [r136:SI+0x20]=r156:SI
      REG_DEAD: r156:SI
      REG_EQUAL: 0x1
found mem(39) *(r[136]+32)
   38 r156:SI=0x1
   37 [r136:SI+0x48]=r155:SI
      REG_DEAD: r155:SI
      REG_EQUAL: 0x190
   37 [r136:SI+0x48]=r155:SI
      REG_DEAD: r155:SI
      REG_EQUAL: 0x190
found mem(37) *(r[136]+72)
   36 r155:SI=0x190
   35 [r136:SI+0x2c]=r154:SI
      REG_DEAD: r154:SI
      REG_EQUAL: 0xb
   35 [r136:SI+0x2c]=r154:SI
      REG_DEAD: r154:SI
      REG_EQUAL: 0xb
found mem(35) *(r[136]+44)
   34 r154:SI=0xb
   33 [r136:SI+0x44]=r153:SI
      REG_DEAD: r153:SI
      REG_EQUAL: `*.LC6'
   33 [r136:SI+0x44]=r153:SI
      REG_DEAD: r153:SI
      REG_EQUAL: `*.LC6'
found mem(33) *(r[136]+68)
   32 r153:SI=`*.LC6'


starting bb 4


percpu_timer_setup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={3d} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,7u,1d} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r135={1d,1u} r136={1d,9u} r137={1d,3u,1d} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u,1d} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 330{270d,57u,3e} in 37{35 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 133 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:521 (set (reg:SI 140)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:521 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 arch/arm/kernel/smp.c:521 (set (reg/v:SI 137 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 139)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/smp.c:522 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp.c:522 (set (reg/v:SI 135 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 141)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8556419)) -1 (expr_list:REG_DEAD (reg/f:SI 141)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/smp.c:522 (set (reg/f:SI 142)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/smp.c:522 (set (reg:SI 143)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 137 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 142)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 137 [ cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 13 12 14 2 arch/arm/kernel/smp.c:522 (set (reg/v/f:SI 136 [ evt ])
        (plus:SI (reg/v:SI 135 [ __ptr ])
            (reg:SI 143))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v:SI 135 [ __ptr ])
            (nil))))

(insn 14 13 15 2 include/linux/cpumask.h:738 (set (reg:SI 144)
        (and:SI (reg/v:SI 137 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 15 14 16 2 include/linux/cpumask.h:738 (set (reg:SI 145)
        (plus:SI (reg:SI 144)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 16 15 17 2 include/linux/cpumask.h:738 (set (reg:SI 146)
        (ashift:SI (reg:SI 145)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 17 16 18 2 include/linux/cpumask.h:738 (set (reg/f:SI 147)
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 include/linux/cpumask.h:738 (set (reg/v/f:SI 133 [ p ])
        (plus:SI (reg:SI 146)
            (reg/f:SI 147))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_DEAD (reg:SI 146)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 146)
                    (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c81a20 cpu_bit_bitmap>))
                (nil)))))

(insn 19 18 20 2 arch/arm/kernel/smp.c:524 (set (reg:SI 148)
        (lshiftrt:SI (reg/v:SI 137 [ cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 137 [ cpu ])
        (nil)))

(insn 20 19 21 2 arch/arm/kernel/smp.c:524 (set (reg:SI 149)
        (ashift:SI (reg:SI 148)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 21 20 22 2 arch/arm/kernel/smp.c:524 (set (reg:SI 150)
        (neg:SI (reg:SI 149))) 127 {*arm_negsi2} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 22 21 23 2 arch/arm/kernel/smp.c:524 (set (reg:SI 151)
        (plus:SI (reg/v/f:SI 133 [ p ])
            (reg:SI 150))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ p ])
            (nil))))

(insn 23 22 24 2 arch/arm/kernel/smp.c:524 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 80 [0x50])) [0 <variable>.cpumask+0 S4 A128])
        (reg:SI 151)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 24 23 25 2 arch/arm/kernel/smp.c:525 (set (reg/f:SI 152)
        (symbol_ref:SI ("smp_timer_broadcast") [flags 0x3] <function_decl 0x1153a900 smp_timer_broadcast>)) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/kernel/smp.c:525 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 52 [0x34])) [0 <variable>.broadcast+0 S4 A32])
        (reg/f:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 152)
        (expr_list:REG_EQUAL (symbol_ref:SI ("smp_timer_broadcast") [flags 0x3] <function_decl 0x1153a900 smp_timer_broadcast>)
            (nil))))

(insn 26 25 27 2 arch/arm/kernel/smp.c:527 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ evt ])) 167 {*arm_movsi_insn} (nil))

(call_insn 27 26 28 2 arch/arm/kernel/smp.c:527 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("local_timer_setup") [flags 0x41] <function_decl 0x11513700 local_timer_setup>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 28 27 29 2 arch/arm/kernel/smp.c:527 (set (reg:SI 138 [ D.26271 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 29 28 30 2 arch/arm/kernel/smp.c:527 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.26271 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ D.26271 ])
        (nil)))

(jump_insn 30 29 31 2 arch/arm/kernel/smp.c:527 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u35(11){ }u36(13){ }u37(25){ }u38(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 153 154 155 156 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 153 154 155 156 157
;; live  kill	

;; Pred edge  2 [0.0%]  (fallthru)
(note 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 3 arch/arm/kernel/smp.c:508 (set (reg/f:SI 153)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11676540>)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 3 arch/arm/kernel/smp.c:508 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 68 [0x44])) [0 <variable>.name+0 S4 A32])
        (reg/f:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11676540>)
            (nil))))

(insn 34 33 35 3 arch/arm/kernel/smp.c:509 (set (reg:SI 154)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 arch/arm/kernel/smp.c:509 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 44 [0x2c])) [0 <variable>.features+0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (const_int 11 [0xb])
            (nil))))

(insn 36 35 37 3 arch/arm/kernel/smp.c:512 (set (reg:SI 155)
        (const_int 400 [0x190])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 3 arch/arm/kernel/smp.c:512 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 72 [0x48])) [0 <variable>.rating+0 S4 A64])
        (reg:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_EQUAL (const_int 400 [0x190])
            (nil))))

(insn 38 37 39 3 arch/arm/kernel/smp.c:513 (set (reg:SI 156)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 3 arch/arm/kernel/smp.c:513 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 32 [0x20])) [0 <variable>.mult+0 S4 A256])
        (reg:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 40 39 41 3 arch/arm/kernel/smp.c:514 (set (reg/f:SI 157)
        (symbol_ref:SI ("broadcast_timer_set_mode") [flags 0x3] <function_decl 0x1153aa00 broadcast_timer_set_mode>)) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 3 arch/arm/kernel/smp.c:514 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ evt ])
                (const_int 56 [0x38])) [0 <variable>.set_mode+0 S4 A64])
        (reg/f:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_EQUAL (symbol_ref:SI ("broadcast_timer_set_mode") [flags 0x3] <function_decl 0x1153aa00 broadcast_timer_set_mode>)
            (nil))))

(insn 42 41 43 3 arch/arm/kernel/smp.c:516 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ evt ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ evt ])
        (nil)))

(call_insn/j 43 42 50 3 arch/arm/kernel/smp.c:516 (parallel [
            (call (mem:SI (symbol_ref:SI ("clockevents_register_device") [flags 0x41] <function_decl 0x11406700 clockevents_register_device>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 50 43 53 4 74 "" [1 uses])

(note 53 50 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function show_local_irqs (show_local_irqs)[0:1422]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 9 (  1.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 11 (  1.8)


starting bb 2
   21 r153:SI=`irq_stat'
   40 r152:SI=`nr_cpu_ids'
   16 r135:SI=0xffffffffffffffff
   15 r133:SI=[r140:SI]
      REG_DEAD: r140:SI
      REG_EQUAL: [`cpu_present_mask']
   15 r133:SI=[r140:SI]
      REG_DEAD: r140:SI
      REG_EQUAL: [`cpu_present_mask']
found mem(15) *(r[140]+0)
   14 r140:SI=`cpu_present_mask'
   13 r0:SI=call [`seq_printf'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   12 r3:SI=`*.LC8'
      REG_EQUAL: `*.LC8'
   11 r2:SI=r137:SI
      REG_DEAD: r137:SI
   10 r1:SI=`*.LC7'
      REG_EQUAL: `*.LC7'
    3 r137:SI=r1:SI
      REG_DEAD: r1:SI
    2 r136:SI=r0:SI


starting bb 3
   29 r0:SI=call [`seq_printf'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   28 r2:SI=[r145:SI+0x4]
      REG_DEAD: r145:SI
   28 r2:SI=[r145:SI+0x4]
      REG_DEAD: r145:SI
found mem(28) *(r[145]+4)
   60 r1:SI=`*.LC9'
   26 r0:SI=r136:SI
   24 r145:SI=r153:SI+r144:SI
      REG_DEAD: r144:SI
      REG_EQUAL: r144:SI+`irq_stat'
   23 r144:SI=r135:SI<<0x5


starting bb 4
   42 cc:CC=cmp(r135:SI,r149:SI)
      REG_DEAD: r149:SI
   41 r149:SI=[r152:SI]
      REG_EQUAL: [`nr_cpu_ids']
   41 r149:SI=[r152:SI]
      REG_EQUAL: [`nr_cpu_ids']
found mem(41) *(r[152]+0)
   37 r135:SI=r0:SI
      REG_DEAD: r0:SI
   36 r0:SI=call [`_find_next_bit_le'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
   35 r2:SI=r147:SI
      REG_DEAD: r147:SI
   57 r1:SI=0x2
   33 r0:SI=r133:SI
   32 r147:SI=r135:SI+0x1
      REG_DEAD: r135:SI
   32 r147:SI=r135:SI+0x1
      REG_DEAD: r135:SI
found pre add(32) r[147]=r[135]+1


starting bb 5
   48 r0:SI=call [`seq_printf'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   47 r1:SI=`*.LC10'
      REG_EQUAL: `*.LC10'
   46 r0:SI=r136:SI
      REG_DEAD: r136:SI


show_local_irqs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,6u} r1={9d,5u} r2={8d,3u} r3={6d,1u} r11={1d,5u} r12={5d} r13={1d,9u} r14={4d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={5d,1u} r25={1d,5u} r26={1d,4u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,1u} r135={2d,3u} r136={1d,2u} r137={1d,1u} r140={1d,1u} r144={1d,1u,1d} r145={1d,1u} r147={1d,1u} r149={1d,1u} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 556{501d,54u,1e} in 29{25 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 137 140 152 153
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 135 136 137 140 152 153
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/smp.c:480 (set (reg/v/f:SI 136 [ p ])
        (reg:SI 0 r0 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/smp.c:480 (set (reg/v:SI 137 [ prec ])
        (reg:SI 1 r1 [ prec ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ prec ])
        (nil)))

(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 4 11 2 arch/arm/kernel/smp.c:483 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1167e2a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1167e2a0>)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/smp.c:483 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ prec ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ prec ])
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/smp.c:483 (set (reg:SI 3 r3)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1167e340>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1167e340>)
        (nil)))

(call_insn 13 12 14 2 arch/arm/kernel/smp.c:483 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 14 13 15 2 include/linux/cpumask.h:174 (set (reg/f:SI 140)
        (symbol_ref:SI ("cpu_present_mask") [flags 0xc0] <var_decl 0x10c5bde0 cpu_present_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 include/linux/cpumask.h:174 (set (reg/f:SI 133 [ D.27256 ])
        (mem/u/f/c/i:SI (reg/f:SI 140) [0 cpu_present_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_present_mask") [flags 0xc0] <var_decl 0x10c5bde0 cpu_present_mask>) [0 cpu_present_mask+0 S4 A32])
            (nil))))

(insn 16 15 40 2 arch/arm/kernel/smp.c:485 (set (reg/v:SI 135 [ cpu ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 40 16 21 2 arch/arm/kernel/smp.c:485 discrim 1 (set (reg/f:SI 152)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 21 40 39 2 arch/arm/kernel/smp.c:486 (set (reg/f:SI 153)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 152 153


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 144 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 152 153
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 144 145
;; live  kill	 14 [lr]

;; Pred edge  4 [91.0%] 
(code_label 39 21 19 3 79 "" [1 uses])

(note 19 39 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 23 19 24 3 arch/arm/kernel/smp.c:486 (set (reg:SI 144)
        (ashift:SI (reg/v:SI 135 [ cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 26 3 arch/arm/kernel/smp.c:486 (set (reg:SI 145)
        (plus:SI (reg/f:SI 153)
            (reg:SI 144))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 144)
                (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
            (nil))))

(insn 26 24 60 3 arch/arm/kernel/smp.c:486 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 60 26 28 3 arch/arm/kernel/smp.c:486 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1167e540>)) 167 {*arm_movsi_insn} (nil))

(insn 28 60 29 3 arch/arm/kernel/smp.c:486 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg:SI 145)
                (const_int 4 [0x4])) [0 <variable>.local_timer_irqs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(call_insn 29 28 30 3 arch/arm/kernel/smp.c:486 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 152 153


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 147 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 152 153
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 135 147 149
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 30 29 31 4 78 "" [0 uses])

(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 4 include/linux/cpumask.h:174 (set (reg:SI 147)
        (plus:SI (reg/v:SI 135 [ cpu ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 135 [ cpu ])
        (nil)))

(insn 33 32 57 4 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (reg/f:SI 133 [ D.27256 ])) 167 {*arm_movsi_insn} (nil))

(insn 57 33 35 4 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 35 57 36 4 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(call_insn 36 35 37 4 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 37 36 41 4 include/linux/cpumask.h:174 (set (reg/v:SI 135 [ cpu ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 41 37 42 4 arch/arm/kernel/smp.c:485 discrim 1 (set (reg:SI 149 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 152) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>) [0 nr_cpu_ids+0 S4 A32])
        (nil)))

(insn 42 41 43 4 arch/arm/kernel/smp.c:485 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ cpu ])
            (reg:SI 149 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ nr_cpu_ids ])
        (nil)))

(jump_insn 43 42 44 4 arch/arm/kernel/smp.c:485 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 152 153


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 44 43 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 46 44 47 5 arch/arm/kernel/smp.c:488 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ p ])
        (nil)))

(insn 47 46 48 5 arch/arm/kernel/smp.c:488 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x115d9a80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x115d9a80>)
        (nil)))

(call_insn/j 48 47 0 5 arch/arm/kernel/smp.c:488 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function show_ipi_list (show_ipi_list)[0:1418]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 14 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 15 (  1.9)


starting bb 2
   83 r200:SI=`*.LANCHOR2'
   56 r196:SI=`irq_stat'
   77 r195:SI=`nr_cpu_ids'
   43 r192:SI=r169:SI-0x1
      REG_DEAD: r169:SI
   40 r166:SI=0x0
   39 r164:SI=[r170:SI]
      REG_DEAD: r170:SI
      REG_EQUAL: [`cpu_present_mask']
   39 r164:SI=[r170:SI]
      REG_DEAD: r170:SI
      REG_EQUAL: [`cpu_present_mask']
found mem(39) *(r[170]+0)
   38 r170:SI=`cpu_present_mask'
   34 r169:SI=r1:SI
      REG_DEAD: r1:SI
   33 r168:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
  108 r167:SI=0xffffffffffffffff
   50 r0:SI=call [`seq_printf'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   49 r3:SI=`*.LC12'
      REG_EQUAL: `*.LC12'
   48 r2:SI=r192:SI
   47 r1:SI=`*.LC11'
      REG_EQUAL: `*.LC11'
   46 r0:SI=r168:SI
   45 [sp:SI]=r166:SI
   45 [sp:SI]=r166:SI
found mem(45) *(r[13]+0)


starting bb 4
   66 r0:SI=call [`seq_printf'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   65 r2:SI=[r180:SI+0x8]
      REG_DEAD: r180:SI
   65 r2:SI=[r180:SI+0x8]
      REG_DEAD: r180:SI
found mem(65) *(r[180]+8)
  106 r1:SI=`*.LC9'
   63 r0:SI=r168:SI
   61 r180:SI=r196:SI+r179:SI
      REG_DEAD: r179:SI
      REG_EQUAL: r179:SI+`irq_stat'
   60 r179:SI=r177:SI<<0x2
      REG_DEAD: r177:SI
   58 r177:SI=r176:SI+r166:SI
      REG_DEAD: r176:SI
   57 r176:SI=r167:SI<<0x3


starting bb 5
   79 cc:CC=cmp(r167:SI,r184:SI)
      REG_DEAD: r184:SI
   78 r184:SI=[r195:SI]
      REG_EQUAL: [`nr_cpu_ids']
   78 r184:SI=[r195:SI]
      REG_EQUAL: [`nr_cpu_ids']
found mem(78) *(r[195]+0)
   74 r167:SI=r0:SI
      REG_DEAD: r0:SI
   73 r0:SI=call [`_find_next_bit_le'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
   72 r2:SI=r182:SI
      REG_DEAD: r182:SI
  103 r1:SI=0x2
   70 r0:SI=r164:SI
   69 r182:SI=r167:SI+0x1
      REG_DEAD: r167:SI
   69 r182:SI=r167:SI+0x1
      REG_DEAD: r167:SI
found pre add(69) r[182]=r[167]+1


starting bb 6
   91 cc:CC=cmp(r166:SI,0x6)
   89 r166:SI=r166:SI+0x1
   89 r166:SI=r166:SI+0x1
found pre inc(89) r[166]+=1
   88 r0:SI=call [`seq_printf'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   87 r2:SI=[r166:SI*0x4+r200:SI]
      REG_EQUAL: [r187:SI+`*.LANCHOR2']
   86 r1:SI=`*.LC13'
      REG_EQUAL: `*.LC13'
   85 r0:SI=r168:SI
   84 r187:SI=r166:SI<<0x2
      REG_UNUSED: r187:SI


starting bb 7


show_ipi_list

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,6u} r1={9d,5u} r2={9d,4u} r3={6d,1u} r11={1d,7u} r12={5d} r13={1d,12u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={6d,2u} r25={1d,7u} r26={1d,6u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r164={1d,1u} r166={2d,6u} r167={2d,3u} r168={1d,3u} r169={1d,1u} r170={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u,1d} r180={1d,1u} r182={1d,1u} r184={1d,1u} r187={1d,1d} r192={1d,1u} r195={1d,1u} r196={1d,1u} r200={1d,1u} 
;;    total ref usage 590{512d,76u,2e} in 41{37 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164 166 168 169 170 192 195 196 200
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 164 166 168 169 170 192 195 196 200
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 36 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 33 36 34 2 arch/arm/kernel/smp.c:423 (set (reg/v/f:SI 168 [ p ])
        (reg:SI 0 r0 [ p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ p ])
        (nil)))

(insn 34 33 35 2 arch/arm/kernel/smp.c:423 (set (reg/v:SI 169 [ prec ])
        (reg:SI 1 r1 [ prec ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ prec ])
        (nil)))

(note 35 34 38 2 NOTE_INSN_FUNCTION_BEG)

(insn 38 35 39 2 include/linux/cpumask.h:174 (set (reg/f:SI 170)
        (symbol_ref:SI ("cpu_present_mask") [flags 0xc0] <var_decl 0x10c5bde0 cpu_present_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 include/linux/cpumask.h:174 (set (reg/f:SI 164 [ D.27263 ])
        (mem/u/f/c/i:SI (reg/f:SI 170) [0 cpu_present_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_present_mask") [flags 0xc0] <var_decl 0x10c5bde0 cpu_present_mask>) [0 cpu_present_mask+0 S4 A32])
            (nil))))

(insn 40 39 43 2 arch/arm/kernel/smp.c:426 (set (reg/v:SI 166 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 43 40 77 2 arch/arm/kernel/smp.c:427 (set (reg:SI 192)
        (plus:SI (reg/v:SI 169 [ prec ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 169 [ prec ])
        (nil)))

(insn 77 43 56 2 arch/arm/kernel/smp.c:429 discrim 1 (set (reg/f:SI 195)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 56 77 83 2 arch/arm/kernel/smp.c:430 (set (reg/f:SI 196)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 83 56 90 2 arch/arm/kernel/smp.c:433 (set (reg/f:SI 200)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 192 195 196 200
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 192 195 196 200


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 6 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 192 195 196 200
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 168 192
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 192 195 196 200
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 167
;; live  kill	 14 [lr]

;; Pred edge  6 [83.3%]  (dfs_back)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 90 83 41 3 86 "" [1 uses])

(note 41 90 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 45 41 46 3 arch/arm/kernel/smp.c:427 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 166 [ i ])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 3 arch/arm/kernel/smp.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 168 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 3 arch/arm/kernel/smp.c:427 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115d7180>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115d7180>)
        (nil)))

(insn 48 47 49 3 arch/arm/kernel/smp.c:427 (set (reg:SI 2 r2)
        (reg:SI 192)) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 3 arch/arm/kernel/smp.c:427 (set (reg:SI 3 r3)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11683780>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11683780>)
        (nil)))

(call_insn 50 49 108 3 arch/arm/kernel/smp.c:427 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 108 50 76 3 arch/arm/kernel/smp.c:429 (set (reg/v:SI 167 [ cpu ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 192 195 196 200
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 192 195 196 200


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 192 195 196 200
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 167 168 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 176 177 179 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 192 195 196 200
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 176 177 179 180
;; live  kill	 14 [lr]

;; Pred edge  5 [91.0%] 
(code_label 76 108 54 4 85 "" [1 uses])

(note 54 76 57 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 57 54 58 4 arch/arm/kernel/smp.c:430 (set (reg:SI 176)
        (ashift:SI (reg/v:SI 167 [ cpu ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 58 57 60 4 arch/arm/kernel/smp.c:430 (set (reg:SI 177)
        (plus:SI (reg:SI 176)
            (reg/v:SI 166 [ i ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 60 58 61 4 arch/arm/kernel/smp.c:430 (set (reg:SI 179)
        (ashift:SI (reg:SI 177)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(insn 61 60 63 4 arch/arm/kernel/smp.c:430 (set (reg:SI 180)
        (plus:SI (reg/f:SI 196)
            (reg:SI 179))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 179)
                (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
            (nil))))

(insn 63 61 106 4 arch/arm/kernel/smp.c:430 (set (reg:SI 0 r0)
        (reg/v/f:SI 168 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 106 63 65 4 arch/arm/kernel/smp.c:430 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1167e540>)) 167 {*arm_movsi_insn} (nil))

(insn 65 106 66 4 arch/arm/kernel/smp.c:430 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg:SI 180)
                (const_int 8 [0x8])) [0 <variable>.ipi_irqs S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(call_insn 66 65 67 4 arch/arm/kernel/smp.c:430 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 192 195 196 200
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 192 195 196 200


;; Succ edge  5 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 192 195 196 200
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 167 195
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167 182 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 192 195 196 200
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 167 182 184
;; live  kill	 14 [lr]

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(code_label 67 66 68 5 84 "" [0 uses])

(note 68 67 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 5 include/linux/cpumask.h:174 (set (reg:SI 182)
        (plus:SI (reg/v:SI 167 [ cpu ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 167 [ cpu ])
        (nil)))

(insn 70 69 103 5 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (reg/f:SI 164 [ D.27263 ])) 167 {*arm_movsi_insn} (nil))

(insn 103 70 72 5 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 72 103 73 5 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 182)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(call_insn 73 72 74 5 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 74 73 78 5 include/linux/cpumask.h:174 (set (reg/v:SI 167 [ cpu ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 78 74 79 5 arch/arm/kernel/smp.c:429 discrim 1 (set (reg:SI 184 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 195) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>) [0 nr_cpu_ids+0 S4 A32])
        (nil)))

(insn 79 78 80 5 arch/arm/kernel/smp.c:429 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 167 [ cpu ])
            (reg:SI 184 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184 [ nr_cpu_ids ])
        (nil)))

(jump_insn 80 79 81 5 arch/arm/kernel/smp.c:429 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 5 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 192 195 196 200
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 167 168 192 195 196 200


;; Succ edge  4 [91.0%] 
;; Succ edge  6 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 192 195 196 200
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 168 200
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 192 195 196 200
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 166 187
;; live  kill	 14 [lr]

;; Pred edge  5 [9.0%]  (fallthru,loop_exit)
(note 81 80 84 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 84 81 85 6 arch/arm/kernel/smp.c:433 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 166 [ i ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_UNUSED (reg:SI 187)
        (nil)))

(insn 85 84 86 6 arch/arm/kernel/smp.c:433 (set (reg:SI 0 r0)
        (reg/v/f:SI 168 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 6 arch/arm/kernel/smp.c:433 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11689360>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11689360>)
        (nil)))

(insn 87 86 88 6 arch/arm/kernel/smp.c:433 (set (reg:SI 2 r2)
        (mem/s/u/f/j:SI (plus:SI (mult:SI (reg/v:SI 166 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 200)) [0 ipi_types S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/u/f/j:SI (plus:SI (reg:SI 187)
                (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) [0 ipi_types S4 A32])
        (nil)))

(call_insn 88 87 89 6 arch/arm/kernel/smp.c:433 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11360700 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 89 88 91 6 arch/arm/kernel/smp.c:426 (set (reg/v:SI 166 [ i ])
        (plus:SI (reg/v:SI 166 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 91 89 92 6 arch/arm/kernel/smp.c:426 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 166 [ i ])
            (const_int 6 [0x6]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 100 6 arch/arm/kernel/smp.c:426 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8333 [0x208d])
            (nil))))
;; End of basic block 6 -> ( 3 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 166 168 192 195 196 200
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 166 168 192 195 196 200


;; Succ edge  3 [83.3%]  (dfs_back)
;; Succ edge  7 [16.7%]  (fallthru,loop_exit)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  6 [16.7%]  (fallthru,loop_exit)
(note 100 92 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function smp_cpus_done (smp_cpus_done)[0:1412] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 9 (  1.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 11 (  1.8)


starting bb 2
   16 r172:SI=`__per_cpu_offset'
   15 r171:SI=asm_operands
      REG_DEAD: r170:SI
   14 r170:SI=`cpu_data'
   32 r169:SI=`nr_cpu_ids'
   10 r138:SI=0xffffffffffffffff
    9 r137:SI=0x0
    7 r139:SI=[r141:SI]
      REG_DEAD: r141:SI
      REG_EQUAL: [`cpu_online_mask']
    7 r139:SI=[r141:SI]
      REG_DEAD: r141:SI
      REG_EQUAL: [`cpu_online_mask']
found mem(7) *(r[141]+0)
    6 r141:SI=`cpu_online_mask'


starting bb 3
   22 r137:SI=r137:SI+r148:SI
      REG_DEAD: r148:SI
   21 r148:SI=[r146:SI+0x38]
      REG_DEAD: r146:SI
   21 r148:SI=[r146:SI+0x38]
      REG_DEAD: r146:SI
found mem(21) *(r[146]+56)
   19 r146:SI=r171:SI+r144:SI
      REG_DEAD: r144:SI
   17 r144:SI=[r138:SI*0x4+r172:SI]
      REG_EQUAL: [r138:SI*0x4+`__per_cpu_offset']


starting bb 4
   34 cc:CC=cmp(r138:SI,r150:SI)
      REG_DEAD: r150:SI
   33 r150:SI=[r169:SI]
      REG_EQUAL: [`nr_cpu_ids']
   33 r150:SI=[r169:SI]
      REG_EQUAL: [`nr_cpu_ids']
found mem(33) *(r[169]+0)
   30 r138:SI=r0:SI
      REG_DEAD: r0:SI
   29 r0:SI=call [`_find_next_bit_le'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
   28 r2:SI=r135:SI
      REG_DEAD: r135:SI
   68 r1:SI=0x2
   26 r0:SI=r139:SI
   25 r135:SI=r138:SI+0x1
      REG_DEAD: r138:SI
   25 r135:SI=r138:SI+0x1
      REG_DEAD: r138:SI
found pre add(25) r[135]=r[138]+1


starting bb 5
   59 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   58 r3:SI=r167:SI
      REG_DEAD: r167:SI
   57 r2:SI=r157:SI
      REG_DEAD: r157:SI
   56 r1:SI=r133:SI
      REG_DEAD: r133:SI
   55 r0:SI=`*.LC14'
      REG_EQUAL: `*.LC14'
   54 r167:SI=r1:SI
      REG_DEAD: r1:SI
   53 r0:DI=call [`__aeabi_uidivmod'] argc:0x0
      REG_UNUSED: r0:SI
      REG_EH_REGION: 0xffffffffffffffff
   52 r1:SI=0x64
   49 r0:SI=call [`__aeabi_uidiv'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0xffffffffffffffff
   48 r1:SI=0x32
   47 r0:SI=r137:SI
      REG_DEAD: r137:SI
   46 r157:SI=r0:SI
      REG_DEAD: r0:SI
      REG_EQUAL: udiv(r137:SI,0x1388)
   45 r0:SI=call [`__aeabi_uidiv'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0xffffffffffffffff
   44 r1:SI=0x1388
   43 r0:SI=r137:SI
   41 r133:SI=r0:SI
      REG_DEAD: r0:SI
   40 r0:SI=call [`__sw_hweight32'] argc:0x0
   39 r0:SI=r151:SI
      REG_DEAD: r151:SI
   38 r151:SI=r152:SI&0x3
      REG_DEAD: r152:SI
   37 r152:SI=[r139:SI]
      REG_DEAD: r139:SI
   37 r152:SI=[r139:SI]
      REG_DEAD: r139:SI
found mem(37) *(r[139]+0)


smp_cpus_done

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={12d,9u} r1={12d,6u} r2={9d,2u} r3={8d,1u} r11={1d,5u} r12={7d} r13={1d,11u} r14={6d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={7d,1u} r25={1d,5u} r26={1d,4u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,1u} r135={1d,1u} r137={2d,3u,1d} r138={2d,3u,1d} r139={1d,2u} r141={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r157={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} 
;;    total ref usage 815{745d,68u,2e} in 41{35 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137 138 139 141 169 170 171 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 137 138 139 141 169 170 171 172
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:344 discrim 1 (set (reg/f:SI 141)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 9 2 arch/arm/kernel/smp.c:344 discrim 1 (set (reg/f:SI 139 [ cpu_online_mask.405 ])
        (mem/u/f/c/i:SI (reg/f:SI 141) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>) [0 cpu_online_mask+0 S4 A32])
            (nil))))

(insn 9 7 10 2 arch/arm/kernel/smp.c:342 (set (reg/v:SI 137 [ bogosum ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 32 2 arch/arm/kernel/smp.c:344 (set (reg/v:SI 138 [ cpu ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 32 10 14 2 arch/arm/kernel/smp.c:344 discrim 1 (set (reg/f:SI 169)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 14 32 15 2 arch/arm/kernel/smp.c:345 (set (reg/f:SI 170)
        (symbol_ref:SI ("cpu_data") [flags 0xc0] <var_decl 0x11431540 cpu_data>)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/smp.c:345 (set (reg:SI 171 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 170)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8533741)) -1 (expr_list:REG_DEAD (reg/f:SI 170)
        (nil)))

(insn 16 15 31 2 arch/arm/kernel/smp.c:345 (set (reg/f:SI 172)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 169 171 172
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 169 171 172


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(11){ }u7(13){ }u8(25){ }u9(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 169 171 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 171 172
;; lr  def 	 137 144 146 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 169 171 172
;; live  gen 	 137 144 146 148
;; live  kill	

;; Pred edge  4 [91.0%] 
(code_label 31 16 13 3 93 "" [1 uses])

(note 13 31 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 13 19 3 arch/arm/kernel/smp.c:345 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 138 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 172)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 138 [ cpu ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
        (nil)))

(insn 19 17 21 3 arch/arm/kernel/smp.c:345 (set (reg:SI 146)
        (plus:SI (reg:SI 171 [ __ptr ])
            (reg:SI 144))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 21 19 22 3 arch/arm/kernel/smp.c:345 (set (reg:SI 148 [ <variable>.loops_per_jiffy ])
        (mem/s/j:SI (plus:SI (reg:SI 146)
                (const_int 56 [0x38])) [0 <variable>.loops_per_jiffy+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 22 21 23 3 arch/arm/kernel/smp.c:345 (set (reg/v:SI 137 [ bogosum ])
        (plus:SI (reg/v:SI 137 [ bogosum ])
            (reg:SI 148 [ <variable>.loops_per_jiffy ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.loops_per_jiffy ])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 169 171 172
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 169 171 172


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 169 171 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 169
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 138 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 169 171 172
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 135 138 150
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 23 22 24 4 92 "" [0 uses])

(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 4 include/linux/cpumask.h:174 (set (reg:SI 135 [ D.27269 ])
        (plus:SI (reg/v:SI 138 [ cpu ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 138 [ cpu ])
        (nil)))

(insn 26 25 68 4 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (reg/f:SI 139 [ cpu_online_mask.405 ])) 167 {*arm_movsi_insn} (nil))

(insn 68 26 28 4 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 28 68 29 4 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 135 [ D.27269 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.27269 ])
        (nil)))

(call_insn 29 28 30 4 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 30 29 33 4 include/linux/cpumask.h:174 (set (reg/v:SI 138 [ cpu ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 33 30 34 4 arch/arm/kernel/smp.c:344 discrim 1 (set (reg:SI 150 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 169) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>) [0 nr_cpu_ids+0 S4 A32])
        (nil)))

(insn 34 33 35 4 arch/arm/kernel/smp.c:344 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ cpu ])
            (reg:SI 150 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 150 [ nr_cpu_ids ])
        (nil)))

(jump_insn 35 34 36 4 arch/arm/kernel/smp.c:344 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 169 171 172
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 169 171 172


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(11){ }u36(13){ }u37(25){ }u38(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 151 152 157 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 151 152 157 167
;; live  kill	 14 [lr]

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 5 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 152 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 139 [ cpu_online_mask.405 ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139 [ cpu_online_mask.405 ])
        (nil)))

(insn 38 37 39 5 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 151)
        (and:SI (reg:SI 152 [ <variable>.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 152 [ <variable>.bits ])
        (nil)))

(insn 39 38 40 5 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 0 r0)
        (reg:SI 151)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(call_insn 40 39 41 5 include/asm-generic/bitops/arch_hweight.h:8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__sw_hweight32") [flags 0x41] <function_decl 0x5118aa00 __sw_hweight32>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 41 40 43 5 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 133 [ D.27281 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 43 41 44 5 arch/arm/kernel/smp.c:347 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ bogosum ])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 5 arch/arm/kernel/smp.c:347 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 45 44 46 5 arch/arm/kernel/smp.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 46 45 47 5 arch/arm/kernel/smp.c:347 (set (reg:SI 157)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 137 [ bogosum ])
                (const_int 5000 [0x1388]))
            (nil))))

(insn 47 46 48 5 arch/arm/kernel/smp.c:347 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ bogosum ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ bogosum ])
        (nil)))

(insn 48 47 49 5 arch/arm/kernel/smp.c:347 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 49 48 52 5 arch/arm/kernel/smp.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 52 49 53 5 arch/arm/kernel/smp.c:347 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 53 52 54 5 arch/arm/kernel/smp.c:347 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 54 53 55 5 arch/arm/kernel/smp.c:347 (set (reg:SI 167 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 55 54 56 5 arch/arm/kernel/smp.c:347 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11693120>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11693120>)
        (nil)))

(insn 56 55 57 5 arch/arm/kernel/smp.c:347 (set (reg:SI 1 r1)
        (reg:SI 133 [ D.27281 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.27281 ])
        (nil)))

(insn 57 56 58 5 arch/arm/kernel/smp.c:347 (set (reg:SI 2 r2)
        (reg:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 58 57 59 5 arch/arm/kernel/smp.c:347 (set (reg:SI 3 r3)
        (reg:SI 167 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 167 [+4 ])
        (nil)))

(call_insn/j 59 58 0 5 arch/arm/kernel/smp.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function do_local_timer (do_local_timer)[0:1421]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   30 cc:CC=cmp(r143:SI,0x0)
      REG_DEAD: r143:SI
   29 r143:SI=r0:SI
      REG_DEAD: r0:SI
   28 r0:SI=call [`twd_timer_ack'] argc:0x0
   27 r144:SI=[r148:SI+0x14]
      REG_DEAD: r148:SI
   27 r144:SI=[r148:SI+0x14]
      REG_DEAD: r148:SI
found mem(27) *(r[148]+20)
   23 [r137:SI+r151:SI]=r145:SI
      REG_DEAD: r151:SI
      REG_DEAD: r145:SI
      REG_DEAD: r137:SI
   23 [r137:SI+r151:SI]=r145:SI
      REG_DEAD: r151:SI
      REG_DEAD: r145:SI
      REG_DEAD: r137:SI
found mem(23) *(r[137]+r[151])
   14 r142:SI=[r137:SI+r151:SI]
   14 r142:SI=[r137:SI+r151:SI]
found mem(14) *(r[137]+r[151])
   13 r151:SI=[r150:SI*0x4+r147:SI]
      REG_DEAD: r150:SI
      REG_DEAD: r147:SI
      REG_EQUAL: [r150:SI*0x4+`__per_cpu_offset']
   12 r150:SI=[r148:SI+0x14]
   12 r150:SI=[r148:SI+0x14]
found mem(12) *(r[148]+20)
   11 r148:SI=r149:SI&0xffffffffffffffc0
      REG_DEAD: r149:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   10 r149:SI=sp:SI&0xffffffffffffe03f
    9 r147:SI=`__per_cpu_offset'
    7 r137:SI=asm_operands
      REG_DEAD: r146:SI
    6 r146:SI=`__irq_regs'
    2 r145:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   47 call [`ipi_timer'] argc:0x0
      REG_EH_REGION: 0x0
   46 [r163:SI+0x4]=r171:SI
      REG_DEAD: r171:SI
      REG_DEAD: r163:SI
   46 [r163:SI+0x4]=r171:SI
      REG_DEAD: r171:SI
      REG_DEAD: r163:SI
found mem(46) *(r[163]+4)
   45 r171:SI=r170:SI+0x1
      REG_DEAD: r170:SI
   45 r171:SI=r170:SI+0x1
      REG_DEAD: r170:SI
found pre add(45) r[171]=r[170]+1
   44 r170:SI=[r163:SI+0x4]
   44 r170:SI=[r163:SI+0x4]
found mem(44) *(r[163]+4)
   37 r163:SI=r160:SI+r162:SI
      REG_DEAD: r162:SI
      REG_DEAD: r160:SI
      REG_EQUAL: r162:SI+`irq_stat'
   36 r162:SI=r144:SI<<0x5
      REG_DEAD: r144:SI
   34 r160:SI=`irq_stat'


starting bb 4
   60 [r134:SI+r178:SI]=r142:SI
      REG_DEAD: r178:SI
      REG_DEAD: r142:SI
      REG_DEAD: r134:SI
   60 [r134:SI+r178:SI]=r142:SI
      REG_DEAD: r178:SI
      REG_DEAD: r142:SI
      REG_DEAD: r134:SI
found mem(60) *(r[134]+r[178])
   59 r178:SI=[r177:SI*0x4+r174:SI]
      REG_DEAD: r177:SI
      REG_DEAD: r174:SI
      REG_EQUAL: [r177:SI*0x4+`__per_cpu_offset']
   58 r177:SI=[r175:SI+0x14]
      REG_DEAD: r175:SI
   58 r177:SI=[r175:SI+0x14]
      REG_DEAD: r175:SI
found mem(58) *(r[175]+20)
   57 r175:SI=r176:SI&0xffffffffffffffc0
      REG_DEAD: r176:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   56 r176:SI=sp:SI&0xffffffffffffe03f
   55 r174:SI=`__per_cpu_offset'
   53 r134:SI=asm_operands
      REG_DEAD: r173:SI
   52 r173:SI=`__irq_regs'


do_local_timer

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,8u,2d} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,1u} r137={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u,1d} r151={1d,2u} r160={1d,1u} r162={1d,1u,1d} r163={1d,2u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u,1d} r178={1d,1u} 
;;    total ref usage 323{268d,50u,5e} in 30{28 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 142 143 144 145 146 147 148 149 150 151
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 137 142 143 144 145 146 147 148 149 150 151
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:467 (set (reg/v/f:SI 145 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/f:SI 146)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x11361780 __irq_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 9 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/v:SI 137 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 146)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8579566)) -1 (expr_list:REG_DEAD (reg/f:SI 146)
        (nil)))

(insn 9 7 10 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/f:SI 147)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg:SI 149)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 12 11 13 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg:SI 150 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 150 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 147)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 150 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 147)
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 150 [ <variable>.cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 14 13 23 2 include/asm-generic/irq_regs.h:32 discrim 4 (set (reg/v/f:SI 142 [ old_regs ])
        (mem/f:SI (plus:SI (reg/v:SI 137 [ __ptr ])
                (reg:SI 151)) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 23 14 27 2 include/asm-generic/irq_regs.h:33 discrim 4 (set (mem/f:SI (plus:SI (reg/v:SI 137 [ __ptr ])
                (reg:SI 151)) [0 S4 A32])
        (reg/v/f:SI 145 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ regs ])
            (expr_list:REG_DEAD (reg/v:SI 137 [ __ptr ])
                (nil)))))

(insn 27 23 28 2 arch/arm/kernel/smp.c:469 (set (reg:SI 144 [ D.26224 ])
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(call_insn 28 27 29 2 arch/arm/kernel/smp.c:471 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("twd_timer_ack") [flags 0x41] <function_decl 0x11513600 twd_timer_ack>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(insn 29 28 30 2 arch/arm/kernel/smp.c:471 (set (reg:SI 143 [ D.26225 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 30 29 31 2 arch/arm/kernel/smp.c:471 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26225 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.26225 ])
        (nil)))

(jump_insn 31 30 32 2 arch/arm/kernel/smp.c:471 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 162 163 170 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; live  gen 	 160 162 163 170 171
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 32 31 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 34 32 36 3 arch/arm/kernel/smp.c:472 (set (reg/f:SI 160)
        (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 36 34 37 3 arch/arm/kernel/smp.c:472 (set (reg:SI 162)
        (ashift:SI (reg:SI 144 [ D.26224 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 144 [ D.26224 ])
        (nil)))

(insn 37 36 44 3 arch/arm/kernel/smp.c:472 (set (reg:SI 163)
        (plus:SI (reg/f:SI 160)
            (reg:SI 162))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg/f:SI 160)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 162)
                    (symbol_ref:SI ("irq_stat") [flags 0xc0] <var_decl 0x10ffef00 irq_stat>))
                (nil)))))

(insn 44 37 45 3 arch/arm/kernel/smp.c:472 (set (reg:SI 170 [ <variable>.local_timer_irqs ])
        (mem/s/j:SI (plus:SI (reg:SI 163)
                (const_int 4 [0x4])) [0 <variable>.local_timer_irqs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 3 arch/arm/kernel/smp.c:472 (set (reg:SI 171)
        (plus:SI (reg:SI 170 [ <variable>.local_timer_irqs ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 170 [ <variable>.local_timer_irqs ])
        (nil)))

(insn 46 45 47 3 arch/arm/kernel/smp.c:472 (set (mem/s/j:SI (plus:SI (reg:SI 163)
                (const_int 4 [0x4])) [0 <variable>.local_timer_irqs+0 S4 A32])
        (reg:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))

(call_insn 47 46 48 3 arch/arm/kernel/smp.c:473 (parallel [
            (call (mem:SI (symbol_ref:SI ("ipi_timer") [flags 0x3] <function_decl 0x1153a600 ipi_timer>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 134 173 174 175 176 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 134 173 174 175 176 177 178
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [61.0%] 
(code_label 48 47 49 4 98 "" [1 uses])

(note 49 48 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 49 53 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/f:SI 173)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x11361780 __irq_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 53 52 55 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 173)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8579572)) -1 (expr_list:REG_DEAD (reg/f:SI 173)
        (nil)))

(insn 55 53 56 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg/f:SI 174)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 176)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 57 56 58 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 175)
        (and:SI (reg:SI 176)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 58 57 59 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 177 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 175)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 175)
        (nil)))

(insn 59 58 60 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 177 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 174)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 177 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 174)
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 177 [ <variable>.cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 60 59 0 4 include/asm-generic/irq_regs.h:33 discrim 4 (set (mem/f:SI (plus:SI (reg/v:SI 134 [ __ptr ])
                (reg:SI 178)) [0 S4 A32])
        (reg/v/f:SI 142 [ old_regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg/v/f:SI 142 [ old_regs ])
            (expr_list:REG_DEAD (reg/v:SI 134 [ __ptr ])
                (nil)))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function smp_prepare_cpus (smp_prepare_cpus)[0:1414] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   37 cc:CC=cmp(r159:SI,0x0)
      REG_DEAD: r159:SI
   36 r159:SI=zero_extend(r158:QI)
      REG_DEAD: r158:QI
   35 r158:QI=r157:SI#0
      REG_DEAD: r157:SI
   34 r157:SI=r154:SI&r156:SI
      REG_DEAD: r156:SI
      REG_DEAD: r154:SI
   32 r156:SI=gtu(cc:CC,0x0)
      REG_DEAD: cc:CC
   31 cc:CC=cmp(r136:SI,0x1)
      REG_DEAD: r136:SI
   29 r154:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
   28 cc:CC=cmp(r133:SI,0x0)
   27 {r133:SI=umin(r136:SI,r137:SI);clobber cc:CC;}
      REG_DEAD: r137:SI
      REG_UNUSED: cc:CC
   26 [r149:SI+0x38]=r152:SI
      REG_DEAD: r152:SI
      REG_DEAD: r149:SI
   26 [r149:SI+0x38]=r152:SI
      REG_DEAD: r152:SI
      REG_DEAD: r149:SI
found mem(26) *(r[149]+56)
   25 r152:SI=[r151:SI]
      REG_DEAD: r151:SI
      REG_EQUAL: [`loops_per_jiffy']
   25 r152:SI=[r151:SI]
      REG_DEAD: r151:SI
      REG_EQUAL: [`loops_per_jiffy']
found mem(25) *(r[151]+0)
   24 r151:SI=`loops_per_jiffy'
   22 r149:SI=r134:SI+r147:SI
      REG_DEAD: r147:SI
      REG_DEAD: r134:SI
   20 r147:SI=[r146:SI*0x4+r143:SI]
      REG_DEAD: r146:SI
      REG_DEAD: r143:SI
      REG_EQUAL: [r146:SI*0x4+`__per_cpu_offset']
   19 r146:SI=[r144:SI+0x14]
      REG_DEAD: r144:SI
   19 r146:SI=[r144:SI+0x14]
      REG_DEAD: r144:SI
found mem(19) *(r[144]+20)
   18 r144:SI=r145:SI&0xffffffffffffffc0
      REG_DEAD: r145:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   17 r145:SI=sp:SI&0xffffffffffffe03f
   16 r143:SI=`__per_cpu_offset'
   15 r134:SI=asm_operands
      REG_DEAD: r142:SI
   14 r142:SI=`cpu_data'
   12 r136:SI=r0:SI
      REG_DEAD: r0:SI
   11 r0:SI=call [`__sw_hweight32'] argc:0x0
   10 r0:SI=r140:SI
      REG_DEAD: r140:SI
    9 r140:SI=r141:SI&0x3
      REG_DEAD: r141:SI
    8 r141:SI=[r138:SI]
    8 r141:SI=[r138:SI]
found mem(8) *(r[138]+0)
    7 r138:SI=[r139:SI]
      REG_DEAD: r139:SI
      REG_EQUAL: [`cpu_possible_mask']
    7 r138:SI=[r139:SI]
      REG_DEAD: r139:SI
      REG_EQUAL: [`cpu_possible_mask']
found mem(7) *(r[139]+0)
    6 r139:SI=`cpu_possible_mask'
    2 r137:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   45 call [`platform_smp_prepare_cpus'] argc:0x0
      REG_DEAD: r0:SI
   44 r0:SI=r133:SI
      REG_DEAD: r133:SI
   43 call [`init_cpu_present'] argc:0x0
      REG_DEAD: r0:SI
   42 r0:SI=r138:SI
      REG_DEAD: r138:SI
   40 call [`percpu_timer_setup'] argc:0x0
      REG_EH_REGION: 0x0


starting bb 4


smp_prepare_cpus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,5u} r1={5d} r2={5d} r3={5d} r11={1d,4u} r12={5d} r13={1d,9u,1d} r14={4d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={8d,3u} r25={1d,4u} r26={1d,3u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,2u} r134={1d,1u} r136={1d,2u} r137={1d,1u} r138={1d,2u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u,1d} r147={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} 
;;    total ref usage 562{506d,54u,2e} in 34{30 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136 137 138 139 140 141 142 143 144 145 146 147 149 151 152 154 156 157 158 159
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 133 134 136 137 138 139 140 141 142 143 144 145 146 147 149 151 152 154 156 157 158 159
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:362 (set (reg/v:SI 137 [ max_cpus ])
        (reg:SI 0 r0 [ max_cpus ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ max_cpus ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg/f:SI 139)
        (symbol_ref:SI ("cpu_possible_mask") [flags 0xc0] <var_decl 0x10c5bf00 cpu_possible_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg/f:SI 138 [ cpu_possible_mask ])
        (mem/u/f/c/i:SI (reg/f:SI 139) [0 cpu_possible_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_possible_mask") [flags 0xc0] <var_decl 0x10c5bf00 cpu_possible_mask>) [0 cpu_possible_mask+0 S4 A32])
            (nil))))

(insn 8 7 9 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 141 [ <variable>.bits ])
        (mem/s/j:SI (reg/f:SI 138 [ cpu_possible_mask ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 140)
        (and:SI (reg:SI 141 [ <variable>.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 141 [ <variable>.bits ])
        (nil)))

(insn 10 9 11 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 0 r0)
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(call_insn 11 10 12 2 include/asm-generic/bitops/arch_hweight.h:8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__sw_hweight32") [flags 0x41] <function_decl 0x5118aa00 __sw_hweight32>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 12 11 14 2 include/asm-generic/bitops/arch_hweight.h:8 (set (reg:SI 136 [ D.27453 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 14 12 15 2 arch/arm/kernel/smp.c:269 (set (reg/f:SI 142)
        (symbol_ref:SI ("cpu_data") [flags 0xc0] <var_decl 0x11431540 cpu_data>)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/smp.c:269 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 142)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8524033)) -1 (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))

(insn 16 15 17 2 arch/arm/kernel/smp.c:271 (set (reg/f:SI 143)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/smp.c:271 (set (reg:SI 145)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/smp.c:271 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 19 18 20 2 arch/arm/kernel/smp.c:271 (set (reg:SI 146 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 20 19 22 2 arch/arm/kernel/smp.c:271 (set (reg:SI 147)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 146 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 143)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 143)
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 146 [ <variable>.cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 22 20 24 2 arch/arm/kernel/smp.c:271 (set (reg:SI 149)
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 147))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v:SI 134 [ __ptr ])
            (nil))))

(insn 24 22 25 2 arch/arm/kernel/smp.c:271 (set (reg/f:SI 151)
        (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10e34900 loops_per_jiffy>)) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/kernel/smp.c:271 (set (reg:SI 152 [ loops_per_jiffy ])
        (mem/c/i:SI (reg/f:SI 151) [0 loops_per_jiffy+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10e34900 loops_per_jiffy>) [0 loops_per_jiffy+0 S4 A32])
            (nil))))

(insn 26 25 27 2 arch/arm/kernel/smp.c:271 (set (mem/s/j:SI (plus:SI (reg:SI 149)
                (const_int 56 [0x38])) [0 <variable>.loops_per_jiffy+0 S4 A32])
        (reg:SI 152 [ loops_per_jiffy ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152 [ loops_per_jiffy ])
        (expr_list:REG_DEAD (reg:SI 149)
            (nil))))

(insn 27 26 28 2 arch/arm/kernel/smp.c:271 (parallel [
            (set (reg/v:SI 133 [ max_cpus.964 ])
                (umin:SI (reg:SI 136 [ D.27453 ])
                    (reg/v:SI 137 [ max_cpus ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_DEAD (reg/v:SI 137 [ max_cpus ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 28 27 29 2 arch/arm/kernel/smp.c:372 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ max_cpus.964 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 29 28 31 2 arch/arm/kernel/smp.c:372 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 31 29 32 2 arch/arm/kernel/smp.c:372 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.27453 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.27453 ])
        (nil)))

(insn 32 31 34 2 arch/arm/kernel/smp.c:372 (set (reg:SI 156)
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 34 32 35 2 arch/arm/kernel/smp.c:372 (set (reg:SI 157)
        (and:SI (reg:SI 154)
            (reg:SI 156))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 154)
            (nil))))

(insn 35 34 36 2 arch/arm/kernel/smp.c:372 (set (reg:QI 158)
        (subreg:QI (reg:SI 157) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 36 35 37 2 arch/arm/kernel/smp.c:372 (set (reg:SI 159)
        (zero_extend:SI (reg:QI 158))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 158)
        (nil)))

(insn 37 36 38 2 arch/arm/kernel/smp.c:372 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(jump_insn 38 37 39 2 arch/arm/kernel/smp.c:372 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u37(11){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 39 38 40 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 40 39 42 3 arch/arm/kernel/smp.c:377 (parallel [
            (call (mem:SI (symbol_ref:SI ("percpu_timer_setup") [flags 0x3] <function_decl 0x11513500 percpu_timer_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 42 40 43 3 arch/arm/kernel/smp.c:385 (set (reg:SI 0 r0)
        (reg/f:SI 138 [ cpu_possible_mask ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138 [ cpu_possible_mask ])
        (nil)))

(call_insn 43 42 44 3 arch/arm/kernel/smp.c:385 (parallel [
            (call (mem:SI (symbol_ref:SI ("init_cpu_present") [flags 0x41] <function_decl 0x10c85700 init_cpu_present>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 44 43 45 3 arch/arm/kernel/smp.c:391 (set (reg:SI 0 r0)
        (reg/v:SI 133 [ max_cpus.964 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ max_cpus.964 ])
        (nil)))

(call_insn/j 45 44 52 3 arch/arm/kernel/smp.c:391 (parallel [
            (call (mem:SI (symbol_ref:SI ("platform_smp_prepare_cpus") [flags 0x41] <function_decl 0x10c9f200 platform_smp_prepare_cpus>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 52 45 55 4 104 "" [1 uses])

(note 55 52 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function secondary_start_kernel (secondary_start_kernel)[0:1411] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   39 cc:CC=cmp(r163:SI,0x0)
      REG_DEAD: r163:SI
   38 r163:SI=r140:SI&0x1000
   37 {asm_operands;clobber [scratch];}
   36 r140:SI=[r162:SI+0x8]
      REG_DEAD: r162:SI
      REG_EQUAL: [const(`cpu_tlb'+0x8)]
   36 r140:SI=[r162:SI+0x8]
      REG_DEAD: r162:SI
      REG_EQUAL: [const(`cpu_tlb'+0x8)]
found mem(36) *(r[162]+8)
   35 r162:SI=`cpu_tlb'
   34 call [`cpu_v7_switch_mm'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   33 r1:SI=r150:SI
      REG_DEAD: r150:SI
      REG_EQUAL: `init_mm'
   32 r0:SI=r159:SI
      REG_DEAD: r159:SI
   30 r159:SI=r160:SI+0x40000000
      REG_DEAD: r160:SI
   30 r159:SI=r160:SI+0x40000000
      REG_DEAD: r160:SI
found pre add(30) r[159]=r[160]+1073741824
   29 r160:SI=[r150:SI+0x24]
      REG_EQUAL: [const(`init_mm'+0x24)]
   29 r160:SI=[r150:SI+0x24]
      REG_EQUAL: [const(`init_mm'+0x24)]
found mem(29) *(r[150]+36)
   27 call [`_set_bit'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   26 r1:SI=r150:SI+0x15c
      REG_EQUAL: const(`init_mm'+0x15c)
   26 r1:SI=r150:SI+0x15c
      REG_EQUAL: const(`init_mm'+0x15c)
found pre add(26) r[1]=r[150]+348
   25 r0:SI=r146:SI
   22 [r155:SI+0x1f0]=r150:SI
      REG_DEAD: r155:SI
      REG_EQUAL: `init_mm'
   22 [r155:SI+0x1f0]=r150:SI
      REG_DEAD: r155:SI
      REG_EQUAL: `init_mm'
found mem(22) *(r[155]+496)
   20 r155:SI=[r147:SI+0xc]
      REG_DEAD: r147:SI
   20 r155:SI=[r147:SI+0xc]
      REG_DEAD: r147:SI
found mem(20) *(r[147]+12)
   16 {r144:SI=asm_operands;r143:SI=asm_operands;[r150:SI+0x2c]=asm_operands;clobber cc:QI;}
      REG_DEAD: r151:SI
      REG_UNUSED: r144:SI
      REG_UNUSED: r143:SI
      REG_UNUSED: cc:QI
mem count failure
mem count failure
mem count failure
mem count failure
   14 r151:SI=r150:SI+0x2c
      REG_EQUAL: const(`init_mm'+0x2c)
   14 r151:SI=r150:SI+0x2c
      REG_EQUAL: const(`init_mm'+0x2c)
found pre add(14) r[151]=r[150]+44
   13 r150:SI=`init_mm'
   12 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   11 r1:SI=r146:SI
   10 r0:SI=`*.LC15'
      REG_EQUAL: `*.LC15'
    8 r146:SI=[r147:SI+0x14]
    8 r146:SI=[r147:SI+0x14]
found mem(8) *(r[147]+20)
    7 r147:SI=r148:SI&0xffffffffffffffc0
      REG_DEAD: r148:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
    6 r148:SI=sp:SI&0xffffffffffffe03f


starting bb 3
   43 {asm_operands;clobber cc:QI;}
      REG_DEAD: r164:SI
      REG_UNUSED: cc:QI
   42 r164:SI=0x0


starting bb 4
   47 cc:CC=cmp(r165:SI,0x0)
      REG_DEAD: r165:SI
   46 r165:SI=r140:SI&0x100000
      REG_DEAD: r140:SI


starting bb 5
   51 {asm_operands;clobber cc:QI;}
      REG_DEAD: r166:SI
      REG_UNUSED: cc:QI
   50 r166:SI=0x0


starting bb 6
  100 r189:SI=r188:SI+r134:SI
      REG_DEAD: r188:SI
      REG_DEAD: r134:SI
   99 r188:SI=[r187:SI]
      REG_DEAD: r187:SI
      REG_EQUAL: [`cpu_active_mask']
   99 r188:SI=[r187:SI]
      REG_DEAD: r187:SI
      REG_EQUAL: [`cpu_active_mask']
found mem(99) *(r[187]+0)
   98 r187:SI=`cpu_active_mask'
   91 r133:SI=r183:SI<<r182:SI
      REG_DEAD: r183:SI
      REG_DEAD: r182:SI
      REG_EQUAL: 0x1<<r182:SI
   90 r183:SI=0x1
   89 r182:SI=r146:SI&0x1f
      REG_DEAD: r146:SI
   88 r134:SI=r181:SI<<0x2
      REG_DEAD: r181:SI
   87 r181:SI=r179:SI>>0x5
      REG_DEAD: r179:SI
      REG_EQUAL: r146:SI/0x20
   86 r179:SI={(cc:CC<0x0)?r180:SI:r146:SI}
      REG_DEAD: r180:SI
      REG_DEAD: cc:CC
   85 cc:CC=cmp(r146:SI,0x0)
   84 r180:SI=r146:SI+0x1f
   84 r180:SI=r146:SI+0x1f
found pre add(84) r[180]=r[146]+31
   82 call [`percpu_timer_setup'] argc:0x0
      REG_EH_REGION: 0x0
   81 call [`set_cpu_online'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   80 r1:SI=0x1
   79 r0:SI=r146:SI
   78 [r174:SI+0x38]=r177:SI
      REG_DEAD: r177:SI
      REG_DEAD: r174:SI
   78 [r174:SI+0x38]=r177:SI
      REG_DEAD: r177:SI
      REG_DEAD: r174:SI
found mem(78) *(r[174]+56)
   77 r177:SI=[r176:SI]
      REG_DEAD: r176:SI
      REG_EQUAL: [`loops_per_jiffy']
   77 r177:SI=[r176:SI]
      REG_DEAD: r176:SI
      REG_EQUAL: [`loops_per_jiffy']
found mem(77) *(r[176]+0)
   76 r176:SI=`loops_per_jiffy'
   74 r174:SI=r137:SI+r172:SI
      REG_DEAD: r172:SI
      REG_DEAD: r137:SI
   72 r172:SI=[r146:SI*0x4+r171:SI]
      REG_DEAD: r171:SI
      REG_EQUAL: [r146:SI*0x4+`__per_cpu_offset']
   71 r171:SI=`__per_cpu_offset'
   70 r137:SI=asm_operands
      REG_DEAD: r170:SI
   69 r170:SI=`cpu_data'
   68 call [`calibrate_delay'] argc:0x0
   67 call [`notify_cpu_starting'] argc:0x0
      REG_DEAD: r0:SI
   66 r0:SI=r146:SI
   65 call [`platform_secondary_init'] argc:0x0
      REG_DEAD: r0:SI
   64 r0:SI=r146:SI
   63 {asm_operands;clobber [scratch];}
   62 [r139:SI+0x4]=r169:SI
      REG_DEAD: r169:SI
      REG_DEAD: r139:SI
   62 [r139:SI+0x4]=r169:SI
      REG_DEAD: r169:SI
      REG_DEAD: r139:SI
found mem(62) *(r[139]+4)
   61 r169:SI=r168:SI+0x1
      REG_DEAD: r168:SI
   61 r169:SI=r168:SI+0x1
      REG_DEAD: r168:SI
found pre add(61) r[169]=r[168]+1
   60 r168:SI=[r139:SI+0x4]
   60 r168:SI=[r139:SI+0x4]
found mem(60) *(r[139]+4)
   59 r139:SI=r167:SI&0xffffffffffffffc0
      REG_DEAD: r167:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   58 r167:SI=sp:SI&0xffffffffffffe03f
   56 call [`cpu_init'] argc:0x0
   55 {asm_operands;clobber [scratch];}
   54 {asm_operands;clobber [scratch];}


starting bb 7
   95 {asm_operands;clobber [scratch];}


starting bb 8
  104 cc:CC=cmp(r186:SI,0x0)
      REG_DEAD: r186:SI
  103 r186:SI=r136:SI&r133:SI
      REG_DEAD: r136:SI
  101 r136:SI=[r189:SI]
  101 r136:SI=[r189:SI]
found mem(101) *(r[189]+0)


starting bb 9
  109 call [`cpu_idle'] argc:0x0
  108 {asm_operands;clobber cc:QI;clobber [scratch];}
      REG_UNUSED: cc:QI
  107 {asm_operands;clobber cc:QI;clobber [scratch];}
      REG_UNUSED: cc:QI


secondary_start_kernel

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={17d,6u} r1={15d,4u} r2={11d} r3={11d} r11={1d,9u} r12={11d} r13={1d,21u,2d} r14={10d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={19d,4u} r25={1d,9u} r26={1d,8u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,2u} r140={1d,2u} r143={1d} r144={1d} r146={1d,10u,2d} r147={1d,2u} r148={1d,1u} r150={1d,7u} r151={1d,1u} r155={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u,1d} r183={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} 
;;    total ref usage 1359{1237d,117u,5e} in 77{67 regular + 10 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 143 144 146 147 148 150 151 155 159 160 162 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 140 143 144 146 147 148 150 151 155 159 160 162 163
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:281 (set (reg:SI 148)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:281 (set (reg:SI 147)
        (and:SI (reg:SI 148)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 10 2 arch/arm/kernel/smp.c:281 (set (reg/v:SI 146 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 147)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 8 11 2 arch/arm/kernel/smp.c:283 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116a2f80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116a2f80>)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/smp.c:283 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 12 11 13 2 arch/arm/kernel/smp.c:283 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 13 12 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 150)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 14 13 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 151)
        (plus:SI (reg/f:SI 150)
            (const_int 44 [0x2c]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
                (const_int 44 [0x2c])))
        (nil)))

(insn 16 14 20 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (parallel [
            (set (reg/v:SI 144 [ result ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 151)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 150)
                                (const_int 44 [0x2c])) [0 init_mm.mm_count.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2074232))
            (set (reg/v:SI 143 [ tmp ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 151)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 150)
                                (const_int 44 [0x2c])) [0 init_mm.mm_count.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2074232))
            (set (mem/s/j/c:SI (plus:SI (reg/f:SI 150)
                        (const_int 44 [0x2c])) [0 init_mm.mm_count.counter+0 S4 A32])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 151)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 150)
                                (const_int 44 [0x2c])) [0 init_mm.mm_count.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2074232))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_UNUSED (reg/v:SI 144 [ result ])
            (expr_list:REG_UNUSED (reg/v:SI 143 [ tmp ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 20 16 22 2 arch/arm/kernel/smp.c:290 (set (reg/f:SI 155 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 147)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 22 20 25 2 arch/arm/kernel/smp.c:290 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 155 [ <variable>.task ])
                (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64])
        (reg/f:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 155 [ <variable>.task ])
        (expr_list:REG_EQUAL (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
            (nil))))

(insn 25 22 26 2 include/linux/cpumask.h:256 (set (reg:SI 0 r0)
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 include/linux/cpumask.h:256 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 150)
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
                (const_int 348 [0x15c])))
        (nil)))

(call_insn 27 26 29 2 include/linux/cpumask.h:256 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109c0500 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 27 30 2 arch/arm/kernel/smp.c:292 (set (reg/f:SI 160 [ init_mm.pgd ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 150)
                (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
                    (const_int 36 [0x24]))) [0 init_mm.pgd+0 S4 A32])
        (nil)))

(insn 30 29 32 2 arch/arm/kernel/smp.c:292 (set (reg/f:SI 159)
        (plus:SI (reg/f:SI 160 [ init_mm.pgd ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 160 [ init_mm.pgd ])
        (nil)))

(insn 32 30 33 2 arch/arm/kernel/smp.c:292 (set (reg:SI 0 r0)
        (reg/f:SI 159)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 159)
        (nil)))

(insn 33 32 34 2 arch/arm/kernel/smp.c:292 (set (reg:SI 1 r1)
        (reg/f:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 150)
        (expr_list:REG_EQUAL (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
            (nil))))

(call_insn 34 33 35 2 arch/arm/kernel/smp.c:292 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_v7_switch_mm") [flags 0x41] <function_decl 0x111f0c80 cpu_v7_switch_mm>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 35 34 36 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/f:SI 162)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x114e7c00 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/v:SI 140 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 162)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 162)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x114e7c00 cpu_tlb>)
                        (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32])
            (nil))))

(insn 37 36 38 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:327 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8433656)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 38 37 39 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (reg:SI 163)
        (and:SI (reg/v:SI 140 [ __tlb_flag ])
            (const_int 4096 [0x1000]))) 67 {*arm_andsi3_insn} (nil))

(insn 39 38 40 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(jump_insn 40 39 41 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 146


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u35(11){ }u36(13){ }u37(25){ }u38(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 146
;; live  gen 	 164
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 41 40 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:332 (set (reg:SI 164)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:332 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 0") ("") 0 [
                    (reg:SI 164)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 8434296)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 146


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 146
;; live  gen 	 24 [cc] 165
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 44 43 45 4 108 "" [1 uses])

(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (reg:SI 165)
        (and:SI (reg/v:SI 140 [ __tlb_flag ])
            (const_int 1048576 [0x100000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ __tlb_flag ])
        (nil)))

(insn 47 46 48 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(jump_insn 48 47 49 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 166
;; live  kill	 24 [cc]

;; Pred edge  4 [50.0%]  (fallthru)
(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (set (reg:SI 166)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                    (reg:SI 166)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 8435064)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 137 139 167 168 169 170 171 172 174 176 177 179 180 181 182 183 187 188 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 137 139 167 168 169 170 171 172 174 176 177 179 180 181 182 183 187 188 189
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 52 51 53 6 109 "" [1 uses])

(note 53 52 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:341 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8435448)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 55 54 56 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:342 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8435576)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(call_insn 56 55 58 6 arch/arm/kernel/smp.c:296 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_init") [flags 0x41] <function_decl 0x512d9780 cpu_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 58 56 59 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 167)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 59 58 60 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 139 [ D.27624 ])
        (and:SI (reg:SI 167)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 60 59 61 6 arch/arm/kernel/smp.c:297 (set (reg:SI 168 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.27624 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 6 arch/arm/kernel/smp.c:297 (set (reg:SI 169)
        (plus:SI (reg:SI 168 [ <variable>.preempt_count ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 168 [ <variable>.preempt_count ])
        (nil)))

(insn 62 61 63 6 arch/arm/kernel/smp.c:297 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.27624 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg/f:SI 139 [ D.27624 ])
            (nil))))

(insn 63 62 64 6 arch/arm/kernel/smp.c:297 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8527585)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 64 63 65 6 arch/arm/kernel/smp.c:303 (set (reg:SI 0 r0)
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 65 64 66 6 arch/arm/kernel/smp.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("platform_secondary_init") [flags 0x41] <function_decl 0x10c9f180 platform_secondary_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 66 65 67 6 arch/arm/kernel/smp.c:305 (set (reg:SI 0 r0)
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 67 66 68 6 arch/arm/kernel/smp.c:305 (parallel [
            (call (mem:SI (symbol_ref:SI ("notify_cpu_starting") [flags 0x41] <function_decl 0x1135a900 notify_cpu_starting>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn 68 67 69 6 arch/arm/kernel/smp.c:307 (parallel [
            (call (mem:SI (symbol_ref:SI ("calibrate_delay") [flags 0x41] <function_decl 0x10e39a00 calibrate_delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 69 68 70 6 arch/arm/kernel/smp.c:269 (set (reg/f:SI 170)
        (symbol_ref:SI ("cpu_data") [flags 0xc0] <var_decl 0x11431540 cpu_data>)) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 6 arch/arm/kernel/smp.c:269 (set (reg/v:SI 137 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 170)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8524033)) -1 (expr_list:REG_DEAD (reg/f:SI 170)
        (nil)))

(insn 71 70 72 6 arch/arm/kernel/smp.c:271 (set (reg/f:SI 171)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 74 6 arch/arm/kernel/smp.c:271 (set (reg:SI 172)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 146 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 171)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 146 [ cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 74 72 76 6 arch/arm/kernel/smp.c:271 (set (reg:SI 174)
        (plus:SI (reg/v:SI 137 [ __ptr ])
            (reg:SI 172))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg/v:SI 137 [ __ptr ])
            (nil))))

(insn 76 74 77 6 arch/arm/kernel/smp.c:271 (set (reg/f:SI 176)
        (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10e34900 loops_per_jiffy>)) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 6 arch/arm/kernel/smp.c:271 (set (reg:SI 177 [ loops_per_jiffy ])
        (mem/c/i:SI (reg/f:SI 176) [0 loops_per_jiffy+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("loops_per_jiffy") [flags 0xc0] <var_decl 0x10e34900 loops_per_jiffy>) [0 loops_per_jiffy+0 S4 A32])
            (nil))))

(insn 78 77 79 6 arch/arm/kernel/smp.c:271 (set (mem/s/j:SI (plus:SI (reg:SI 174)
                (const_int 56 [0x38])) [0 <variable>.loops_per_jiffy+0 S4 A32])
        (reg:SI 177 [ loops_per_jiffy ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 177 [ loops_per_jiffy ])
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))

(insn 79 78 80 6 arch/arm/kernel/smp.c:316 (set (reg:SI 0 r0)
        (reg/v:SI 146 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 6 arch/arm/kernel/smp.c:316 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 81 80 82 6 arch/arm/kernel/smp.c:316 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_cpu_online") [flags 0x41] <function_decl 0x10c85600 set_cpu_online>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 82 81 84 6 arch/arm/kernel/smp.c:321 (parallel [
            (call (mem:SI (symbol_ref:SI ("percpu_timer_setup") [flags 0x3] <function_decl 0x11513500 percpu_timer_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 84 82 85 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 180)
        (plus:SI (reg/v:SI 146 [ cpu ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(insn 85 84 86 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ cpu ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 86 85 87 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 179 [ D.27601 ])
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 180)
            (reg/v:SI 146 [ cpu ]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))

(insn 87 86 88 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 181)
        (ashiftrt:SI (reg:SI 179 [ D.27601 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 179 [ D.27601 ])
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 146 [ cpu ])
                (const_int 32 [0x20]))
            (nil))))

(insn 88 87 89 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 134 [ D.27645 ])
        (ashift:SI (reg:SI 181)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 181)
        (nil)))

(insn 89 88 90 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 182)
        (and:SI (reg/v:SI 146 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ cpu ])
        (nil)))

(insn 90 89 91 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 183)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 91 90 98 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 133 [ shifttmp.991 ])
        (ashift:SI (reg:SI 183)
            (reg:SI 182))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 183)
        (expr_list:REG_DEAD (reg:SI 182)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 182))
                (nil)))))

(insn 98 91 99 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 187)
        (symbol_ref:SI ("cpu_active_mask") [flags 0xc0] <var_decl 0x10c66000 cpu_active_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 188 [ cpu_active_mask ])
        (mem/u/f/c/i:SI (reg/f:SI 187) [0 cpu_active_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 187)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_active_mask") [flags 0xc0] <var_decl 0x10c66000 cpu_active_mask>) [0 cpu_active_mask+0 S4 A32])
            (nil))))

(insn 100 99 102 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 189 [ D.27644 ])
        (plus:SI (reg/f:SI 188 [ cpu_active_mask ])
            (reg:SI 134 [ D.27645 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 188 [ cpu_active_mask ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.27645 ])
            (nil))))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 189


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u100(11){ }u101(13){ }u102(25){ }u103(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 189
;; live  gen 	
;; live  kill	

;; Pred edge  8 [91.0%] 
(code_label 102 100 94 7 111 "" [1 uses])

(note 94 102 95 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 7 arch/arm/kernel/smp.c:324 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 8531042)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 189


;; Succ edge  8 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 189
;; lr  def 	 24 [cc] 136 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 189
;; live  gen 	 24 [cc] 136 186
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru,dfs_back)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 96 95 97 8 110 "" [0 uses])

(note 97 96 101 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 101 97 103 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 136 [ D.27643 ])
        (mem/v:SI (reg/f:SI 189 [ D.27644 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 103 101 104 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 186)
        (and:SI (reg:SI 136 [ D.27643 ])
            (reg:SI 133 [ shifttmp.991 ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.27643 ])
        (nil)))

(insn 104 103 105 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(jump_insn 105 104 106 8 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 8 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 189


;; Succ edge  7 [91.0%] 
;; Succ edge  9 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u113(11){ }u114(13){ }u115(25){ }u116(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  8 [9.0%]  (fallthru,loop_exit)
(note 106 105 107 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:26 (parallel [
            (asm_operands/v ("	cpsie i			@ arch_local_irq_enable") ("") 0 []
                 [] 1104376)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 108 107 109 9 arch/arm/kernel/smp.c:331 (parallel [
            (asm_operands/v ("cpsie f	@ __stf") ("") 0 []
                 [] 8531937)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(call_insn/j 109 108 0 9 arch/arm/kernel/smp.c:336 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_idle") [flags 0x41] <function_decl 0x10c8ed80 cpu_idle>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function cpu_die (cpu_die)[0:1409]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   14 cc:CC=cmp(r134:SI,0x0)
   13 r134:SI=[r139:SI+0x18]
      REG_DEAD: r139:SI
      REG_EQUAL: [const(`outer_cache'+0x18)]
   13 r134:SI=[r139:SI+0x18]
      REG_DEAD: r139:SI
      REG_EQUAL: [const(`outer_cache'+0x18)]
found mem(13) *(r[139]+24)
   12 r139:SI=`outer_cache'
   11 {asm_operands;clobber [scratch];}
   10 {asm_operands;clobber cc:QI;clobber [scratch];}
      REG_UNUSED: cc:QI
    9 call [`idle_task_exit'] argc:0x0
    8 r136:SI=[r137:SI+0x14]
      REG_DEAD: r137:SI
    8 r136:SI=[r137:SI+0x14]
      REG_DEAD: r137:SI
found mem(8) *(r[137]+20)
    7 r137:SI=r138:SI&0xffffffffffffffc0
      REG_DEAD: r138:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
    6 r138:SI=sp:SI&0xffffffffffffe03f


starting bb 3
   17 call [r134:SI] argc:0x0
      REG_DEAD: r134:SI
   17 call [r134:SI] argc:0x0
      REG_DEAD: r134:SI
found mem(17) *(r[134]+0)


starting bb 4
   32 asm_operands
      REG_DEAD: r144:SI
   31 r144:SI=r146:SI+0x38
      REG_DEAD: r146:SI
      REG_EQUAL: r145:SI+0x1ff8
   31 r144:SI=r146:SI+0x38
      REG_DEAD: r146:SI
      REG_EQUAL: r145:SI+0x1ff8
found pre add(31) r[144]=r[146]+56
   30 r146:SI=r145:SI+0x1fc0
      REG_DEAD: r145:SI
   30 r146:SI=r145:SI+0x1fc0
      REG_DEAD: r145:SI
found pre add(30) r[146]=r[145]+8128
   29 r145:SI=[r143:SI+0x4]
      REG_DEAD: r143:SI
   29 r145:SI=[r143:SI+0x4]
      REG_DEAD: r143:SI
found mem(29) *(r[143]+4)
   28 r143:SI=[r141:SI+0xc]
      REG_DEAD: r141:SI
   28 r143:SI=[r141:SI+0xc]
      REG_DEAD: r141:SI
found mem(28) *(r[141]+12)
   27 r141:SI=r142:SI&0xffffffffffffffc0
      REG_DEAD: r142:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   26 r142:SI=sp:SI&0xffffffffffffe03f
   24 call [`platform_cpu_die'] argc:0x0
      REG_DEAD: r0:SI
   23 r0:SI=r136:SI
      REG_DEAD: r136:SI
   22 call [`complete'] argc:0x0
      REG_DEAD: r0:SI
   21 r0:SI=`*.LANCHOR3'
      REG_EQUAL: `*.LANCHOR3'


cpu_die

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,2u} r1={5d} r2={5d} r3={5d} r11={1d,4u} r12={5d} r13={1d,10u,2d} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={6d,1u} r25={1d,4u} r26={1d,3u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r134={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u,1d} r146={1d,1u} 
;;    total ref usage 533{493d,37u,3e} in 22{18 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 136 137 138 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 136 137 138 139
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:234 (set (reg:SI 138)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:234 (set (reg:SI 137)
        (and:SI (reg:SI 138)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 arch/arm/kernel/smp.c:234 (set (reg/v:SI 136 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 137)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(call_insn 9 8 10 2 arch/arm/kernel/smp.c:236 (parallel [
            (call (mem:SI (symbol_ref:SI ("idle_task_exit") [flags 0x41] <function_decl 0x10fc4200 idle_task_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:35 (parallel [
            (asm_operands/v ("	cpsid i			@ arch_local_irq_disable") ("") 0 []
                 [] 1105528)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/smp.c:239 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8520161)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 12 11 13 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg/f:SI 139)
        (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg/f:SI 134 [ D.27654 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)
                        (const_int 24 [0x18]))) [0 outer_cache.sync+0 S4 A32])
            (nil))))

(insn 14 13 15 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ D.27654 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136


;; Succ edge  3 [78.3%]  (fallthru)
;; Succ edge  4 [21.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  2 [78.3%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 17 16 18 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:95 (parallel [
            (call (mem:SI (reg/f:SI 134 [ D.27654 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 134 [ D.27654 ])
        (nil))
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 142 143 144 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 141 142 143 144 145 146
;; live  kill	 14 [lr]

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [21.6%] 
(code_label 18 17 19 4 116 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 19 22 4 arch/arm/kernel/smp.c:242 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
        (nil)))

(call_insn 22 21 23 4 arch/arm/kernel/smp.c:242 (parallel [
            (call (mem:SI (symbol_ref:SI ("complete") [flags 0x41] <function_decl 0x10d64000 complete>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 23 22 24 4 arch/arm/kernel/smp.c:248 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ cpu ])
        (nil)))

(call_insn 24 23 26 4 arch/arm/kernel/smp.c:248 (parallel [
            (call (mem:SI (symbol_ref:SI ("platform_cpu_die") [flags 0x41] <function_decl 0x10c9f480 platform_cpu_die>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 26 24 27 4 arch/arm/kernel/smp.c:255 (set (reg:SI 142)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 27 26 28 4 arch/arm/kernel/smp.c:255 (set (reg:SI 141)
        (and:SI (reg:SI 142)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 28 27 29 4 arch/arm/kernel/smp.c:255 (set (reg/f:SI 143 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 141)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/smp.c:255 (set (reg/f:SI 145 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 143 [ <variable>.task ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143 [ <variable>.task ])
        (nil)))

(insn 30 29 31 4 arch/arm/kernel/smp.c:255 (set (reg/f:SI 146)
        (plus:SI (reg/f:SI 145 [ <variable>.stack ])
            (const_int 8128 [0x1fc0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 145 [ <variable>.stack ])
        (nil)))

(insn 31 30 32 4 arch/arm/kernel/smp.c:255 (set (reg/f:SI 144)
        (plus:SI (reg/f:SI 146)
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 145 [ <variable>.stack ])
                (const_int 8184 [0x1ff8]))
            (nil))))

(insn 32 31 0 4 arch/arm/kernel/smp.c:255 (asm_operands/v ("mov	sp, %0
	mov	fp, #0
	b	secondary_start_kernel") ("") 0 [
            (reg/f:SI 144)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8522209) -1 (expr_list:REG_DEAD (reg/f:SI 144)
        (nil)))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __cpu_die (__cpu_die)[0:1408]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   15 cc:CC=cmp(r134:SI,0x0)
      REG_DEAD: r134:SI
   14 r134:SI=r0:SI
      REG_DEAD: r0:SI
   13 r0:SI=call [`wait_for_completion_timeout'] argc:0x0
      REG_DEAD: r1:SI
   12 r1:SI=r135:SI
      REG_DEAD: r135:SI
   11 r0:SI=`*.LANCHOR3'
      REG_EQUAL: `*.LANCHOR3'
    9 r135:SI=r0:SI
      REG_DEAD: r0:SI
    8 r0:SI=call [`msecs_to_jiffies'] argc:0x0
    7 r0:SI=0x1388
      REG_EQUAL: 0x1388
    2 r136:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   21 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   20 r1:SI=r136:SI
      REG_DEAD: r136:SI
   19 r0:SI=`*.LC16'
      REG_EQUAL: `*.LC16'


starting bb 4
   32 cc:CC=cmp(r133:SI,0x0)
      REG_DEAD: r133:SI
   31 r133:SI=r0:SI
      REG_DEAD: r0:SI
   30 r0:SI=call [`platform_cpu_kill'] argc:0x0
   29 r0:SI=r136:SI
   28 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   27 r1:SI=r136:SI
   26 r0:SI=`*.LC17'
      REG_EQUAL: `*.LC17'


starting bb 5
   38 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   37 r1:SI=r136:SI
      REG_DEAD: r136:SI
   36 r0:SI=`*.LC18'
      REG_EQUAL: `*.LC18'


starting bb 6


__cpu_die

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,10u} r1={11d,4u} r2={7d} r3={7d} r11={1d,6u} r12={7d} r13={1d,12u} r14={5d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={8d,2u} r25={1d,6u} r26={1d,5u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,4u} 
;;    total ref usage 779{726d,53u,0e} in 24{18 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 135 136
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:213 (set (reg/v:SI 136 [ cpu ])
        (reg:SI 0 r0 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cpu ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 arch/arm/kernel/smp.c:214 (set (reg:SI 0 r0)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 5000 [0x1388])
        (nil)))

(call_insn 8 7 9 2 arch/arm/kernel/smp.c:214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("msecs_to_jiffies") [flags 0x41] <function_decl 0x10ce4500 msecs_to_jiffies>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 11 2 arch/arm/kernel/smp.c:214 (set (reg:SI 135 [ D.26047 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 11 9 12 2 arch/arm/kernel/smp.c:214 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/smp.c:214 (set (reg:SI 1 r1)
        (reg:SI 135 [ D.26047 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.26047 ])
        (nil)))

(call_insn 13 12 14 2 arch/arm/kernel/smp.c:214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("wait_for_completion_timeout") [flags 0x41] <function_decl 0x10d1ad80 wait_for_completion_timeout>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 15 2 arch/arm/kernel/smp.c:214 (set (reg:SI 134 [ D.26048 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/smp.c:214 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.26048 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.26048 ])
        (nil)))

(jump_insn 16 15 17 2 arch/arm/kernel/smp.c:214 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6000 [0x1770])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  3 [40.0%]  (fallthru)
;; Succ edge  4 [60.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  2 [40.0%]  (fallthru)
(note 17 16 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 17 20 3 arch/arm/kernel/smp.c:215 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116062c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116062c0>)
        (nil)))

(insn 20 19 21 3 arch/arm/kernel/smp.c:215 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ cpu ])
        (nil)))

(call_insn/j 21 20 23 3 arch/arm/kernel/smp.c:215 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133
;; live  kill	 14 [lr]

;; Pred edge  2 [60.0%] 
(code_label 23 21 24 4 121 "" [1 uses])

(note 24 23 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 4 arch/arm/kernel/smp.c:218 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x116c5210>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x116c5210>)
        (nil)))

(insn 27 26 28 4 arch/arm/kernel/smp.c:218 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 29 4 arch/arm/kernel/smp.c:218 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 30 4 arch/arm/kernel/smp.c:220 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 30 29 31 4 arch/arm/kernel/smp.c:220 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_cpu_kill") [flags 0x41] <function_decl 0x10c9f500 platform_cpu_kill>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 31 30 32 4 arch/arm/kernel/smp.c:220 (set (reg:SI 133 [ D.26051 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 32 31 33 4 arch/arm/kernel/smp.c:220 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.26051 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.26051 ])
        (nil)))

(jump_insn 33 32 34 4 arch/arm/kernel/smp.c:220 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(11){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  4 [0.0%]  (fallthru)
(note 34 33 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 36 34 37 5 arch/arm/kernel/smp.c:221 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x116c5450>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x116c5450>)
        (nil)))

(insn 37 36 38 5 arch/arm/kernel/smp.c:221 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ cpu ])
        (nil)))

(call_insn/j 38 37 45 5 arch/arm/kernel/smp.c:221 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%] 
(code_label 45 38 48 6 123 "" [1 uses])

(note 48 45 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __cpu_disable (__cpu_disable)[0:1407]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 17 count 25 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 17 count 26 (    2)


starting bb 2
   12 cc:CC=cmp(r139:SI,0x0)
   11 r139:SI=r0:SI
      REG_DEAD: r0:SI
   10 r0:SI=call [`platform_cpu_disable'] argc:0x0
    9 r0:SI=r141:SI
    8 r141:SI=[r145:SI+0x14]
    8 r141:SI=[r145:SI+0x14]
found mem(8) *(r[145]+20)
    7 r145:SI=r146:SI&0xffffffffffffffc0
      REG_DEAD: r146:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
    6 r146:SI=sp:SI&0xffffffffffffe03f


starting bb 3
   39 cc:CC=cmp(r157:SI,0x0)
      REG_DEAD: r157:SI
   38 r157:SI=r133:SI&0x1000
   37 {asm_operands;clobber [scratch];}
   36 r133:SI=[r156:SI+0x8]
      REG_DEAD: r156:SI
      REG_EQUAL: [const(`cpu_tlb'+0x8)]
   36 r133:SI=[r156:SI+0x8]
      REG_DEAD: r156:SI
      REG_EQUAL: [const(`cpu_tlb'+0x8)]
found mem(36) *(r[156]+8)
   35 r156:SI=`cpu_tlb'
   34 call [r155:SI] argc:0x0
      REG_DEAD: r155:SI
   34 call [r155:SI] argc:0x0
      REG_DEAD: r155:SI
found mem(34) *(r[155]+0)
   33 r155:SI=[r154:SI+0x4]
      REG_DEAD: r154:SI
      REG_EQUAL: [const(`cpu_cache'+0x4)]
   33 r155:SI=[r154:SI+0x4]
      REG_DEAD: r154:SI
      REG_EQUAL: [const(`cpu_cache'+0x4)]
found mem(33) *(r[154]+4)
   32 r154:SI=`cpu_cache'
   31 call [r153:SI] argc:0x0
      REG_DEAD: r153:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   31 call [r153:SI] argc:0x0
      REG_DEAD: r153:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(31) *(r[153]+0)
   30 r1:SI=r134:SI
      REG_DEAD: r134:SI
   29 r0:SI=r139:SI
      REG_EQUAL: 0x0
   28 r153:SI=[r134:SI+0x38]
   28 r153:SI=[r134:SI+0x38]
found mem(28) *(r[134]+56)
   27 r134:SI=r135:SI+r152:SI
      REG_DEAD: r152:SI
      REG_DEAD: r135:SI
   26 r152:SI=[r151:SI*0x4+r148:SI]
      REG_DEAD: r151:SI
      REG_DEAD: r148:SI
      REG_EQUAL: [r151:SI*0x4+`__per_cpu_offset']
   25 r151:SI=[r145:SI+0x14]
      REG_DEAD: r145:SI
   25 r151:SI=[r145:SI+0x14]
      REG_DEAD: r145:SI
found mem(25) *(r[145]+20)
   22 r148:SI=`__per_cpu_offset'
   21 r135:SI=asm_operands
      REG_DEAD: r147:SI
   20 r147:SI=`*.LANCHOR1'
   18 call [`migrate_irqs'] argc:0x0
   17 call [`set_cpu_online'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   16 r1:SI=r139:SI
      REG_EQUAL: 0x0
   15 r0:SI=r141:SI


starting bb 4
   43 {asm_operands;clobber cc:QI;}
      REG_UNUSED: cc:QI


starting bb 5
   47 cc:CC=cmp(r159:SI,0x0)
      REG_DEAD: r159:SI
   46 r159:SI=r133:SI&0x100000
      REG_DEAD: r133:SI


starting bb 6
   51 {asm_operands;clobber cc:QI;}
      REG_DEAD: r160:SI
      REG_UNUSED: cc:QI
   50 r160:SI=0x0


starting bb 7
   79 r168:SI=r140:SI
      REG_EQUAL: `init_task'
   75 r167:SI=sfp:SI-0x4
   59 r140:SI=`init_task'
   58 call [`_raw_read_lock'] argc:0x0
      REG_DEAD: r0:SI
   57 r0:SI=`tasklist_lock'
      REG_EQUAL: `tasklist_lock'
   55 {asm_operands;clobber [scratch];}
   54 {asm_operands;clobber [scratch];}


starting bb 8
   64 cc:CC=cmp(r143:SI,0x0)
   63 r143:SI=[r140:SI+0x1ec]
   63 r143:SI=[r140:SI+0x1ec]
found mem(63) *(r[140]+492)


starting bb 9
   70 call [`_clear_bit'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   69 r1:SI=r162:SI
      REG_DEAD: r162:SI
   68 r0:SI=r141:SI
   67 r162:SI=r143:SI+0x15c
      REG_DEAD: r143:SI
   67 r162:SI=r143:SI+0x15c
      REG_DEAD: r143:SI
found pre add(67) r[162]=r[143]+348


starting bb 11
   80 cc:CC=cmp(r140:SI,r168:SI)
      REG_EQUAL: cmp(r140:SI,`init_task')
   77 r140:SI=r138:SI-0x1d0
      REG_DEAD: r138:SI
   77 r140:SI=r138:SI-0x1d0
      REG_DEAD: r138:SI
found pre add(77) r[140]=r[138]+-464
   76 r138:SI=[r167:SI]
   76 r138:SI=[r167:SI]
found mem(76) *(r[167]+0)
   74 [sfp:SI-0x4]=r163:SI
      REG_DEAD: r163:SI
   74 [sfp:SI-0x4]=r163:SI
      REG_DEAD: r163:SI
found mem(74) *(r[25]+-4)
   73 r163:SI=[r140:SI+0x1d0]
      REG_DEAD: r140:SI
   73 r163:SI=[r140:SI+0x1d0]
      REG_DEAD: r140:SI
found mem(73) *(r[140]+464)


starting bb 12
   85 call [`_raw_read_unlock'] argc:0x0
      REG_DEAD: r0:SI
   84 r0:SI=`tasklist_lock'
      REG_EQUAL: `tasklist_lock'


starting bb 13
   98 use r0:SI
   92 r0:SI=r139:SI
      REG_DEAD: r139:SI


__cpu_disable

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,9u} r1={12d,3u} r2={9d} r3={9d} r11={1d,12u} r12={9d} r13={1d,21u,1d} r14={9d,1u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={15d,5u} r25={1d,14u} r26={1d,11u} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} r133={1d,2u} r134={1d,2u} r135={1d,1u} r138={1d,1u} r139={1d,5u} r140={2d,4u,1d} r141={1d,3u} r143={1d,2u} r145={1d,2u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r151={1d,1u,1d} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 1106{989d,114u,3e} in 61{53 regular + 8 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 141 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 139 141 145 146
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/smp.c:165 (set (reg:SI 146)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:165 (set (reg:SI 145)
        (and:SI (reg:SI 146)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 arch/arm/kernel/smp.c:165 (set (reg/v:SI 141 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 145)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:169 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/smp.c:169 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_cpu_disable") [flags 0x41] <function_decl 0x10c9f300 platform_cpu_disable>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/smp.c:169 (set (reg/v:SI 139 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/smp.c:170 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/smp.c:170 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 13 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 141 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 145


;; Succ edge  13 [61.0%] 
;; Succ edge  3 [39.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 147 148 151 152 153 154 155 156 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 145
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 135 147 148 151 152 153 154 155 156 157
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 arch/arm/kernel/smp.c:177 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/smp.c:177 (set (reg:SI 1 r1)
        (reg/v:SI 139 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 17 16 18 3 arch/arm/kernel/smp.c:177 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_cpu_online") [flags 0x41] <function_decl 0x10c85600 set_cpu_online>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 18 17 20 3 arch/arm/kernel/smp.c:182 (parallel [
            (call (mem:SI (symbol_ref:SI ("migrate_irqs") [flags 0x41] <function_decl 0x11007580 migrate_irqs>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 20 18 21 3 arch/arm/kernel/smp.c:540 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 3 arch/arm/kernel/smp.c:540 (set (reg/v:SI 135 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 147)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8558723)) -1 (expr_list:REG_DEAD (reg/f:SI 147)
        (nil)))

(insn 22 21 25 3 arch/arm/kernel/smp.c:540 (set (reg/f:SI 148)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 25 22 26 3 arch/arm/kernel/smp.c:540 (set (reg:SI 151 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 145)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 26 25 27 3 arch/arm/kernel/smp.c:540 (set (reg:SI 152)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 151 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 148)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151 [ <variable>.cpu ])
        (expr_list:REG_DEAD (reg/f:SI 148)
            (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg:SI 151 [ <variable>.cpu ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
                (nil)))))

(insn 27 26 28 3 arch/arm/kernel/smp.c:540 (set (reg/v/f:SI 134 [ evt ])
        (plus:SI (reg/v:SI 135 [ __ptr ])
            (reg:SI 152))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg/v:SI 135 [ __ptr ])
            (nil))))

(insn 28 27 29 3 arch/arm/kernel/smp.c:542 (set (reg/f:SI 153 [ <variable>.set_mode ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ evt ])
                (const_int 56 [0x38])) [0 <variable>.set_mode+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 arch/arm/kernel/smp.c:542 (set (reg:SI 0 r0)
        (reg/v:SI 139 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 30 29 31 3 arch/arm/kernel/smp.c:542 (set (reg:SI 1 r1)
        (reg/v/f:SI 134 [ evt ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ evt ])
        (nil)))

(call_insn 31 30 32 3 arch/arm/kernel/smp.c:542 (parallel [
            (call (mem:SI (reg/f:SI 153 [ <variable>.set_mode ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 153 [ <variable>.set_mode ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 32 31 33 3 arch/arm/kernel/smp.c:193 (set (reg/f:SI 154)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x1141de40 cpu_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 3 arch/arm/kernel/smp.c:193 (set (reg/f:SI 155 [ cpu_cache.flush_kern_all ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 154)
                (const_int 4 [0x4])) [0 cpu_cache.flush_kern_all+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 154)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x1141de40 cpu_cache>)
                        (const_int 4 [0x4]))) [0 cpu_cache.flush_kern_all+0 S4 A32])
            (nil))))

(call_insn 34 33 35 3 arch/arm/kernel/smp.c:193 (parallel [
            (call (mem:SI (reg/f:SI 155 [ cpu_cache.flush_kern_all ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 155 [ cpu_cache.flush_kern_all ])
        (nil))
    (nil))

(insn 35 34 36 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/f:SI 156)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x114e7c00 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/v:SI 133 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 156)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x114e7c00 cpu_tlb>)
                        (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32])
            (nil))))

(insn 37 36 38 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:327 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8433656)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 38 37 39 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (reg:SI 157)
        (and:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 4096 [0x1000]))) 67 {*arm_andsi3_insn} (nil))

(insn 39 38 40 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(jump_insn 40 39 41 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  3 [50.0%]  (fallthru)
(note 41 40 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 43 41 44 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:332 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 0") ("") 0 [
                    (reg/v:SI 139 [ ret ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 8434296)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 141
;; live  gen 	 24 [cc] 159
;; live  kill	

;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 44 43 45 5 129 "" [1 uses])

(note 45 44 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (reg:SI 159)
        (and:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1048576 [0x100000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ __tlb_flag ])
        (nil)))

(insn 47 46 48 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(jump_insn 48 47 49 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  gen 	 160
;; live  kill	 24 [cc]

;; Pred edge  5 [50.0%]  (fallthru)
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (set (reg:SI 160)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                    (reg:SI 160)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 8435064)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141
;; live  gen 	 0 [r0] 140 167 168
;; live  kill	 14 [lr]

;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 52 51 53 7 130 "" [1 uses])

(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:341 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8435448)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 55 54 57 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:342 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8435576)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 57 55 58 7 arch/arm/kernel/smp.c:196 (set (reg:SI 0 r0)
        (symbol_ref:SI ("tasklist_lock") [flags 0xc0] <var_decl 0x10f3f300 tasklist_lock>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("tasklist_lock") [flags 0xc0] <var_decl 0x10f3f300 tasklist_lock>)
        (nil)))

(call_insn 58 57 59 7 arch/arm/kernel/smp.c:196 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_read_lock") [flags 0x41] <function_decl 0x10aef700 _raw_read_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 59 58 75 7 arch/arm/kernel/smp.c:197 (set (reg/v/f:SI 140 [ p ])
        (symbol_ref:SI ("init_task") [flags 0xc0] <var_decl 0x10fc0ea0 init_task>)) 167 {*arm_movsi_insn} (nil))

(insn 75 59 79 7 arch/arm/kernel/smp.c:197 discrim 1 (set (reg/f:SI 167 [ __ptr.396 ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 79 75 78 7 arch/arm/kernel/smp.c:197 (set (reg/f:SI 168)
        (reg/v/f:SI 140 [ p ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("init_task") [flags 0xc0] <var_decl 0x10fc0ea0 init_task>)
        (nil)))
;; End of basic block 7 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 167 168


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(11){ }u71(13){ }u72(25){ }u73(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 167 168
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  11 [91.0%] 
(code_label 78 79 62 8 132 "" [1 uses])

(note 62 78 63 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 8 arch/arm/kernel/smp.c:198 (set (reg/f:SI 143 [ D.26034 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ p ])
                (const_int 492 [0x1ec])) [0 <variable>.mm+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 8 arch/arm/kernel/smp.c:198 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 143 [ D.26034 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 65 64 66 8 arch/arm/kernel/smp.c:198 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 8 -> ( 9 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 143 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 143 167 168


;; Succ edge  9 [69.8%]  (fallthru)
;; Succ edge  11 [30.2%]  (dfs_back)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 143 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 143 167 168
;; live  gen 	 0 [r0] 1 [r1] 162
;; live  kill	 14 [lr]

;; Pred edge  8 [69.8%]  (fallthru)
(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 9 include/linux/cpumask.h:266 (set (reg/f:SI 162)
        (plus:SI (reg/f:SI 143 [ D.26034 ])
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 143 [ D.26034 ])
        (nil)))

(insn 68 67 69 9 include/linux/cpumask.h:266 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 9 include/linux/cpumask.h:266 (set (reg:SI 1 r1)
        (reg/f:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 162)
        (nil)))

(call_insn 70 69 109 9 include/linux/cpumask.h:266 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 167 168


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 7 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 167 168
;; lr  def 	 24 [cc] 138 140 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 167 168
;; live  gen 	 24 [cc] 138 140 163
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [30.2%]  (dfs_back)
(code_label 109 70 108 11 136 "" [1 uses])

(note 108 109 73 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 73 108 74 11 arch/arm/kernel/smp.c:197 discrim 1 (set (reg/f:SI 163 [ <variable>.tasks.next ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ p ])
                (const_int 464 [0x1d0])) [0 <variable>.tasks.next+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ p ])
        (nil)))

(insn 74 73 76 11 arch/arm/kernel/smp.c:197 discrim 1 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 __ptr+0 S4 A32])
        (reg/f:SI 163 [ <variable>.tasks.next ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 163 [ <variable>.tasks.next ])
        (nil)))

(insn 76 74 77 11 arch/arm/kernel/smp.c:197 discrim 1 (set (reg/v/f:SI 138 [ _________p1 ])
        (mem/v/f:SI (reg/f:SI 167 [ __ptr.396 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 80 11 arch/arm/kernel/smp.c:197 discrim 1 (set (reg/v/f:SI 140 [ p ])
        (plus:SI (reg/v/f:SI 138 [ _________p1 ])
            (const_int -464 [0xfffffffffffffe30]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 138 [ _________p1 ])
        (nil)))

(insn 80 77 81 11 arch/arm/kernel/smp.c:197 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 140 [ p ])
            (reg/f:SI 168))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 140 [ p ])
            (symbol_ref:SI ("init_task") [flags 0xc0] <var_decl 0x10fc0ea0 init_task>))
        (nil)))

(jump_insn 81 80 82 11 arch/arm/kernel/smp.c:197 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 11 -> ( 8 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 167 168


;; Succ edge  8 [91.0%] 
;; Succ edge  12 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  11 [9.0%]  (fallthru,loop_exit)
(note 82 81 84 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 84 82 85 12 arch/arm/kernel/smp.c:201 (set (reg:SI 0 r0)
        (symbol_ref:SI ("tasklist_lock") [flags 0xc0] <var_decl 0x10f3f300 tasklist_lock>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("tasklist_lock") [flags 0xc0] <var_decl 0x10f3f300 tasklist_lock>)
        (nil)))

(call_insn 85 84 86 12 arch/arm/kernel/smp.c:201 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_read_unlock") [flags 0x41] <function_decl 0x10aefc00 _raw_read_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 2 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 86 85 87 13 128 "" [1 uses])

(note 87 86 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 92 87 98 13 arch/arm/kernel/smp.c:204 (set (reg/i:SI 0 r0)
        (reg/v:SI 139 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ ret ])
        (nil)))

(insn 98 92 0 13 arch/arm/kernel/smp.c:204 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 13 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __cpu_up (__cpu_up)[0:1406] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 28 count 40 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 28 count 42 (    2)


starting bb 2
   12 cc:CC=cmp(r145:SI,0x0)
   11 r145:SI=[r146:SI+0x34]
   11 r145:SI=[r146:SI+0x34]
found mem(11) *(r[146]+52)
   10 r146:SI=r142:SI+r158:SI
      REG_DEAD: r158:SI
      REG_DEAD: r142:SI
    9 r158:SI=[r155:SI*0x4+r157:SI]
      REG_DEAD: r157:SI
      REG_EQUAL: [r155:SI*0x4+`__per_cpu_offset']
    8 r157:SI=`__per_cpu_offset'
    7 r142:SI=asm_operands
      REG_DEAD: r156:SI
    6 r156:SI=`cpu_data'
    2 r155:SI=r0:SI


starting bb 3
   18 cc:CC=cmp(r145:SI,0xfffffffffffff000)
   17 r145:SI=r0:SI
      REG_DEAD: r0:SI
   16 r0:SI=call [`fork_idle'] argc:0x0


starting bb 4
   25 r143:SI=r145:SI
      REG_DEAD: r145:SI
   24 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   23 r1:SI=r155:SI
      REG_DEAD: r155:SI
   22 r0:SI=`*.LC19'
      REG_EQUAL: `*.LC19'


starting bb 5
   30 [r146:SI+0x34]=r145:SI
      REG_DEAD: r146:SI
   30 [r146:SI+0x34]=r145:SI
      REG_DEAD: r146:SI
found mem(30) *(r[146]+52)


starting bb 6
   37 call [`init_idle'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   36 r1:SI=r155:SI
   35 r0:SI=r145:SI


starting bb 7
   44 cc:CC=cmp(r144:SI,0x0)
   43 r144:SI=r0:SI
   42 r0:SI=call [`pgd_alloc'] argc:0x0
   41 r0:SI=`init_mm'
      REG_EQUAL: `init_mm'


starting bb 8
   47 r143:SI=0xfffffffffffffff4


starting bb 9
   84 cc:CC=cmp(r140:SI,0x0)
   83 r140:SI=[r173:SI+0x4]
      REG_DEAD: r173:SI
      REG_EQUAL: [const(`outer_cache'+0x4)]
   83 r140:SI=[r173:SI+0x4]
      REG_DEAD: r173:SI
      REG_EQUAL: [const(`outer_cache'+0x4)]
found mem(83) *(r[173]+4)
   82 r173:SI=`outer_cache'
   81 call [r172:SI] argc:0x0
      REG_DEAD: r172:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   81 call [r172:SI] argc:0x0
      REG_DEAD: r172:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(81) *(r[172]+0)
   80 r1:SI=0xc
   79 r0:SI=r161:SI+0x1c
      REG_EQUAL: const(`*.LANCHOR0'+0x1c)
   79 r0:SI=r161:SI+0x1c
      REG_EQUAL: const(`*.LANCHOR0'+0x1c)
found pre add(79) r[0]=r[161]+28
   78 r172:SI=[r169:SI+0x18]
      REG_DEAD: r169:SI
      REG_EQUAL: [const(`cpu_cache'+0x18)]
   78 r172:SI=[r169:SI+0x18]
      REG_DEAD: r169:SI
      REG_EQUAL: [const(`cpu_cache'+0x18)]
found mem(78) *(r[169]+24)
   75 r169:SI=`cpu_cache'
   74 [r161:SI+0x20]=r168:SI
      REG_DEAD: r168:SI
      REG_EQUAL: const(`swapper_pg_dir'+0x40000000)
   74 [r161:SI+0x20]=r168:SI
      REG_DEAD: r168:SI
      REG_EQUAL: const(`swapper_pg_dir'+0x40000000)
found mem(74) *(r[161]+32)
   79 r0:SI=r161:SI+0x1c
      REG_EQUAL: const(`*.LANCHOR0'+0x1c)
found post add(79) r[0]=r[161]+28
   73 r168:SI=const(`swapper_pg_dir'+0x40000000)
   71 [r161:SI+0x1c]=r166:SI
      REG_DEAD: r166:SI
   71 [r161:SI+0x1c]=r166:SI
      REG_DEAD: r166:SI
found mem(71) *(r[161]+28)
   70 r166:SI=r144:SI+0x40000000
   70 r166:SI=r144:SI+0x40000000
found pre add(70) r[166]=r[144]+1073741824
   68 [r161:SI+0x24]=r163:SI
      REG_DEAD: r163:SI
   68 [r161:SI+0x24]=r163:SI
      REG_DEAD: r163:SI
found mem(68) *(r[161]+36)
   67 r163:SI=r164:SI+0x38
      REG_DEAD: r164:SI
      REG_EQUAL: r162:SI+0x1ff8
   67 r163:SI=r164:SI+0x38
      REG_DEAD: r164:SI
      REG_EQUAL: r162:SI+0x1ff8
found pre add(67) r[163]=r[164]+56
   66 r164:SI=r162:SI+0x1fc0
      REG_DEAD: r162:SI
   66 r164:SI=r162:SI+0x1fc0
      REG_DEAD: r162:SI
found pre add(66) r[164]=r[162]+8128
   65 r162:SI=[r145:SI+0x4]
   65 r162:SI=[r145:SI+0x4]
found mem(65) *(r[145]+4)
   64 r161:SI=`*.LANCHOR0'
   63 call [`identity_mapping_add'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   62 r2:SI=const(`_edata'+0x40000000)
      REG_EQUAL: const(`_edata'+0x40000000)
   61 r1:SI=const(`_sdata'+0x40000000)
      REG_EQUAL: const(`_sdata'+0x40000000)
   60 r0:SI=r144:SI
   57 call [`identity_mapping_add'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   56 r2:SI=const(`_etext'+0x40000000)
      REG_EQUAL: const(`_etext'+0x40000000)
   55 r1:SI=const(`_stext'+0x40000000)
      REG_EQUAL: const(`_stext'+0x40000000)


starting bb 10
   96 call [r140:SI] argc:0x0
      REG_DEAD: r140:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   96 call [r140:SI] argc:0x0
      REG_DEAD: r140:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
found mem(96) *(r[140]+0)
   95 r1:SI=r161:SI+0x40000028
      REG_DEAD: r161:SI
      REG_EQUAL: const(`*.LANCHOR0'+0x40000028)
   95 r1:SI=r161:SI+0x40000028
      REG_DEAD: r161:SI
      REG_EQUAL: const(`*.LANCHOR0'+0x40000028)
found pre add(95) r[1]=r[161]+1073741864
   94 r0:SI=r161:SI+0x4000001c
      REG_EQUAL: const(`*.LANCHOR0'+0x4000001c)
   94 r0:SI=r161:SI+0x4000001c
      REG_EQUAL: const(`*.LANCHOR0'+0x4000001c)
found pre add(94) r[0]=r[161]+1073741852


starting bb 11
  103 cc:CC=cmp(r143:SI,0x0)
  102 r143:SI=r0:SI
      REG_DEAD: r0:SI
  101 r0:SI=call [`boot_secondary'] argc:0x0
      REG_DEAD: r1:SI
  100 r1:SI=r145:SI
      REG_DEAD: r145:SI
   99 r0:SI=r155:SI


starting bb 12
  122 r205:SI=`cpu_online_mask'
  135 r204:SI=r181:SI
      REG_DEAD: r181:SI
      REG_EQUAL: `jiffies'
  118 r133:SI=r186:SI<<r139:SI
      REG_DEAD: r186:SI
      REG_EQUAL: 0x1<<r139:SI
  117 r186:SI=0x1
  116 r139:SI=r155:SI&0x1f
  115 r136:SI=r185:SI<<0x2
  114 r185:SI=r183:SI>>0x5
      REG_DEAD: r183:SI
      REG_EQUAL: r155:SI/0x20
  113 r183:SI={(cc:CC<0x0)?r184:SI:r155:SI}
      REG_DEAD: r184:SI
      REG_DEAD: cc:CC
  112 cc:CC=cmp(r155:SI,0x0)
  111 r184:SI=r155:SI+0x1f
  111 r184:SI=r155:SI+0x1f
found pre add(111) r[184]=r[155]+31
  108 r141:SI=r149:SI+0x64
      REG_DEAD: r149:SI
  107 r149:SI=[r181:SI]
      REG_EQUAL: [`jiffies']
  107 r149:SI=[r181:SI]
      REG_EQUAL: [`jiffies']
found mem(107) *(r[181]+0)
  106 r181:SI=`jiffies'


starting bb 13
  127 cc:CC=cmp(r189:SI,0x0)
      REG_DEAD: r189:SI
  126 r189:SI=r138:SI&r133:SI
      REG_DEAD: r138:SI
  125 r138:SI=[r188:SI+r136:SI]
      REG_DEAD: r188:SI
  125 r138:SI=[r188:SI+r136:SI]
      REG_DEAD: r188:SI
found mem(125) *(r[188]+r[136])
  123 r188:SI=[r205:SI]
      REG_EQUAL: [`cpu_online_mask']
  123 r188:SI=[r205:SI]
      REG_EQUAL: [`cpu_online_mask']
found mem(123) *(r[205]+0)


starting bb 14
  132 {asm_operands;clobber [scratch];}
  131 call [`__udelay'] argc:0x0
      REG_DEAD: r0:SI
  204 r0:SI=0xa


starting bb 15
  139 cc:CC=cmp(r191:SI,0x0)
      REG_DEAD: r191:SI
  138 r191:SI=r147:SI-r141:SI
      REG_DEAD: r147:SI
  136 r147:SI=[r204:SI]
      REG_EQUAL: [`jiffies']
  136 r147:SI=[r204:SI]
      REG_EQUAL: [`jiffies']
found mem(136) *(r[204]+0)


starting bb 16
  149 cc:CC=cmp(r195:SI,0x0)
      REG_DEAD: r195:SI
  148 r195:SI=r194:SI&0x1
      REG_DEAD: r194:SI
  147 r194:SI=r135:SI 0>>r139:SI
      REG_DEAD: r139:SI
      REG_DEAD: r135:SI
  146 r135:SI=[r185:SI*0x4+r193:SI]
      REG_DEAD: r193:SI
      REG_DEAD: r185:SI
  144 r193:SI=[r192:SI]
      REG_DEAD: r192:SI
      REG_EQUAL: [`cpu_online_mask']
  144 r193:SI=[r192:SI]
      REG_DEAD: r192:SI
      REG_EQUAL: [`cpu_online_mask']
found mem(144) *(r[192]+0)
  143 r192:SI=`cpu_online_mask'


starting bb 17
  156 r143:SI=0xfffffffffffffffb
  155 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
  154 r1:SI=r155:SI
      REG_DEAD: r155:SI
  153 r0:SI=`*.LC20'
      REG_EQUAL: `*.LC20'


starting bb 18
  165 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
  164 r2:SI=r143:SI
  163 r1:SI=r155:SI
      REG_DEAD: r155:SI
  162 r0:SI=`*.LC21'
      REG_EQUAL: `*.LC21'


starting bb 19
  185 call [`pgd_free'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
  184 r1:SI=r144:SI
      REG_DEAD: r144:SI
  183 r0:SI=`init_mm'
      REG_EQUAL: `init_mm'
  181 call [`identity_mapping_del'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
  180 r2:SI=const(`_edata'+0x40000000)
      REG_EQUAL: const(`_edata'+0x40000000)
  179 r1:SI=const(`_sdata'+0x40000000)
      REG_EQUAL: const(`_sdata'+0x40000000)
  178 r0:SI=r144:SI
  177 call [`identity_mapping_del'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
  176 r2:SI=const(`_etext'+0x40000000)
      REG_EQUAL: const(`_etext'+0x40000000)
  175 r1:SI=const(`_stext'+0x40000000)
      REG_EQUAL: const(`_stext'+0x40000000)
  174 r0:SI=r144:SI
  173 [r198:SI+0x1c]=r199:SI
      REG_DEAD: r199:SI
      REG_DEAD: r198:SI
      REG_EQUAL: 0x0
  173 [r198:SI+0x1c]=r199:SI
      REG_DEAD: r199:SI
      REG_DEAD: r198:SI
      REG_EQUAL: 0x0
found mem(173) *(r[198]+28)
  170 [r198:SI+0x24]=r199:SI
      REG_EQUAL: 0x0
  170 [r198:SI+0x24]=r199:SI
      REG_EQUAL: 0x0
found mem(170) *(r[198]+36)
  169 r199:SI=0x0
  168 r198:SI=`*.LANCHOR0'


starting bb 20
  198 use r0:SI
  192 r0:SI=r143:SI
      REG_DEAD: r143:SI


__cpu_up

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={30d,21u} r1={28d,12u} r2={21d,5u} r3={16d} r11={1d,20u} r12={16d} r13={1d,35u} r14={16d,1u} r15={15d} r16={15d} r17={15d} r18={15d} r19={15d} r20={15d} r21={15d} r22={15d} r23={15d} r24={24d,9u} r25={1d,20u} r26={1d,19u} r27={15d} r28={15d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={15d} r37={15d} r38={15d} r39={15d} r40={15d} r41={15d} r42={15d} r43={15d} r44={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r53={15d} r54={15d} r55={15d} r56={15d} r57={15d} r58={15d} r59={15d} r60={15d} r61={15d} r62={15d} r63={15d} r64={15d} r65={15d} r66={15d} r67={15d} r68={15d} r69={15d} r70={15d} r71={15d} r72={15d} r73={15d} r74={15d} r75={15d} r76={15d} r77={15d} r78={15d} r79={15d} r80={15d} r81={15d} r82={15d} r83={15d} r84={15d} r85={15d} r86={15d} r87={15d} r88={15d} r89={15d} r90={15d} r91={15d} r92={15d} r93={15d} r94={15d} r95={15d} r96={15d} r97={15d} r98={15d} r99={15d} r100={15d} r101={15d} r102={15d} r103={15d} r104={15d} r105={15d} r106={15d} r107={15d} r108={15d} r109={15d} r110={15d} r111={15d} r112={15d} r113={15d} r114={15d} r115={15d} r116={15d} r117={15d} r118={15d} r119={15d} r120={15d} r121={15d} r122={15d} r123={15d} r124={15d} r125={15d} r126={15d} r127={15d} r133={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u,1d} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={4d,3u} r144={1d,6u} r145={2d,7u} r146={1d,2u} r147={1d,1u} r149={1d,1u} r155={1d,10u,2d} r156={1d,1u} r157={1d,1u} r158={1d,1u} r161={1d,6u} r162={1d,1u,1d} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r169={1d,1u} r172={1d,1u} r173={1d,1u} r181={1d,2u} r183={1d,1u} r184={1d,1u} r185={1d,2u} r186={1d,1u} r188={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r198={1d,2u} r199={1d,2u} r204={1d,1u} r205={1d,1u} 
;;    total ref usage 2075{1852d,219u,4e} in 118{103 regular + 15 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 145 146 155 156 157 158
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 142 145 146 155 156 157 158
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp.c:60 (set (reg/v:SI 155 [ cpu ])
        (reg:SI 0 r0 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/smp.c:61 (set (reg/f:SI 156)
        (symbol_ref:SI ("cpu_data") [flags 0xc0] <var_decl 0x11431540 cpu_data>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/smp.c:61 (set (reg/v:SI 142 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 156)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8497403)) -1 (expr_list:REG_DEAD (reg/f:SI 156)
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/smp.c:61 (set (reg/f:SI 157)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/smp.c:61 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 155 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 157)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 155 [ cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/smp.c:61 (set (reg/v/f:SI 146 [ ci ])
        (plus:SI (reg/v:SI 142 [ __ptr ])
            (reg:SI 158))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg/v:SI 142 [ __ptr ])
            (nil))))

(insn 11 10 12 2 arch/arm/kernel/smp.c:62 (set (reg/v/f:SI 145 [ idle ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 146 [ ci ])
                (const_int 52 [0x34])) [0 <variable>.idle+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/smp.c:70 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 145 [ idle ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/smp.c:70 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1910 [0x776])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155


;; Succ edge  3 [80.9%]  (fallthru)
;; Succ edge  6 [19.1%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 155
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 155
;; live  gen 	 0 [r0] 24 [cc] 145
;; live  kill	 14 [lr]

;; Pred edge  2 [80.9%]  (fallthru)
(note 14 13 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 16 14 17 3 arch/arm/kernel/smp.c:71 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("fork_idle") [flags 0x41] <function_decl 0x10fde780 fork_idle>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 17 16 18 3 arch/arm/kernel/smp.c:71 (set (reg/v/f:SI 145 [ idle ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 18 17 19 3 include/linux/err.h:34 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 145 [ idle ])
            (const_int -4096 [0xfffffffffffff000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 19 18 20 3 include/linux/err.h:34 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; live  gen 	 0 [r0] 1 [r1] 143
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 arch/arm/kernel/smp.c:73 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x116cec80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x116cec80>)
        (nil)))

(insn 23 22 24 4 arch/arm/kernel/smp.c:73 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 155 [ cpu ])
        (nil)))

(call_insn 24 23 25 4 arch/arm/kernel/smp.c:73 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 25 24 28 4 include/linux/err.h:29 (set (reg/v:SI 143 [ ret ])
        (reg/v/f:SI 145 [ idle ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 145 [ idle ])
        (nil)))
;; End of basic block 4 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 155
;; live  gen 	
;; live  kill	

;; Pred edge  3 [100.0%] 
(code_label 28 25 29 5 141 "" [1 uses])

(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 33 5 arch/arm/kernel/smp.c:76 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 146 [ ci ])
                (const_int 52 [0x34])) [0 <variable>.idle+0 S4 A32])
        (reg/v/f:SI 145 [ idle ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 146 [ ci ])
        (nil)))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [19.1%] 
(code_label 33 30 34 6 140 "" [1 uses])

(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 6 arch/arm/kernel/smp.c:82 (set (reg:SI 0 r0)
        (reg/v/f:SI 145 [ idle ])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 6 arch/arm/kernel/smp.c:82 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 37 36 38 6 arch/arm/kernel/smp.c:82 (parallel [
            (call (mem:SI (symbol_ref:SI ("init_idle") [flags 0x41] <function_decl 0x10f44680 init_idle>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; live  gen 	 0 [r0] 24 [cc] 144
;; live  kill	 14 [lr]

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 38 37 39 7 143 "" [0 uses])

(note 39 38 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 39 42 7 arch/arm/kernel/smp.c:91 (set (reg:SI 0 r0)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
        (nil)))

(call_insn 42 41 43 7 arch/arm/kernel/smp.c:91 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pgd_alloc") [flags 0x41] <function_decl 0x114f1a00 pgd_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 43 42 44 7 arch/arm/kernel/smp.c:91 (set (reg/v/f:SI 144 [ pgd ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 7 arch/arm/kernel/smp.c:92 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ pgd ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 45 44 46 7 arch/arm/kernel/smp.c:92 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7836 [0x1e9c])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 145 155
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 155


;; Succ edge  8 [21.6%]  (fallthru)
;; Succ edge  9 [78.4%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u56(11){ }u57(13){ }u58(25){ }u59(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 143
;; live  kill	

;; Pred edge  7 [21.6%]  (fallthru)
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 50 8 arch/arm/kernel/smp.c:93 (set (reg/v:SI 143 [ ret ])
        (const_int -12 [0xfffffffffffffff4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 155
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 161 162 163 164 166 168 169 172 173
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 140 161 162 163 164 166 168 169 172 173
;; live  kill	 14 [lr]

;; Pred edge  7 [78.4%] 
(code_label 50 47 51 9 144 "" [1 uses])

(note 51 50 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 55 51 56 9 arch/arm/kernel/smp.c:99 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x1150dc00 _stext>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x1150dc00 _stext>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 56 55 57 9 arch/arm/kernel/smp.c:99 (set (reg:SI 2 r2)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x1150dc60 _etext>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x1150dc60 _etext>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(call_insn 57 56 60 9 arch/arm/kernel/smp.c:99 (parallel [
            (call (mem:SI (symbol_ref:SI ("identity_mapping_add") [flags 0x41] <function_decl 0x11227580 identity_mapping_add>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 60 57 61 9 arch/arm/kernel/smp.c:100 (set (reg:SI 0 r0)
        (reg/v/f:SI 144 [ pgd ])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 9 arch/arm/kernel/smp.c:100 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x1150dd20 _sdata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x1150dd20 _sdata>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 62 61 63 9 arch/arm/kernel/smp.c:100 (set (reg:SI 2 r2)
        (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x1150dd80 _edata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x1150dd80 _edata>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(call_insn 63 62 64 9 arch/arm/kernel/smp.c:100 (parallel [
            (call (mem:SI (symbol_ref:SI ("identity_mapping_add") [flags 0x41] <function_decl 0x11227580 identity_mapping_add>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 64 63 65 9 arch/arm/kernel/smp.c:107 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 9 arch/arm/kernel/smp.c:107 (set (reg/f:SI 162 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 145 [ idle ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 9 arch/arm/kernel/smp.c:107 (set (reg/f:SI 164)
        (plus:SI (reg/f:SI 162 [ <variable>.stack ])
            (const_int 8128 [0x1fc0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 162 [ <variable>.stack ])
        (nil)))

(insn 67 66 68 9 arch/arm/kernel/smp.c:107 (set (reg/f:SI 163)
        (plus:SI (reg/f:SI 164)
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 164)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 162 [ <variable>.stack ])
                (const_int 8184 [0x1ff8]))
            (nil))))

(insn 68 67 70 9 arch/arm/kernel/smp.c:107 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 36 [0x24])) [0 secondary_data.stack+0 S4 A32])
        (reg/f:SI 163)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 163)
        (nil)))

(insn 70 68 71 9 arch/arm/kernel/smp.c:108 (set (reg/f:SI 166)
        (plus:SI (reg/v/f:SI 144 [ pgd ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(insn 71 70 73 9 arch/arm/kernel/smp.c:108 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 28 [0x1c])) [0 secondary_data.pgdir+0 S4 A32])
        (reg/f:SI 166)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 166)
        (nil)))

(insn 73 71 74 9 arch/arm/kernel/smp.c:109 (set (reg/f:SI 168)
        (const:SI (plus:SI (symbol_ref:SI ("swapper_pg_dir") [flags 0xc0] <var_decl 0x11208000 swapper_pg_dir>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 9 arch/arm/kernel/smp.c:109 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 32 [0x20])) [0 secondary_data.swapper_pg_dir+0 S4 A32])
        (reg/f:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 168)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("swapper_pg_dir") [flags 0xc0] <var_decl 0x11208000 swapper_pg_dir>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 75 74 78 9 arch/arm/kernel/smp.c:110 (set (reg/f:SI 169)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x1141de40 cpu_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 78 75 79 9 arch/arm/kernel/smp.c:110 (set (reg/f:SI 172 [ cpu_cache.flush_kern_dcache_area ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 169)
                (const_int 24 [0x18])) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 169)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x1141de40 cpu_cache>)
                        (const_int 24 [0x18]))) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])
            (nil))))

(insn 79 78 80 9 arch/arm/kernel/smp.c:110 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 161)
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 28 [0x1c])))
        (nil)))

(insn 80 79 81 9 arch/arm/kernel/smp.c:110 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(call_insn 81 80 82 9 arch/arm/kernel/smp.c:110 (parallel [
            (call (mem:SI (reg/f:SI 172 [ cpu_cache.flush_kern_dcache_area ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 172 [ cpu_cache.flush_kern_dcache_area ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 82 81 83 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:50 (set (reg/f:SI 173)
        (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:50 (set (reg/f:SI 140 [ D.27709 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 173)
                (const_int 4 [0x4])) [0 outer_cache.clean_range+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 173)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)
                        (const_int 4 [0x4]))) [0 outer_cache.clean_range+0 S4 A32])
            (nil))))

(insn 84 83 85 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:50 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 140 [ D.27709 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 85 84 86 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:50 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 97)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144 145 155 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144 145 155 161


;; Succ edge  10 [69.8%]  (fallthru)
;; Succ edge  11 [30.2%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144 145 155 161
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 161
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144 145 155 161
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  9 [69.8%]  (fallthru)
(note 86 85 94 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 94 86 95 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:51 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 161)
            (const_int 1073741852 [0x4000001c]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1073741852 [0x4000001c])))
        (nil)))

(insn 95 94 96 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:51 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 161)
            (const_int 1073741864 [0x40000028]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 1073741864 [0x40000028])))
            (nil))))

(call_insn 96 95 97 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:51 (parallel [
            (call (mem:SI (reg/f:SI 140 [ D.27709 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 140 [ D.27709 ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 155


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u103(11){ }u104(13){ }u105(25){ }u106(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 155
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 143
;; live  kill	 14 [lr]

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [30.2%] 
(code_label 97 96 98 11 145 "" [1 uses])

(note 98 97 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 11 arch/arm/kernel/smp.c:116 (set (reg:SI 0 r0)
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 11 arch/arm/kernel/smp.c:116 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ idle ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 145 [ idle ])
        (nil)))

(call_insn 101 100 102 11 arch/arm/kernel/smp.c:116 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("boot_secondary") [flags 0x41] <function_decl 0x10c9f080 boot_secondary>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 102 101 103 11 arch/arm/kernel/smp.c:116 (set (reg/v:SI 143 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 103 102 104 11 arch/arm/kernel/smp.c:117 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 105 11 arch/arm/kernel/smp.c:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 159)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 11 -> ( 12 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 155


;; Succ edge  12 [100.0%]  (fallthru)
;; Succ edge  18 [0.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u115(11){ }u116(13){ }u117(25){ }u118(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 24 [cc] 133 136 139 141 149 181 183 184 185 186 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 155
;; live  gen 	 24 [cc] 133 136 139 141 149 181 183 184 185 186 204 205
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
(note 105 104 106 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 12 arch/arm/kernel/smp.c:124 (set (reg/f:SI 181)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10ce23c0 jiffies>)) 167 {*arm_movsi_insn} (nil))

(insn 107 106 108 12 arch/arm/kernel/smp.c:124 (set (reg:SI 149 [ jiffies.388 ])
        (mem/v/c/i:SI (reg/f:SI 181) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10ce23c0 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 108 107 111 12 arch/arm/kernel/smp.c:124 (set (reg/v:SI 141 [ timeout ])
        (plus:SI (reg:SI 149 [ jiffies.388 ])
            (const_int 100 [0x64]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 149 [ jiffies.388 ])
        (nil)))

(insn 111 108 112 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 184)
        (plus:SI (reg/v:SI 155 [ cpu ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(insn 112 111 113 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 155 [ cpu ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 113 112 114 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 183 [ D.25991 ])
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 184)
            (reg/v:SI 155 [ cpu ]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))

(insn 114 113 115 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 185)
        (ashiftrt:SI (reg:SI 183 [ D.25991 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 183 [ D.25991 ])
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 155 [ cpu ])
                (const_int 32 [0x20]))
            (nil))))

(insn 115 114 116 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 136 [ D.27720 ])
        (ashift:SI (reg:SI 185)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 116 115 117 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 139 [ D.27717 ])
        (and:SI (reg/v:SI 155 [ cpu ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 117 116 118 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 186)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 118 117 135 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 133 [ shifttmp.1090 ])
        (ashift:SI (reg:SI 186)
            (reg:SI 139 [ D.27717 ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 186)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 139 [ D.27717 ]))
            (nil))))

(insn 135 118 122 12 arch/arm/kernel/smp.c:125 discrim 3 (set (reg/f:SI 204)
        (reg/f:SI 181)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 181)
        (expr_list:REG_EQUAL (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10ce23c0 jiffies>)
            (nil))))

(insn 122 135 137 12 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 205)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 205
;; lr  def 	 24 [cc] 138 188 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205
;; live  gen 	 24 [cc] 138 188 189
;; live  kill	

;; Pred edge  15 [95.5%] 
(code_label 137 122 121 13 149 "" [1 uses])

(note 121 137 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 121 125 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 188 [ cpu_online_mask ])
        (mem/u/f/c/i:SI (reg/f:SI 205) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>) [0 cpu_online_mask+0 S4 A32])
        (nil)))

(insn 125 123 126 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.27718 ])
        (mem/v:SI (plus:SI (reg/f:SI 188 [ cpu_online_mask ])
                (reg:SI 136 [ D.27720 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 188 [ cpu_online_mask ])
        (nil)))

(insn 126 125 127 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 189)
        (and:SI (reg:SI 138 [ D.27718 ])
            (reg:SI 133 [ shifttmp.1090 ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 138 [ D.27718 ])
        (nil)))

(insn 127 126 128 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 189)
        (nil)))

(jump_insn 128 127 129 13 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 13 -> ( 16 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205


;; Succ edge  16 [4.5%]  (loop_exit)
;; Succ edge  14 [95.5%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  13 [95.5%]  (fallthru)
(note 129 128 204 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 204 129 131 14 arch/arm/kernel/smp.c:129 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(call_insn 131 204 132 14 arch/arm/kernel/smp.c:129 (parallel [
            (call (mem:SI (symbol_ref:SI ("__udelay") [flags 0x41] <function_decl 0x10e39780 __udelay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 132 131 133 14 arch/arm/kernel/smp.c:130 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8506211)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205


;; Succ edge  15 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 12 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u152(11){ }u153(13){ }u154(25){ }u155(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 204
;; lr  def 	 24 [cc] 147 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205
;; live  gen 	 24 [cc] 147 191
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru,dfs_back)
(code_label 133 132 134 15 147 "" [0 uses])

(note 134 133 136 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 136 134 138 15 arch/arm/kernel/smp.c:125 discrim 3 (set (reg:SI 147 [ jiffies.390 ])
        (mem/v/c/i:SI (reg/f:SI 204) [0 jiffies+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v/c/i:SI (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10ce23c0 jiffies>) [0 jiffies+0 S4 A32])
        (nil)))

(insn 138 136 139 15 arch/arm/kernel/smp.c:125 discrim 3 (set (reg:SI 191)
        (minus:SI (reg:SI 147 [ jiffies.390 ])
            (reg/v:SI 141 [ timeout ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 147 [ jiffies.390 ])
        (nil)))

(insn 139 138 140 15 arch/arm/kernel/smp.c:125 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (nil)))

(jump_insn 140 139 141 15 arch/arm/kernel/smp.c:125 discrim 3 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 15 -> ( 13 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 139 141 143 144 155 185 204 205


;; Succ edge  13 [95.5%] 
;; Succ edge  16 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 15 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u161(11){ }u162(13){ }u163(25){ }u164(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 143 144 155 185
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 185
;; lr  def 	 24 [cc] 135 192 193 194 195
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 143 144 155 185
;; live  gen 	 24 [cc] 135 192 193 194 195
;; live  kill	

;; Pred edge  15 [4.5%]  (fallthru,loop_exit)
;; Pred edge  13 [4.5%]  (loop_exit)
(code_label 141 140 142 16 148 "" [1 uses])

(note 142 141 143 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 192)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 144 143 146 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 193 [ cpu_online_mask ])
        (mem/u/f/c/i:SI (reg/f:SI 192) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>) [0 cpu_online_mask+0 S4 A32])
            (nil))))

(insn 146 144 147 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 135 [ D.27732 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 185)
                    (const_int 4 [0x4]))
                (reg/f:SI 193 [ cpu_online_mask ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 193 [ cpu_online_mask ])
        (expr_list:REG_DEAD (reg:SI 185)
            (nil))))

(insn 147 146 148 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 194)
        (lshiftrt:SI (reg:SI 135 [ D.27732 ])
            (reg:SI 139 [ D.27717 ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 139 [ D.27717 ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.27732 ])
            (nil))))

(insn 148 147 149 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 195)
        (and:SI (reg:SI 194)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(insn 149 148 150 16 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 195)
        (nil)))

(jump_insn 150 149 151 16 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 166)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 16 -> ( 17 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 155


;; Succ edge  17 [0.0%]  (fallthru)
;; Succ edge  19 [100.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u173(11){ }u174(13){ }u175(25){ }u176(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 155
;; live  gen 	 0 [r0] 1 [r1] 143
;; live  kill	 14 [lr]

;; Pred edge  16 [0.0%]  (fallthru)
(note 151 150 153 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 153 151 154 17 arch/arm/kernel/smp.c:134 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x11607dc0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x11607dc0>)
        (nil)))

(insn 154 153 155 17 arch/arm/kernel/smp.c:134 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 155 [ cpu ])
        (nil)))

(call_insn 155 154 156 17 arch/arm/kernel/smp.c:134 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 156 155 159 17 arch/arm/kernel/smp.c:135 (set (reg/v:SI 143 [ ret ])
        (const_int -5 [0xfffffffffffffffb])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u181(11){ }u182(13){ }u183(25){ }u184(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  11 [0.0%] 
(code_label 159 156 160 18 146 "" [1 uses])

(note 160 159 162 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 162 160 163 18 arch/arm/kernel/smp.c:138 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x116ec540>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x116ec540>)
        (nil)))

(insn 163 162 164 18 arch/arm/kernel/smp.c:138 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 155 [ cpu ])
        (nil)))

(insn 164 163 165 18 arch/arm/kernel/smp.c:138 (set (reg:SI 2 r2)
        (reg/v:SI 143 [ ret ])) 167 {*arm_movsi_insn} (nil))

(call_insn 165 164 166 18 arch/arm/kernel/smp.c:138 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18 16) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u191(11){ }u192(13){ }u193(25){ }u194(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 198 199
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 198 199
;; live  kill	 14 [lr]

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
(code_label 166 165 167 19 150 "" [1 uses])

(note 167 166 168 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 169 19 arch/arm/kernel/smp.c:141 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 19 arch/arm/kernel/smp.c:141 (set (reg:SI 199)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 173 19 arch/arm/kernel/smp.c:141 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 198)
                (const_int 36 [0x24])) [0 secondary_data.stack+0 S4 A32])
        (reg:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 173 170 174 19 arch/arm/kernel/smp.c:142 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 198)
                (const_int 28 [0x1c])) [0 secondary_data.pgdir+0 S4 A32])
        (reg:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_DEAD (reg/f:SI 198)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 174 173 175 19 arch/arm/kernel/smp.c:148 (set (reg:SI 0 r0)
        (reg/v/f:SI 144 [ pgd ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 19 arch/arm/kernel/smp.c:148 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x1150dc00 _stext>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x1150dc00 _stext>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 176 175 177 19 arch/arm/kernel/smp.c:148 (set (reg:SI 2 r2)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x1150dc60 _etext>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x1150dc60 _etext>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(call_insn 177 176 178 19 arch/arm/kernel/smp.c:148 (parallel [
            (call (mem:SI (symbol_ref:SI ("identity_mapping_del") [flags 0x41] <function_decl 0x11227600 identity_mapping_del>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 178 177 179 19 arch/arm/kernel/smp.c:149 (set (reg:SI 0 r0)
        (reg/v/f:SI 144 [ pgd ])) 167 {*arm_movsi_insn} (nil))

(insn 179 178 180 19 arch/arm/kernel/smp.c:149 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x1150dd20 _sdata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x1150dd20 _sdata>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 180 179 181 19 arch/arm/kernel/smp.c:149 (set (reg:SI 2 r2)
        (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x1150dd80 _edata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x1150dd80 _edata>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(call_insn 181 180 183 19 arch/arm/kernel/smp.c:149 (parallel [
            (call (mem:SI (symbol_ref:SI ("identity_mapping_del") [flags 0x41] <function_decl 0x11227600 identity_mapping_del>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 183 181 184 19 arch/arm/kernel/smp.c:152 (set (reg:SI 0 r0)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fc0f00 init_mm>)
        (nil)))

(insn 184 183 185 19 arch/arm/kernel/smp.c:152 (set (reg:SI 1 r1)
        (reg/v/f:SI 144 [ pgd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 144 [ pgd ])
        (nil)))

(call_insn 185 184 186 19 arch/arm/kernel/smp.c:152 (parallel [
            (call (mem:SI (symbol_ref:SI ("pgd_free") [flags 0x41] <function_decl 0x114f1a80 pgd_free>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 4 8 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u213(11){ }u214(13){ }u215(25){ }u216(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 186 185 187 20 142 "" [0 uses])

(note 187 186 192 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 192 187 198 20 arch/arm/kernel/smp.c:155 (set (reg/i:SI 0 r0)
        (reg/v:SI 143 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ ret ])
        (nil)))

(insn 198 192 0 20 arch/arm/kernel/smp.c:155 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 20 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
