{
  "name": "ostd::arch::irq::chip::IrqChip::map_gsi_pin_to",
  "span": "ostd/src/arch/x86/irq/chip/mod.rs:50:5: 54:31",
  "mir": "fn ostd::arch::irq::chip::IrqChip::map_gsi_pin_to(_1: &arch::irq::chip::IrqChip, _2: irq::top_half::IrqLine, _3: u32) -> core::result::Result<arch::irq::chip::MappedIrqLine, error::Error> {\n    let mut _0: core::result::Result<arch::irq::chip::MappedIrqLine, error::Error>;\n    let mut _4: sync::spin::SpinLockGuard<'_, alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>, sync::guard::PreemptDisabled>;\n    let mut _5: &sync::spin::SpinLock<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>;\n    let  _6: &mut arch::irq::chip::ioapic::IoApic;\n    let mut _7: core::option::Option<&mut arch::irq::chip::ioapic::IoApic>;\n    let mut _8: &mut core::iter::Rev<core::slice::IterMut<'_, arch::irq::chip::ioapic::IoApic>>;\n    let mut _9: core::iter::Rev<core::slice::IterMut<'_, arch::irq::chip::ioapic::IoApic>>;\n    let mut _10: core::slice::IterMut<'_, arch::irq::chip::ioapic::IoApic>;\n    let mut _11: &mut [arch::irq::chip::ioapic::IoApic];\n    let mut _12: &mut alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>;\n    let mut _13: &mut sync::spin::SpinLockGuard<'_, alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>, sync::guard::PreemptDisabled>;\n    let mut _14: {closure@ostd/src/arch/x86/irq/chip/mod.rs:60:19: 60:28};\n    let mut _15: &u32;\n    let mut _16: core::ops::ControlFlow<core::result::Result<core::convert::Infallible, error::Error>, u8>;\n    let mut _17: core::result::Result<u8, error::Error>;\n    let mut _18: core::result::Result<u8, core::num::TryFromIntError>;\n    let mut _19: u32;\n    let mut _20: u32;\n    let mut _21: &arch::irq::chip::ioapic::IoApic;\n    let mut _22: (u32, bool);\n    let mut _23: isize;\n    let  _24: core::result::Result<core::convert::Infallible, error::Error>;\n    let  _25: u8;\n    let mut _26: core::ops::ControlFlow<core::result::Result<core::convert::Infallible, error::Error>>;\n    let mut _27: core::result::Result<(), error::Error>;\n    let  _28: &irq::top_half::IrqLine;\n    let mut _29: isize;\n    let  _30: core::result::Result<core::convert::Infallible, error::Error>;\n    let mut _31: arch::irq::chip::MappedIrqLine;\n    let mut _32: irq::top_half::IrqLine;\n    let mut _33: alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>;\n    let mut _34: *const [arch::irq::chip::ioapic::IoApic];\n    debug self => _1;\n    debug irq_line => _2;\n    debug gsi_index => _3;\n    debug io_apics => _4;\n    debug io_apic => _6;\n    debug index_in_io_apic => _25;\n    debug residual => _24;\n    debug val => _25;\n    debug residual => _30;\n    debug val => ();\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = &((*_1).0: sync::spin::SpinLock<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>);\n        _4 = sync::spin::SpinLock::<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>::lock(move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        StorageLive(_7);\n        StorageLive(_8);\n        StorageLive(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        StorageLive(_12);\n        StorageLive(_13);\n        _13 = &mut _4;\n        _12 = <sync::spin::SpinLockGuard<'_, alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>, sync::guard::PreemptDisabled> as core::ops::DerefMut>::deref_mut(move _13) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _33 = (*_12);\n        _34 = ((_33.0: core::ptr::Unique<[arch::irq::chip::ioapic::IoApic]>).0: core::ptr::NonNull<[arch::irq::chip::ioapic::IoApic]>) as *const [arch::irq::chip::ioapic::IoApic];\n        _11 = &mut (*_34);\n        StorageDead(_13);\n        _10 = core::slice::<impl [arch::irq::chip::ioapic::IoApic]>::iter_mut(move _11) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_11);\n        _9 = <core::slice::IterMut<'_, arch::irq::chip::ioapic::IoApic> as core::iter::Iterator>::rev(move _10) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _8 = &mut _9;\n        StorageDead(_10);\n        StorageLive(_14);\n        StorageLive(_15);\n        _15 = &_3;\n        _14 = {closure@ostd/src/arch/x86/irq/chip/mod.rs:60:19: 60:28}(move _15);\n        StorageDead(_15);\n        _7 = <core::iter::Rev<core::slice::IterMut<'_, arch::irq::chip::ioapic::IoApic>> as core::iter::Iterator>::find::<{closure@ostd/src/arch/x86/irq/chip/mod.rs:60:19: 60:28}>(move _8, move _14) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_14);\n        StorageDead(_8);\n        _6 = core::option::Option::<&mut arch::irq::chip::ioapic::IoApic>::unwrap(move _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_7);\n        StorageDead(_12);\n        StorageDead(_9);\n        StorageLive(_16);\n        StorageLive(_17);\n        StorageLive(_18);\n        StorageLive(_19);\n        StorageLive(_20);\n        StorageLive(_21);\n        _21 = &(*_6);\n        _20 = arch::irq::chip::ioapic::IoApic::interrupt_base(move _21) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_21);\n        _22 = CheckedSub(_3, _20);\n        assert(!move (_22.1: bool), \"attempt to compute `{} - {}`, which would overflow\", _3, move _20) -> [success: bb8, unwind unreachable];\n    }\n    bb8: {\n        _19 = move (_22.0: u32);\n        StorageDead(_20);\n        _18 = <u32 as core::convert::TryInto<u8>>::try_into(move _19) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_19);\n        _17 = core::result::Result::<u8, core::num::TryFromIntError>::map_err::<error::Error, {closure@ostd/src/arch/x86/irq/chip/mod.rs:64:22: 64:25}>(move _18, ZeroSized: {closure@ostd/src/arch/x86/irq/chip/mod.rs:64:22: 64:25}) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_18);\n        _16 = <core::result::Result<u8, error::Error> as core::ops::Try>::branch(move _17) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_17);\n        _23 = discriminant(_16);\n        switchInt(move _23) -> [0: bb13, 1: bb14, otherwise: bb12];\n    }\n    bb12: {\n        unreachable;\n    }\n    bb13: {\n        _25 = ((_16 as variant#0).0: u8);\n        StorageDead(_16);\n        StorageLive(_26);\n        StorageLive(_27);\n        _28 = &_2;\n        _27 = arch::irq::chip::ioapic::IoApic::enable(_6, _25, _28) -> [return: bb16, unwind unreachable];\n    }\n    bb14: {\n        _24 = ((_16 as variant#1).0: core::result::Result<core::convert::Infallible, error::Error>);\n        _0 = <core::result::Result<arch::irq::chip::MappedIrqLine, error::Error> as core::ops::FromResidual<core::result::Result<core::convert::Infallible, error::Error>>>::from_residual(_24) -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        StorageDead(_16);\n        goto -> bb22;\n    }\n    bb16: {\n        _26 = <core::result::Result<(), error::Error> as core::ops::Try>::branch(move _27) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_27);\n        _29 = discriminant(_26);\n        switchInt(move _29) -> [0: bb18, 1: bb19, otherwise: bb12];\n    }\n    bb18: {\n        StorageDead(_26);\n        StorageLive(_31);\n        StorageLive(_32);\n        _32 = move _2;\n        _31 = MappedIrqLine(move _32, _3, _1);\n        StorageDead(_32);\n        _0 = core::result::Result::Ok(move _31);\n        StorageDead(_31);\n        drop(_4) -> [return: bb21, unwind unreachable];\n    }\n    bb19: {\n        _30 = ((_26 as variant#1).0: core::result::Result<core::convert::Infallible, error::Error>);\n        _0 = <core::result::Result<arch::irq::chip::MappedIrqLine, error::Error> as core::ops::FromResidual<core::result::Result<core::convert::Infallible, error::Error>>>::from_residual(_30) -> [return: bb20, unwind unreachable];\n    }\n    bb20: {\n        StorageDead(_26);\n        goto -> bb22;\n    }\n    bb21: {\n        StorageDead(_4);\n        goto -> bb24;\n    }\n    bb22: {\n        drop(_4) -> [return: bb23, unwind unreachable];\n    }\n    bb23: {\n        StorageDead(_4);\n        drop(_2) -> [return: bb24, unwind unreachable];\n    }\n    bb24: {\n        return;\n    }\n}\n"
}