

================================================================
== Vivado HLS Report for 'result_write'
================================================================
* Date:           Thu Nov  7 01:35:36 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%output_V_offset_read = call i58 @_ssdm_op_Read.ap_fifo.i58P(i58* %output_V_offset)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 9 'read' 'output_V_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%cmpr_chunk_num_0_i_c_read = call i2 @_ssdm_op_Read.ap_fifo.i2P(i2* %cmpr_chunk_num_0_i_c)" [tancoeff/tancoeff/tancalc.cpp:60->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 10 'read' 'cmpr_chunk_num_0_i_c_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%data_num_0_i_c1_read = call i6 @_ssdm_op_Read.ap_fifo.i6P(i6* %data_num_0_i_c1)" [tancoeff/tancoeff/tancalc.cpp:60->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 11 'read' 'data_num_0_i_c1_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %cmpr_chunk_num_0_i_c_read, i6 %data_num_0_i_c1_read)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 12 'bitconcatenate' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i8 %tmp_i_i to i59" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 13 'zext' 'zext_ln332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln332_1 = zext i58 %output_V_offset_read to i59" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 14 'zext' 'zext_ln332_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln332 = add i59 %zext_ln332_1, %zext_ln332" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 15 'add' 'add_ln332' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%result_local_15_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_15_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 16 'read' 'result_local_15_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%result_local_14_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_14_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 17 'read' 'result_local_14_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%result_local_13_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_13_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 18 'read' 'result_local_13_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%result_local_12_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_12_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 19 'read' 'result_local_12_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%result_local_11_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_11_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 20 'read' 'result_local_11_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%result_local_10_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_10_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 21 'read' 'result_local_10_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%result_local_9_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_9_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 22 'read' 'result_local_9_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%result_local_8_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_8_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 23 'read' 'result_local_8_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%result_local_7_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_7_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 24 'read' 'result_local_7_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%result_local_6_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_6_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 25 'read' 'result_local_6_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%result_local_5_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_5_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 26 'read' 'result_local_5_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%result_local_4_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_4_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 27 'read' 'result_local_4_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%result_local_3_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_3_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 28 'read' 'result_local_3_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%result_local_2_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_2_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 29 'read' 'result_local_2_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%result_local_1_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_1_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 30 'read' 'result_local_1_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%result_local_0_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_0_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 31 'read' 'result_local_0_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_4)   --->   "%or_ln66 = or i1 %result_local_0_V_read, %result_local_1_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 32 'or' 'or_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_4)   --->   "%or_ln66_1 = or i1 %or_ln66, %result_local_2_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 33 'or' 'or_ln66_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_4)   --->   "%or_ln66_2 = or i1 %or_ln66_1, %result_local_3_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 34 'or' 'or_ln66_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_4)   --->   "%or_ln66_3 = or i1 %or_ln66_2, %result_local_4_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 35 'or' 'or_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_4 = or i1 %or_ln66_3, %result_local_5_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 36 'or' 'or_ln66_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_5 = or i1 %or_ln66_4, %result_local_6_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 37 'or' 'or_ln66_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_6 = or i1 %or_ln66_5, %result_local_7_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 38 'or' 'or_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_7 = or i1 %or_ln66_6, %result_local_8_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 39 'or' 'or_ln66_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_8 = or i1 %or_ln66_7, %result_local_9_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 40 'or' 'or_ln66_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_9 = or i1 %or_ln66_8, %result_local_10_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 41 'or' 'or_ln66_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_10 = or i1 %or_ln66_9, %result_local_11_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 42 'or' 'or_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_11 = or i1 %or_ln66_10, %result_local_12_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 43 'or' 'or_ln66_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_12 = or i1 %or_ln66_11, %result_local_13_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 44 'or' 'or_ln66_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_13 = or i1 %result_local_14_V_read, %result_local_15_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 45 'or' 'or_ln66_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_14 = or i1 %or_ln66_12, %or_ln66_13" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 46 'or' 'or_ln66_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln332_2 = zext i59 %add_ln332 to i64" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 47 'zext' 'zext_ln332_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i512* %output_V, i64 %zext_ln332_2" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 48 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.43ns)   --->   "%output_V_addr_i_i_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %output_V_addr, i32 1)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 49 'writereq' 'output_V_addr_i_i_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i1 %or_ln66_14 to i512" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 50 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i512P(i512* %output_V_addr, i512 %zext_ln295, i64 -1)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 51 'write' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 52 [5/5] (2.43ns)   --->   "%output_V_addr_i_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %output_V_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 52 'writeresp' 'output_V_addr_i_i_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 53 [4/5] (2.43ns)   --->   "%output_V_addr_i_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %output_V_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 53 'writeresp' 'output_V_addr_i_i_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 54 [3/5] (2.43ns)   --->   "%output_V_addr_i_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %output_V_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 54 'writeresp' 'output_V_addr_i_i_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 55 [2/5] (2.43ns)   --->   "%output_V_addr_i_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %output_V_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 55 'writeresp' 'output_V_addr_i_i_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %cmpr_chunk_num_0_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_num_0_i_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i58* %output_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_num_0_i_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %cmpr_chunk_num_0_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/5] (2.43ns)   --->   "%output_V_addr_i_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %output_V_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 65 'writeresp' 'output_V_addr_i_i_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2ns
The critical path consists of the following:
	fifo read on port 'output_V_offset' (tancoeff/tancoeff/tancalc.cpp:138) [42]  (1.22 ns)
	'add' operation ('add_ln332', tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [68]  (0.786 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('output_V_addr', tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [70]  (0 ns)
	bus request on port 'output_V' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [71]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus write on port 'output_V' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [72]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus access on port 'output_V' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [73]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus access on port 'output_V' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [73]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus access on port 'output_V' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [73]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus access on port 'output_V' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [73]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus access on port 'output_V' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [73]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
