{
  "module_name": "pfc-shx3.c",
  "hash_id": "4d9f6dd0847d72cef0630741adb610fa78fa516fda3041f0769bfbfde839fd29",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-shx3.c",
  "human_readable_source": "\n \n#include <linux/kernel.h>\n#include <cpu/shx3.h>\n\n#include \"sh_pfc.h\"\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tPA7_DATA, PA6_DATA, PA5_DATA, PA4_DATA,\n\tPA3_DATA, PA2_DATA, PA1_DATA, PA0_DATA,\n\tPB7_DATA, PB6_DATA, PB5_DATA, PB4_DATA,\n\tPB3_DATA, PB2_DATA, PB1_DATA, PB0_DATA,\n\tPC7_DATA, PC6_DATA, PC5_DATA, PC4_DATA,\n\tPC3_DATA, PC2_DATA, PC1_DATA, PC0_DATA,\n\tPD7_DATA, PD6_DATA, PD5_DATA, PD4_DATA,\n\tPD3_DATA, PD2_DATA, PD1_DATA, PD0_DATA,\n\tPE7_DATA, PE6_DATA, PE5_DATA, PE4_DATA,\n\tPE3_DATA, PE2_DATA, PE1_DATA, PE0_DATA,\n\tPF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA,\n\tPF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA,\n\tPG7_DATA, PG6_DATA, PG5_DATA, PG4_DATA,\n\tPG3_DATA, PG2_DATA, PG1_DATA, PG0_DATA,\n\n\tPH5_DATA, PH4_DATA,\n\tPH3_DATA, PH2_DATA, PH1_DATA, PH0_DATA,\n\tPINMUX_DATA_END,\n\n\tPINMUX_INPUT_BEGIN,\n\tPA7_IN, PA6_IN, PA5_IN, PA4_IN,\n\tPA3_IN, PA2_IN, PA1_IN, PA0_IN,\n\tPB7_IN, PB6_IN, PB5_IN, PB4_IN,\n\tPB3_IN, PB2_IN, PB1_IN, PB0_IN,\n\tPC7_IN, PC6_IN, PC5_IN, PC4_IN,\n\tPC3_IN, PC2_IN, PC1_IN, PC0_IN,\n\tPD7_IN, PD6_IN, PD5_IN, PD4_IN,\n\tPD3_IN, PD2_IN, PD1_IN, PD0_IN,\n\tPE7_IN, PE6_IN, PE5_IN, PE4_IN,\n\tPE3_IN, PE2_IN, PE1_IN, PE0_IN,\n\tPF7_IN, PF6_IN, PF5_IN, PF4_IN,\n\tPF3_IN, PF2_IN, PF1_IN, PF0_IN,\n\tPG7_IN, PG6_IN, PG5_IN, PG4_IN,\n\tPG3_IN, PG2_IN, PG1_IN, PG0_IN,\n\n\tPH5_IN, PH4_IN,\n\tPH3_IN, PH2_IN, PH1_IN, PH0_IN,\n\tPINMUX_INPUT_END,\n\n\tPINMUX_OUTPUT_BEGIN,\n\tPA7_OUT, PA6_OUT, PA5_OUT, PA4_OUT,\n\tPA3_OUT, PA2_OUT, PA1_OUT, PA0_OUT,\n\tPB7_OUT, PB6_OUT, PB5_OUT, PB4_OUT,\n\tPB3_OUT, PB2_OUT, PB1_OUT, PB0_OUT,\n\tPC7_OUT, PC6_OUT, PC5_OUT, PC4_OUT,\n\tPC3_OUT, PC2_OUT, PC1_OUT, PC0_OUT,\n\tPD7_OUT, PD6_OUT, PD5_OUT, PD4_OUT,\n\tPD3_OUT, PD2_OUT, PD1_OUT, PD0_OUT,\n\tPE7_OUT, PE6_OUT, PE5_OUT, PE4_OUT,\n\tPE3_OUT, PE2_OUT, PE1_OUT, PE0_OUT,\n\tPF7_OUT, PF6_OUT, PF5_OUT, PF4_OUT,\n\tPF3_OUT, PF2_OUT, PF1_OUT, PF0_OUT,\n\tPG7_OUT, PG6_OUT, PG5_OUT, PG4_OUT,\n\tPG3_OUT, PG2_OUT, PG1_OUT, PG0_OUT,\n\n\tPH5_OUT, PH4_OUT,\n\tPH3_OUT, PH2_OUT, PH1_OUT, PH0_OUT,\n\tPINMUX_OUTPUT_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tPA7_FN, PA6_FN, PA5_FN, PA4_FN,\n\tPA3_FN, PA2_FN, PA1_FN, PA0_FN,\n\tPB7_FN, PB6_FN, PB5_FN, PB4_FN,\n\tPB3_FN, PB2_FN, PB1_FN, PB0_FN,\n\tPC7_FN, PC6_FN, PC5_FN, PC4_FN,\n\tPC3_FN, PC2_FN, PC1_FN, PC0_FN,\n\tPD7_FN, PD6_FN, PD5_FN, PD4_FN,\n\tPD3_FN, PD2_FN, PD1_FN, PD0_FN,\n\tPE7_FN, PE6_FN, PE5_FN, PE4_FN,\n\tPE3_FN, PE2_FN, PE1_FN, PE0_FN,\n\tPF7_FN, PF6_FN, PF5_FN, PF4_FN,\n\tPF3_FN, PF2_FN, PF1_FN, PF0_FN,\n\tPG7_FN, PG6_FN, PG5_FN, PG4_FN,\n\tPG3_FN, PG2_FN, PG1_FN, PG0_FN,\n\n\tPH5_FN, PH4_FN,\n\tPH3_FN, PH2_FN, PH1_FN, PH0_FN,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\n\tD31_MARK, D30_MARK, D29_MARK, D28_MARK, D27_MARK, D26_MARK,\n\tD25_MARK, D24_MARK, D23_MARK, D22_MARK, D21_MARK, D20_MARK,\n\tD19_MARK, D18_MARK, D17_MARK, D16_MARK,\n\n\tBACK_MARK, BREQ_MARK,\n\tWE3_MARK, WE2_MARK,\n\tCS6_MARK, CS5_MARK, CS4_MARK,\n\tCLKOUTENB_MARK,\n\n\tDACK3_MARK, DACK2_MARK, DACK1_MARK, DACK0_MARK,\n\tDREQ3_MARK, DREQ2_MARK, DREQ1_MARK, DREQ0_MARK,\n\n\tIRQ3_MARK, IRQ2_MARK, IRQ1_MARK, IRQ0_MARK,\n\n\tDRAK3_MARK, DRAK2_MARK, DRAK1_MARK, DRAK0_MARK,\n\n\tSCK3_MARK, SCK2_MARK, SCK1_MARK, SCK0_MARK,\n\tIRL3_MARK, IRL2_MARK, IRL1_MARK, IRL0_MARK,\n\tTXD3_MARK, TXD2_MARK, TXD1_MARK, TXD0_MARK,\n\tRXD3_MARK, RXD2_MARK, RXD1_MARK, RXD0_MARK,\n\n\tCE2B_MARK, CE2A_MARK, IOIS16_MARK,\n\tSTATUS1_MARK, STATUS0_MARK,\n\n\tIRQOUT_MARK,\n\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\t \n\tPINMUX_DATA(PA7_DATA, PA7_IN, PA7_OUT),\n\tPINMUX_DATA(PA6_DATA, PA6_IN, PA6_OUT),\n\tPINMUX_DATA(PA5_DATA, PA5_IN, PA5_OUT),\n\tPINMUX_DATA(PA4_DATA, PA4_IN, PA4_OUT),\n\tPINMUX_DATA(PA3_DATA, PA3_IN, PA3_OUT),\n\tPINMUX_DATA(PA2_DATA, PA2_IN, PA2_OUT),\n\tPINMUX_DATA(PA1_DATA, PA1_IN, PA1_OUT),\n\tPINMUX_DATA(PA0_DATA, PA0_IN, PA0_OUT),\n\n\t \n\tPINMUX_DATA(PB7_DATA, PB7_IN, PB7_OUT),\n\tPINMUX_DATA(PB6_DATA, PB6_IN, PB6_OUT),\n\tPINMUX_DATA(PB5_DATA, PB5_IN, PB5_OUT),\n\tPINMUX_DATA(PB4_DATA, PB4_IN, PB4_OUT),\n\tPINMUX_DATA(PB3_DATA, PB3_IN, PB3_OUT),\n\tPINMUX_DATA(PB2_DATA, PB2_IN, PB2_OUT),\n\tPINMUX_DATA(PB1_DATA, PB1_IN, PB1_OUT),\n\tPINMUX_DATA(PB0_DATA, PB0_IN, PB0_OUT),\n\n\t \n\tPINMUX_DATA(PC7_DATA, PC7_IN, PC7_OUT),\n\tPINMUX_DATA(PC6_DATA, PC6_IN, PC6_OUT),\n\tPINMUX_DATA(PC5_DATA, PC5_IN, PC5_OUT),\n\tPINMUX_DATA(PC4_DATA, PC4_IN, PC4_OUT),\n\tPINMUX_DATA(PC3_DATA, PC3_IN, PC3_OUT),\n\tPINMUX_DATA(PC2_DATA, PC2_IN, PC2_OUT),\n\tPINMUX_DATA(PC1_DATA, PC1_IN, PC1_OUT),\n\tPINMUX_DATA(PC0_DATA, PC0_IN, PC0_OUT),\n\n\t \n\tPINMUX_DATA(PD7_DATA, PD7_IN, PD7_OUT),\n\tPINMUX_DATA(PD6_DATA, PD6_IN, PD6_OUT),\n\tPINMUX_DATA(PD5_DATA, PD5_IN, PD5_OUT),\n\tPINMUX_DATA(PD4_DATA, PD4_IN, PD4_OUT),\n\tPINMUX_DATA(PD3_DATA, PD3_IN, PD3_OUT),\n\tPINMUX_DATA(PD2_DATA, PD2_IN, PD2_OUT),\n\tPINMUX_DATA(PD1_DATA, PD1_IN, PD1_OUT),\n\tPINMUX_DATA(PD0_DATA, PD0_IN, PD0_OUT),\n\n\t \n\tPINMUX_DATA(PE7_DATA, PE7_IN, PE7_OUT),\n\tPINMUX_DATA(PE6_DATA, PE6_IN, PE6_OUT),\n\tPINMUX_DATA(PE5_DATA, PE5_IN, PE5_OUT),\n\tPINMUX_DATA(PE4_DATA, PE4_IN, PE4_OUT),\n\tPINMUX_DATA(PE3_DATA, PE3_IN, PE3_OUT),\n\tPINMUX_DATA(PE2_DATA, PE2_IN, PE2_OUT),\n\tPINMUX_DATA(PE1_DATA, PE1_IN, PE1_OUT),\n\tPINMUX_DATA(PE0_DATA, PE0_IN, PE0_OUT),\n\n\t \n\tPINMUX_DATA(PF7_DATA, PF7_IN, PF7_OUT),\n\tPINMUX_DATA(PF6_DATA, PF6_IN, PF6_OUT),\n\tPINMUX_DATA(PF5_DATA, PF5_IN, PF5_OUT),\n\tPINMUX_DATA(PF4_DATA, PF4_IN, PF4_OUT),\n\tPINMUX_DATA(PF3_DATA, PF3_IN, PF3_OUT),\n\tPINMUX_DATA(PF2_DATA, PF2_IN, PF2_OUT),\n\tPINMUX_DATA(PF1_DATA, PF1_IN, PF1_OUT),\n\tPINMUX_DATA(PF0_DATA, PF0_IN, PF0_OUT),\n\n\t \n\tPINMUX_DATA(PG7_DATA, PG7_IN, PG7_OUT),\n\tPINMUX_DATA(PG6_DATA, PG6_IN, PG6_OUT),\n\tPINMUX_DATA(PG5_DATA, PG5_IN, PG5_OUT),\n\tPINMUX_DATA(PG4_DATA, PG4_IN, PG4_OUT),\n\tPINMUX_DATA(PG3_DATA, PG3_IN, PG3_OUT),\n\tPINMUX_DATA(PG2_DATA, PG2_IN, PG2_OUT),\n\tPINMUX_DATA(PG1_DATA, PG1_IN, PG1_OUT),\n\tPINMUX_DATA(PG0_DATA, PG0_IN, PG0_OUT),\n\n\t \n\tPINMUX_DATA(PH5_DATA, PH5_IN, PH5_OUT),\n\tPINMUX_DATA(PH4_DATA, PH4_IN, PH4_OUT),\n\tPINMUX_DATA(PH3_DATA, PH3_IN, PH3_OUT),\n\tPINMUX_DATA(PH2_DATA, PH2_IN, PH2_OUT),\n\tPINMUX_DATA(PH1_DATA, PH1_IN, PH1_OUT),\n\tPINMUX_DATA(PH0_DATA, PH0_IN, PH0_OUT),\n\n\t \n\tPINMUX_DATA(D31_MARK, PA7_FN),\n\tPINMUX_DATA(D30_MARK, PA6_FN),\n\tPINMUX_DATA(D29_MARK, PA5_FN),\n\tPINMUX_DATA(D28_MARK, PA4_FN),\n\tPINMUX_DATA(D27_MARK, PA3_FN),\n\tPINMUX_DATA(D26_MARK, PA2_FN),\n\tPINMUX_DATA(D25_MARK, PA1_FN),\n\tPINMUX_DATA(D24_MARK, PA0_FN),\n\n\t \n\tPINMUX_DATA(D23_MARK, PB7_FN),\n\tPINMUX_DATA(D22_MARK, PB6_FN),\n\tPINMUX_DATA(D21_MARK, PB5_FN),\n\tPINMUX_DATA(D20_MARK, PB4_FN),\n\tPINMUX_DATA(D19_MARK, PB3_FN),\n\tPINMUX_DATA(D18_MARK, PB2_FN),\n\tPINMUX_DATA(D17_MARK, PB1_FN),\n\tPINMUX_DATA(D16_MARK, PB0_FN),\n\n\t \n\tPINMUX_DATA(BACK_MARK,\t\tPC7_FN),\n\tPINMUX_DATA(BREQ_MARK,\t\tPC6_FN),\n\tPINMUX_DATA(WE3_MARK,\t\tPC5_FN),\n\tPINMUX_DATA(WE2_MARK,\t\tPC4_FN),\n\tPINMUX_DATA(CS6_MARK,\t\tPC3_FN),\n\tPINMUX_DATA(CS5_MARK,\t\tPC2_FN),\n\tPINMUX_DATA(CS4_MARK,\t\tPC1_FN),\n\tPINMUX_DATA(CLKOUTENB_MARK,\tPC0_FN),\n\n\t \n\tPINMUX_DATA(DACK3_MARK,\tPD7_FN),\n\tPINMUX_DATA(DACK2_MARK, PD6_FN),\n\tPINMUX_DATA(DACK1_MARK, PD5_FN),\n\tPINMUX_DATA(DACK0_MARK, PD4_FN),\n\tPINMUX_DATA(DREQ3_MARK, PD3_FN),\n\tPINMUX_DATA(DREQ2_MARK, PD2_FN),\n\tPINMUX_DATA(DREQ1_MARK, PD1_FN),\n\tPINMUX_DATA(DREQ0_MARK, PD0_FN),\n\n\t \n\tPINMUX_DATA(IRQ3_MARK,\tPE7_FN),\n\tPINMUX_DATA(IRQ2_MARK,\tPE6_FN),\n\tPINMUX_DATA(IRQ1_MARK,\tPE5_FN),\n\tPINMUX_DATA(IRQ0_MARK,\tPE4_FN),\n\tPINMUX_DATA(DRAK3_MARK, PE3_FN),\n\tPINMUX_DATA(DRAK2_MARK, PE2_FN),\n\tPINMUX_DATA(DRAK1_MARK, PE1_FN),\n\tPINMUX_DATA(DRAK0_MARK, PE0_FN),\n\n\t \n\tPINMUX_DATA(SCK3_MARK, PF7_FN),\n\tPINMUX_DATA(SCK2_MARK, PF6_FN),\n\tPINMUX_DATA(SCK1_MARK, PF5_FN),\n\tPINMUX_DATA(SCK0_MARK, PF4_FN),\n\tPINMUX_DATA(IRL3_MARK, PF3_FN),\n\tPINMUX_DATA(IRL2_MARK, PF2_FN),\n\tPINMUX_DATA(IRL1_MARK, PF1_FN),\n\tPINMUX_DATA(IRL0_MARK, PF0_FN),\n\n\t \n\tPINMUX_DATA(TXD3_MARK, PG7_FN),\n\tPINMUX_DATA(TXD2_MARK, PG6_FN),\n\tPINMUX_DATA(TXD1_MARK, PG5_FN),\n\tPINMUX_DATA(TXD0_MARK, PG4_FN),\n\tPINMUX_DATA(RXD3_MARK, PG3_FN),\n\tPINMUX_DATA(RXD2_MARK, PG2_FN),\n\tPINMUX_DATA(RXD1_MARK, PG1_FN),\n\tPINMUX_DATA(RXD0_MARK, PG0_FN),\n\n\t \n\tPINMUX_DATA(CE2B_MARK,\t\tPH5_FN),\n\tPINMUX_DATA(CE2A_MARK,\t\tPH4_FN),\n\tPINMUX_DATA(IOIS16_MARK,\tPH3_FN),\n\tPINMUX_DATA(STATUS1_MARK,\tPH2_FN),\n\tPINMUX_DATA(STATUS0_MARK,\tPH1_FN),\n\tPINMUX_DATA(IRQOUT_MARK,\tPH0_FN),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\t \n\tPINMUX_GPIO(PA7),\n\tPINMUX_GPIO(PA6),\n\tPINMUX_GPIO(PA5),\n\tPINMUX_GPIO(PA4),\n\tPINMUX_GPIO(PA3),\n\tPINMUX_GPIO(PA2),\n\tPINMUX_GPIO(PA1),\n\tPINMUX_GPIO(PA0),\n\n\t \n\tPINMUX_GPIO(PB7),\n\tPINMUX_GPIO(PB6),\n\tPINMUX_GPIO(PB5),\n\tPINMUX_GPIO(PB4),\n\tPINMUX_GPIO(PB3),\n\tPINMUX_GPIO(PB2),\n\tPINMUX_GPIO(PB1),\n\tPINMUX_GPIO(PB0),\n\n\t \n\tPINMUX_GPIO(PC7),\n\tPINMUX_GPIO(PC6),\n\tPINMUX_GPIO(PC5),\n\tPINMUX_GPIO(PC4),\n\tPINMUX_GPIO(PC3),\n\tPINMUX_GPIO(PC2),\n\tPINMUX_GPIO(PC1),\n\tPINMUX_GPIO(PC0),\n\n\t \n\tPINMUX_GPIO(PD7),\n\tPINMUX_GPIO(PD6),\n\tPINMUX_GPIO(PD5),\n\tPINMUX_GPIO(PD4),\n\tPINMUX_GPIO(PD3),\n\tPINMUX_GPIO(PD2),\n\tPINMUX_GPIO(PD1),\n\tPINMUX_GPIO(PD0),\n\n\t \n\tPINMUX_GPIO(PE7),\n\tPINMUX_GPIO(PE6),\n\tPINMUX_GPIO(PE5),\n\tPINMUX_GPIO(PE4),\n\tPINMUX_GPIO(PE3),\n\tPINMUX_GPIO(PE2),\n\tPINMUX_GPIO(PE1),\n\tPINMUX_GPIO(PE0),\n\n\t \n\tPINMUX_GPIO(PF7),\n\tPINMUX_GPIO(PF6),\n\tPINMUX_GPIO(PF5),\n\tPINMUX_GPIO(PF4),\n\tPINMUX_GPIO(PF3),\n\tPINMUX_GPIO(PF2),\n\tPINMUX_GPIO(PF1),\n\tPINMUX_GPIO(PF0),\n\n\t \n\tPINMUX_GPIO(PG7),\n\tPINMUX_GPIO(PG6),\n\tPINMUX_GPIO(PG5),\n\tPINMUX_GPIO(PG4),\n\tPINMUX_GPIO(PG3),\n\tPINMUX_GPIO(PG2),\n\tPINMUX_GPIO(PG1),\n\tPINMUX_GPIO(PG0),\n\n\t \n\tPINMUX_GPIO(PH5),\n\tPINMUX_GPIO(PH4),\n\tPINMUX_GPIO(PH3),\n\tPINMUX_GPIO(PH2),\n\tPINMUX_GPIO(PH1),\n\tPINMUX_GPIO(PH0),\n};\n\n#define PINMUX_FN_BASE\tARRAY_SIZE(pinmux_pins)\n\nstatic const struct pinmux_func pinmux_func_gpios[] = {\n\t \n\tGPIO_FN(D31),\n\tGPIO_FN(D30),\n\tGPIO_FN(D29),\n\tGPIO_FN(D28),\n\tGPIO_FN(D27),\n\tGPIO_FN(D26),\n\tGPIO_FN(D25),\n\tGPIO_FN(D24),\n\tGPIO_FN(D23),\n\tGPIO_FN(D22),\n\tGPIO_FN(D21),\n\tGPIO_FN(D20),\n\tGPIO_FN(D19),\n\tGPIO_FN(D18),\n\tGPIO_FN(D17),\n\tGPIO_FN(D16),\n\tGPIO_FN(BACK),\n\tGPIO_FN(BREQ),\n\tGPIO_FN(WE3),\n\tGPIO_FN(WE2),\n\tGPIO_FN(CS6),\n\tGPIO_FN(CS5),\n\tGPIO_FN(CS4),\n\tGPIO_FN(CLKOUTENB),\n\tGPIO_FN(DACK3),\n\tGPIO_FN(DACK2),\n\tGPIO_FN(DACK1),\n\tGPIO_FN(DACK0),\n\tGPIO_FN(DREQ3),\n\tGPIO_FN(DREQ2),\n\tGPIO_FN(DREQ1),\n\tGPIO_FN(DREQ0),\n\tGPIO_FN(IRQ3),\n\tGPIO_FN(IRQ2),\n\tGPIO_FN(IRQ1),\n\tGPIO_FN(IRQ0),\n\tGPIO_FN(DRAK3),\n\tGPIO_FN(DRAK2),\n\tGPIO_FN(DRAK1),\n\tGPIO_FN(DRAK0),\n\tGPIO_FN(SCK3),\n\tGPIO_FN(SCK2),\n\tGPIO_FN(SCK1),\n\tGPIO_FN(SCK0),\n\tGPIO_FN(IRL3),\n\tGPIO_FN(IRL2),\n\tGPIO_FN(IRL1),\n\tGPIO_FN(IRL0),\n\tGPIO_FN(TXD3),\n\tGPIO_FN(TXD2),\n\tGPIO_FN(TXD1),\n\tGPIO_FN(TXD0),\n\tGPIO_FN(RXD3),\n\tGPIO_FN(RXD2),\n\tGPIO_FN(RXD1),\n\tGPIO_FN(RXD0),\n\tGPIO_FN(CE2B),\n\tGPIO_FN(CE2A),\n\tGPIO_FN(IOIS16),\n\tGPIO_FN(STATUS1),\n\tGPIO_FN(STATUS0),\n\tGPIO_FN(IRQOUT),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"PABCR\", 0xffc70000, 32, 2, GROUP(\n\t\tPA7_FN, PA7_OUT, PA7_IN, 0,\n\t\tPA6_FN, PA6_OUT, PA6_IN, 0,\n\t\tPA5_FN, PA5_OUT, PA5_IN, 0,\n\t\tPA4_FN, PA4_OUT, PA4_IN, 0,\n\t\tPA3_FN, PA3_OUT, PA3_IN, 0,\n\t\tPA2_FN, PA2_OUT, PA2_IN, 0,\n\t\tPA1_FN, PA1_OUT, PA1_IN, 0,\n\t\tPA0_FN, PA0_OUT, PA0_IN, 0,\n\t\tPB7_FN, PB7_OUT, PB7_IN, 0,\n\t\tPB6_FN, PB6_OUT, PB6_IN, 0,\n\t\tPB5_FN, PB5_OUT, PB5_IN, 0,\n\t\tPB4_FN, PB4_OUT, PB4_IN, 0,\n\t\tPB3_FN, PB3_OUT, PB3_IN, 0,\n\t\tPB2_FN, PB2_OUT, PB2_IN, 0,\n\t\tPB1_FN, PB1_OUT, PB1_IN, 0,\n\t\tPB0_FN, PB0_OUT, PB0_IN, 0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"PCDCR\", 0xffc70004, 32, 2, GROUP(\n\t\tPC7_FN, PC7_OUT, PC7_IN, 0,\n\t\tPC6_FN, PC6_OUT, PC6_IN, 0,\n\t\tPC5_FN, PC5_OUT, PC5_IN, 0,\n\t\tPC4_FN, PC4_OUT, PC4_IN, 0,\n\t\tPC3_FN, PC3_OUT, PC3_IN, 0,\n\t\tPC2_FN, PC2_OUT, PC2_IN, 0,\n\t\tPC1_FN, PC1_OUT, PC1_IN, 0,\n\t\tPC0_FN, PC0_OUT, PC0_IN, 0,\n\t\tPD7_FN, PD7_OUT, PD7_IN, 0,\n\t\tPD6_FN, PD6_OUT, PD6_IN, 0,\n\t\tPD5_FN, PD5_OUT, PD5_IN, 0,\n\t\tPD4_FN, PD4_OUT, PD4_IN, 0,\n\t\tPD3_FN, PD3_OUT, PD3_IN, 0,\n\t\tPD2_FN, PD2_OUT, PD2_IN, 0,\n\t\tPD1_FN, PD1_OUT, PD1_IN, 0,\n\t\tPD0_FN, PD0_OUT, PD0_IN, 0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"PEFCR\", 0xffc70008, 32, 2, GROUP(\n\t\tPE7_FN, PE7_OUT, PE7_IN, 0,\n\t\tPE6_FN, PE6_OUT, PE6_IN, 0,\n\t\tPE5_FN, PE5_OUT, PE5_IN, 0,\n\t\tPE4_FN, PE4_OUT, PE4_IN, 0,\n\t\tPE3_FN, PE3_OUT, PE3_IN, 0,\n\t\tPE2_FN, PE2_OUT, PE2_IN, 0,\n\t\tPE1_FN, PE1_OUT, PE1_IN, 0,\n\t\tPE0_FN, PE0_OUT, PE0_IN, 0,\n\t\tPF7_FN, PF7_OUT, PF7_IN, 0,\n\t\tPF6_FN, PF6_OUT, PF6_IN, 0,\n\t\tPF5_FN, PF5_OUT, PF5_IN, 0,\n\t\tPF4_FN, PF4_OUT, PF4_IN, 0,\n\t\tPF3_FN, PF3_OUT, PF3_IN, 0,\n\t\tPF2_FN, PF2_OUT, PF2_IN, 0,\n\t\tPF1_FN, PF1_OUT, PF1_IN, 0,\n\t\tPF0_FN, PF0_OUT, PF0_IN, 0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"PGHCR\", 0xffc7000c, 32, 2, GROUP(\n\t\tPG7_FN, PG7_OUT, PG7_IN, 0,\n\t\tPG6_FN, PG6_OUT, PG6_IN, 0,\n\t\tPG5_FN, PG5_OUT, PG5_IN, 0,\n\t\tPG4_FN, PG4_OUT, PG4_IN, 0,\n\t\tPG3_FN, PG3_OUT, PG3_IN, 0,\n\t\tPG2_FN, PG2_OUT, PG2_IN, 0,\n\t\tPG1_FN, PG1_OUT, PG1_IN, 0,\n\t\tPG0_FN, PG0_OUT, PG0_IN, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\tPH5_FN, PH5_OUT, PH5_IN, 0,\n\t\tPH4_FN, PH4_OUT, PH4_IN, 0,\n\t\tPH3_FN, PH3_OUT, PH3_IN, 0,\n\t\tPH2_FN, PH2_OUT, PH2_IN, 0,\n\t\tPH1_FN, PH1_OUT, PH1_IN, 0,\n\t\tPH0_FN, PH0_OUT, PH0_IN, 0, ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_data_reg pinmux_data_regs[] = {\n\t{ PINMUX_DATA_REG(\"PABDR\", 0xffc70010, 32, GROUP(\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\t\tPA7_DATA, PA6_DATA, PA5_DATA, PA4_DATA,\n\t\tPA3_DATA, PA2_DATA, PA1_DATA, PA0_DATA,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\t\tPB7_DATA, PB6_DATA, PB5_DATA, PB4_DATA,\n\t\tPB3_DATA, PB2_DATA, PB1_DATA, PB0_DATA, ))\n\t},\n\t{ PINMUX_DATA_REG(\"PCDDR\", 0xffc70014, 32, GROUP(\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\t\tPC7_DATA, PC6_DATA, PC5_DATA, PC4_DATA,\n\t\tPC3_DATA, PC2_DATA, PC1_DATA, PC0_DATA,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\t\tPD7_DATA, PD6_DATA, PD5_DATA, PD4_DATA,\n\t\tPD3_DATA, PD2_DATA, PD1_DATA, PD0_DATA, ))\n\t},\n\t{ PINMUX_DATA_REG(\"PEFDR\", 0xffc70018, 32, GROUP(\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\t\tPE7_DATA, PE6_DATA, PE5_DATA, PE4_DATA,\n\t\tPE3_DATA, PE2_DATA, PE1_DATA, PE0_DATA,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\t\tPF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA,\n\t\tPF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA, ))\n\t},\n\t{ PINMUX_DATA_REG(\"PGHDR\", 0xffc7001c, 32, GROUP(\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\t\tPG7_DATA, PG6_DATA, PG5_DATA, PG4_DATA,\n\t\tPG3_DATA, PG2_DATA, PG1_DATA, PG0_DATA,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\t\t0, 0, PH5_DATA, PH4_DATA,\n\t\tPH3_DATA, PH2_DATA, PH1_DATA, PH0_DATA, ))\n\t},\n\t{   }\n};\n\nconst struct sh_pfc_soc_info shx3_pinmux_info = {\n\t.name\t\t= \"shx3_pfc\",\n\t.input\t\t= { PINMUX_INPUT_BEGIN,\t   PINMUX_INPUT_END },\n\t.output\t\t= { PINMUX_OUTPUT_BEGIN,   PINMUX_OUTPUT_END },\n\t.function\t= { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\t.pins\t\t= pinmux_pins,\n\t.nr_pins\t= ARRAY_SIZE(pinmux_pins),\n\t.func_gpios\t= pinmux_func_gpios,\n\t.nr_func_gpios\t= ARRAY_SIZE(pinmux_func_gpios),\n\t.pinmux_data\t= pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n\t.cfg_regs\t= pinmux_config_regs,\n\t.data_regs\t= pinmux_data_regs,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}