// Seed: 2455792709
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    output tri0 id_3
    , id_32,
    input supply0 id_4,
    output tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output supply1 id_10,
    output supply0 id_11,
    input wand id_12,
    input tri0 id_13,
    input tri1 id_14,
    output tri id_15,
    input supply1 id_16,
    input tri id_17,
    output wor id_18,
    input supply1 id_19
    , id_33,
    output wand id_20,
    input wor id_21,
    input wor id_22,
    output uwire id_23,
    input supply1 id_24,
    output tri id_25,
    input wand id_26,
    input supply0 id_27,
    input wor id_28,
    inout tri id_29,
    input wire id_30
);
  assign id_15 = 1 == 1;
  wire id_34;
  id_35(
      .id_0(1),
      .id_1(1),
      .id_2(id_17),
      .id_3(1),
      .id_4(id_11),
      .id_5(id_28),
      .id_6(1),
      .id_7(id_21),
      .id_8(1),
      .id_9(id_1 ? 1 : id_20),
      .id_10(1),
      .id_11(1),
      .id_12(id_8),
      .id_13(id_21),
      .id_14({1, 1, 1 == id_4}),
      .id_15(1),
      .id_16(id_1)
  );
  assign id_20 = 1 & 1;
  wand id_36 = id_2;
  wire id_37;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output tri id_2,
    input tri id_3,
    output wor id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    input uwire id_9
);
  tri0 id_11;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_2,
      id_7,
      id_2,
      id_11,
      id_8,
      id_3,
      id_11,
      id_11,
      id_5,
      id_9,
      id_3,
      id_8,
      id_4,
      id_11,
      id_7,
      id_4,
      id_3,
      id_11,
      id_9,
      id_9,
      id_4,
      id_7,
      id_6,
      id_1,
      id_9,
      id_3,
      id_11,
      id_3
  );
  assign id_5 = id_11;
endmodule
