# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"counter_test_time_impl.v" \
"../../../../../shiyan2_2.srcs/sim_1/new/counter_test.v" \

# Do not sort compile order
nosort
