# Microchip Physical design constraints file

# Version: 2024.1 2024.1.0.3

# Design Name: UART_INT1 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S005 , Package: 400 VF , Speed grade: STD 

# Date generated: Fri Aug 23 17:30:49 2024 


#
# I/O constraints
#

set_io GPIO_OUT\[0\] -DIRECTION OUTPUT -pinname A20 -fixed no
set_io RX -DIRECTION INPUT -pinname D18 -fixed no
set_io TX -DIRECTION OUTPUT -pinname C19 -fixed no

#
# Core cell constraints
#

set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int -fixed no 388 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg1\[1\] -fixed no 386 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1\[2\] -fixed no 391 21
set_location UART_INT1_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.un63_PRDATA_o_3 -fixed no 385 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg1\[0\] -fixed no 387 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_2\[1\] -fixed no 349 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 363 7
set_location UART_INT1_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI94R54/U0_RGB1 -fixed no 218 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/make_parity_err.parity_err5 -fixed no 340 15
set_location UART_INT1_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[5\] -fixed no 395 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 338 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed no 379 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg1\[4\] -fixed no 390 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNIHM7T3 -fixed no 380 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2\[1\] -fixed no 369 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg1\[3\] -fixed no 393 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed no 385 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[1\] -fixed no 352 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 362 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_2\[0\] -fixed no 356 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_0_sqmuxa -fixed no 324 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 361 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[1\] -fixed no 369 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe -fixed no 327 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY6 -fixed no 331 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[7\] -fixed no 344 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/iPRDATA\[4\] -fixed no 394 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[2\] -fixed no 337 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow -fixed no 372 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY -fixed no 331 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4 -fixed no 357 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[3\] -fixed no 318 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 355 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[3\] -fixed no 375 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[7\] -fixed no 351 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5\[5\] -fixed no 388 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_state\[0\] -fixed no 343 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns\[4\] -fixed no 394 21
set_location UART_INT1_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_u_1\[0\] -fixed no 386 12
set_location UART_INT1_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 336 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 368 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed no 361 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_1\[4\] -fixed no 389 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4 -fixed no 379 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[0\] -fixed no 373 22
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3_RNO\[3\] -fixed no 334 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_3_1\[5\] -fixed no 385 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2\[6\] -fixed no 391 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15_0 -fixed no 394 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed no 329 16
set_location UART_INT1_sb_0/CORERESETP_0/mss_ready_state -fixed no 339 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[7\] -fixed no 346 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed no 324 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_i_0 -fixed no 379 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[2\] -fixed no 381 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3\[3\] -fixed no 335 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns\[2\] -fixed no 381 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int -fixed no 324 10
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0 -fixed no 381 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_2\[3\] -fixed no 357 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[3\] -fixed no 390 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[2\] -fixed no 326 10
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0 -fixed no 341 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\] -fixed no 386 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[3\] -fixed no 318 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[7\] -fixed no 376 19
set_location UART_INT1_sb_0/CCC_0/GL0_INST -fixed no 221 30
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed no 383 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i -fixed no 364 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns\[5\] -fixed no 382 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_par_calc.rx_parity_calc_2 -fixed no 325 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[0\] -fixed no 365 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg2\[2\] -fixed no 385 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[0\] -fixed no 354 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_state\[1\] -fixed no 342 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed no 324 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed no 373 3
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2\[7\] -fixed no 380 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_rx_bit_cnt_1.CO1 -fixed no 331 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock -fixed no 390 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write -fixed no 326 13
set_location UART_INT1_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[2\] -fixed no 388 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed no 373 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 352 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_0 -fixed no 359 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg -fixed no 343 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[3\] -fixed no 351 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[0\] -fixed no 356 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg2\[7\] -fixed no 389 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3\[0\] -fixed no 361 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[6\] -fixed no 342 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_RNO -fixed no 332 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2\[5\] -fixed no 384 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en_0_sqmuxa -fixed no 317 12
set_location UART_INT1_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[6\] -fixed no 390 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 360 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc -fixed no 324 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[2\] -fixed no 384 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[1\] -fixed no 320 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg2\[0\] -fixed no 395 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1 -fixed no 338 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[1\] -fixed no 348 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/make_parity_err.parity_err15 -fixed no 336 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\] -fixed no 391 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2 -fixed no 356 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/clear_overflow_1 -fixed no 381 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/iPRDATA\[6\] -fixed no 382 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[6\] -fixed no 342 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa -fixed no 347 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed no 393 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_2\[4\] -fixed no 350 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT\[6\] -fixed no 345 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[8\] -fixed no 313 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed no 372 3
set_location UART_INT1_sb_0/CoreUARTapb_0_0/iPRDATA\[0\] -fixed no 381 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[7\] -fixed no 395 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[5\] -fixed no 370 19
set_location UART_INT1_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_u\[0\] -fixed no 385 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx -fixed no 379 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[4\] -fixed no 350 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity -fixed no 380 22
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 367 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 359 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_rx_bit_cnt_1.SUM\[1\] -fixed no 334 15
set_location UART_INT1_sb_0/CoreAPB3_0/iPSELS_RNO\[0\] -fixed no 391 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 359 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int -fixed no 379 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed no 386 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2\[3\] -fixed no 366 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state\[1\] -fixed no 328 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_full_indicator.clear_parity_en_9_0_a3_i -fixed no 326 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_samples6_1_0 -fixed no 332 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[3\] -fixed no 345 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[4\] -fixed no 386 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.rx_state9_0_a3 -fixed no 331 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i -fixed no 343 15
set_location CFG0_GND_INST -fixed no 360 3
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_par_calc.rx_parity_calc5 -fixed no 335 12
set_location UART_INT1_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[3\] -fixed no 393 12
set_location UART_INT1_sb_0/SYSRESET_POR -fixed no 396 8
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed no 332 16
set_location UART_INT1_sb_0/CoreAPB3_0/iPSELS\[0\] -fixed no 392 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[1\] -fixed no 367 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[3\] -fixed no 360 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 369 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[4\] -fixed no 379 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed no 362 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY_RNO -fixed no 334 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[1\] -fixed no 385 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty -fixed no 383 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed no 368 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[1\] -fixed no 352 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i -fixed no 378 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[2\] -fixed no 316 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[0\] -fixed no 325 10
set_location UART_INT1_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 370 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0_intr_or_2 -fixed no 377 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[5\] -fixed no 355 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed no 375 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_a3_0_3\[1\] -fixed no 330 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[4\] -fixed no 352 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[2\] -fixed no 378 12
set_location UART_INT1_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI94R54 -fixed no 219 30
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[4\] -fixed no 348 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_3 -fixed no 358 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed no 374 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en -fixed no 344 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 360 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_1\[2\] -fixed no 373 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[2\] -fixed no 344 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[3\] -fixed no 376 22
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i -fixed no 336 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty -fixed no 375 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count8 -fixed no 333 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[4\] -fixed no 352 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 355 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[2\] -fixed no 374 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed no 380 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed no 382 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[5\] -fixed no 353 12
set_location UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 396 44
set_location UART_INT1_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg71 -fixed no 386 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_1\[1\] -fixed no 392 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/iPRDATA\[2\] -fixed no 389 22
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg1\[7\] -fixed no 390 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/overflow_reg8 -fixed no 367 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[5\] -fixed no 356 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed no 333 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[1\] -fixed no 329 10
set_location UART_INT1_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[4\] -fixed no 387 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25 -fixed no 392 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[4\] -fixed no 394 22
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNIJJ4HE\[2\] -fixed no 378 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 349 7
set_location UART_INT1_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 362 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx -fixed no 374 22
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_9_u_2\[7\] -fixed no 312 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_par_calc.tx_parity_5 -fixed no 380 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[5\] -fixed no 315 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg2\[3\] -fixed no 388 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[1\] -fixed no 320 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 362 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3\[2\] -fixed no 327 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0 -fixed no 395 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[6\] -fixed no 372 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_x2\[3\] -fixed no 360 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns\[0\] -fixed no 373 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg1\[5\] -fixed no 391 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_par_calc.rx_parity_calc_4_u -fixed no 324 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5\[6\] -fixed no 382 15
set_location UART_INT1_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\] -fixed no 386 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[0\] -fixed no 340 13
set_location UART_INT1_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.un63_PRDATA_o -fixed no 389 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed no 390 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed no 332 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[3\] -fixed no 374 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err -fixed no 339 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[6\] -fixed no 347 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 363 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed no 376 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[2\] -fixed no 355 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5 -fixed no 356 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_pulse -fixed no 377 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 350 7
set_location UART_INT1_sb_0/CoreAPB3_0/g0 -fixed no 384 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3\[0\] -fixed no 325 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_1\[3\] -fixed no 371 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed no 333 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4 -fixed no 393 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_a3_0\[1\] -fixed no 327 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[6\] -fixed no 353 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold -fixed no 336 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT\[5\] -fixed no 355 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state\[0\] -fixed no 329 13
set_location UART_INT1_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 359 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[4\] -fixed no 339 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/iPRDATA\[5\] -fixed no 388 22
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[7\] -fixed no 321 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i -fixed no 382 12
set_location UART_INT1_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 357 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold -fixed no 364 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 366 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[6\] -fixed no 345 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[2\] -fixed no 368 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[5\] -fixed no 377 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg2\[1\] -fixed no 387 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[5\] -fixed no 353 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 338 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\] -fixed no 393 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[7\] -fixed no 337 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[0\] -fixed no 383 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[1\] -fixed no 373 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error -fixed no 332 10
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[5\] -fixed no 350 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[2\] -fixed no 349 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed no 387 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5\[7\] -fixed no 387 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[7\] -fixed no 321 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 354 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/iPRDATA\[7\] -fixed no 387 22
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed no 378 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_byte_2\[7\] -fixed no 337 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3\[1\] -fixed no 333 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[2\] -fixed no 371 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[2\] -fixed no 327 10
set_location UART_INT1_sb_0/CoreUARTapb_0_0/iPRDATA\[1\] -fixed no 377 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[4\] -fixed no 363 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25_3 -fixed no 384 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[6\] -fixed no 377 13
set_location UART_INT1_sb_0/CoreAPB3_0/g0_1 -fixed no 389 12
set_location UART_INT1_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 361 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_1\[0\] -fixed no 383 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[3\] -fixed no 358 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_RNI3I832 -fixed no 366 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_0_a3_0_3\[0\] -fixed no 330 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed no 329 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[0\] -fixed no 328 10
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[0\] -fixed no 351 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0_intr_or_1 -fixed no 379 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_1 -fixed no 325 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[1\] -fixed no 346 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en_1_sqmuxa -fixed no 326 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 361 7
set_location UART_INT1_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4 -fixed no 336 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[4\] -fixed no 319 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 370 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[0\] -fixed no 351 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[4\] -fixed no 319 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[2\] -fixed no 316 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNIGV2KT\[1\] -fixed no 374 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed no 362 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed no 384 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_0_sqmuxa_2 -fixed no 326 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15 -fixed no 387 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg2\[4\] -fixed no 395 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[5\] -fixed no 353 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0_intr_or_0 -fixed no 375 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 353 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 351 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[5\] -fixed no 392 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[0\] -fixed no 356 16
set_location UART_INT1_sb_0/CORERESETP_0/mss_ready_select6 -fixed no 339 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[1\] -fixed no 349 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4 -fixed no 382 18
set_location UART_INT1_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 218 54
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO\[1\] -fixed no 328 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[1\] -fixed no 374 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed no 377 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[5\] -fixed no 315 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[0\] -fixed no 322 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u -fixed no 374 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[3\] -fixed no 374 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[6\] -fixed no 378 19
set_location UART_INT1_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[1\] -fixed no 390 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg1\[2\] -fixed no 394 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO\[3\] -fixed no 376 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_0\[0\] -fixed no 329 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 354 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0_i -fixed no 344 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT\[7\] -fixed no 346 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_3 -fixed no 372 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_RNIH3ORE -fixed no 391 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/iPRDATA\[3\] -fixed no 373 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2 -fixed no 375 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg1\[6\] -fixed no 388 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[4\] -fixed no 348 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[6\] -fixed no 314 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_full_indicator.clear_parity_en_9_0_a3 -fixed no 328 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 371 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err31_1 -fixed no 330 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3\[1\] -fixed no 337 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0 -fixed no 342 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.rx_filtered_2.m3 -fixed no 328 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[6\] -fixed no 314 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/overflow_reg -fixed no 375 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0 -fixed no 379 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3\[5\] -fixed no 383 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 364 7
set_location UART_INT1_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.un63_PRDATA_o_4 -fixed no 394 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4 -fixed no 355 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[2\] -fixed no 378 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a3 -fixed no 327 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed no 392 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed no 367 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 354 13
set_location UART_INT1_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 360 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[1\] -fixed no 330 10
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 364 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i -fixed no 335 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed no 391 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[0\] -fixed no 389 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/make_parity_err.parity_err_12_iv -fixed no 339 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[8\] -fixed no 313 13
set_location UART_INT1_sb_0/CORERESETP_0/mss_ready_select -fixed no 344 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 376 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1 -fixed no 365 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2\[0\] -fixed no 343 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[1\] -fixed no 349 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed no 381 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[7\] -fixed no 341 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15_1 -fixed no 387 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0 -fixed no 378 16
set_location UART_INT1_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[7\] -fixed no 388 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[6\] -fixed no 354 16
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_1_sqmuxa_i -fixed no 329 9
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 376 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed no 388 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[3\] -fixed no 357 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3 -fixed no 386 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_9_u_1\[7\] -fixed no 323 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[5\] -fixed no 382 22
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[0\] -fixed no 322 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2\[2\] -fixed no 389 21
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\] -fixed no 392 7
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg2\[5\] -fixed no 384 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[6\] -fixed no 394 13
set_location UART_INT1_sb_0/CoreUARTapb_0_0/controlReg2\[6\] -fixed no 391 19
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[3\] -fixed no 335 10
set_location UART_INT1_sb_0/UART_INT1_sb_MSS_0/MSS_ADLIB_INST -fixed no 228 56
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8 -fixed no 336 11
set_location UART_INT1_sb_0/CCC_0/CCC_INST -fixed no 390 44
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8 -fixed no 372 11
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_143 -fixed no 358 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0 -fixed no 348 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_140 -fixed no 358 12
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[0\] -fixed no 380 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIFNQ2G -fixed no 372 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_142 -fixed no 348 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[3\] -fixed no 372 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[1\] -fixed no 376 15
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[4\] -fixed no 393 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0 -fixed no 372 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux -fixed no 348 18
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_141 -fixed no 365 12
set_location UART_INT1_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 219 21
set_location UART_INT1_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 219 18
set_location UART_INT1_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 219 15
set_location UART_INT1_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 219 12
set_location UART_INT1_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 219 9
set_location UART_INT1_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 219 6
set_location UART_INT1_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI94R54/U0_RGB1_RGB0 -fixed no 218 18
set_location UART_INT1_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI94R54/U0_RGB1_RGB1 -fixed no 218 15
set_location UART_INT1_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI94R54/U0_RGB1_RGB2 -fixed no 218 12
set_location UART_INT1_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI94R54/U0_RGB1_RGB3 -fixed no 218 9
set_location UART_INT1_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI94R54/U0_RGB1_RGB4 -fixed no 218 6
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[0\]_CC_0 -fixed no 380 17
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[1\]_CC_0 -fixed no 376 17
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[3\]_CC_0 -fixed no 372 17
set_location UART_INT1_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[4\]_CC_0 -fixed no 393 20
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_140_CC_0 -fixed no 358 14
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_140_CC_1 -fixed no 360 14
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0 -fixed no 372 20
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_141_CC_0 -fixed no 365 14
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_142_CC_0 -fixed no 348 8
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0 -fixed no 348 17
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_143_CC_0 -fixed no 358 8
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_143_CC_1 -fixed no 360 8
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIFNQ2G_CC_0 -fixed no 372 8
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIFNQ2G_CC_1 -fixed no 384 8
set_location UART_INT1_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0 -fixed no 348 20
