#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b2952dcbc0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001b2953721c0_0 .net "PC", 31 0, L_000001b2954037f0;  1 drivers
v000001b295371a40_0 .net "cycles_consumed", 31 0, v000001b295372b20_0;  1 drivers
v000001b295372260_0 .var "input_clk", 0 0;
v000001b295371ae0_0 .var "rst", 0 0;
S_000001b295089f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001b2952dcbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001b2952b1d00 .functor NOR 1, v000001b295372260_0, v000001b295360020_0, C4<0>, C4<0>;
L_000001b2952b1670 .functor AND 1, v000001b2953459c0_0, v000001b295345920_0, C4<1>, C4<1>;
L_000001b2952b1ec0 .functor AND 1, L_000001b2952b1670, L_000001b295372440, C4<1>, C4<1>;
L_000001b2952b1210 .functor AND 1, v000001b295334240_0, v000001b295332f80_0, C4<1>, C4<1>;
L_000001b2952b13d0 .functor AND 1, L_000001b2952b1210, L_000001b295371c20, C4<1>, C4<1>;
L_000001b2952b21d0 .functor AND 1, v000001b29535f940_0, v000001b29535f300_0, C4<1>, C4<1>;
L_000001b2952b1830 .functor AND 1, L_000001b2952b21d0, L_000001b295371cc0, C4<1>, C4<1>;
L_000001b2952b1360 .functor AND 1, v000001b2953459c0_0, v000001b295345920_0, C4<1>, C4<1>;
L_000001b2952b1a60 .functor AND 1, L_000001b2952b1360, L_000001b2953724e0, C4<1>, C4<1>;
L_000001b2952b1440 .functor AND 1, v000001b295334240_0, v000001b295332f80_0, C4<1>, C4<1>;
L_000001b2952b1590 .functor AND 1, L_000001b2952b1440, L_000001b295371ea0, C4<1>, C4<1>;
L_000001b2952b1ad0 .functor AND 1, v000001b29535f940_0, v000001b29535f300_0, C4<1>, C4<1>;
L_000001b2952b1c20 .functor AND 1, L_000001b2952b1ad0, L_000001b295371f40, C4<1>, C4<1>;
L_000001b29537a210 .functor NOT 1, L_000001b2952b1d00, C4<0>, C4<0>, C4<0>;
L_000001b29537a440 .functor NOT 1, L_000001b2952b1d00, C4<0>, C4<0>, C4<0>;
L_000001b2953830a0 .functor NOT 1, L_000001b2952b1d00, C4<0>, C4<0>, C4<0>;
L_000001b295384df0 .functor NOT 1, L_000001b2952b1d00, C4<0>, C4<0>, C4<0>;
L_000001b295384bc0 .functor NOT 1, L_000001b2952b1d00, C4<0>, C4<0>, C4<0>;
L_000001b2954037f0 .functor BUFZ 32, v000001b29535c740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b29535e0e0_0 .net "EX1_ALU_OPER1", 31 0, L_000001b29537b010;  1 drivers
v000001b29535fb20_0 .net "EX1_ALU_OPER2", 31 0, L_000001b295384140;  1 drivers
v000001b29535fe40_0 .net "EX1_PC", 31 0, v000001b2953433a0_0;  1 drivers
v000001b29535ff80_0 .net "EX1_PFC", 31 0, v000001b295343760_0;  1 drivers
v000001b29535e400_0 .net "EX1_PFC_to_IF", 31 0, L_000001b2953776c0;  1 drivers
v000001b29535eae0_0 .net "EX1_forward_to_B", 31 0, v000001b295343080_0;  1 drivers
v000001b29535e4a0_0 .net "EX1_is_beq", 0 0, v000001b295344200_0;  1 drivers
v000001b29535e540_0 .net "EX1_is_bne", 0 0, v000001b295342860_0;  1 drivers
v000001b295360160_0 .net "EX1_is_jal", 0 0, v000001b295343800_0;  1 drivers
v000001b295361240_0 .net "EX1_is_jr", 0 0, v000001b2953438a0_0;  1 drivers
v000001b295362460_0 .net "EX1_is_oper2_immed", 0 0, v000001b2953420e0_0;  1 drivers
v000001b295360b60_0 .net "EX1_memread", 0 0, v000001b295342400_0;  1 drivers
v000001b2953621e0_0 .net "EX1_memwrite", 0 0, v000001b2953443e0_0;  1 drivers
v000001b295361e20_0 .net "EX1_opcode", 11 0, v000001b295342180_0;  1 drivers
v000001b295362320_0 .net "EX1_predicted", 0 0, v000001b2953445c0_0;  1 drivers
v000001b295360c00_0 .net "EX1_rd_ind", 4 0, v000001b295343940_0;  1 drivers
v000001b295360d40_0 .net "EX1_rd_indzero", 0 0, v000001b295343da0_0;  1 drivers
v000001b295362000_0 .net "EX1_regwrite", 0 0, v000001b2953439e0_0;  1 drivers
v000001b295362500_0 .net "EX1_rs1", 31 0, v000001b295342540_0;  1 drivers
v000001b2953614c0_0 .net "EX1_rs1_ind", 4 0, v000001b295342a40_0;  1 drivers
v000001b295360de0_0 .net "EX1_rs2", 31 0, v000001b295342ae0_0;  1 drivers
v000001b295362280_0 .net "EX1_rs2_ind", 4 0, v000001b2953422c0_0;  1 drivers
v000001b2953608e0_0 .net "EX1_rs2_out", 31 0, L_000001b295384990;  1 drivers
v000001b2953623c0_0 .net "EX2_ALU_OPER1", 31 0, v000001b295344ac0_0;  1 drivers
v000001b295361920_0 .net "EX2_ALU_OPER2", 31 0, v000001b295344e80_0;  1 drivers
v000001b2953625a0_0 .net "EX2_ALU_OUT", 31 0, L_000001b295378ac0;  1 drivers
v000001b2953611a0_0 .net "EX2_PC", 31 0, v000001b2953457e0_0;  1 drivers
v000001b2953612e0_0 .net "EX2_PFC_to_IF", 31 0, v000001b2953454c0_0;  1 drivers
v000001b2953617e0_0 .net "EX2_forward_to_B", 31 0, v000001b295344f20_0;  1 drivers
v000001b2953626e0_0 .net "EX2_is_beq", 0 0, v000001b295344a20_0;  1 drivers
v000001b2953616a0_0 .net "EX2_is_bne", 0 0, v000001b2953452e0_0;  1 drivers
v000001b295360a20_0 .net "EX2_is_jal", 0 0, v000001b295344fc0_0;  1 drivers
v000001b2953619c0_0 .net "EX2_is_jr", 0 0, v000001b2953448e0_0;  1 drivers
v000001b295360ca0_0 .net "EX2_is_oper2_immed", 0 0, v000001b2953456a0_0;  1 drivers
v000001b295361560_0 .net "EX2_memread", 0 0, v000001b295345100_0;  1 drivers
v000001b295362640_0 .net "EX2_memwrite", 0 0, v000001b295345ce0_0;  1 drivers
v000001b295362820_0 .net "EX2_opcode", 11 0, v000001b2953451a0_0;  1 drivers
v000001b2953628c0_0 .net "EX2_predicted", 0 0, v000001b295344840_0;  1 drivers
v000001b295361380_0 .net "EX2_rd_ind", 4 0, v000001b295345240_0;  1 drivers
v000001b295360660_0 .net "EX2_rd_indzero", 0 0, v000001b295345920_0;  1 drivers
v000001b295361f60_0 .net "EX2_regwrite", 0 0, v000001b2953459c0_0;  1 drivers
v000001b295361880_0 .net "EX2_rs1", 31 0, v000001b295345a60_0;  1 drivers
v000001b295361600_0 .net "EX2_rs1_ind", 4 0, v000001b295345b00_0;  1 drivers
v000001b295360980_0 .net "EX2_rs2_ind", 4 0, v000001b295345ba0_0;  1 drivers
v000001b295360e80_0 .net "EX2_rs2_out", 31 0, v000001b295345c40_0;  1 drivers
v000001b295360480_0 .net "ID_INST", 31 0, v000001b29534b290_0;  1 drivers
v000001b295361a60_0 .net "ID_PC", 31 0, v000001b29534b3d0_0;  1 drivers
v000001b295361420_0 .net "ID_PFC_to_EX", 31 0, L_000001b2953762c0;  1 drivers
v000001b295361740_0 .net "ID_PFC_to_IF", 31 0, L_000001b295374920;  1 drivers
v000001b295360200_0 .net "ID_forward_to_B", 31 0, L_000001b295374380;  1 drivers
v000001b295361b00_0 .net "ID_is_beq", 0 0, L_000001b295375780;  1 drivers
v000001b295361100_0 .net "ID_is_bne", 0 0, L_000001b295374d80;  1 drivers
v000001b295361ba0_0 .net "ID_is_j", 0 0, L_000001b295376b80;  1 drivers
v000001b295362780_0 .net "ID_is_jal", 0 0, L_000001b2953767c0;  1 drivers
v000001b2953605c0_0 .net "ID_is_jr", 0 0, L_000001b295375c80;  1 drivers
v000001b295361d80_0 .net "ID_is_oper2_immed", 0 0, L_000001b295379c60;  1 drivers
v000001b295360f20_0 .net "ID_memread", 0 0, L_000001b295377b20;  1 drivers
v000001b2953603e0_0 .net "ID_memwrite", 0 0, L_000001b2953771c0;  1 drivers
v000001b295361c40_0 .net "ID_opcode", 11 0, v000001b295362aa0_0;  1 drivers
v000001b2953602a0_0 .net "ID_predicted", 0 0, v000001b29534c370_0;  1 drivers
v000001b295361ce0_0 .net "ID_rd_ind", 4 0, v000001b295362960_0;  1 drivers
v000001b295360340_0 .net "ID_regwrite", 0 0, L_000001b295376860;  1 drivers
v000001b295360ac0_0 .net "ID_rs1", 31 0, v000001b295348770_0;  1 drivers
v000001b295360520_0 .net "ID_rs1_ind", 4 0, v000001b295362d20_0;  1 drivers
v000001b295360fc0_0 .net "ID_rs2", 31 0, v000001b295349170_0;  1 drivers
v000001b295360700_0 .net "ID_rs2_ind", 4 0, v000001b295362fa0_0;  1 drivers
v000001b2953607a0_0 .net "IF_INST", 31 0, L_000001b295379aa0;  1 drivers
v000001b295360840_0 .net "IF_pc", 31 0, v000001b29535c740_0;  1 drivers
v000001b295361060_0 .net "MEM_ALU_OUT", 31 0, v000001b2953326c0_0;  1 drivers
v000001b295361ec0_0 .net "MEM_Data_mem_out", 31 0, v000001b29535efe0_0;  1 drivers
v000001b2953620a0_0 .net "MEM_memread", 0 0, v000001b2953321c0_0;  1 drivers
v000001b295362140_0 .net "MEM_memwrite", 0 0, v000001b295333660_0;  1 drivers
v000001b295372580_0 .net "MEM_opcode", 11 0, v000001b295332c60_0;  1 drivers
v000001b2953733e0_0 .net "MEM_rd_ind", 4 0, v000001b295333700_0;  1 drivers
v000001b295373d40_0 .net "MEM_rd_indzero", 0 0, v000001b295332f80_0;  1 drivers
v000001b295372760_0 .net "MEM_regwrite", 0 0, v000001b295334240_0;  1 drivers
v000001b295372800_0 .net "MEM_rs2", 31 0, v000001b2953344c0_0;  1 drivers
v000001b295373480_0 .net "PC", 31 0, L_000001b2954037f0;  alias, 1 drivers
v000001b295371720_0 .net "STALL_ID1_FLUSH", 0 0, v000001b29534c7d0_0;  1 drivers
v000001b2953737a0_0 .net "STALL_ID2_FLUSH", 0 0, v000001b29534d1d0_0;  1 drivers
v000001b295371e00_0 .net "STALL_IF_FLUSH", 0 0, v000001b29534e990_0;  1 drivers
v000001b295372300_0 .net "WB_ALU_OUT", 31 0, v000001b29535df00_0;  1 drivers
v000001b295373520_0 .net "WB_Data_mem_out", 31 0, v000001b29535fee0_0;  1 drivers
v000001b295373840_0 .net "WB_memread", 0 0, v000001b29535f260_0;  1 drivers
v000001b295372d00_0 .net "WB_rd_ind", 4 0, v000001b29535f800_0;  1 drivers
v000001b2953735c0_0 .net "WB_rd_indzero", 0 0, v000001b29535f300_0;  1 drivers
v000001b2953730c0_0 .net "WB_regwrite", 0 0, v000001b29535f940_0;  1 drivers
v000001b295373020_0 .net "Wrong_prediction", 0 0, L_000001b295384d80;  1 drivers
v000001b2953728a0_0 .net *"_ivl_1", 0 0, L_000001b2952b1670;  1 drivers
v000001b295371900_0 .net *"_ivl_13", 0 0, L_000001b2952b21d0;  1 drivers
v000001b295372620_0 .net *"_ivl_14", 0 0, L_000001b295371cc0;  1 drivers
v000001b295372940_0 .net *"_ivl_19", 0 0, L_000001b2952b1360;  1 drivers
v000001b2953726c0_0 .net *"_ivl_2", 0 0, L_000001b295372440;  1 drivers
v000001b2953738e0_0 .net *"_ivl_20", 0 0, L_000001b2953724e0;  1 drivers
v000001b2953717c0_0 .net *"_ivl_25", 0 0, L_000001b2952b1440;  1 drivers
v000001b295372e40_0 .net *"_ivl_26", 0 0, L_000001b295371ea0;  1 drivers
v000001b295373980_0 .net *"_ivl_31", 0 0, L_000001b2952b1ad0;  1 drivers
v000001b295373a20_0 .net *"_ivl_32", 0 0, L_000001b295371f40;  1 drivers
v000001b295373ac0_0 .net *"_ivl_40", 31 0, L_000001b2953780c0;  1 drivers
L_000001b295390c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b295372a80_0 .net *"_ivl_43", 26 0, L_000001b295390c58;  1 drivers
L_000001b295390ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b295373660_0 .net/2u *"_ivl_44", 31 0, L_000001b295390ca0;  1 drivers
v000001b295372c60_0 .net *"_ivl_52", 31 0, L_000001b2953f08f0;  1 drivers
L_000001b295390d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b2953729e0_0 .net *"_ivl_55", 26 0, L_000001b295390d30;  1 drivers
L_000001b295390d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b295373b60_0 .net/2u *"_ivl_56", 31 0, L_000001b295390d78;  1 drivers
v000001b295371fe0_0 .net *"_ivl_7", 0 0, L_000001b2952b1210;  1 drivers
v000001b295372080_0 .net *"_ivl_8", 0 0, L_000001b295371c20;  1 drivers
v000001b2953732a0_0 .net "alu_selA", 1 0, L_000001b295371d60;  1 drivers
v000001b295373de0_0 .net "alu_selB", 1 0, L_000001b295374100;  1 drivers
v000001b295371860_0 .net "clk", 0 0, L_000001b2952b1d00;  1 drivers
v000001b295372b20_0 .var "cycles_consumed", 31 0;
v000001b295372da0_0 .net "exhaz", 0 0, L_000001b2952b13d0;  1 drivers
v000001b295372bc0_0 .net "exhaz2", 0 0, L_000001b2952b1590;  1 drivers
v000001b295371b80_0 .net "hlt", 0 0, v000001b295360020_0;  1 drivers
v000001b295372ee0_0 .net "idhaz", 0 0, L_000001b2952b1ec0;  1 drivers
v000001b295373700_0 .net "idhaz2", 0 0, L_000001b2952b1a60;  1 drivers
v000001b2953723a0_0 .net "if_id_write", 0 0, v000001b29534e3f0_0;  1 drivers
v000001b295372f80_0 .net "input_clk", 0 0, v000001b295372260_0;  1 drivers
v000001b295372120_0 .net "is_branch_and_taken", 0 0, L_000001b29537b1d0;  1 drivers
v000001b295373160_0 .net "memhaz", 0 0, L_000001b2952b1830;  1 drivers
v000001b295373200_0 .net "memhaz2", 0 0, L_000001b2952b1c20;  1 drivers
v000001b295373340_0 .net "pc_src", 2 0, L_000001b295374ec0;  1 drivers
v000001b295373c00_0 .net "pc_write", 0 0, v000001b29534e490_0;  1 drivers
v000001b295373ca0_0 .net "rst", 0 0, v000001b295371ae0_0;  1 drivers
v000001b295373e80_0 .net "store_rs2_forward", 1 0, L_000001b295375be0;  1 drivers
v000001b2953719a0_0 .net "wdata_to_reg_file", 31 0, L_000001b295403ef0;  1 drivers
E_000001b2952bcbd0/0 .event negedge, v000001b29534d8b0_0;
E_000001b2952bcbd0/1 .event posedge, v000001b295332260_0;
E_000001b2952bcbd0 .event/or E_000001b2952bcbd0/0, E_000001b2952bcbd0/1;
L_000001b295372440 .cmp/eq 5, v000001b295345240_0, v000001b295342a40_0;
L_000001b295371c20 .cmp/eq 5, v000001b295333700_0, v000001b295342a40_0;
L_000001b295371cc0 .cmp/eq 5, v000001b29535f800_0, v000001b295342a40_0;
L_000001b2953724e0 .cmp/eq 5, v000001b295345240_0, v000001b2953422c0_0;
L_000001b295371ea0 .cmp/eq 5, v000001b295333700_0, v000001b2953422c0_0;
L_000001b295371f40 .cmp/eq 5, v000001b29535f800_0, v000001b2953422c0_0;
L_000001b2953780c0 .concat [ 5 27 0 0], v000001b295362960_0, L_000001b295390c58;
L_000001b2953785c0 .cmp/ne 32, L_000001b2953780c0, L_000001b295390ca0;
L_000001b2953f08f0 .concat [ 5 27 0 0], v000001b295345240_0, L_000001b295390d30;
L_000001b2953f0f30 .cmp/ne 32, L_000001b2953f08f0, L_000001b295390d78;
S_000001b29518d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001b2952b1280 .functor NOT 1, L_000001b2952b13d0, C4<0>, C4<0>, C4<0>;
L_000001b2952b1980 .functor AND 1, L_000001b2952b1830, L_000001b2952b1280, C4<1>, C4<1>;
L_000001b2952b19f0 .functor OR 1, L_000001b2952b1ec0, L_000001b2952b1980, C4<0>, C4<0>;
L_000001b2952b12f0 .functor OR 1, L_000001b2952b1ec0, L_000001b2952b13d0, C4<0>, C4<0>;
v000001b2952db980_0 .net *"_ivl_12", 0 0, L_000001b2952b12f0;  1 drivers
v000001b2952dba20_0 .net *"_ivl_2", 0 0, L_000001b2952b1280;  1 drivers
v000001b2952db7a0_0 .net *"_ivl_5", 0 0, L_000001b2952b1980;  1 drivers
v000001b2952da940_0 .net *"_ivl_7", 0 0, L_000001b2952b19f0;  1 drivers
v000001b2952db2a0_0 .net "alu_selA", 1 0, L_000001b295371d60;  alias, 1 drivers
v000001b2952dbfc0_0 .net "exhaz", 0 0, L_000001b2952b13d0;  alias, 1 drivers
v000001b2952daa80_0 .net "idhaz", 0 0, L_000001b2952b1ec0;  alias, 1 drivers
v000001b2952dac60_0 .net "memhaz", 0 0, L_000001b2952b1830;  alias, 1 drivers
L_000001b295371d60 .concat8 [ 1 1 0 0], L_000001b2952b19f0, L_000001b2952b12f0;
S_000001b29518d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001b2952b1bb0 .functor NOT 1, L_000001b2952b1590, C4<0>, C4<0>, C4<0>;
L_000001b2952b1d70 .functor AND 1, L_000001b2952b1c20, L_000001b2952b1bb0, C4<1>, C4<1>;
L_000001b2952b1e50 .functor OR 1, L_000001b2952b1a60, L_000001b2952b1d70, C4<0>, C4<0>;
L_000001b2952b2240 .functor NOT 1, v000001b2953420e0_0, C4<0>, C4<0>, C4<0>;
L_000001b2952b22b0 .functor AND 1, L_000001b2952b1e50, L_000001b2952b2240, C4<1>, C4<1>;
L_000001b2952b2320 .functor OR 1, L_000001b2952b1a60, L_000001b2952b1590, C4<0>, C4<0>;
L_000001b2952b2400 .functor NOT 1, v000001b2953420e0_0, C4<0>, C4<0>, C4<0>;
L_000001b2952b27f0 .functor AND 1, L_000001b2952b2320, L_000001b2952b2400, C4<1>, C4<1>;
v000001b2952db8e0_0 .net "EX1_is_oper2_immed", 0 0, v000001b2953420e0_0;  alias, 1 drivers
v000001b2952dbac0_0 .net *"_ivl_11", 0 0, L_000001b2952b22b0;  1 drivers
v000001b2952db340_0 .net *"_ivl_16", 0 0, L_000001b2952b2320;  1 drivers
v000001b2952db3e0_0 .net *"_ivl_17", 0 0, L_000001b2952b2400;  1 drivers
v000001b2952dbca0_0 .net *"_ivl_2", 0 0, L_000001b2952b1bb0;  1 drivers
v000001b2952dc100_0 .net *"_ivl_20", 0 0, L_000001b2952b27f0;  1 drivers
v000001b2952dc1a0_0 .net *"_ivl_5", 0 0, L_000001b2952b1d70;  1 drivers
v000001b2952dabc0_0 .net *"_ivl_7", 0 0, L_000001b2952b1e50;  1 drivers
v000001b2952dbd40_0 .net *"_ivl_8", 0 0, L_000001b2952b2240;  1 drivers
v000001b2952dc6a0_0 .net "alu_selB", 1 0, L_000001b295374100;  alias, 1 drivers
v000001b2952dbde0_0 .net "exhaz", 0 0, L_000001b2952b1590;  alias, 1 drivers
v000001b2952dc740_0 .net "idhaz", 0 0, L_000001b2952b1a60;  alias, 1 drivers
v000001b2952dc380_0 .net "memhaz", 0 0, L_000001b2952b1c20;  alias, 1 drivers
L_000001b295374100 .concat8 [ 1 1 0 0], L_000001b2952b22b0, L_000001b2952b27f0;
S_000001b295056030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001b2952b2630 .functor NOT 1, L_000001b2952b1590, C4<0>, C4<0>, C4<0>;
L_000001b2952b24e0 .functor AND 1, L_000001b2952b1c20, L_000001b2952b2630, C4<1>, C4<1>;
L_000001b2952b25c0 .functor OR 1, L_000001b2952b1a60, L_000001b2952b24e0, C4<0>, C4<0>;
L_000001b2952b26a0 .functor OR 1, L_000001b2952b1a60, L_000001b2952b1590, C4<0>, C4<0>;
v000001b2952dbe80_0 .net *"_ivl_12", 0 0, L_000001b2952b26a0;  1 drivers
v000001b2952dbf20_0 .net *"_ivl_2", 0 0, L_000001b2952b2630;  1 drivers
v000001b2952dad00_0 .net *"_ivl_5", 0 0, L_000001b2952b24e0;  1 drivers
v000001b2952dada0_0 .net *"_ivl_7", 0 0, L_000001b2952b25c0;  1 drivers
v000001b2952dae40_0 .net "exhaz", 0 0, L_000001b2952b1590;  alias, 1 drivers
v000001b2952dc420_0 .net "idhaz", 0 0, L_000001b2952b1a60;  alias, 1 drivers
v000001b2952597c0_0 .net "memhaz", 0 0, L_000001b2952b1c20;  alias, 1 drivers
v000001b295259a40_0 .net "store_rs2_forward", 1 0, L_000001b295375be0;  alias, 1 drivers
L_000001b295375be0 .concat8 [ 1 1 0 0], L_000001b2952b25c0, L_000001b2952b26a0;
S_000001b2950561c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001b295258960_0 .net "EX_ALU_OUT", 31 0, L_000001b295378ac0;  alias, 1 drivers
v000001b295258e60_0 .net "EX_memread", 0 0, v000001b295345100_0;  alias, 1 drivers
v000001b295240d30_0 .net "EX_memwrite", 0 0, v000001b295345ce0_0;  alias, 1 drivers
v000001b295240dd0_0 .net "EX_opcode", 11 0, v000001b2953451a0_0;  alias, 1 drivers
v000001b2953335c0_0 .net "EX_rd_ind", 4 0, v000001b295345240_0;  alias, 1 drivers
v000001b295334880_0 .net "EX_rd_indzero", 0 0, L_000001b2953f0f30;  1 drivers
v000001b295334920_0 .net "EX_regwrite", 0 0, v000001b2953459c0_0;  alias, 1 drivers
v000001b295333200_0 .net "EX_rs2_out", 31 0, v000001b295345c40_0;  alias, 1 drivers
v000001b2953326c0_0 .var "MEM_ALU_OUT", 31 0;
v000001b2953321c0_0 .var "MEM_memread", 0 0;
v000001b295333660_0 .var "MEM_memwrite", 0 0;
v000001b295332c60_0 .var "MEM_opcode", 11 0;
v000001b295333700_0 .var "MEM_rd_ind", 4 0;
v000001b295332f80_0 .var "MEM_rd_indzero", 0 0;
v000001b295334240_0 .var "MEM_regwrite", 0 0;
v000001b2953344c0_0 .var "MEM_rs2", 31 0;
v000001b2953333e0_0 .net "clk", 0 0, L_000001b295384df0;  1 drivers
v000001b295332260_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
E_000001b2952bcb50 .event posedge, v000001b295332260_0, v000001b2953333e0_0;
S_000001b2951869c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001b295061490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b2950614c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b295061500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b295061538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b295061570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b2950615a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b2950615e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b295061618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b295061650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b295061688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b2950616c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b2950616f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b295061730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b295061768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b2950617a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b2950617d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b295061810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b295061848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b295061880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b2950618b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b2950618f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b295061928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b295061960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b295061998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b2950619d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b2953839d0 .functor XOR 1, L_000001b295383960, v000001b295344840_0, C4<0>, C4<0>;
L_000001b295384ed0 .functor NOT 1, L_000001b2953839d0, C4<0>, C4<0>, C4<0>;
L_000001b295384e60 .functor OR 1, v000001b295371ae0_0, L_000001b295384ed0, C4<0>, C4<0>;
L_000001b295384d80 .functor NOT 1, L_000001b295384e60, C4<0>, C4<0>, C4<0>;
v000001b295336f90_0 .net "ALU_OP", 3 0, v000001b2953361d0_0;  1 drivers
v000001b295339d30_0 .net "BranchDecision", 0 0, L_000001b295383960;  1 drivers
v000001b295338b10_0 .net "CF", 0 0, v000001b2953382f0_0;  1 drivers
v000001b2953395b0_0 .net "EX_opcode", 11 0, v000001b2953451a0_0;  alias, 1 drivers
v000001b295339470_0 .net "Wrong_prediction", 0 0, L_000001b295384d80;  alias, 1 drivers
v000001b295339bf0_0 .net "ZF", 0 0, L_000001b295383f80;  1 drivers
L_000001b295390ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b295339510_0 .net/2u *"_ivl_0", 31 0, L_000001b295390ce8;  1 drivers
v000001b295339dd0_0 .net *"_ivl_11", 0 0, L_000001b295384e60;  1 drivers
v000001b295339650_0 .net *"_ivl_2", 31 0, L_000001b295378a20;  1 drivers
v000001b2953396f0_0 .net *"_ivl_6", 0 0, L_000001b2953839d0;  1 drivers
v000001b295338cf0_0 .net *"_ivl_8", 0 0, L_000001b295384ed0;  1 drivers
v000001b295339e70_0 .net "alu_out", 31 0, L_000001b295378ac0;  alias, 1 drivers
v000001b295338bb0_0 .net "alu_outw", 31 0, v000001b295338930_0;  1 drivers
v000001b295339330_0 .net "is_beq", 0 0, v000001b295344a20_0;  alias, 1 drivers
v000001b295339790_0 .net "is_bne", 0 0, v000001b2953452e0_0;  alias, 1 drivers
v000001b295339f10_0 .net "is_jal", 0 0, v000001b295344fc0_0;  alias, 1 drivers
v000001b295338ed0_0 .net "oper1", 31 0, v000001b295344ac0_0;  alias, 1 drivers
v000001b295339830_0 .net "oper2", 31 0, v000001b295344e80_0;  alias, 1 drivers
v000001b2953398d0_0 .net "pc", 31 0, v000001b2953457e0_0;  alias, 1 drivers
v000001b295338f70_0 .net "predicted", 0 0, v000001b295344840_0;  alias, 1 drivers
v000001b295339970_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
L_000001b295378a20 .arith/sum 32, v000001b2953457e0_0, L_000001b295390ce8;
L_000001b295378ac0 .functor MUXZ 32, v000001b295338930_0, L_000001b295378a20, v000001b295344fc0_0, C4<>;
S_000001b295186b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001b2951869c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001b295384610 .functor AND 1, v000001b295344a20_0, L_000001b295383340, C4<1>, C4<1>;
L_000001b295383810 .functor NOT 1, L_000001b295383340, C4<0>, C4<0>, C4<0>;
L_000001b2953838f0 .functor AND 1, v000001b2953452e0_0, L_000001b295383810, C4<1>, C4<1>;
L_000001b295383960 .functor OR 1, L_000001b295384610, L_000001b2953838f0, C4<0>, C4<0>;
v000001b295337cb0_0 .net "BranchDecision", 0 0, L_000001b295383960;  alias, 1 drivers
v000001b295336db0_0 .net *"_ivl_2", 0 0, L_000001b295383810;  1 drivers
v000001b295337d50_0 .net "is_beq", 0 0, v000001b295344a20_0;  alias, 1 drivers
v000001b295336310_0 .net "is_beq_taken", 0 0, L_000001b295384610;  1 drivers
v000001b295338250_0 .net "is_bne", 0 0, v000001b2953452e0_0;  alias, 1 drivers
v000001b2953363b0_0 .net "is_bne_taken", 0 0, L_000001b2953838f0;  1 drivers
v000001b295338110_0 .net "is_eq", 0 0, L_000001b295383340;  1 drivers
v000001b295336450_0 .net "oper1", 31 0, v000001b295344ac0_0;  alias, 1 drivers
v000001b2953370d0_0 .net "oper2", 31 0, v000001b295344e80_0;  alias, 1 drivers
S_000001b295079aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001b295186b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001b295384760 .functor XOR 1, L_000001b2953794c0, L_000001b295379380, C4<0>, C4<0>;
L_000001b2953836c0 .functor XOR 1, L_000001b295379560, L_000001b2953792e0, C4<0>, C4<0>;
L_000001b295383d50 .functor XOR 1, L_000001b295379060, L_000001b295379600, C4<0>, C4<0>;
L_000001b295383c00 .functor XOR 1, L_000001b295378fc0, L_000001b295379100, C4<0>, C4<0>;
L_000001b295383880 .functor XOR 1, L_000001b2953791a0, L_000001b295379240, C4<0>, C4<0>;
L_000001b295383a40 .functor XOR 1, L_000001b295378f20, L_000001b295379420, C4<0>, C4<0>;
L_000001b295383dc0 .functor XOR 1, L_000001b2953ed650, L_000001b2953eee10, C4<0>, C4<0>;
L_000001b295384840 .functor XOR 1, L_000001b2953ee0f0, L_000001b2953ed970, C4<0>, C4<0>;
L_000001b295383180 .functor XOR 1, L_000001b2953ed1f0, L_000001b2953ee870, C4<0>, C4<0>;
L_000001b295384920 .functor XOR 1, L_000001b2953edab0, L_000001b2953eeeb0, C4<0>, C4<0>;
L_000001b295383030 .functor XOR 1, L_000001b2953ee910, L_000001b2953eec30, C4<0>, C4<0>;
L_000001b295383570 .functor XOR 1, L_000001b2953ef1d0, L_000001b2953ef450, C4<0>, C4<0>;
L_000001b295384ae0 .functor XOR 1, L_000001b2953eeb90, L_000001b2953ee4b0, C4<0>, C4<0>;
L_000001b2953833b0 .functor XOR 1, L_000001b2953eef50, L_000001b2953eddd0, C4<0>, C4<0>;
L_000001b295383ff0 .functor XOR 1, L_000001b2953ef310, L_000001b2953eecd0, C4<0>, C4<0>;
L_000001b2953835e0 .functor XOR 1, L_000001b2953ef270, L_000001b2953ef4f0, C4<0>, C4<0>;
L_000001b295384b50 .functor XOR 1, L_000001b2953eed70, L_000001b2953ee550, C4<0>, C4<0>;
L_000001b295383420 .functor XOR 1, L_000001b2953ee190, L_000001b2953ee230, C4<0>, C4<0>;
L_000001b2953831f0 .functor XOR 1, L_000001b2953edfb0, L_000001b2953ed330, C4<0>, C4<0>;
L_000001b2953845a0 .functor XOR 1, L_000001b2953ef3b0, L_000001b2953ee9b0, C4<0>, C4<0>;
L_000001b2953832d0 .functor XOR 1, L_000001b2953ee730, L_000001b2953ecf70, C4<0>, C4<0>;
L_000001b2953837a0 .functor XOR 1, L_000001b2953eeff0, L_000001b2953ed5b0, C4<0>, C4<0>;
L_000001b295384300 .functor XOR 1, L_000001b2953ef090, L_000001b2953eda10, C4<0>, C4<0>;
L_000001b295384a00 .functor XOR 1, L_000001b2953edbf0, L_000001b2953eea50, C4<0>, C4<0>;
L_000001b295383500 .functor XOR 1, L_000001b2953eeaf0, L_000001b2953eced0, C4<0>, C4<0>;
L_000001b295384a70 .functor XOR 1, L_000001b2953ef130, L_000001b2953ecd90, C4<0>, C4<0>;
L_000001b295383ea0 .functor XOR 1, L_000001b2953ee7d0, L_000001b2953ece30, C4<0>, C4<0>;
L_000001b295382fc0 .functor XOR 1, L_000001b2953ed010, L_000001b2953ed0b0, C4<0>, C4<0>;
L_000001b2953843e0 .functor XOR 1, L_000001b2953ee5f0, L_000001b2953ed510, C4<0>, C4<0>;
L_000001b295384450 .functor XOR 1, L_000001b2953ed150, L_000001b2953ed290, C4<0>, C4<0>;
L_000001b2953844c0 .functor XOR 1, L_000001b2953ed6f0, L_000001b2953ed3d0, C4<0>, C4<0>;
L_000001b295383110 .functor XOR 1, L_000001b2953ed790, L_000001b2953ee2d0, C4<0>, C4<0>;
L_000001b295383340/0/0 .functor OR 1, L_000001b2953ee690, L_000001b2953ed830, L_000001b2953ed8d0, L_000001b2953edb50;
L_000001b295383340/0/4 .functor OR 1, L_000001b2953edc90, L_000001b2953ee050, L_000001b2953ee370, L_000001b2953edd30;
L_000001b295383340/0/8 .functor OR 1, L_000001b2953ede70, L_000001b2953edf10, L_000001b2953ee410, L_000001b2953ef9f0;
L_000001b295383340/0/12 .functor OR 1, L_000001b2953f0030, L_000001b2953f0710, L_000001b2953f00d0, L_000001b2953f1890;
L_000001b295383340/0/16 .functor OR 1, L_000001b2953f0d50, L_000001b2953f1bb0, L_000001b2953eff90, L_000001b2953efd10;
L_000001b295383340/0/20 .functor OR 1, L_000001b2953f17f0, L_000001b2953efdb0, L_000001b2953f0df0, L_000001b2953f0b70;
L_000001b295383340/0/24 .functor OR 1, L_000001b2953f11b0, L_000001b2953f0530, L_000001b2953f1250, L_000001b2953f05d0;
L_000001b295383340/0/28 .functor OR 1, L_000001b2953f1610, L_000001b2953f03f0, L_000001b2953f1070, L_000001b2953f0c10;
L_000001b295383340/1/0 .functor OR 1, L_000001b295383340/0/0, L_000001b295383340/0/4, L_000001b295383340/0/8, L_000001b295383340/0/12;
L_000001b295383340/1/4 .functor OR 1, L_000001b295383340/0/16, L_000001b295383340/0/20, L_000001b295383340/0/24, L_000001b295383340/0/28;
L_000001b295383340 .functor NOR 1, L_000001b295383340/1/0, L_000001b295383340/1/4, C4<0>, C4<0>;
v000001b295332bc0_0 .net *"_ivl_0", 0 0, L_000001b295384760;  1 drivers
v000001b295333d40_0 .net *"_ivl_101", 0 0, L_000001b2953ee550;  1 drivers
v000001b295334600_0 .net *"_ivl_102", 0 0, L_000001b295383420;  1 drivers
v000001b295332da0_0 .net *"_ivl_105", 0 0, L_000001b2953ee190;  1 drivers
v000001b295332e40_0 .net *"_ivl_107", 0 0, L_000001b2953ee230;  1 drivers
v000001b295332300_0 .net *"_ivl_108", 0 0, L_000001b2953831f0;  1 drivers
v000001b295333840_0 .net *"_ivl_11", 0 0, L_000001b2953792e0;  1 drivers
v000001b2953337a0_0 .net *"_ivl_111", 0 0, L_000001b2953edfb0;  1 drivers
v000001b295333de0_0 .net *"_ivl_113", 0 0, L_000001b2953ed330;  1 drivers
v000001b2953323a0_0 .net *"_ivl_114", 0 0, L_000001b2953845a0;  1 drivers
v000001b295332440_0 .net *"_ivl_117", 0 0, L_000001b2953ef3b0;  1 drivers
v000001b295334100_0 .net *"_ivl_119", 0 0, L_000001b2953ee9b0;  1 drivers
v000001b295333340_0 .net *"_ivl_12", 0 0, L_000001b295383d50;  1 drivers
v000001b2953332a0_0 .net *"_ivl_120", 0 0, L_000001b2953832d0;  1 drivers
v000001b295332ee0_0 .net *"_ivl_123", 0 0, L_000001b2953ee730;  1 drivers
v000001b2953341a0_0 .net *"_ivl_125", 0 0, L_000001b2953ecf70;  1 drivers
v000001b2953324e0_0 .net *"_ivl_126", 0 0, L_000001b2953837a0;  1 drivers
v000001b295333480_0 .net *"_ivl_129", 0 0, L_000001b2953eeff0;  1 drivers
v000001b2953338e0_0 .net *"_ivl_131", 0 0, L_000001b2953ed5b0;  1 drivers
v000001b295332580_0 .net *"_ivl_132", 0 0, L_000001b295384300;  1 drivers
v000001b295333520_0 .net *"_ivl_135", 0 0, L_000001b2953ef090;  1 drivers
v000001b295334560_0 .net *"_ivl_137", 0 0, L_000001b2953eda10;  1 drivers
v000001b295333fc0_0 .net *"_ivl_138", 0 0, L_000001b295384a00;  1 drivers
v000001b295333980_0 .net *"_ivl_141", 0 0, L_000001b2953edbf0;  1 drivers
v000001b295332800_0 .net *"_ivl_143", 0 0, L_000001b2953eea50;  1 drivers
v000001b295334380_0 .net *"_ivl_144", 0 0, L_000001b295383500;  1 drivers
v000001b295332620_0 .net *"_ivl_147", 0 0, L_000001b2953eeaf0;  1 drivers
v000001b295333a20_0 .net *"_ivl_149", 0 0, L_000001b2953eced0;  1 drivers
v000001b295333ac0_0 .net *"_ivl_15", 0 0, L_000001b295379060;  1 drivers
v000001b295332a80_0 .net *"_ivl_150", 0 0, L_000001b295384a70;  1 drivers
v000001b295333b60_0 .net *"_ivl_153", 0 0, L_000001b2953ef130;  1 drivers
v000001b295333c00_0 .net *"_ivl_155", 0 0, L_000001b2953ecd90;  1 drivers
v000001b295332760_0 .net *"_ivl_156", 0 0, L_000001b295383ea0;  1 drivers
v000001b2953346a0_0 .net *"_ivl_159", 0 0, L_000001b2953ee7d0;  1 drivers
v000001b2953328a0_0 .net *"_ivl_161", 0 0, L_000001b2953ece30;  1 drivers
v000001b295333e80_0 .net *"_ivl_162", 0 0, L_000001b295382fc0;  1 drivers
v000001b295332940_0 .net *"_ivl_165", 0 0, L_000001b2953ed010;  1 drivers
v000001b295333f20_0 .net *"_ivl_167", 0 0, L_000001b2953ed0b0;  1 drivers
v000001b295334060_0 .net *"_ivl_168", 0 0, L_000001b2953843e0;  1 drivers
v000001b2953329e0_0 .net *"_ivl_17", 0 0, L_000001b295379600;  1 drivers
v000001b295332d00_0 .net *"_ivl_171", 0 0, L_000001b2953ee5f0;  1 drivers
v000001b295332b20_0 .net *"_ivl_173", 0 0, L_000001b2953ed510;  1 drivers
v000001b295334740_0 .net *"_ivl_174", 0 0, L_000001b295384450;  1 drivers
v000001b2953342e0_0 .net *"_ivl_177", 0 0, L_000001b2953ed150;  1 drivers
v000001b295333020_0 .net *"_ivl_179", 0 0, L_000001b2953ed290;  1 drivers
v000001b295334420_0 .net *"_ivl_18", 0 0, L_000001b295383c00;  1 drivers
v000001b2953347e0_0 .net *"_ivl_180", 0 0, L_000001b2953844c0;  1 drivers
v000001b2953330c0_0 .net *"_ivl_183", 0 0, L_000001b2953ed6f0;  1 drivers
v000001b295333160_0 .net *"_ivl_185", 0 0, L_000001b2953ed3d0;  1 drivers
v000001b295334ba0_0 .net *"_ivl_186", 0 0, L_000001b295383110;  1 drivers
v000001b295334d80_0 .net *"_ivl_190", 0 0, L_000001b2953ed790;  1 drivers
v000001b295334e20_0 .net *"_ivl_192", 0 0, L_000001b2953ee2d0;  1 drivers
v000001b295335b40_0 .net *"_ivl_194", 0 0, L_000001b2953ee690;  1 drivers
v000001b295335e60_0 .net *"_ivl_196", 0 0, L_000001b2953ed830;  1 drivers
v000001b295335780_0 .net *"_ivl_198", 0 0, L_000001b2953ed8d0;  1 drivers
v000001b295335f00_0 .net *"_ivl_200", 0 0, L_000001b2953edb50;  1 drivers
v000001b295335280_0 .net *"_ivl_202", 0 0, L_000001b2953edc90;  1 drivers
v000001b2953349c0_0 .net *"_ivl_204", 0 0, L_000001b2953ee050;  1 drivers
v000001b295335320_0 .net *"_ivl_206", 0 0, L_000001b2953ee370;  1 drivers
v000001b2953353c0_0 .net *"_ivl_208", 0 0, L_000001b2953edd30;  1 drivers
v000001b295334ec0_0 .net *"_ivl_21", 0 0, L_000001b295378fc0;  1 drivers
v000001b295334b00_0 .net *"_ivl_210", 0 0, L_000001b2953ede70;  1 drivers
v000001b295335be0_0 .net *"_ivl_212", 0 0, L_000001b2953edf10;  1 drivers
v000001b295335d20_0 .net *"_ivl_214", 0 0, L_000001b2953ee410;  1 drivers
v000001b295334c40_0 .net *"_ivl_216", 0 0, L_000001b2953ef9f0;  1 drivers
v000001b295335460_0 .net *"_ivl_218", 0 0, L_000001b2953f0030;  1 drivers
v000001b2953351e0_0 .net *"_ivl_220", 0 0, L_000001b2953f0710;  1 drivers
v000001b2953358c0_0 .net *"_ivl_222", 0 0, L_000001b2953f00d0;  1 drivers
v000001b295335960_0 .net *"_ivl_224", 0 0, L_000001b2953f1890;  1 drivers
v000001b295334ce0_0 .net *"_ivl_226", 0 0, L_000001b2953f0d50;  1 drivers
v000001b295336040_0 .net *"_ivl_228", 0 0, L_000001b2953f1bb0;  1 drivers
v000001b295335500_0 .net *"_ivl_23", 0 0, L_000001b295379100;  1 drivers
v000001b295334f60_0 .net *"_ivl_230", 0 0, L_000001b2953eff90;  1 drivers
v000001b295335fa0_0 .net *"_ivl_232", 0 0, L_000001b2953efd10;  1 drivers
v000001b2953355a0_0 .net *"_ivl_234", 0 0, L_000001b2953f17f0;  1 drivers
v000001b2953350a0_0 .net *"_ivl_236", 0 0, L_000001b2953efdb0;  1 drivers
v000001b295335820_0 .net *"_ivl_238", 0 0, L_000001b2953f0df0;  1 drivers
v000001b295335dc0_0 .net *"_ivl_24", 0 0, L_000001b295383880;  1 drivers
v000001b2953356e0_0 .net *"_ivl_240", 0 0, L_000001b2953f0b70;  1 drivers
v000001b295335640_0 .net *"_ivl_242", 0 0, L_000001b2953f11b0;  1 drivers
v000001b295334a60_0 .net *"_ivl_244", 0 0, L_000001b2953f0530;  1 drivers
v000001b295335a00_0 .net *"_ivl_246", 0 0, L_000001b2953f1250;  1 drivers
v000001b295335000_0 .net *"_ivl_248", 0 0, L_000001b2953f05d0;  1 drivers
v000001b295335140_0 .net *"_ivl_250", 0 0, L_000001b2953f1610;  1 drivers
v000001b295335c80_0 .net *"_ivl_252", 0 0, L_000001b2953f03f0;  1 drivers
v000001b295335aa0_0 .net *"_ivl_254", 0 0, L_000001b2953f1070;  1 drivers
v000001b295258500_0 .net *"_ivl_256", 0 0, L_000001b2953f0c10;  1 drivers
v000001b2953372b0_0 .net *"_ivl_27", 0 0, L_000001b2953791a0;  1 drivers
v000001b295336b30_0 .net *"_ivl_29", 0 0, L_000001b295379240;  1 drivers
v000001b295337e90_0 .net *"_ivl_3", 0 0, L_000001b2953794c0;  1 drivers
v000001b295338390_0 .net *"_ivl_30", 0 0, L_000001b295383a40;  1 drivers
v000001b295337350_0 .net *"_ivl_33", 0 0, L_000001b295378f20;  1 drivers
v000001b295337850_0 .net *"_ivl_35", 0 0, L_000001b295379420;  1 drivers
v000001b295336590_0 .net *"_ivl_36", 0 0, L_000001b295383dc0;  1 drivers
v000001b295337490_0 .net *"_ivl_39", 0 0, L_000001b2953ed650;  1 drivers
v000001b2953384d0_0 .net *"_ivl_41", 0 0, L_000001b2953eee10;  1 drivers
v000001b295337fd0_0 .net *"_ivl_42", 0 0, L_000001b295384840;  1 drivers
v000001b295337530_0 .net *"_ivl_45", 0 0, L_000001b2953ee0f0;  1 drivers
v000001b295336810_0 .net *"_ivl_47", 0 0, L_000001b2953ed970;  1 drivers
v000001b295338430_0 .net *"_ivl_48", 0 0, L_000001b295383180;  1 drivers
v000001b295336630_0 .net *"_ivl_5", 0 0, L_000001b295379380;  1 drivers
v000001b295337210_0 .net *"_ivl_51", 0 0, L_000001b2953ed1f0;  1 drivers
v000001b2953373f0_0 .net *"_ivl_53", 0 0, L_000001b2953ee870;  1 drivers
v000001b295336a90_0 .net *"_ivl_54", 0 0, L_000001b295384920;  1 drivers
v000001b295337710_0 .net *"_ivl_57", 0 0, L_000001b2953edab0;  1 drivers
v000001b295337a30_0 .net *"_ivl_59", 0 0, L_000001b2953eeeb0;  1 drivers
v000001b2953366d0_0 .net *"_ivl_6", 0 0, L_000001b2953836c0;  1 drivers
v000001b295338610_0 .net *"_ivl_60", 0 0, L_000001b295383030;  1 drivers
v000001b295336770_0 .net *"_ivl_63", 0 0, L_000001b2953ee910;  1 drivers
v000001b2953375d0_0 .net *"_ivl_65", 0 0, L_000001b2953eec30;  1 drivers
v000001b2953368b0_0 .net *"_ivl_66", 0 0, L_000001b295383570;  1 drivers
v000001b2953378f0_0 .net *"_ivl_69", 0 0, L_000001b2953ef1d0;  1 drivers
v000001b295337670_0 .net *"_ivl_71", 0 0, L_000001b2953ef450;  1 drivers
v000001b2953369f0_0 .net *"_ivl_72", 0 0, L_000001b295384ae0;  1 drivers
v000001b295336c70_0 .net *"_ivl_75", 0 0, L_000001b2953eeb90;  1 drivers
v000001b2953364f0_0 .net *"_ivl_77", 0 0, L_000001b2953ee4b0;  1 drivers
v000001b295338570_0 .net *"_ivl_78", 0 0, L_000001b2953833b0;  1 drivers
v000001b2953377b0_0 .net *"_ivl_81", 0 0, L_000001b2953eef50;  1 drivers
v000001b295336270_0 .net *"_ivl_83", 0 0, L_000001b2953eddd0;  1 drivers
v000001b295337ad0_0 .net *"_ivl_84", 0 0, L_000001b295383ff0;  1 drivers
v000001b295337990_0 .net *"_ivl_87", 0 0, L_000001b2953ef310;  1 drivers
v000001b295337df0_0 .net *"_ivl_89", 0 0, L_000001b2953eecd0;  1 drivers
v000001b295337b70_0 .net *"_ivl_9", 0 0, L_000001b295379560;  1 drivers
v000001b295336950_0 .net *"_ivl_90", 0 0, L_000001b2953835e0;  1 drivers
v000001b295336bd0_0 .net *"_ivl_93", 0 0, L_000001b2953ef270;  1 drivers
v000001b295336d10_0 .net *"_ivl_95", 0 0, L_000001b2953ef4f0;  1 drivers
v000001b295338070_0 .net *"_ivl_96", 0 0, L_000001b295384b50;  1 drivers
v000001b2953386b0_0 .net *"_ivl_99", 0 0, L_000001b2953eed70;  1 drivers
v000001b295337c10_0 .net "a", 31 0, v000001b295344ac0_0;  alias, 1 drivers
v000001b295338750_0 .net "b", 31 0, v000001b295344e80_0;  alias, 1 drivers
v000001b295337170_0 .net "out", 0 0, L_000001b295383340;  alias, 1 drivers
v000001b295336e50_0 .net "temp", 31 0, L_000001b2953ed470;  1 drivers
L_000001b2953794c0 .part v000001b295344ac0_0, 0, 1;
L_000001b295379380 .part v000001b295344e80_0, 0, 1;
L_000001b295379560 .part v000001b295344ac0_0, 1, 1;
L_000001b2953792e0 .part v000001b295344e80_0, 1, 1;
L_000001b295379060 .part v000001b295344ac0_0, 2, 1;
L_000001b295379600 .part v000001b295344e80_0, 2, 1;
L_000001b295378fc0 .part v000001b295344ac0_0, 3, 1;
L_000001b295379100 .part v000001b295344e80_0, 3, 1;
L_000001b2953791a0 .part v000001b295344ac0_0, 4, 1;
L_000001b295379240 .part v000001b295344e80_0, 4, 1;
L_000001b295378f20 .part v000001b295344ac0_0, 5, 1;
L_000001b295379420 .part v000001b295344e80_0, 5, 1;
L_000001b2953ed650 .part v000001b295344ac0_0, 6, 1;
L_000001b2953eee10 .part v000001b295344e80_0, 6, 1;
L_000001b2953ee0f0 .part v000001b295344ac0_0, 7, 1;
L_000001b2953ed970 .part v000001b295344e80_0, 7, 1;
L_000001b2953ed1f0 .part v000001b295344ac0_0, 8, 1;
L_000001b2953ee870 .part v000001b295344e80_0, 8, 1;
L_000001b2953edab0 .part v000001b295344ac0_0, 9, 1;
L_000001b2953eeeb0 .part v000001b295344e80_0, 9, 1;
L_000001b2953ee910 .part v000001b295344ac0_0, 10, 1;
L_000001b2953eec30 .part v000001b295344e80_0, 10, 1;
L_000001b2953ef1d0 .part v000001b295344ac0_0, 11, 1;
L_000001b2953ef450 .part v000001b295344e80_0, 11, 1;
L_000001b2953eeb90 .part v000001b295344ac0_0, 12, 1;
L_000001b2953ee4b0 .part v000001b295344e80_0, 12, 1;
L_000001b2953eef50 .part v000001b295344ac0_0, 13, 1;
L_000001b2953eddd0 .part v000001b295344e80_0, 13, 1;
L_000001b2953ef310 .part v000001b295344ac0_0, 14, 1;
L_000001b2953eecd0 .part v000001b295344e80_0, 14, 1;
L_000001b2953ef270 .part v000001b295344ac0_0, 15, 1;
L_000001b2953ef4f0 .part v000001b295344e80_0, 15, 1;
L_000001b2953eed70 .part v000001b295344ac0_0, 16, 1;
L_000001b2953ee550 .part v000001b295344e80_0, 16, 1;
L_000001b2953ee190 .part v000001b295344ac0_0, 17, 1;
L_000001b2953ee230 .part v000001b295344e80_0, 17, 1;
L_000001b2953edfb0 .part v000001b295344ac0_0, 18, 1;
L_000001b2953ed330 .part v000001b295344e80_0, 18, 1;
L_000001b2953ef3b0 .part v000001b295344ac0_0, 19, 1;
L_000001b2953ee9b0 .part v000001b295344e80_0, 19, 1;
L_000001b2953ee730 .part v000001b295344ac0_0, 20, 1;
L_000001b2953ecf70 .part v000001b295344e80_0, 20, 1;
L_000001b2953eeff0 .part v000001b295344ac0_0, 21, 1;
L_000001b2953ed5b0 .part v000001b295344e80_0, 21, 1;
L_000001b2953ef090 .part v000001b295344ac0_0, 22, 1;
L_000001b2953eda10 .part v000001b295344e80_0, 22, 1;
L_000001b2953edbf0 .part v000001b295344ac0_0, 23, 1;
L_000001b2953eea50 .part v000001b295344e80_0, 23, 1;
L_000001b2953eeaf0 .part v000001b295344ac0_0, 24, 1;
L_000001b2953eced0 .part v000001b295344e80_0, 24, 1;
L_000001b2953ef130 .part v000001b295344ac0_0, 25, 1;
L_000001b2953ecd90 .part v000001b295344e80_0, 25, 1;
L_000001b2953ee7d0 .part v000001b295344ac0_0, 26, 1;
L_000001b2953ece30 .part v000001b295344e80_0, 26, 1;
L_000001b2953ed010 .part v000001b295344ac0_0, 27, 1;
L_000001b2953ed0b0 .part v000001b295344e80_0, 27, 1;
L_000001b2953ee5f0 .part v000001b295344ac0_0, 28, 1;
L_000001b2953ed510 .part v000001b295344e80_0, 28, 1;
L_000001b2953ed150 .part v000001b295344ac0_0, 29, 1;
L_000001b2953ed290 .part v000001b295344e80_0, 29, 1;
L_000001b2953ed6f0 .part v000001b295344ac0_0, 30, 1;
L_000001b2953ed3d0 .part v000001b295344e80_0, 30, 1;
LS_000001b2953ed470_0_0 .concat8 [ 1 1 1 1], L_000001b295384760, L_000001b2953836c0, L_000001b295383d50, L_000001b295383c00;
LS_000001b2953ed470_0_4 .concat8 [ 1 1 1 1], L_000001b295383880, L_000001b295383a40, L_000001b295383dc0, L_000001b295384840;
LS_000001b2953ed470_0_8 .concat8 [ 1 1 1 1], L_000001b295383180, L_000001b295384920, L_000001b295383030, L_000001b295383570;
LS_000001b2953ed470_0_12 .concat8 [ 1 1 1 1], L_000001b295384ae0, L_000001b2953833b0, L_000001b295383ff0, L_000001b2953835e0;
LS_000001b2953ed470_0_16 .concat8 [ 1 1 1 1], L_000001b295384b50, L_000001b295383420, L_000001b2953831f0, L_000001b2953845a0;
LS_000001b2953ed470_0_20 .concat8 [ 1 1 1 1], L_000001b2953832d0, L_000001b2953837a0, L_000001b295384300, L_000001b295384a00;
LS_000001b2953ed470_0_24 .concat8 [ 1 1 1 1], L_000001b295383500, L_000001b295384a70, L_000001b295383ea0, L_000001b295382fc0;
LS_000001b2953ed470_0_28 .concat8 [ 1 1 1 1], L_000001b2953843e0, L_000001b295384450, L_000001b2953844c0, L_000001b295383110;
LS_000001b2953ed470_1_0 .concat8 [ 4 4 4 4], LS_000001b2953ed470_0_0, LS_000001b2953ed470_0_4, LS_000001b2953ed470_0_8, LS_000001b2953ed470_0_12;
LS_000001b2953ed470_1_4 .concat8 [ 4 4 4 4], LS_000001b2953ed470_0_16, LS_000001b2953ed470_0_20, LS_000001b2953ed470_0_24, LS_000001b2953ed470_0_28;
L_000001b2953ed470 .concat8 [ 16 16 0 0], LS_000001b2953ed470_1_0, LS_000001b2953ed470_1_4;
L_000001b2953ed790 .part v000001b295344ac0_0, 31, 1;
L_000001b2953ee2d0 .part v000001b295344e80_0, 31, 1;
L_000001b2953ee690 .part L_000001b2953ed470, 0, 1;
L_000001b2953ed830 .part L_000001b2953ed470, 1, 1;
L_000001b2953ed8d0 .part L_000001b2953ed470, 2, 1;
L_000001b2953edb50 .part L_000001b2953ed470, 3, 1;
L_000001b2953edc90 .part L_000001b2953ed470, 4, 1;
L_000001b2953ee050 .part L_000001b2953ed470, 5, 1;
L_000001b2953ee370 .part L_000001b2953ed470, 6, 1;
L_000001b2953edd30 .part L_000001b2953ed470, 7, 1;
L_000001b2953ede70 .part L_000001b2953ed470, 8, 1;
L_000001b2953edf10 .part L_000001b2953ed470, 9, 1;
L_000001b2953ee410 .part L_000001b2953ed470, 10, 1;
L_000001b2953ef9f0 .part L_000001b2953ed470, 11, 1;
L_000001b2953f0030 .part L_000001b2953ed470, 12, 1;
L_000001b2953f0710 .part L_000001b2953ed470, 13, 1;
L_000001b2953f00d0 .part L_000001b2953ed470, 14, 1;
L_000001b2953f1890 .part L_000001b2953ed470, 15, 1;
L_000001b2953f0d50 .part L_000001b2953ed470, 16, 1;
L_000001b2953f1bb0 .part L_000001b2953ed470, 17, 1;
L_000001b2953eff90 .part L_000001b2953ed470, 18, 1;
L_000001b2953efd10 .part L_000001b2953ed470, 19, 1;
L_000001b2953f17f0 .part L_000001b2953ed470, 20, 1;
L_000001b2953efdb0 .part L_000001b2953ed470, 21, 1;
L_000001b2953f0df0 .part L_000001b2953ed470, 22, 1;
L_000001b2953f0b70 .part L_000001b2953ed470, 23, 1;
L_000001b2953f11b0 .part L_000001b2953ed470, 24, 1;
L_000001b2953f0530 .part L_000001b2953ed470, 25, 1;
L_000001b2953f1250 .part L_000001b2953ed470, 26, 1;
L_000001b2953f05d0 .part L_000001b2953ed470, 27, 1;
L_000001b2953f1610 .part L_000001b2953ed470, 28, 1;
L_000001b2953f03f0 .part L_000001b2953ed470, 29, 1;
L_000001b2953f1070 .part L_000001b2953ed470, 30, 1;
L_000001b2953f0c10 .part L_000001b2953ed470, 31, 1;
S_000001b295079c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001b2951869c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b2952bd1d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001b295383f80 .functor NOT 1, L_000001b295378980, C4<0>, C4<0>, C4<0>;
v000001b295336ef0_0 .net "A", 31 0, v000001b295344ac0_0;  alias, 1 drivers
v000001b2953381b0_0 .net "ALUOP", 3 0, v000001b2953361d0_0;  alias, 1 drivers
v000001b295337f30_0 .net "B", 31 0, v000001b295344e80_0;  alias, 1 drivers
v000001b2953382f0_0 .var "CF", 0 0;
v000001b2953387f0_0 .net "ZF", 0 0, L_000001b295383f80;  alias, 1 drivers
v000001b295338890_0 .net *"_ivl_1", 0 0, L_000001b295378980;  1 drivers
v000001b295338930_0 .var "res", 31 0;
E_000001b2952bca50 .event anyedge, v000001b2953381b0_0, v000001b295337c10_0, v000001b295338750_0, v000001b2953382f0_0;
L_000001b295378980 .reduce/or v000001b295338930_0;
S_000001b2950c0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001b2951869c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b29533a990 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b29533a9c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b29533aa00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b29533aa38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b29533aa70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b29533aaa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b29533aae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b29533ab18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b29533ab50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b29533ab88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b29533abc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b29533abf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b29533ac30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b29533ac68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b29533aca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b29533acd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b29533ad10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b29533ad48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b29533ad80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b29533adb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b29533adf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b29533ae28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b29533ae60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b29533ae98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b29533aed0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b2953361d0_0 .var "ALU_OP", 3 0;
v000001b295337030_0 .net "opcode", 11 0, v000001b2953451a0_0;  alias, 1 drivers
E_000001b2952bd3d0 .event anyedge, v000001b295240dd0_0;
S_000001b2950c02d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001b295343620_0 .net "EX1_forward_to_B", 31 0, v000001b295343080_0;  alias, 1 drivers
v000001b2953434e0_0 .net "EX_PFC", 31 0, v000001b295343760_0;  alias, 1 drivers
v000001b295341fa0_0 .net "EX_PFC_to_IF", 31 0, L_000001b2953776c0;  alias, 1 drivers
v000001b2953425e0_0 .net "alu_selA", 1 0, L_000001b295371d60;  alias, 1 drivers
v000001b295344660_0 .net "alu_selB", 1 0, L_000001b295374100;  alias, 1 drivers
v000001b295342fe0_0 .net "ex_haz", 31 0, v000001b2953326c0_0;  alias, 1 drivers
v000001b2953424a0_0 .net "id_haz", 31 0, L_000001b295378ac0;  alias, 1 drivers
v000001b295343260_0 .net "is_jr", 0 0, v000001b2953438a0_0;  alias, 1 drivers
v000001b295344700_0 .net "mem_haz", 31 0, L_000001b295403ef0;  alias, 1 drivers
v000001b295342040_0 .net "oper1", 31 0, L_000001b29537b010;  alias, 1 drivers
v000001b2953436c0_0 .net "oper2", 31 0, L_000001b295384140;  alias, 1 drivers
v000001b295343440_0 .net "pc", 31 0, v000001b2953433a0_0;  alias, 1 drivers
v000001b295344020_0 .net "rs1", 31 0, v000001b295342540_0;  alias, 1 drivers
v000001b295343300_0 .net "rs2_in", 31 0, v000001b295342ae0_0;  alias, 1 drivers
v000001b295343580_0 .net "rs2_out", 31 0, L_000001b295384990;  alias, 1 drivers
v000001b295343e40_0 .net "store_rs2_forward", 1 0, L_000001b295375be0;  alias, 1 drivers
L_000001b2953776c0 .functor MUXZ 32, v000001b295343760_0, L_000001b29537b010, v000001b2953438a0_0, C4<>;
S_000001b2950bd8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001b2950c02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b2952bce50 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b29537ac20 .functor NOT 1, L_000001b295378660, C4<0>, C4<0>, C4<0>;
L_000001b29537ad70 .functor NOT 1, L_000001b295378c00, C4<0>, C4<0>, C4<0>;
L_000001b29537aec0 .functor NOT 1, L_000001b295378160, C4<0>, C4<0>, C4<0>;
L_000001b29537a280 .functor NOT 1, L_000001b295376fe0, C4<0>, C4<0>, C4<0>;
L_000001b29537a3d0 .functor AND 32, L_000001b295379f00, v000001b295342540_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b29537a520 .functor AND 32, L_000001b29537ae50, L_000001b295403ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b29537a590 .functor OR 32, L_000001b29537a3d0, L_000001b29537a520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b29537af30 .functor AND 32, L_000001b29537b0f0, v000001b2953326c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b29537a600 .functor OR 32, L_000001b29537a590, L_000001b29537af30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b29537a6e0 .functor AND 32, L_000001b29537a4b0, L_000001b295378ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b29537b010 .functor OR 32, L_000001b29537a600, L_000001b29537a6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b29533a050_0 .net *"_ivl_1", 0 0, L_000001b295378660;  1 drivers
v000001b295338c50_0 .net *"_ivl_13", 0 0, L_000001b295378160;  1 drivers
v000001b2953393d0_0 .net *"_ivl_14", 0 0, L_000001b29537aec0;  1 drivers
v000001b2953389d0_0 .net *"_ivl_19", 0 0, L_000001b295376900;  1 drivers
v000001b295339150_0 .net *"_ivl_2", 0 0, L_000001b29537ac20;  1 drivers
v000001b29533d2e0_0 .net *"_ivl_23", 0 0, L_000001b295378200;  1 drivers
v000001b29533c480_0 .net *"_ivl_27", 0 0, L_000001b295376fe0;  1 drivers
v000001b29533bf80_0 .net *"_ivl_28", 0 0, L_000001b29537a280;  1 drivers
v000001b29533d7e0_0 .net *"_ivl_33", 0 0, L_000001b295377a80;  1 drivers
v000001b29533d6a0_0 .net *"_ivl_37", 0 0, L_000001b295377300;  1 drivers
v000001b29533e320_0 .net *"_ivl_40", 31 0, L_000001b29537a3d0;  1 drivers
v000001b29533d100_0 .net *"_ivl_42", 31 0, L_000001b29537a520;  1 drivers
v000001b29533c7a0_0 .net *"_ivl_44", 31 0, L_000001b29537a590;  1 drivers
v000001b29533d1a0_0 .net *"_ivl_46", 31 0, L_000001b29537af30;  1 drivers
v000001b29533e500_0 .net *"_ivl_48", 31 0, L_000001b29537a600;  1 drivers
v000001b29533c020_0 .net *"_ivl_50", 31 0, L_000001b29537a6e0;  1 drivers
v000001b29533cd40_0 .net *"_ivl_7", 0 0, L_000001b295378c00;  1 drivers
v000001b29533c840_0 .net *"_ivl_8", 0 0, L_000001b29537ad70;  1 drivers
v000001b29533d920_0 .net "ina", 31 0, v000001b295342540_0;  alias, 1 drivers
v000001b29533d4c0_0 .net "inb", 31 0, L_000001b295403ef0;  alias, 1 drivers
v000001b29533cca0_0 .net "inc", 31 0, v000001b2953326c0_0;  alias, 1 drivers
v000001b29533d740_0 .net "ind", 31 0, L_000001b295378ac0;  alias, 1 drivers
v000001b29533d240_0 .net "out", 31 0, L_000001b29537b010;  alias, 1 drivers
v000001b29533c8e0_0 .net "s0", 31 0, L_000001b295379f00;  1 drivers
v000001b29533c980_0 .net "s1", 31 0, L_000001b29537ae50;  1 drivers
v000001b29533ca20_0 .net "s2", 31 0, L_000001b29537b0f0;  1 drivers
v000001b29533c0c0_0 .net "s3", 31 0, L_000001b29537a4b0;  1 drivers
v000001b29533db00_0 .net "sel", 1 0, L_000001b295371d60;  alias, 1 drivers
L_000001b295378660 .part L_000001b295371d60, 1, 1;
LS_000001b295378e80_0_0 .concat [ 1 1 1 1], L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20;
LS_000001b295378e80_0_4 .concat [ 1 1 1 1], L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20;
LS_000001b295378e80_0_8 .concat [ 1 1 1 1], L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20;
LS_000001b295378e80_0_12 .concat [ 1 1 1 1], L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20;
LS_000001b295378e80_0_16 .concat [ 1 1 1 1], L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20;
LS_000001b295378e80_0_20 .concat [ 1 1 1 1], L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20;
LS_000001b295378e80_0_24 .concat [ 1 1 1 1], L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20;
LS_000001b295378e80_0_28 .concat [ 1 1 1 1], L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20, L_000001b29537ac20;
LS_000001b295378e80_1_0 .concat [ 4 4 4 4], LS_000001b295378e80_0_0, LS_000001b295378e80_0_4, LS_000001b295378e80_0_8, LS_000001b295378e80_0_12;
LS_000001b295378e80_1_4 .concat [ 4 4 4 4], LS_000001b295378e80_0_16, LS_000001b295378e80_0_20, LS_000001b295378e80_0_24, LS_000001b295378e80_0_28;
L_000001b295378e80 .concat [ 16 16 0 0], LS_000001b295378e80_1_0, LS_000001b295378e80_1_4;
L_000001b295378c00 .part L_000001b295371d60, 0, 1;
LS_000001b295376e00_0_0 .concat [ 1 1 1 1], L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70;
LS_000001b295376e00_0_4 .concat [ 1 1 1 1], L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70;
LS_000001b295376e00_0_8 .concat [ 1 1 1 1], L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70;
LS_000001b295376e00_0_12 .concat [ 1 1 1 1], L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70;
LS_000001b295376e00_0_16 .concat [ 1 1 1 1], L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70;
LS_000001b295376e00_0_20 .concat [ 1 1 1 1], L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70;
LS_000001b295376e00_0_24 .concat [ 1 1 1 1], L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70;
LS_000001b295376e00_0_28 .concat [ 1 1 1 1], L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70, L_000001b29537ad70;
LS_000001b295376e00_1_0 .concat [ 4 4 4 4], LS_000001b295376e00_0_0, LS_000001b295376e00_0_4, LS_000001b295376e00_0_8, LS_000001b295376e00_0_12;
LS_000001b295376e00_1_4 .concat [ 4 4 4 4], LS_000001b295376e00_0_16, LS_000001b295376e00_0_20, LS_000001b295376e00_0_24, LS_000001b295376e00_0_28;
L_000001b295376e00 .concat [ 16 16 0 0], LS_000001b295376e00_1_0, LS_000001b295376e00_1_4;
L_000001b295378160 .part L_000001b295371d60, 1, 1;
LS_000001b2953778a0_0_0 .concat [ 1 1 1 1], L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0;
LS_000001b2953778a0_0_4 .concat [ 1 1 1 1], L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0;
LS_000001b2953778a0_0_8 .concat [ 1 1 1 1], L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0;
LS_000001b2953778a0_0_12 .concat [ 1 1 1 1], L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0;
LS_000001b2953778a0_0_16 .concat [ 1 1 1 1], L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0;
LS_000001b2953778a0_0_20 .concat [ 1 1 1 1], L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0;
LS_000001b2953778a0_0_24 .concat [ 1 1 1 1], L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0;
LS_000001b2953778a0_0_28 .concat [ 1 1 1 1], L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0, L_000001b29537aec0;
LS_000001b2953778a0_1_0 .concat [ 4 4 4 4], LS_000001b2953778a0_0_0, LS_000001b2953778a0_0_4, LS_000001b2953778a0_0_8, LS_000001b2953778a0_0_12;
LS_000001b2953778a0_1_4 .concat [ 4 4 4 4], LS_000001b2953778a0_0_16, LS_000001b2953778a0_0_20, LS_000001b2953778a0_0_24, LS_000001b2953778a0_0_28;
L_000001b2953778a0 .concat [ 16 16 0 0], LS_000001b2953778a0_1_0, LS_000001b2953778a0_1_4;
L_000001b295376900 .part L_000001b295371d60, 0, 1;
LS_000001b295377940_0_0 .concat [ 1 1 1 1], L_000001b295376900, L_000001b295376900, L_000001b295376900, L_000001b295376900;
LS_000001b295377940_0_4 .concat [ 1 1 1 1], L_000001b295376900, L_000001b295376900, L_000001b295376900, L_000001b295376900;
LS_000001b295377940_0_8 .concat [ 1 1 1 1], L_000001b295376900, L_000001b295376900, L_000001b295376900, L_000001b295376900;
LS_000001b295377940_0_12 .concat [ 1 1 1 1], L_000001b295376900, L_000001b295376900, L_000001b295376900, L_000001b295376900;
LS_000001b295377940_0_16 .concat [ 1 1 1 1], L_000001b295376900, L_000001b295376900, L_000001b295376900, L_000001b295376900;
LS_000001b295377940_0_20 .concat [ 1 1 1 1], L_000001b295376900, L_000001b295376900, L_000001b295376900, L_000001b295376900;
LS_000001b295377940_0_24 .concat [ 1 1 1 1], L_000001b295376900, L_000001b295376900, L_000001b295376900, L_000001b295376900;
LS_000001b295377940_0_28 .concat [ 1 1 1 1], L_000001b295376900, L_000001b295376900, L_000001b295376900, L_000001b295376900;
LS_000001b295377940_1_0 .concat [ 4 4 4 4], LS_000001b295377940_0_0, LS_000001b295377940_0_4, LS_000001b295377940_0_8, LS_000001b295377940_0_12;
LS_000001b295377940_1_4 .concat [ 4 4 4 4], LS_000001b295377940_0_16, LS_000001b295377940_0_20, LS_000001b295377940_0_24, LS_000001b295377940_0_28;
L_000001b295377940 .concat [ 16 16 0 0], LS_000001b295377940_1_0, LS_000001b295377940_1_4;
L_000001b295378200 .part L_000001b295371d60, 1, 1;
LS_000001b295377620_0_0 .concat [ 1 1 1 1], L_000001b295378200, L_000001b295378200, L_000001b295378200, L_000001b295378200;
LS_000001b295377620_0_4 .concat [ 1 1 1 1], L_000001b295378200, L_000001b295378200, L_000001b295378200, L_000001b295378200;
LS_000001b295377620_0_8 .concat [ 1 1 1 1], L_000001b295378200, L_000001b295378200, L_000001b295378200, L_000001b295378200;
LS_000001b295377620_0_12 .concat [ 1 1 1 1], L_000001b295378200, L_000001b295378200, L_000001b295378200, L_000001b295378200;
LS_000001b295377620_0_16 .concat [ 1 1 1 1], L_000001b295378200, L_000001b295378200, L_000001b295378200, L_000001b295378200;
LS_000001b295377620_0_20 .concat [ 1 1 1 1], L_000001b295378200, L_000001b295378200, L_000001b295378200, L_000001b295378200;
LS_000001b295377620_0_24 .concat [ 1 1 1 1], L_000001b295378200, L_000001b295378200, L_000001b295378200, L_000001b295378200;
LS_000001b295377620_0_28 .concat [ 1 1 1 1], L_000001b295378200, L_000001b295378200, L_000001b295378200, L_000001b295378200;
LS_000001b295377620_1_0 .concat [ 4 4 4 4], LS_000001b295377620_0_0, LS_000001b295377620_0_4, LS_000001b295377620_0_8, LS_000001b295377620_0_12;
LS_000001b295377620_1_4 .concat [ 4 4 4 4], LS_000001b295377620_0_16, LS_000001b295377620_0_20, LS_000001b295377620_0_24, LS_000001b295377620_0_28;
L_000001b295377620 .concat [ 16 16 0 0], LS_000001b295377620_1_0, LS_000001b295377620_1_4;
L_000001b295376fe0 .part L_000001b295371d60, 0, 1;
LS_000001b2953779e0_0_0 .concat [ 1 1 1 1], L_000001b29537a280, L_000001b29537a280, L_000001b29537a280, L_000001b29537a280;
LS_000001b2953779e0_0_4 .concat [ 1 1 1 1], L_000001b29537a280, L_000001b29537a280, L_000001b29537a280, L_000001b29537a280;
LS_000001b2953779e0_0_8 .concat [ 1 1 1 1], L_000001b29537a280, L_000001b29537a280, L_000001b29537a280, L_000001b29537a280;
LS_000001b2953779e0_0_12 .concat [ 1 1 1 1], L_000001b29537a280, L_000001b29537a280, L_000001b29537a280, L_000001b29537a280;
LS_000001b2953779e0_0_16 .concat [ 1 1 1 1], L_000001b29537a280, L_000001b29537a280, L_000001b29537a280, L_000001b29537a280;
LS_000001b2953779e0_0_20 .concat [ 1 1 1 1], L_000001b29537a280, L_000001b29537a280, L_000001b29537a280, L_000001b29537a280;
LS_000001b2953779e0_0_24 .concat [ 1 1 1 1], L_000001b29537a280, L_000001b29537a280, L_000001b29537a280, L_000001b29537a280;
LS_000001b2953779e0_0_28 .concat [ 1 1 1 1], L_000001b29537a280, L_000001b29537a280, L_000001b29537a280, L_000001b29537a280;
LS_000001b2953779e0_1_0 .concat [ 4 4 4 4], LS_000001b2953779e0_0_0, LS_000001b2953779e0_0_4, LS_000001b2953779e0_0_8, LS_000001b2953779e0_0_12;
LS_000001b2953779e0_1_4 .concat [ 4 4 4 4], LS_000001b2953779e0_0_16, LS_000001b2953779e0_0_20, LS_000001b2953779e0_0_24, LS_000001b2953779e0_0_28;
L_000001b2953779e0 .concat [ 16 16 0 0], LS_000001b2953779e0_1_0, LS_000001b2953779e0_1_4;
L_000001b295377a80 .part L_000001b295371d60, 1, 1;
LS_000001b2953769a0_0_0 .concat [ 1 1 1 1], L_000001b295377a80, L_000001b295377a80, L_000001b295377a80, L_000001b295377a80;
LS_000001b2953769a0_0_4 .concat [ 1 1 1 1], L_000001b295377a80, L_000001b295377a80, L_000001b295377a80, L_000001b295377a80;
LS_000001b2953769a0_0_8 .concat [ 1 1 1 1], L_000001b295377a80, L_000001b295377a80, L_000001b295377a80, L_000001b295377a80;
LS_000001b2953769a0_0_12 .concat [ 1 1 1 1], L_000001b295377a80, L_000001b295377a80, L_000001b295377a80, L_000001b295377a80;
LS_000001b2953769a0_0_16 .concat [ 1 1 1 1], L_000001b295377a80, L_000001b295377a80, L_000001b295377a80, L_000001b295377a80;
LS_000001b2953769a0_0_20 .concat [ 1 1 1 1], L_000001b295377a80, L_000001b295377a80, L_000001b295377a80, L_000001b295377a80;
LS_000001b2953769a0_0_24 .concat [ 1 1 1 1], L_000001b295377a80, L_000001b295377a80, L_000001b295377a80, L_000001b295377a80;
LS_000001b2953769a0_0_28 .concat [ 1 1 1 1], L_000001b295377a80, L_000001b295377a80, L_000001b295377a80, L_000001b295377a80;
LS_000001b2953769a0_1_0 .concat [ 4 4 4 4], LS_000001b2953769a0_0_0, LS_000001b2953769a0_0_4, LS_000001b2953769a0_0_8, LS_000001b2953769a0_0_12;
LS_000001b2953769a0_1_4 .concat [ 4 4 4 4], LS_000001b2953769a0_0_16, LS_000001b2953769a0_0_20, LS_000001b2953769a0_0_24, LS_000001b2953769a0_0_28;
L_000001b2953769a0 .concat [ 16 16 0 0], LS_000001b2953769a0_1_0, LS_000001b2953769a0_1_4;
L_000001b295377300 .part L_000001b295371d60, 0, 1;
LS_000001b295378700_0_0 .concat [ 1 1 1 1], L_000001b295377300, L_000001b295377300, L_000001b295377300, L_000001b295377300;
LS_000001b295378700_0_4 .concat [ 1 1 1 1], L_000001b295377300, L_000001b295377300, L_000001b295377300, L_000001b295377300;
LS_000001b295378700_0_8 .concat [ 1 1 1 1], L_000001b295377300, L_000001b295377300, L_000001b295377300, L_000001b295377300;
LS_000001b295378700_0_12 .concat [ 1 1 1 1], L_000001b295377300, L_000001b295377300, L_000001b295377300, L_000001b295377300;
LS_000001b295378700_0_16 .concat [ 1 1 1 1], L_000001b295377300, L_000001b295377300, L_000001b295377300, L_000001b295377300;
LS_000001b295378700_0_20 .concat [ 1 1 1 1], L_000001b295377300, L_000001b295377300, L_000001b295377300, L_000001b295377300;
LS_000001b295378700_0_24 .concat [ 1 1 1 1], L_000001b295377300, L_000001b295377300, L_000001b295377300, L_000001b295377300;
LS_000001b295378700_0_28 .concat [ 1 1 1 1], L_000001b295377300, L_000001b295377300, L_000001b295377300, L_000001b295377300;
LS_000001b295378700_1_0 .concat [ 4 4 4 4], LS_000001b295378700_0_0, LS_000001b295378700_0_4, LS_000001b295378700_0_8, LS_000001b295378700_0_12;
LS_000001b295378700_1_4 .concat [ 4 4 4 4], LS_000001b295378700_0_16, LS_000001b295378700_0_20, LS_000001b295378700_0_24, LS_000001b295378700_0_28;
L_000001b295378700 .concat [ 16 16 0 0], LS_000001b295378700_1_0, LS_000001b295378700_1_4;
S_000001b2950bda30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b2950bd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b295379f00 .functor AND 32, L_000001b295378e80, L_000001b295376e00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b295339fb0_0 .net "in1", 31 0, L_000001b295378e80;  1 drivers
v000001b295339a10_0 .net "in2", 31 0, L_000001b295376e00;  1 drivers
v000001b295339ab0_0 .net "out", 31 0, L_000001b295379f00;  alias, 1 drivers
S_000001b295078200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b2950bd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b29537ae50 .functor AND 32, L_000001b2953778a0, L_000001b295377940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b295339b50_0 .net "in1", 31 0, L_000001b2953778a0;  1 drivers
v000001b295338d90_0 .net "in2", 31 0, L_000001b295377940;  1 drivers
v000001b295338e30_0 .net "out", 31 0, L_000001b29537ae50;  alias, 1 drivers
S_000001b295078390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b2950bd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b29537b0f0 .functor AND 32, L_000001b295377620, L_000001b2953779e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b295339c90_0 .net "in1", 31 0, L_000001b295377620;  1 drivers
v000001b2953390b0_0 .net "in2", 31 0, L_000001b2953779e0;  1 drivers
v000001b2953391f0_0 .net "out", 31 0, L_000001b29537b0f0;  alias, 1 drivers
S_000001b29533b0f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b2950bd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b29537a4b0 .functor AND 32, L_000001b2953769a0, L_000001b295378700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b295338a70_0 .net "in1", 31 0, L_000001b2953769a0;  1 drivers
v000001b295339010_0 .net "in2", 31 0, L_000001b295378700;  1 drivers
v000001b295339290_0 .net "out", 31 0, L_000001b29537a4b0;  alias, 1 drivers
S_000001b29533af60 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001b2950c02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b2952bd510 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b29537a830 .functor NOT 1, L_000001b295376ea0, C4<0>, C4<0>, C4<0>;
L_000001b29537a8a0 .functor NOT 1, L_000001b295377bc0, C4<0>, C4<0>, C4<0>;
L_000001b29537a980 .functor NOT 1, L_000001b295376cc0, C4<0>, C4<0>, C4<0>;
L_000001b2953848b0 .functor NOT 1, L_000001b295378d40, C4<0>, C4<0>, C4<0>;
L_000001b295383c70 .functor AND 32, L_000001b29537a7c0, v000001b295343080_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295383ce0 .functor AND 32, L_000001b29537a910, L_000001b295403ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295383e30 .functor OR 32, L_000001b295383c70, L_000001b295383ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b295383730 .functor AND 32, L_000001b2952b1520, v000001b2953326c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295384680 .functor OR 32, L_000001b295383e30, L_000001b295383730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b295383f10 .functor AND 32, L_000001b295383260, L_000001b295378ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295384140 .functor OR 32, L_000001b295384680, L_000001b295383f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b29533cac0_0 .net *"_ivl_1", 0 0, L_000001b295376ea0;  1 drivers
v000001b29533e5a0_0 .net *"_ivl_13", 0 0, L_000001b295376cc0;  1 drivers
v000001b29533c520_0 .net *"_ivl_14", 0 0, L_000001b29537a980;  1 drivers
v000001b29533c160_0 .net *"_ivl_19", 0 0, L_000001b295377c60;  1 drivers
v000001b29533c2a0_0 .net *"_ivl_2", 0 0, L_000001b29537a830;  1 drivers
v000001b29533d420_0 .net *"_ivl_23", 0 0, L_000001b295377d00;  1 drivers
v000001b29533cde0_0 .net *"_ivl_27", 0 0, L_000001b295378d40;  1 drivers
v000001b29533d9c0_0 .net *"_ivl_28", 0 0, L_000001b2953848b0;  1 drivers
v000001b29533c3e0_0 .net *"_ivl_33", 0 0, L_000001b295377800;  1 drivers
v000001b29533c340_0 .net *"_ivl_37", 0 0, L_000001b295378020;  1 drivers
v000001b29533dc40_0 .net *"_ivl_40", 31 0, L_000001b295383c70;  1 drivers
v000001b29533d560_0 .net *"_ivl_42", 31 0, L_000001b295383ce0;  1 drivers
v000001b29533dce0_0 .net *"_ivl_44", 31 0, L_000001b295383e30;  1 drivers
v000001b29533d600_0 .net *"_ivl_46", 31 0, L_000001b295383730;  1 drivers
v000001b29533c700_0 .net *"_ivl_48", 31 0, L_000001b295384680;  1 drivers
v000001b29533cb60_0 .net *"_ivl_50", 31 0, L_000001b295383f10;  1 drivers
v000001b29533cc00_0 .net *"_ivl_7", 0 0, L_000001b295377bc0;  1 drivers
v000001b29533ce80_0 .net *"_ivl_8", 0 0, L_000001b29537a8a0;  1 drivers
v000001b29533dd80_0 .net "ina", 31 0, v000001b295343080_0;  alias, 1 drivers
v000001b29533cf20_0 .net "inb", 31 0, L_000001b295403ef0;  alias, 1 drivers
v000001b29533de20_0 .net "inc", 31 0, v000001b2953326c0_0;  alias, 1 drivers
v000001b29533dec0_0 .net "ind", 31 0, L_000001b295378ac0;  alias, 1 drivers
v000001b29533df60_0 .net "out", 31 0, L_000001b295384140;  alias, 1 drivers
v000001b29533e0a0_0 .net "s0", 31 0, L_000001b29537a7c0;  1 drivers
v000001b29533e140_0 .net "s1", 31 0, L_000001b29537a910;  1 drivers
v000001b29533e1e0_0 .net "s2", 31 0, L_000001b2952b1520;  1 drivers
v000001b29533e3c0_0 .net "s3", 31 0, L_000001b295383260;  1 drivers
v000001b29533e460_0 .net "sel", 1 0, L_000001b295374100;  alias, 1 drivers
L_000001b295376ea0 .part L_000001b295374100, 1, 1;
LS_000001b295377080_0_0 .concat [ 1 1 1 1], L_000001b29537a830, L_000001b29537a830, L_000001b29537a830, L_000001b29537a830;
LS_000001b295377080_0_4 .concat [ 1 1 1 1], L_000001b29537a830, L_000001b29537a830, L_000001b29537a830, L_000001b29537a830;
LS_000001b295377080_0_8 .concat [ 1 1 1 1], L_000001b29537a830, L_000001b29537a830, L_000001b29537a830, L_000001b29537a830;
LS_000001b295377080_0_12 .concat [ 1 1 1 1], L_000001b29537a830, L_000001b29537a830, L_000001b29537a830, L_000001b29537a830;
LS_000001b295377080_0_16 .concat [ 1 1 1 1], L_000001b29537a830, L_000001b29537a830, L_000001b29537a830, L_000001b29537a830;
LS_000001b295377080_0_20 .concat [ 1 1 1 1], L_000001b29537a830, L_000001b29537a830, L_000001b29537a830, L_000001b29537a830;
LS_000001b295377080_0_24 .concat [ 1 1 1 1], L_000001b29537a830, L_000001b29537a830, L_000001b29537a830, L_000001b29537a830;
LS_000001b295377080_0_28 .concat [ 1 1 1 1], L_000001b29537a830, L_000001b29537a830, L_000001b29537a830, L_000001b29537a830;
LS_000001b295377080_1_0 .concat [ 4 4 4 4], LS_000001b295377080_0_0, LS_000001b295377080_0_4, LS_000001b295377080_0_8, LS_000001b295377080_0_12;
LS_000001b295377080_1_4 .concat [ 4 4 4 4], LS_000001b295377080_0_16, LS_000001b295377080_0_20, LS_000001b295377080_0_24, LS_000001b295377080_0_28;
L_000001b295377080 .concat [ 16 16 0 0], LS_000001b295377080_1_0, LS_000001b295377080_1_4;
L_000001b295377bc0 .part L_000001b295374100, 0, 1;
LS_000001b295378b60_0_0 .concat [ 1 1 1 1], L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0;
LS_000001b295378b60_0_4 .concat [ 1 1 1 1], L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0;
LS_000001b295378b60_0_8 .concat [ 1 1 1 1], L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0;
LS_000001b295378b60_0_12 .concat [ 1 1 1 1], L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0;
LS_000001b295378b60_0_16 .concat [ 1 1 1 1], L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0;
LS_000001b295378b60_0_20 .concat [ 1 1 1 1], L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0;
LS_000001b295378b60_0_24 .concat [ 1 1 1 1], L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0;
LS_000001b295378b60_0_28 .concat [ 1 1 1 1], L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0, L_000001b29537a8a0;
LS_000001b295378b60_1_0 .concat [ 4 4 4 4], LS_000001b295378b60_0_0, LS_000001b295378b60_0_4, LS_000001b295378b60_0_8, LS_000001b295378b60_0_12;
LS_000001b295378b60_1_4 .concat [ 4 4 4 4], LS_000001b295378b60_0_16, LS_000001b295378b60_0_20, LS_000001b295378b60_0_24, LS_000001b295378b60_0_28;
L_000001b295378b60 .concat [ 16 16 0 0], LS_000001b295378b60_1_0, LS_000001b295378b60_1_4;
L_000001b295376cc0 .part L_000001b295374100, 1, 1;
LS_000001b2953787a0_0_0 .concat [ 1 1 1 1], L_000001b29537a980, L_000001b29537a980, L_000001b29537a980, L_000001b29537a980;
LS_000001b2953787a0_0_4 .concat [ 1 1 1 1], L_000001b29537a980, L_000001b29537a980, L_000001b29537a980, L_000001b29537a980;
LS_000001b2953787a0_0_8 .concat [ 1 1 1 1], L_000001b29537a980, L_000001b29537a980, L_000001b29537a980, L_000001b29537a980;
LS_000001b2953787a0_0_12 .concat [ 1 1 1 1], L_000001b29537a980, L_000001b29537a980, L_000001b29537a980, L_000001b29537a980;
LS_000001b2953787a0_0_16 .concat [ 1 1 1 1], L_000001b29537a980, L_000001b29537a980, L_000001b29537a980, L_000001b29537a980;
LS_000001b2953787a0_0_20 .concat [ 1 1 1 1], L_000001b29537a980, L_000001b29537a980, L_000001b29537a980, L_000001b29537a980;
LS_000001b2953787a0_0_24 .concat [ 1 1 1 1], L_000001b29537a980, L_000001b29537a980, L_000001b29537a980, L_000001b29537a980;
LS_000001b2953787a0_0_28 .concat [ 1 1 1 1], L_000001b29537a980, L_000001b29537a980, L_000001b29537a980, L_000001b29537a980;
LS_000001b2953787a0_1_0 .concat [ 4 4 4 4], LS_000001b2953787a0_0_0, LS_000001b2953787a0_0_4, LS_000001b2953787a0_0_8, LS_000001b2953787a0_0_12;
LS_000001b2953787a0_1_4 .concat [ 4 4 4 4], LS_000001b2953787a0_0_16, LS_000001b2953787a0_0_20, LS_000001b2953787a0_0_24, LS_000001b2953787a0_0_28;
L_000001b2953787a0 .concat [ 16 16 0 0], LS_000001b2953787a0_1_0, LS_000001b2953787a0_1_4;
L_000001b295377c60 .part L_000001b295374100, 0, 1;
LS_000001b295376720_0_0 .concat [ 1 1 1 1], L_000001b295377c60, L_000001b295377c60, L_000001b295377c60, L_000001b295377c60;
LS_000001b295376720_0_4 .concat [ 1 1 1 1], L_000001b295377c60, L_000001b295377c60, L_000001b295377c60, L_000001b295377c60;
LS_000001b295376720_0_8 .concat [ 1 1 1 1], L_000001b295377c60, L_000001b295377c60, L_000001b295377c60, L_000001b295377c60;
LS_000001b295376720_0_12 .concat [ 1 1 1 1], L_000001b295377c60, L_000001b295377c60, L_000001b295377c60, L_000001b295377c60;
LS_000001b295376720_0_16 .concat [ 1 1 1 1], L_000001b295377c60, L_000001b295377c60, L_000001b295377c60, L_000001b295377c60;
LS_000001b295376720_0_20 .concat [ 1 1 1 1], L_000001b295377c60, L_000001b295377c60, L_000001b295377c60, L_000001b295377c60;
LS_000001b295376720_0_24 .concat [ 1 1 1 1], L_000001b295377c60, L_000001b295377c60, L_000001b295377c60, L_000001b295377c60;
LS_000001b295376720_0_28 .concat [ 1 1 1 1], L_000001b295377c60, L_000001b295377c60, L_000001b295377c60, L_000001b295377c60;
LS_000001b295376720_1_0 .concat [ 4 4 4 4], LS_000001b295376720_0_0, LS_000001b295376720_0_4, LS_000001b295376720_0_8, LS_000001b295376720_0_12;
LS_000001b295376720_1_4 .concat [ 4 4 4 4], LS_000001b295376720_0_16, LS_000001b295376720_0_20, LS_000001b295376720_0_24, LS_000001b295376720_0_28;
L_000001b295376720 .concat [ 16 16 0 0], LS_000001b295376720_1_0, LS_000001b295376720_1_4;
L_000001b295377d00 .part L_000001b295374100, 1, 1;
LS_000001b2953782a0_0_0 .concat [ 1 1 1 1], L_000001b295377d00, L_000001b295377d00, L_000001b295377d00, L_000001b295377d00;
LS_000001b2953782a0_0_4 .concat [ 1 1 1 1], L_000001b295377d00, L_000001b295377d00, L_000001b295377d00, L_000001b295377d00;
LS_000001b2953782a0_0_8 .concat [ 1 1 1 1], L_000001b295377d00, L_000001b295377d00, L_000001b295377d00, L_000001b295377d00;
LS_000001b2953782a0_0_12 .concat [ 1 1 1 1], L_000001b295377d00, L_000001b295377d00, L_000001b295377d00, L_000001b295377d00;
LS_000001b2953782a0_0_16 .concat [ 1 1 1 1], L_000001b295377d00, L_000001b295377d00, L_000001b295377d00, L_000001b295377d00;
LS_000001b2953782a0_0_20 .concat [ 1 1 1 1], L_000001b295377d00, L_000001b295377d00, L_000001b295377d00, L_000001b295377d00;
LS_000001b2953782a0_0_24 .concat [ 1 1 1 1], L_000001b295377d00, L_000001b295377d00, L_000001b295377d00, L_000001b295377d00;
LS_000001b2953782a0_0_28 .concat [ 1 1 1 1], L_000001b295377d00, L_000001b295377d00, L_000001b295377d00, L_000001b295377d00;
LS_000001b2953782a0_1_0 .concat [ 4 4 4 4], LS_000001b2953782a0_0_0, LS_000001b2953782a0_0_4, LS_000001b2953782a0_0_8, LS_000001b2953782a0_0_12;
LS_000001b2953782a0_1_4 .concat [ 4 4 4 4], LS_000001b2953782a0_0_16, LS_000001b2953782a0_0_20, LS_000001b2953782a0_0_24, LS_000001b2953782a0_0_28;
L_000001b2953782a0 .concat [ 16 16 0 0], LS_000001b2953782a0_1_0, LS_000001b2953782a0_1_4;
L_000001b295378d40 .part L_000001b295374100, 0, 1;
LS_000001b295378840_0_0 .concat [ 1 1 1 1], L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0;
LS_000001b295378840_0_4 .concat [ 1 1 1 1], L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0;
LS_000001b295378840_0_8 .concat [ 1 1 1 1], L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0;
LS_000001b295378840_0_12 .concat [ 1 1 1 1], L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0;
LS_000001b295378840_0_16 .concat [ 1 1 1 1], L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0;
LS_000001b295378840_0_20 .concat [ 1 1 1 1], L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0;
LS_000001b295378840_0_24 .concat [ 1 1 1 1], L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0;
LS_000001b295378840_0_28 .concat [ 1 1 1 1], L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0, L_000001b2953848b0;
LS_000001b295378840_1_0 .concat [ 4 4 4 4], LS_000001b295378840_0_0, LS_000001b295378840_0_4, LS_000001b295378840_0_8, LS_000001b295378840_0_12;
LS_000001b295378840_1_4 .concat [ 4 4 4 4], LS_000001b295378840_0_16, LS_000001b295378840_0_20, LS_000001b295378840_0_24, LS_000001b295378840_0_28;
L_000001b295378840 .concat [ 16 16 0 0], LS_000001b295378840_1_0, LS_000001b295378840_1_4;
L_000001b295377800 .part L_000001b295374100, 1, 1;
LS_000001b295377120_0_0 .concat [ 1 1 1 1], L_000001b295377800, L_000001b295377800, L_000001b295377800, L_000001b295377800;
LS_000001b295377120_0_4 .concat [ 1 1 1 1], L_000001b295377800, L_000001b295377800, L_000001b295377800, L_000001b295377800;
LS_000001b295377120_0_8 .concat [ 1 1 1 1], L_000001b295377800, L_000001b295377800, L_000001b295377800, L_000001b295377800;
LS_000001b295377120_0_12 .concat [ 1 1 1 1], L_000001b295377800, L_000001b295377800, L_000001b295377800, L_000001b295377800;
LS_000001b295377120_0_16 .concat [ 1 1 1 1], L_000001b295377800, L_000001b295377800, L_000001b295377800, L_000001b295377800;
LS_000001b295377120_0_20 .concat [ 1 1 1 1], L_000001b295377800, L_000001b295377800, L_000001b295377800, L_000001b295377800;
LS_000001b295377120_0_24 .concat [ 1 1 1 1], L_000001b295377800, L_000001b295377800, L_000001b295377800, L_000001b295377800;
LS_000001b295377120_0_28 .concat [ 1 1 1 1], L_000001b295377800, L_000001b295377800, L_000001b295377800, L_000001b295377800;
LS_000001b295377120_1_0 .concat [ 4 4 4 4], LS_000001b295377120_0_0, LS_000001b295377120_0_4, LS_000001b295377120_0_8, LS_000001b295377120_0_12;
LS_000001b295377120_1_4 .concat [ 4 4 4 4], LS_000001b295377120_0_16, LS_000001b295377120_0_20, LS_000001b295377120_0_24, LS_000001b295377120_0_28;
L_000001b295377120 .concat [ 16 16 0 0], LS_000001b295377120_1_0, LS_000001b295377120_1_4;
L_000001b295378020 .part L_000001b295374100, 0, 1;
LS_000001b295376d60_0_0 .concat [ 1 1 1 1], L_000001b295378020, L_000001b295378020, L_000001b295378020, L_000001b295378020;
LS_000001b295376d60_0_4 .concat [ 1 1 1 1], L_000001b295378020, L_000001b295378020, L_000001b295378020, L_000001b295378020;
LS_000001b295376d60_0_8 .concat [ 1 1 1 1], L_000001b295378020, L_000001b295378020, L_000001b295378020, L_000001b295378020;
LS_000001b295376d60_0_12 .concat [ 1 1 1 1], L_000001b295378020, L_000001b295378020, L_000001b295378020, L_000001b295378020;
LS_000001b295376d60_0_16 .concat [ 1 1 1 1], L_000001b295378020, L_000001b295378020, L_000001b295378020, L_000001b295378020;
LS_000001b295376d60_0_20 .concat [ 1 1 1 1], L_000001b295378020, L_000001b295378020, L_000001b295378020, L_000001b295378020;
LS_000001b295376d60_0_24 .concat [ 1 1 1 1], L_000001b295378020, L_000001b295378020, L_000001b295378020, L_000001b295378020;
LS_000001b295376d60_0_28 .concat [ 1 1 1 1], L_000001b295378020, L_000001b295378020, L_000001b295378020, L_000001b295378020;
LS_000001b295376d60_1_0 .concat [ 4 4 4 4], LS_000001b295376d60_0_0, LS_000001b295376d60_0_4, LS_000001b295376d60_0_8, LS_000001b295376d60_0_12;
LS_000001b295376d60_1_4 .concat [ 4 4 4 4], LS_000001b295376d60_0_16, LS_000001b295376d60_0_20, LS_000001b295376d60_0_24, LS_000001b295376d60_0_28;
L_000001b295376d60 .concat [ 16 16 0 0], LS_000001b295376d60_1_0, LS_000001b295376d60_1_4;
S_000001b29533b280 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b29533af60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b29537a7c0 .functor AND 32, L_000001b295377080, L_000001b295378b60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b29533dba0_0 .net "in1", 31 0, L_000001b295377080;  1 drivers
v000001b29533e6e0_0 .net "in2", 31 0, L_000001b295378b60;  1 drivers
v000001b29533e280_0 .net "out", 31 0, L_000001b29537a7c0;  alias, 1 drivers
S_000001b29533b410 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b29533af60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b29537a910 .functor AND 32, L_000001b2953787a0, L_000001b295376720, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b29533e000_0 .net "in1", 31 0, L_000001b2953787a0;  1 drivers
v000001b29533c200_0 .net "in2", 31 0, L_000001b295376720;  1 drivers
v000001b29533d060_0 .net "out", 31 0, L_000001b29537a910;  alias, 1 drivers
S_000001b29533b5a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b29533af60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b2952b1520 .functor AND 32, L_000001b2953782a0, L_000001b295378840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b29533c660_0 .net "in1", 31 0, L_000001b2953782a0;  1 drivers
v000001b29533d380_0 .net "in2", 31 0, L_000001b295378840;  1 drivers
v000001b29533c5c0_0 .net "out", 31 0, L_000001b2952b1520;  alias, 1 drivers
S_000001b29533b8c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b29533af60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b295383260 .functor AND 32, L_000001b295377120, L_000001b295376d60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b29533cfc0_0 .net "in1", 31 0, L_000001b295377120;  1 drivers
v000001b29533da60_0 .net "in2", 31 0, L_000001b295376d60;  1 drivers
v000001b29533d880_0 .net "out", 31 0, L_000001b295383260;  alias, 1 drivers
S_000001b29533b730 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001b2950c02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b2952bd010 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b295384060 .functor NOT 1, L_000001b295376a40, C4<0>, C4<0>, C4<0>;
L_000001b295384530 .functor NOT 1, L_000001b295377da0, C4<0>, C4<0>, C4<0>;
L_000001b295383490 .functor NOT 1, L_000001b295376ae0, C4<0>, C4<0>, C4<0>;
L_000001b2953841b0 .functor NOT 1, L_000001b295378480, C4<0>, C4<0>, C4<0>;
L_000001b295383650 .functor AND 32, L_000001b295384370, v000001b295342ae0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b2953847d0 .functor AND 32, L_000001b295383b20, L_000001b295403ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295384220 .functor OR 32, L_000001b295383650, L_000001b2953847d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b295383ab0 .functor AND 32, L_000001b2953846f0, v000001b2953326c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295383b90 .functor OR 32, L_000001b295384220, L_000001b295383ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b295384290 .functor AND 32, L_000001b2953840d0, L_000001b295378ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295384990 .functor OR 32, L_000001b295383b90, L_000001b295384290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b29533ef00_0 .net *"_ivl_1", 0 0, L_000001b295376a40;  1 drivers
v000001b29533e8c0_0 .net *"_ivl_13", 0 0, L_000001b295376ae0;  1 drivers
v000001b29533f400_0 .net *"_ivl_14", 0 0, L_000001b295383490;  1 drivers
v000001b29533f220_0 .net *"_ivl_19", 0 0, L_000001b295378340;  1 drivers
v000001b29533fe00_0 .net *"_ivl_2", 0 0, L_000001b295384060;  1 drivers
v000001b29533eb40_0 .net *"_ivl_23", 0 0, L_000001b2953788e0;  1 drivers
v000001b29533f900_0 .net *"_ivl_27", 0 0, L_000001b295378480;  1 drivers
v000001b29533f860_0 .net *"_ivl_28", 0 0, L_000001b2953841b0;  1 drivers
v000001b29533ec80_0 .net *"_ivl_33", 0 0, L_000001b295377440;  1 drivers
v000001b29533f4a0_0 .net *"_ivl_37", 0 0, L_000001b295377580;  1 drivers
v000001b29533f9a0_0 .net *"_ivl_40", 31 0, L_000001b295383650;  1 drivers
v000001b29533f180_0 .net *"_ivl_42", 31 0, L_000001b2953847d0;  1 drivers
v000001b29533fd60_0 .net *"_ivl_44", 31 0, L_000001b295384220;  1 drivers
v000001b29533f540_0 .net *"_ivl_46", 31 0, L_000001b295383ab0;  1 drivers
v000001b29533e960_0 .net *"_ivl_48", 31 0, L_000001b295383b90;  1 drivers
v000001b29533f5e0_0 .net *"_ivl_50", 31 0, L_000001b295384290;  1 drivers
v000001b29533f680_0 .net *"_ivl_7", 0 0, L_000001b295377da0;  1 drivers
v000001b29533ea00_0 .net *"_ivl_8", 0 0, L_000001b295384530;  1 drivers
v000001b29533f720_0 .net "ina", 31 0, v000001b295342ae0_0;  alias, 1 drivers
v000001b29533fa40_0 .net "inb", 31 0, L_000001b295403ef0;  alias, 1 drivers
v000001b29533f7c0_0 .net "inc", 31 0, v000001b2953326c0_0;  alias, 1 drivers
v000001b29533fae0_0 .net "ind", 31 0, L_000001b295378ac0;  alias, 1 drivers
v000001b29533fb80_0 .net "out", 31 0, L_000001b295384990;  alias, 1 drivers
v000001b29533ed20_0 .net "s0", 31 0, L_000001b295384370;  1 drivers
v000001b29533fc20_0 .net "s1", 31 0, L_000001b295383b20;  1 drivers
v000001b29533fcc0_0 .net "s2", 31 0, L_000001b2953846f0;  1 drivers
v000001b2953431c0_0 .net "s3", 31 0, L_000001b2953840d0;  1 drivers
v000001b295342cc0_0 .net "sel", 1 0, L_000001b295375be0;  alias, 1 drivers
L_000001b295376a40 .part L_000001b295375be0, 1, 1;
LS_000001b295378de0_0_0 .concat [ 1 1 1 1], L_000001b295384060, L_000001b295384060, L_000001b295384060, L_000001b295384060;
LS_000001b295378de0_0_4 .concat [ 1 1 1 1], L_000001b295384060, L_000001b295384060, L_000001b295384060, L_000001b295384060;
LS_000001b295378de0_0_8 .concat [ 1 1 1 1], L_000001b295384060, L_000001b295384060, L_000001b295384060, L_000001b295384060;
LS_000001b295378de0_0_12 .concat [ 1 1 1 1], L_000001b295384060, L_000001b295384060, L_000001b295384060, L_000001b295384060;
LS_000001b295378de0_0_16 .concat [ 1 1 1 1], L_000001b295384060, L_000001b295384060, L_000001b295384060, L_000001b295384060;
LS_000001b295378de0_0_20 .concat [ 1 1 1 1], L_000001b295384060, L_000001b295384060, L_000001b295384060, L_000001b295384060;
LS_000001b295378de0_0_24 .concat [ 1 1 1 1], L_000001b295384060, L_000001b295384060, L_000001b295384060, L_000001b295384060;
LS_000001b295378de0_0_28 .concat [ 1 1 1 1], L_000001b295384060, L_000001b295384060, L_000001b295384060, L_000001b295384060;
LS_000001b295378de0_1_0 .concat [ 4 4 4 4], LS_000001b295378de0_0_0, LS_000001b295378de0_0_4, LS_000001b295378de0_0_8, LS_000001b295378de0_0_12;
LS_000001b295378de0_1_4 .concat [ 4 4 4 4], LS_000001b295378de0_0_16, LS_000001b295378de0_0_20, LS_000001b295378de0_0_24, LS_000001b295378de0_0_28;
L_000001b295378de0 .concat [ 16 16 0 0], LS_000001b295378de0_1_0, LS_000001b295378de0_1_4;
L_000001b295377da0 .part L_000001b295375be0, 0, 1;
LS_000001b295378520_0_0 .concat [ 1 1 1 1], L_000001b295384530, L_000001b295384530, L_000001b295384530, L_000001b295384530;
LS_000001b295378520_0_4 .concat [ 1 1 1 1], L_000001b295384530, L_000001b295384530, L_000001b295384530, L_000001b295384530;
LS_000001b295378520_0_8 .concat [ 1 1 1 1], L_000001b295384530, L_000001b295384530, L_000001b295384530, L_000001b295384530;
LS_000001b295378520_0_12 .concat [ 1 1 1 1], L_000001b295384530, L_000001b295384530, L_000001b295384530, L_000001b295384530;
LS_000001b295378520_0_16 .concat [ 1 1 1 1], L_000001b295384530, L_000001b295384530, L_000001b295384530, L_000001b295384530;
LS_000001b295378520_0_20 .concat [ 1 1 1 1], L_000001b295384530, L_000001b295384530, L_000001b295384530, L_000001b295384530;
LS_000001b295378520_0_24 .concat [ 1 1 1 1], L_000001b295384530, L_000001b295384530, L_000001b295384530, L_000001b295384530;
LS_000001b295378520_0_28 .concat [ 1 1 1 1], L_000001b295384530, L_000001b295384530, L_000001b295384530, L_000001b295384530;
LS_000001b295378520_1_0 .concat [ 4 4 4 4], LS_000001b295378520_0_0, LS_000001b295378520_0_4, LS_000001b295378520_0_8, LS_000001b295378520_0_12;
LS_000001b295378520_1_4 .concat [ 4 4 4 4], LS_000001b295378520_0_16, LS_000001b295378520_0_20, LS_000001b295378520_0_24, LS_000001b295378520_0_28;
L_000001b295378520 .concat [ 16 16 0 0], LS_000001b295378520_1_0, LS_000001b295378520_1_4;
L_000001b295376ae0 .part L_000001b295375be0, 1, 1;
LS_000001b295376c20_0_0 .concat [ 1 1 1 1], L_000001b295383490, L_000001b295383490, L_000001b295383490, L_000001b295383490;
LS_000001b295376c20_0_4 .concat [ 1 1 1 1], L_000001b295383490, L_000001b295383490, L_000001b295383490, L_000001b295383490;
LS_000001b295376c20_0_8 .concat [ 1 1 1 1], L_000001b295383490, L_000001b295383490, L_000001b295383490, L_000001b295383490;
LS_000001b295376c20_0_12 .concat [ 1 1 1 1], L_000001b295383490, L_000001b295383490, L_000001b295383490, L_000001b295383490;
LS_000001b295376c20_0_16 .concat [ 1 1 1 1], L_000001b295383490, L_000001b295383490, L_000001b295383490, L_000001b295383490;
LS_000001b295376c20_0_20 .concat [ 1 1 1 1], L_000001b295383490, L_000001b295383490, L_000001b295383490, L_000001b295383490;
LS_000001b295376c20_0_24 .concat [ 1 1 1 1], L_000001b295383490, L_000001b295383490, L_000001b295383490, L_000001b295383490;
LS_000001b295376c20_0_28 .concat [ 1 1 1 1], L_000001b295383490, L_000001b295383490, L_000001b295383490, L_000001b295383490;
LS_000001b295376c20_1_0 .concat [ 4 4 4 4], LS_000001b295376c20_0_0, LS_000001b295376c20_0_4, LS_000001b295376c20_0_8, LS_000001b295376c20_0_12;
LS_000001b295376c20_1_4 .concat [ 4 4 4 4], LS_000001b295376c20_0_16, LS_000001b295376c20_0_20, LS_000001b295376c20_0_24, LS_000001b295376c20_0_28;
L_000001b295376c20 .concat [ 16 16 0 0], LS_000001b295376c20_1_0, LS_000001b295376c20_1_4;
L_000001b295378340 .part L_000001b295375be0, 0, 1;
LS_000001b295377260_0_0 .concat [ 1 1 1 1], L_000001b295378340, L_000001b295378340, L_000001b295378340, L_000001b295378340;
LS_000001b295377260_0_4 .concat [ 1 1 1 1], L_000001b295378340, L_000001b295378340, L_000001b295378340, L_000001b295378340;
LS_000001b295377260_0_8 .concat [ 1 1 1 1], L_000001b295378340, L_000001b295378340, L_000001b295378340, L_000001b295378340;
LS_000001b295377260_0_12 .concat [ 1 1 1 1], L_000001b295378340, L_000001b295378340, L_000001b295378340, L_000001b295378340;
LS_000001b295377260_0_16 .concat [ 1 1 1 1], L_000001b295378340, L_000001b295378340, L_000001b295378340, L_000001b295378340;
LS_000001b295377260_0_20 .concat [ 1 1 1 1], L_000001b295378340, L_000001b295378340, L_000001b295378340, L_000001b295378340;
LS_000001b295377260_0_24 .concat [ 1 1 1 1], L_000001b295378340, L_000001b295378340, L_000001b295378340, L_000001b295378340;
LS_000001b295377260_0_28 .concat [ 1 1 1 1], L_000001b295378340, L_000001b295378340, L_000001b295378340, L_000001b295378340;
LS_000001b295377260_1_0 .concat [ 4 4 4 4], LS_000001b295377260_0_0, LS_000001b295377260_0_4, LS_000001b295377260_0_8, LS_000001b295377260_0_12;
LS_000001b295377260_1_4 .concat [ 4 4 4 4], LS_000001b295377260_0_16, LS_000001b295377260_0_20, LS_000001b295377260_0_24, LS_000001b295377260_0_28;
L_000001b295377260 .concat [ 16 16 0 0], LS_000001b295377260_1_0, LS_000001b295377260_1_4;
L_000001b2953788e0 .part L_000001b295375be0, 1, 1;
LS_000001b295377f80_0_0 .concat [ 1 1 1 1], L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0;
LS_000001b295377f80_0_4 .concat [ 1 1 1 1], L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0;
LS_000001b295377f80_0_8 .concat [ 1 1 1 1], L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0;
LS_000001b295377f80_0_12 .concat [ 1 1 1 1], L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0;
LS_000001b295377f80_0_16 .concat [ 1 1 1 1], L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0;
LS_000001b295377f80_0_20 .concat [ 1 1 1 1], L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0;
LS_000001b295377f80_0_24 .concat [ 1 1 1 1], L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0;
LS_000001b295377f80_0_28 .concat [ 1 1 1 1], L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0, L_000001b2953788e0;
LS_000001b295377f80_1_0 .concat [ 4 4 4 4], LS_000001b295377f80_0_0, LS_000001b295377f80_0_4, LS_000001b295377f80_0_8, LS_000001b295377f80_0_12;
LS_000001b295377f80_1_4 .concat [ 4 4 4 4], LS_000001b295377f80_0_16, LS_000001b295377f80_0_20, LS_000001b295377f80_0_24, LS_000001b295377f80_0_28;
L_000001b295377f80 .concat [ 16 16 0 0], LS_000001b295377f80_1_0, LS_000001b295377f80_1_4;
L_000001b295378480 .part L_000001b295375be0, 0, 1;
LS_000001b2953773a0_0_0 .concat [ 1 1 1 1], L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0;
LS_000001b2953773a0_0_4 .concat [ 1 1 1 1], L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0;
LS_000001b2953773a0_0_8 .concat [ 1 1 1 1], L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0;
LS_000001b2953773a0_0_12 .concat [ 1 1 1 1], L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0;
LS_000001b2953773a0_0_16 .concat [ 1 1 1 1], L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0;
LS_000001b2953773a0_0_20 .concat [ 1 1 1 1], L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0;
LS_000001b2953773a0_0_24 .concat [ 1 1 1 1], L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0;
LS_000001b2953773a0_0_28 .concat [ 1 1 1 1], L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0, L_000001b2953841b0;
LS_000001b2953773a0_1_0 .concat [ 4 4 4 4], LS_000001b2953773a0_0_0, LS_000001b2953773a0_0_4, LS_000001b2953773a0_0_8, LS_000001b2953773a0_0_12;
LS_000001b2953773a0_1_4 .concat [ 4 4 4 4], LS_000001b2953773a0_0_16, LS_000001b2953773a0_0_20, LS_000001b2953773a0_0_24, LS_000001b2953773a0_0_28;
L_000001b2953773a0 .concat [ 16 16 0 0], LS_000001b2953773a0_1_0, LS_000001b2953773a0_1_4;
L_000001b295377440 .part L_000001b295375be0, 1, 1;
LS_000001b2953783e0_0_0 .concat [ 1 1 1 1], L_000001b295377440, L_000001b295377440, L_000001b295377440, L_000001b295377440;
LS_000001b2953783e0_0_4 .concat [ 1 1 1 1], L_000001b295377440, L_000001b295377440, L_000001b295377440, L_000001b295377440;
LS_000001b2953783e0_0_8 .concat [ 1 1 1 1], L_000001b295377440, L_000001b295377440, L_000001b295377440, L_000001b295377440;
LS_000001b2953783e0_0_12 .concat [ 1 1 1 1], L_000001b295377440, L_000001b295377440, L_000001b295377440, L_000001b295377440;
LS_000001b2953783e0_0_16 .concat [ 1 1 1 1], L_000001b295377440, L_000001b295377440, L_000001b295377440, L_000001b295377440;
LS_000001b2953783e0_0_20 .concat [ 1 1 1 1], L_000001b295377440, L_000001b295377440, L_000001b295377440, L_000001b295377440;
LS_000001b2953783e0_0_24 .concat [ 1 1 1 1], L_000001b295377440, L_000001b295377440, L_000001b295377440, L_000001b295377440;
LS_000001b2953783e0_0_28 .concat [ 1 1 1 1], L_000001b295377440, L_000001b295377440, L_000001b295377440, L_000001b295377440;
LS_000001b2953783e0_1_0 .concat [ 4 4 4 4], LS_000001b2953783e0_0_0, LS_000001b2953783e0_0_4, LS_000001b2953783e0_0_8, LS_000001b2953783e0_0_12;
LS_000001b2953783e0_1_4 .concat [ 4 4 4 4], LS_000001b2953783e0_0_16, LS_000001b2953783e0_0_20, LS_000001b2953783e0_0_24, LS_000001b2953783e0_0_28;
L_000001b2953783e0 .concat [ 16 16 0 0], LS_000001b2953783e0_1_0, LS_000001b2953783e0_1_4;
L_000001b295377580 .part L_000001b295375be0, 0, 1;
LS_000001b295377ee0_0_0 .concat [ 1 1 1 1], L_000001b295377580, L_000001b295377580, L_000001b295377580, L_000001b295377580;
LS_000001b295377ee0_0_4 .concat [ 1 1 1 1], L_000001b295377580, L_000001b295377580, L_000001b295377580, L_000001b295377580;
LS_000001b295377ee0_0_8 .concat [ 1 1 1 1], L_000001b295377580, L_000001b295377580, L_000001b295377580, L_000001b295377580;
LS_000001b295377ee0_0_12 .concat [ 1 1 1 1], L_000001b295377580, L_000001b295377580, L_000001b295377580, L_000001b295377580;
LS_000001b295377ee0_0_16 .concat [ 1 1 1 1], L_000001b295377580, L_000001b295377580, L_000001b295377580, L_000001b295377580;
LS_000001b295377ee0_0_20 .concat [ 1 1 1 1], L_000001b295377580, L_000001b295377580, L_000001b295377580, L_000001b295377580;
LS_000001b295377ee0_0_24 .concat [ 1 1 1 1], L_000001b295377580, L_000001b295377580, L_000001b295377580, L_000001b295377580;
LS_000001b295377ee0_0_28 .concat [ 1 1 1 1], L_000001b295377580, L_000001b295377580, L_000001b295377580, L_000001b295377580;
LS_000001b295377ee0_1_0 .concat [ 4 4 4 4], LS_000001b295377ee0_0_0, LS_000001b295377ee0_0_4, LS_000001b295377ee0_0_8, LS_000001b295377ee0_0_12;
LS_000001b295377ee0_1_4 .concat [ 4 4 4 4], LS_000001b295377ee0_0_16, LS_000001b295377ee0_0_20, LS_000001b295377ee0_0_24, LS_000001b295377ee0_0_28;
L_000001b295377ee0 .concat [ 16 16 0 0], LS_000001b295377ee0_1_0, LS_000001b295377ee0_1_4;
S_000001b29533ba50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b29533b730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b295384370 .functor AND 32, L_000001b295378de0, L_000001b295378520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b29533e640_0 .net "in1", 31 0, L_000001b295378de0;  1 drivers
v000001b29533ee60_0 .net "in2", 31 0, L_000001b295378520;  1 drivers
v000001b29533efa0_0 .net "out", 31 0, L_000001b295384370;  alias, 1 drivers
S_000001b29533bbe0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b29533b730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b295383b20 .functor AND 32, L_000001b295376c20, L_000001b295377260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b29533e820_0 .net "in1", 31 0, L_000001b295376c20;  1 drivers
v000001b29533edc0_0 .net "in2", 31 0, L_000001b295377260;  1 drivers
v000001b29533f040_0 .net "out", 31 0, L_000001b295383b20;  alias, 1 drivers
S_000001b29533bd70 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b29533b730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b2953846f0 .functor AND 32, L_000001b295377f80, L_000001b2953773a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b29533ebe0_0 .net "in1", 31 0, L_000001b295377f80;  1 drivers
v000001b29533f360_0 .net "in2", 31 0, L_000001b2953773a0;  1 drivers
v000001b29533eaa0_0 .net "out", 31 0, L_000001b2953846f0;  alias, 1 drivers
S_000001b295341a10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b29533b730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b2953840d0 .functor AND 32, L_000001b2953783e0, L_000001b295377ee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b29533e780_0 .net "in1", 31 0, L_000001b2953783e0;  1 drivers
v000001b29533f0e0_0 .net "in2", 31 0, L_000001b295377ee0;  1 drivers
v000001b29533f2c0_0 .net "out", 31 0, L_000001b2953840d0;  alias, 1 drivers
S_000001b2953405c0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001b295345f50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b295345f88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b295345fc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b295345ff8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b295346030 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b295346068 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b2953460a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b2953460d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b295346110 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b295346148 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b295346180 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b2953461b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b2953461f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b295346228 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b295346260 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b295346298 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b2953462d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b295346308 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b295346340 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b295346378 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b2953463b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b2953463e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b295346420 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b295346458 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b295346490 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b2953433a0_0 .var "EX1_PC", 31 0;
v000001b295343760_0 .var "EX1_PFC", 31 0;
v000001b295343080_0 .var "EX1_forward_to_B", 31 0;
v000001b295344200_0 .var "EX1_is_beq", 0 0;
v000001b295342860_0 .var "EX1_is_bne", 0 0;
v000001b295343800_0 .var "EX1_is_jal", 0 0;
v000001b2953438a0_0 .var "EX1_is_jr", 0 0;
v000001b2953420e0_0 .var "EX1_is_oper2_immed", 0 0;
v000001b295342400_0 .var "EX1_memread", 0 0;
v000001b2953443e0_0 .var "EX1_memwrite", 0 0;
v000001b295342180_0 .var "EX1_opcode", 11 0;
v000001b2953445c0_0 .var "EX1_predicted", 0 0;
v000001b295343940_0 .var "EX1_rd_ind", 4 0;
v000001b295343da0_0 .var "EX1_rd_indzero", 0 0;
v000001b2953439e0_0 .var "EX1_regwrite", 0 0;
v000001b295342540_0 .var "EX1_rs1", 31 0;
v000001b295342a40_0 .var "EX1_rs1_ind", 4 0;
v000001b295342ae0_0 .var "EX1_rs2", 31 0;
v000001b2953422c0_0 .var "EX1_rs2_ind", 4 0;
v000001b2953442a0_0 .net "FLUSH", 0 0, v000001b29534c7d0_0;  alias, 1 drivers
v000001b295342680_0 .net "ID_PC", 31 0, v000001b29534b3d0_0;  alias, 1 drivers
v000001b295342720_0 .net "ID_PFC_to_EX", 31 0, L_000001b2953762c0;  alias, 1 drivers
v000001b295343a80_0 .net "ID_forward_to_B", 31 0, L_000001b295374380;  alias, 1 drivers
v000001b295343b20_0 .net "ID_is_beq", 0 0, L_000001b295375780;  alias, 1 drivers
v000001b295344480_0 .net "ID_is_bne", 0 0, L_000001b295374d80;  alias, 1 drivers
v000001b295343bc0_0 .net "ID_is_jal", 0 0, L_000001b2953767c0;  alias, 1 drivers
v000001b295342220_0 .net "ID_is_jr", 0 0, L_000001b295375c80;  alias, 1 drivers
v000001b295343c60_0 .net "ID_is_oper2_immed", 0 0, L_000001b295379c60;  alias, 1 drivers
v000001b295342360_0 .net "ID_memread", 0 0, L_000001b295377b20;  alias, 1 drivers
v000001b2953427c0_0 .net "ID_memwrite", 0 0, L_000001b2953771c0;  alias, 1 drivers
v000001b295343d00_0 .net "ID_opcode", 11 0, v000001b295362aa0_0;  alias, 1 drivers
v000001b295342900_0 .net "ID_predicted", 0 0, v000001b29534c370_0;  alias, 1 drivers
v000001b295343ee0_0 .net "ID_rd_ind", 4 0, v000001b295362960_0;  alias, 1 drivers
v000001b295344340_0 .net "ID_rd_indzero", 0 0, L_000001b2953785c0;  1 drivers
v000001b2953429a0_0 .net "ID_regwrite", 0 0, L_000001b295376860;  alias, 1 drivers
v000001b295342b80_0 .net "ID_rs1", 31 0, v000001b295348770_0;  alias, 1 drivers
v000001b295343f80_0 .net "ID_rs1_ind", 4 0, v000001b295362d20_0;  alias, 1 drivers
v000001b295342c20_0 .net "ID_rs2", 31 0, v000001b295349170_0;  alias, 1 drivers
v000001b295342d60_0 .net "ID_rs2_ind", 4 0, v000001b295362fa0_0;  alias, 1 drivers
v000001b2953440c0_0 .net "clk", 0 0, L_000001b29537a440;  1 drivers
v000001b295342f40_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
E_000001b2952bcc10 .event posedge, v000001b295332260_0, v000001b2953440c0_0;
S_000001b2953410b0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001b2953464d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b295346508 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b295346540 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b295346578 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b2953465b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b2953465e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b295346620 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b295346658 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b295346690 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b2953466c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b295346700 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b295346738 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b295346770 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b2953467a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b2953467e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b295346818 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b295346850 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b295346888 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b2953468c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b2953468f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b295346930 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b295346968 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b2953469a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b2953469d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b295346a10 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b295344160_0 .net "EX1_ALU_OPER1", 31 0, L_000001b29537b010;  alias, 1 drivers
v000001b295344520_0 .net "EX1_ALU_OPER2", 31 0, L_000001b295384140;  alias, 1 drivers
v000001b295342e00_0 .net "EX1_PC", 31 0, v000001b2953433a0_0;  alias, 1 drivers
v000001b295342ea0_0 .net "EX1_PFC_to_IF", 31 0, L_000001b2953776c0;  alias, 1 drivers
v000001b295343120_0 .net "EX1_forward_to_B", 31 0, v000001b295343080_0;  alias, 1 drivers
v000001b295345d80_0 .net "EX1_is_beq", 0 0, v000001b295344200_0;  alias, 1 drivers
v000001b295344ca0_0 .net "EX1_is_bne", 0 0, v000001b295342860_0;  alias, 1 drivers
v000001b295345560_0 .net "EX1_is_jal", 0 0, v000001b295343800_0;  alias, 1 drivers
v000001b295344d40_0 .net "EX1_is_jr", 0 0, v000001b2953438a0_0;  alias, 1 drivers
v000001b295344b60_0 .net "EX1_is_oper2_immed", 0 0, v000001b2953420e0_0;  alias, 1 drivers
v000001b295344c00_0 .net "EX1_memread", 0 0, v000001b295342400_0;  alias, 1 drivers
v000001b295344980_0 .net "EX1_memwrite", 0 0, v000001b2953443e0_0;  alias, 1 drivers
v000001b295345e20_0 .net "EX1_opcode", 11 0, v000001b295342180_0;  alias, 1 drivers
v000001b295345740_0 .net "EX1_predicted", 0 0, v000001b2953445c0_0;  alias, 1 drivers
v000001b295345880_0 .net "EX1_rd_ind", 4 0, v000001b295343940_0;  alias, 1 drivers
v000001b2953447a0_0 .net "EX1_rd_indzero", 0 0, v000001b295343da0_0;  alias, 1 drivers
v000001b295345420_0 .net "EX1_regwrite", 0 0, v000001b2953439e0_0;  alias, 1 drivers
v000001b295344de0_0 .net "EX1_rs1", 31 0, v000001b295342540_0;  alias, 1 drivers
v000001b295345380_0 .net "EX1_rs1_ind", 4 0, v000001b295342a40_0;  alias, 1 drivers
v000001b295345060_0 .net "EX1_rs2_ind", 4 0, v000001b2953422c0_0;  alias, 1 drivers
v000001b295345600_0 .net "EX1_rs2_out", 31 0, L_000001b295384990;  alias, 1 drivers
v000001b295344ac0_0 .var "EX2_ALU_OPER1", 31 0;
v000001b295344e80_0 .var "EX2_ALU_OPER2", 31 0;
v000001b2953457e0_0 .var "EX2_PC", 31 0;
v000001b2953454c0_0 .var "EX2_PFC_to_IF", 31 0;
v000001b295344f20_0 .var "EX2_forward_to_B", 31 0;
v000001b295344a20_0 .var "EX2_is_beq", 0 0;
v000001b2953452e0_0 .var "EX2_is_bne", 0 0;
v000001b295344fc0_0 .var "EX2_is_jal", 0 0;
v000001b2953448e0_0 .var "EX2_is_jr", 0 0;
v000001b2953456a0_0 .var "EX2_is_oper2_immed", 0 0;
v000001b295345100_0 .var "EX2_memread", 0 0;
v000001b295345ce0_0 .var "EX2_memwrite", 0 0;
v000001b2953451a0_0 .var "EX2_opcode", 11 0;
v000001b295344840_0 .var "EX2_predicted", 0 0;
v000001b295345240_0 .var "EX2_rd_ind", 4 0;
v000001b295345920_0 .var "EX2_rd_indzero", 0 0;
v000001b2953459c0_0 .var "EX2_regwrite", 0 0;
v000001b295345a60_0 .var "EX2_rs1", 31 0;
v000001b295345b00_0 .var "EX2_rs1_ind", 4 0;
v000001b295345ba0_0 .var "EX2_rs2_ind", 4 0;
v000001b295345c40_0 .var "EX2_rs2_out", 31 0;
v000001b29534caf0_0 .net "FLUSH", 0 0, v000001b29534d1d0_0;  alias, 1 drivers
v000001b29534cb90_0 .net "clk", 0 0, L_000001b2953830a0;  1 drivers
v000001b29534d770_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
E_000001b2952bd890 .event posedge, v000001b295332260_0, v000001b29534cb90_0;
S_000001b295341880 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001b29534ea60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b29534ea98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b29534ead0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b29534eb08 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b29534eb40 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b29534eb78 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b29534ebb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b29534ebe8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b29534ec20 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b29534ec58 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b29534ec90 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b29534ecc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b29534ed00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b29534ed38 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b29534ed70 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b29534eda8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b29534ede0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b29534ee18 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b29534ee50 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b29534ee88 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b29534eec0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b29534eef8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b29534ef30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b29534ef68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b29534efa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b295379e90 .functor OR 1, L_000001b295375780, L_000001b295374d80, C4<0>, C4<0>;
L_000001b29537b1d0 .functor AND 1, L_000001b295379e90, L_000001b29537ade0, C4<1>, C4<1>;
L_000001b29537a130 .functor OR 1, L_000001b295375780, L_000001b295374d80, C4<0>, C4<0>;
L_000001b295379790 .functor AND 1, L_000001b29537a130, L_000001b29537ade0, C4<1>, C4<1>;
L_000001b29537a0c0 .functor OR 1, L_000001b295375780, L_000001b295374d80, C4<0>, C4<0>;
L_000001b29537b160 .functor AND 1, L_000001b29537a0c0, v000001b29534c370_0, C4<1>, C4<1>;
v000001b2953493f0_0 .net "EX1_memread", 0 0, v000001b295342400_0;  alias, 1 drivers
v000001b29534a890_0 .net "EX1_opcode", 11 0, v000001b295342180_0;  alias, 1 drivers
v000001b29534b510_0 .net "EX1_rd_ind", 4 0, v000001b295343940_0;  alias, 1 drivers
v000001b29534a110_0 .net "EX1_rd_indzero", 0 0, v000001b295343da0_0;  alias, 1 drivers
v000001b29534a610_0 .net "EX2_memread", 0 0, v000001b295345100_0;  alias, 1 drivers
v000001b2953497b0_0 .net "EX2_opcode", 11 0, v000001b2953451a0_0;  alias, 1 drivers
v000001b295349f30_0 .net "EX2_rd_ind", 4 0, v000001b295345240_0;  alias, 1 drivers
v000001b29534a1b0_0 .net "EX2_rd_indzero", 0 0, v000001b295345920_0;  alias, 1 drivers
v000001b29534ac50_0 .net "ID_EX1_flush", 0 0, v000001b29534c7d0_0;  alias, 1 drivers
v000001b29534a250_0 .net "ID_EX2_flush", 0 0, v000001b29534d1d0_0;  alias, 1 drivers
v000001b29534b5b0_0 .net "ID_is_beq", 0 0, L_000001b295375780;  alias, 1 drivers
v000001b295349ad0_0 .net "ID_is_bne", 0 0, L_000001b295374d80;  alias, 1 drivers
v000001b29534b470_0 .net "ID_is_j", 0 0, L_000001b295376b80;  alias, 1 drivers
v000001b29534ad90_0 .net "ID_is_jal", 0 0, L_000001b2953767c0;  alias, 1 drivers
v000001b295349b70_0 .net "ID_is_jr", 0 0, L_000001b295375c80;  alias, 1 drivers
v000001b295349cb0_0 .net "ID_opcode", 11 0, v000001b295362aa0_0;  alias, 1 drivers
v000001b29534a4d0_0 .net "ID_rs1_ind", 4 0, v000001b295362d20_0;  alias, 1 drivers
v000001b29534a930_0 .net "ID_rs2_ind", 4 0, v000001b295362fa0_0;  alias, 1 drivers
v000001b29534a2f0_0 .net "IF_ID_flush", 0 0, v000001b29534e990_0;  alias, 1 drivers
v000001b295349710_0 .net "IF_ID_write", 0 0, v000001b29534e3f0_0;  alias, 1 drivers
v000001b29534a390_0 .net "PC_src", 2 0, L_000001b295374ec0;  alias, 1 drivers
v000001b295349490_0 .net "PFC_to_EX", 31 0, L_000001b2953762c0;  alias, 1 drivers
v000001b29534ae30_0 .net "PFC_to_IF", 31 0, L_000001b295374920;  alias, 1 drivers
v000001b29534acf0_0 .net "WB_rd_ind", 4 0, v000001b29535f800_0;  alias, 1 drivers
v000001b295349530_0 .net "Wrong_prediction", 0 0, L_000001b295384d80;  alias, 1 drivers
v000001b29534a6b0_0 .net *"_ivl_11", 0 0, L_000001b295379790;  1 drivers
v000001b29534a430_0 .net *"_ivl_13", 9 0, L_000001b295375fa0;  1 drivers
v000001b29534aed0_0 .net *"_ivl_15", 9 0, L_000001b295375000;  1 drivers
v000001b295349fd0_0 .net *"_ivl_16", 9 0, L_000001b295374060;  1 drivers
v000001b29534b650_0 .net *"_ivl_19", 9 0, L_000001b2953753c0;  1 drivers
v000001b29534a570_0 .net *"_ivl_20", 9 0, L_000001b295375a00;  1 drivers
v000001b2953492b0_0 .net *"_ivl_25", 0 0, L_000001b29537a0c0;  1 drivers
v000001b29534b790_0 .net *"_ivl_27", 0 0, L_000001b29537b160;  1 drivers
v000001b29534b6f0_0 .net *"_ivl_29", 9 0, L_000001b295375500;  1 drivers
v000001b29534b330_0 .net *"_ivl_3", 0 0, L_000001b295379e90;  1 drivers
L_000001b2953901f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001b29534af70_0 .net/2u *"_ivl_30", 9 0, L_000001b2953901f0;  1 drivers
v000001b29534b830_0 .net *"_ivl_32", 9 0, L_000001b295375820;  1 drivers
v000001b29534a750_0 .net *"_ivl_35", 9 0, L_000001b295375aa0;  1 drivers
v000001b29534a9d0_0 .net *"_ivl_37", 9 0, L_000001b295375460;  1 drivers
v000001b295349670_0 .net *"_ivl_38", 9 0, L_000001b295374420;  1 drivers
v000001b29534a7f0_0 .net *"_ivl_40", 9 0, L_000001b2953749c0;  1 drivers
L_000001b295390238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b29534b8d0_0 .net/2s *"_ivl_45", 21 0, L_000001b295390238;  1 drivers
L_000001b295390280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b29534b1f0_0 .net/2s *"_ivl_50", 21 0, L_000001b295390280;  1 drivers
v000001b2953495d0_0 .net *"_ivl_9", 0 0, L_000001b29537a130;  1 drivers
v000001b29534b970_0 .net "clk", 0 0, L_000001b2952b1d00;  alias, 1 drivers
v000001b29534a070_0 .net "forward_to_B", 31 0, L_000001b295374380;  alias, 1 drivers
v000001b29534ba10_0 .net "imm", 31 0, v000001b295348450_0;  1 drivers
v000001b295349850_0 .net "inst", 31 0, v000001b29534b290_0;  alias, 1 drivers
v000001b29534aa70_0 .net "is_branch_and_taken", 0 0, L_000001b29537b1d0;  alias, 1 drivers
v000001b29534ab10_0 .net "is_oper2_immed", 0 0, L_000001b295379c60;  alias, 1 drivers
v000001b295349350_0 .net "mem_read", 0 0, L_000001b295377b20;  alias, 1 drivers
v000001b295349c10_0 .net "mem_write", 0 0, L_000001b2953771c0;  alias, 1 drivers
v000001b2953498f0_0 .net "pc", 31 0, v000001b29534b3d0_0;  alias, 1 drivers
v000001b29534abb0_0 .net "pc_write", 0 0, v000001b29534e490_0;  alias, 1 drivers
v000001b295349990_0 .net "predicted", 0 0, L_000001b29537ade0;  1 drivers
v000001b295349a30_0 .net "predicted_to_EX", 0 0, v000001b29534c370_0;  alias, 1 drivers
v000001b29534b010_0 .net "reg_write", 0 0, L_000001b295376860;  alias, 1 drivers
v000001b295349d50_0 .net "reg_write_from_wb", 0 0, v000001b29535f940_0;  alias, 1 drivers
v000001b295349df0_0 .net "rs1", 31 0, v000001b295348770_0;  alias, 1 drivers
v000001b295349e90_0 .net "rs2", 31 0, v000001b295349170_0;  alias, 1 drivers
v000001b29534b0b0_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
v000001b29534b150_0 .net "wr_reg_data", 31 0, L_000001b295403ef0;  alias, 1 drivers
L_000001b295374380 .functor MUXZ 32, v000001b295349170_0, v000001b295348450_0, L_000001b295379c60, C4<>;
L_000001b295375fa0 .part v000001b29534b3d0_0, 0, 10;
L_000001b295375000 .part v000001b29534b290_0, 0, 10;
L_000001b295374060 .arith/sum 10, L_000001b295375fa0, L_000001b295375000;
L_000001b2953753c0 .part v000001b29534b290_0, 0, 10;
L_000001b295375a00 .functor MUXZ 10, L_000001b2953753c0, L_000001b295374060, L_000001b295379790, C4<>;
L_000001b295375500 .part v000001b29534b3d0_0, 0, 10;
L_000001b295375820 .arith/sum 10, L_000001b295375500, L_000001b2953901f0;
L_000001b295375aa0 .part v000001b29534b3d0_0, 0, 10;
L_000001b295375460 .part v000001b29534b290_0, 0, 10;
L_000001b295374420 .arith/sum 10, L_000001b295375aa0, L_000001b295375460;
L_000001b2953749c0 .functor MUXZ 10, L_000001b295374420, L_000001b295375820, L_000001b29537b160, C4<>;
L_000001b295374920 .concat8 [ 10 22 0 0], L_000001b295375a00, L_000001b295390238;
L_000001b2953762c0 .concat8 [ 10 22 0 0], L_000001b2953749c0, L_000001b295390280;
S_000001b295341240 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001b295341880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001b29534efe0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b29534f018 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b29534f050 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b29534f088 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b29534f0c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b29534f0f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b29534f130 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b29534f168 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b29534f1a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b29534f1d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b29534f210 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b29534f248 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b29534f280 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b29534f2b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b29534f2f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b29534f328 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b29534f360 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b29534f398 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b29534f3d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b29534f408 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b29534f440 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b29534f478 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b29534f4b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b29534f4e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b29534f520 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b29537a1a0 .functor OR 1, L_000001b29537ade0, L_000001b295375640, C4<0>, C4<0>;
L_000001b295379d40 .functor OR 1, L_000001b29537a1a0, L_000001b295376400, C4<0>, C4<0>;
v000001b29534bd30_0 .net "EX1_opcode", 11 0, v000001b295342180_0;  alias, 1 drivers
v000001b29534bdd0_0 .net "EX2_opcode", 11 0, v000001b2953451a0_0;  alias, 1 drivers
v000001b29534c190_0 .net "ID_opcode", 11 0, v000001b295362aa0_0;  alias, 1 drivers
v000001b29534c050_0 .net "PC_src", 2 0, L_000001b295374ec0;  alias, 1 drivers
v000001b29534ca50_0 .net "Wrong_prediction", 0 0, L_000001b295384d80;  alias, 1 drivers
L_000001b2953903e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b29534d810_0 .net/2u *"_ivl_0", 2 0, L_000001b2953903e8;  1 drivers
v000001b29534bb50_0 .net *"_ivl_10", 0 0, L_000001b295374a60;  1 drivers
L_000001b295390508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b29534def0_0 .net/2u *"_ivl_12", 2 0, L_000001b295390508;  1 drivers
L_000001b295390550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b29534ceb0_0 .net/2u *"_ivl_14", 11 0, L_000001b295390550;  1 drivers
v000001b29534e170_0 .net *"_ivl_16", 0 0, L_000001b295375640;  1 drivers
v000001b29534c870_0 .net *"_ivl_19", 0 0, L_000001b29537a1a0;  1 drivers
L_000001b295390430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001b29534be70_0 .net/2u *"_ivl_2", 11 0, L_000001b295390430;  1 drivers
L_000001b295390598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b29534e210_0 .net/2u *"_ivl_20", 11 0, L_000001b295390598;  1 drivers
v000001b29534df90_0 .net *"_ivl_22", 0 0, L_000001b295376400;  1 drivers
v000001b29534d590_0 .net *"_ivl_25", 0 0, L_000001b295379d40;  1 drivers
L_000001b2953905e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b29534d9f0_0 .net/2u *"_ivl_26", 2 0, L_000001b2953905e0;  1 drivers
L_000001b295390628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b29534db30_0 .net/2u *"_ivl_28", 2 0, L_000001b295390628;  1 drivers
v000001b29534da90_0 .net *"_ivl_30", 2 0, L_000001b295375960;  1 drivers
v000001b29534dbd0_0 .net *"_ivl_32", 2 0, L_000001b2953765e0;  1 drivers
v000001b29534d090_0 .net *"_ivl_34", 2 0, L_000001b295375b40;  1 drivers
v000001b29534de50_0 .net *"_ivl_4", 0 0, L_000001b295376360;  1 drivers
L_000001b295390478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b29534d3b0_0 .net/2u *"_ivl_6", 2 0, L_000001b295390478;  1 drivers
L_000001b2953904c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b29534c0f0_0 .net/2u *"_ivl_8", 11 0, L_000001b2953904c0;  1 drivers
v000001b29534c230_0 .net "clk", 0 0, L_000001b2952b1d00;  alias, 1 drivers
v000001b29534cff0_0 .net "predicted", 0 0, L_000001b29537ade0;  alias, 1 drivers
v000001b29534e030_0 .net "predicted_to_EX", 0 0, v000001b29534c370_0;  alias, 1 drivers
v000001b29534c410_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
v000001b29534c550_0 .net "state", 1 0, v000001b29534d130_0;  1 drivers
L_000001b295376360 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390430;
L_000001b295374a60 .cmp/eq 12, v000001b295342180_0, L_000001b2953904c0;
L_000001b295375640 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390550;
L_000001b295376400 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390598;
L_000001b295375960 .functor MUXZ 3, L_000001b295390628, L_000001b2953905e0, L_000001b295379d40, C4<>;
L_000001b2953765e0 .functor MUXZ 3, L_000001b295375960, L_000001b295390508, L_000001b295374a60, C4<>;
L_000001b295375b40 .functor MUXZ 3, L_000001b2953765e0, L_000001b295390478, L_000001b295376360, C4<>;
L_000001b295374ec0 .functor MUXZ 3, L_000001b295375b40, L_000001b2953903e8, L_000001b295384d80, C4<>;
S_000001b2953413d0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001b295341240;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001b29534f560 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b29534f598 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b29534f5d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b29534f608 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b29534f640 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b29534f678 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b29534f6b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b29534f6e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b29534f720 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b29534f758 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b29534f790 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b29534f7c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b29534f800 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b29534f838 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b29534f870 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b29534f8a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b29534f8e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b29534f918 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b29534f950 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b29534f988 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b29534f9c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b29534f9f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b29534fa30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b29534fa68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b29534faa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b29537abb0 .functor OR 1, L_000001b295376040, L_000001b295375d20, C4<0>, C4<0>;
L_000001b29537aad0 .functor OR 1, L_000001b2953755a0, L_000001b295376180, C4<0>, C4<0>;
L_000001b29537a670 .functor AND 1, L_000001b29537abb0, L_000001b29537aad0, C4<1>, C4<1>;
L_000001b29537a360 .functor NOT 1, L_000001b29537a670, C4<0>, C4<0>, C4<0>;
L_000001b29537b240 .functor OR 1, v000001b295371ae0_0, L_000001b29537a360, C4<0>, C4<0>;
L_000001b29537ade0 .functor NOT 1, L_000001b29537b240, C4<0>, C4<0>, C4<0>;
v000001b29534bbf0_0 .net "EX_opcode", 11 0, v000001b2953451a0_0;  alias, 1 drivers
v000001b29534ccd0_0 .net "ID_opcode", 11 0, v000001b295362aa0_0;  alias, 1 drivers
v000001b29534bfb0_0 .net "Wrong_prediction", 0 0, L_000001b295384d80;  alias, 1 drivers
L_000001b2953902c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b29534bab0_0 .net/2u *"_ivl_0", 11 0, L_000001b2953902c8;  1 drivers
L_000001b295390358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b29534c910_0 .net/2u *"_ivl_10", 1 0, L_000001b295390358;  1 drivers
v000001b29534cd70_0 .net *"_ivl_12", 0 0, L_000001b2953755a0;  1 drivers
L_000001b2953903a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b29534ce10_0 .net/2u *"_ivl_14", 1 0, L_000001b2953903a0;  1 drivers
v000001b29534c2d0_0 .net *"_ivl_16", 0 0, L_000001b295376180;  1 drivers
v000001b29534dc70_0 .net *"_ivl_19", 0 0, L_000001b29537aad0;  1 drivers
v000001b29534d630_0 .net *"_ivl_2", 0 0, L_000001b295376040;  1 drivers
v000001b29534e0d0_0 .net *"_ivl_21", 0 0, L_000001b29537a670;  1 drivers
v000001b29534bc90_0 .net *"_ivl_22", 0 0, L_000001b29537a360;  1 drivers
v000001b29534d6d0_0 .net *"_ivl_25", 0 0, L_000001b29537b240;  1 drivers
L_000001b295390310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b29534c4b0_0 .net/2u *"_ivl_4", 11 0, L_000001b295390310;  1 drivers
v000001b29534bf10_0 .net *"_ivl_6", 0 0, L_000001b295375d20;  1 drivers
v000001b29534c9b0_0 .net *"_ivl_9", 0 0, L_000001b29537abb0;  1 drivers
v000001b29534d8b0_0 .net "clk", 0 0, L_000001b2952b1d00;  alias, 1 drivers
v000001b29534cc30_0 .net "predicted", 0 0, L_000001b29537ade0;  alias, 1 drivers
v000001b29534c370_0 .var "predicted_to_EX", 0 0;
v000001b29534d4f0_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
v000001b29534d130_0 .var "state", 1 0;
E_000001b2952be690 .event posedge, v000001b29534d8b0_0, v000001b295332260_0;
L_000001b295376040 .cmp/eq 12, v000001b295362aa0_0, L_000001b2953902c8;
L_000001b295375d20 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390310;
L_000001b2953755a0 .cmp/eq 2, v000001b29534d130_0, L_000001b295390358;
L_000001b295376180 .cmp/eq 2, v000001b29534d130_0, L_000001b2953903a0;
S_000001b295341ba0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001b295341880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001b295359b00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b295359b38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b295359b70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b295359ba8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b295359be0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b295359c18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b295359c50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b295359c88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b295359cc0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b295359cf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b295359d30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b295359d68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b295359da0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b295359dd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b295359e10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b295359e48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b295359e80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b295359eb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b295359ef0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b295359f28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b295359f60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b295359f98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b295359fd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b29535a008 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b29535a040 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b29534cf50_0 .net "EX1_memread", 0 0, v000001b295342400_0;  alias, 1 drivers
v000001b29534ddb0_0 .net "EX1_rd_ind", 4 0, v000001b295343940_0;  alias, 1 drivers
v000001b29534c5f0_0 .net "EX1_rd_indzero", 0 0, v000001b295343da0_0;  alias, 1 drivers
v000001b29534dd10_0 .net "EX2_memread", 0 0, v000001b295345100_0;  alias, 1 drivers
v000001b29534c690_0 .net "EX2_rd_ind", 4 0, v000001b295345240_0;  alias, 1 drivers
v000001b29534c730_0 .net "EX2_rd_indzero", 0 0, v000001b295345920_0;  alias, 1 drivers
v000001b29534c7d0_0 .var "ID_EX1_flush", 0 0;
v000001b29534d1d0_0 .var "ID_EX2_flush", 0 0;
v000001b29534d270_0 .net "ID_opcode", 11 0, v000001b295362aa0_0;  alias, 1 drivers
v000001b29534d310_0 .net "ID_rs1_ind", 4 0, v000001b295362d20_0;  alias, 1 drivers
v000001b29534d450_0 .net "ID_rs2_ind", 4 0, v000001b295362fa0_0;  alias, 1 drivers
v000001b29534e3f0_0 .var "IF_ID_Write", 0 0;
v000001b29534e990_0 .var "IF_ID_flush", 0 0;
v000001b29534e490_0 .var "PC_Write", 0 0;
v000001b29534e710_0 .net "Wrong_prediction", 0 0, L_000001b295384d80;  alias, 1 drivers
E_000001b2952bdd50/0 .event anyedge, v000001b295339470_0, v000001b295342400_0, v000001b295343da0_0, v000001b295343f80_0;
E_000001b2952bdd50/1 .event anyedge, v000001b295343940_0, v000001b295342d60_0, v000001b295258e60_0, v000001b295345920_0;
E_000001b2952bdd50/2 .event anyedge, v000001b2953335c0_0, v000001b295343d00_0;
E_000001b2952bdd50 .event/or E_000001b2952bdd50/0, E_000001b2952bdd50/1, E_000001b2952bdd50/2;
S_000001b295340d90 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001b295341880;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001b29535a080 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b29535a0b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b29535a0f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b29535a128 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b29535a160 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b29535a198 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b29535a1d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b29535a208 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b29535a240 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b29535a278 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b29535a2b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b29535a2e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b29535a320 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b29535a358 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b29535a390 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b29535a3c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b29535a400 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b29535a438 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b29535a470 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b29535a4a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b29535a4e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b29535a518 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b29535a550 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b29535a588 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b29535a5c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b295379800 .functor OR 1, L_000001b2953741a0, L_000001b295374560, C4<0>, C4<0>;
L_000001b2953798e0 .functor OR 1, L_000001b295379800, L_000001b2953742e0, C4<0>, C4<0>;
L_000001b29537ad00 .functor OR 1, L_000001b2953798e0, L_000001b295374b00, C4<0>, C4<0>;
L_000001b29537a750 .functor OR 1, L_000001b29537ad00, L_000001b2953756e0, C4<0>, C4<0>;
L_000001b295379b10 .functor OR 1, L_000001b29537a750, L_000001b295374c40, C4<0>, C4<0>;
L_000001b29537ac90 .functor OR 1, L_000001b295379b10, L_000001b295374ba0, C4<0>, C4<0>;
L_000001b2953799c0 .functor OR 1, L_000001b29537ac90, L_000001b295374740, C4<0>, C4<0>;
L_000001b295379c60 .functor OR 1, L_000001b2953799c0, L_000001b295374ce0, C4<0>, C4<0>;
L_000001b295379db0 .functor OR 1, L_000001b295377760, L_000001b295378ca0, C4<0>, C4<0>;
L_000001b29537b2b0 .functor OR 1, L_000001b295379db0, L_000001b295376f40, C4<0>, C4<0>;
L_000001b295379950 .functor OR 1, L_000001b29537b2b0, L_000001b295377e40, C4<0>, C4<0>;
L_000001b29537afa0 .functor OR 1, L_000001b295379950, L_000001b2953774e0, C4<0>, C4<0>;
v000001b29534e530_0 .net "ID_opcode", 11 0, v000001b295362aa0_0;  alias, 1 drivers
L_000001b295390670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001b29534e670_0 .net/2u *"_ivl_0", 11 0, L_000001b295390670;  1 drivers
L_000001b295390700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001b29534e350_0 .net/2u *"_ivl_10", 11 0, L_000001b295390700;  1 drivers
L_000001b295390bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b29534e7b0_0 .net/2u *"_ivl_102", 11 0, L_000001b295390bc8;  1 drivers
L_000001b295390c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b29534e8f0_0 .net/2u *"_ivl_106", 11 0, L_000001b295390c10;  1 drivers
v000001b29534e5d0_0 .net *"_ivl_12", 0 0, L_000001b2953742e0;  1 drivers
v000001b29534e850_0 .net *"_ivl_15", 0 0, L_000001b2953798e0;  1 drivers
L_000001b295390748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001b29534e2b0_0 .net/2u *"_ivl_16", 11 0, L_000001b295390748;  1 drivers
v000001b295347ff0_0 .net *"_ivl_18", 0 0, L_000001b295374b00;  1 drivers
v000001b295347cd0_0 .net *"_ivl_2", 0 0, L_000001b2953741a0;  1 drivers
v000001b295347d70_0 .net *"_ivl_21", 0 0, L_000001b29537ad00;  1 drivers
L_000001b295390790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b295346ab0_0 .net/2u *"_ivl_22", 11 0, L_000001b295390790;  1 drivers
v000001b295348c70_0 .net *"_ivl_24", 0 0, L_000001b2953756e0;  1 drivers
v000001b295348590_0 .net *"_ivl_27", 0 0, L_000001b29537a750;  1 drivers
L_000001b2953907d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b2953472d0_0 .net/2u *"_ivl_28", 11 0, L_000001b2953907d8;  1 drivers
v000001b295346bf0_0 .net *"_ivl_30", 0 0, L_000001b295374c40;  1 drivers
v000001b295347e10_0 .net *"_ivl_33", 0 0, L_000001b295379b10;  1 drivers
L_000001b295390820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b2953474b0_0 .net/2u *"_ivl_34", 11 0, L_000001b295390820;  1 drivers
v000001b295346f10_0 .net *"_ivl_36", 0 0, L_000001b295374ba0;  1 drivers
v000001b295347910_0 .net *"_ivl_39", 0 0, L_000001b29537ac90;  1 drivers
L_000001b2953906b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001b2953488b0_0 .net/2u *"_ivl_4", 11 0, L_000001b2953906b8;  1 drivers
L_000001b295390868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001b295347c30_0 .net/2u *"_ivl_40", 11 0, L_000001b295390868;  1 drivers
v000001b295346c90_0 .net *"_ivl_42", 0 0, L_000001b295374740;  1 drivers
v000001b295347050_0 .net *"_ivl_45", 0 0, L_000001b2953799c0;  1 drivers
L_000001b2953908b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001b295346d30_0 .net/2u *"_ivl_46", 11 0, L_000001b2953908b0;  1 drivers
v000001b295347690_0 .net *"_ivl_48", 0 0, L_000001b295374ce0;  1 drivers
L_000001b2953908f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b295348630_0 .net/2u *"_ivl_52", 11 0, L_000001b2953908f8;  1 drivers
L_000001b295390940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b295348bd0_0 .net/2u *"_ivl_56", 11 0, L_000001b295390940;  1 drivers
v000001b295347eb0_0 .net *"_ivl_6", 0 0, L_000001b295374560;  1 drivers
L_000001b295390988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b295348db0_0 .net/2u *"_ivl_60", 11 0, L_000001b295390988;  1 drivers
L_000001b2953909d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b295347f50_0 .net/2u *"_ivl_64", 11 0, L_000001b2953909d0;  1 drivers
L_000001b295390a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b295346b50_0 .net/2u *"_ivl_68", 11 0, L_000001b295390a18;  1 drivers
L_000001b295390a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b295347b90_0 .net/2u *"_ivl_72", 11 0, L_000001b295390a60;  1 drivers
v000001b295347410_0 .net *"_ivl_74", 0 0, L_000001b295377760;  1 drivers
L_000001b295390aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b295348a90_0 .net/2u *"_ivl_76", 11 0, L_000001b295390aa8;  1 drivers
v000001b295346dd0_0 .net *"_ivl_78", 0 0, L_000001b295378ca0;  1 drivers
v000001b295346e70_0 .net *"_ivl_81", 0 0, L_000001b295379db0;  1 drivers
L_000001b295390af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b295348090_0 .net/2u *"_ivl_82", 11 0, L_000001b295390af0;  1 drivers
v000001b295348130_0 .net *"_ivl_84", 0 0, L_000001b295376f40;  1 drivers
v000001b2953479b0_0 .net *"_ivl_87", 0 0, L_000001b29537b2b0;  1 drivers
L_000001b295390b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b2953489f0_0 .net/2u *"_ivl_88", 11 0, L_000001b295390b38;  1 drivers
v000001b2953490d0_0 .net *"_ivl_9", 0 0, L_000001b295379800;  1 drivers
v000001b295348e50_0 .net *"_ivl_90", 0 0, L_000001b295377e40;  1 drivers
v000001b2953481d0_0 .net *"_ivl_93", 0 0, L_000001b295379950;  1 drivers
L_000001b295390b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b295348270_0 .net/2u *"_ivl_94", 11 0, L_000001b295390b80;  1 drivers
v000001b295346fb0_0 .net *"_ivl_96", 0 0, L_000001b2953774e0;  1 drivers
v000001b295347730_0 .net *"_ivl_99", 0 0, L_000001b29537afa0;  1 drivers
v000001b2953470f0_0 .net "is_beq", 0 0, L_000001b295375780;  alias, 1 drivers
v000001b2953477d0_0 .net "is_bne", 0 0, L_000001b295374d80;  alias, 1 drivers
v000001b295347190_0 .net "is_j", 0 0, L_000001b295376b80;  alias, 1 drivers
v000001b295347230_0 .net "is_jal", 0 0, L_000001b2953767c0;  alias, 1 drivers
v000001b295347370_0 .net "is_jr", 0 0, L_000001b295375c80;  alias, 1 drivers
v000001b295347af0_0 .net "is_oper2_immed", 0 0, L_000001b295379c60;  alias, 1 drivers
v000001b295348310_0 .net "memread", 0 0, L_000001b295377b20;  alias, 1 drivers
v000001b2953486d0_0 .net "memwrite", 0 0, L_000001b2953771c0;  alias, 1 drivers
v000001b2953483b0_0 .net "regwrite", 0 0, L_000001b295376860;  alias, 1 drivers
L_000001b2953741a0 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390670;
L_000001b295374560 .cmp/eq 12, v000001b295362aa0_0, L_000001b2953906b8;
L_000001b2953742e0 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390700;
L_000001b295374b00 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390748;
L_000001b2953756e0 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390790;
L_000001b295374c40 .cmp/eq 12, v000001b295362aa0_0, L_000001b2953907d8;
L_000001b295374ba0 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390820;
L_000001b295374740 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390868;
L_000001b295374ce0 .cmp/eq 12, v000001b295362aa0_0, L_000001b2953908b0;
L_000001b295375780 .cmp/eq 12, v000001b295362aa0_0, L_000001b2953908f8;
L_000001b295374d80 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390940;
L_000001b295375c80 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390988;
L_000001b2953767c0 .cmp/eq 12, v000001b295362aa0_0, L_000001b2953909d0;
L_000001b295376b80 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390a18;
L_000001b295377760 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390a60;
L_000001b295378ca0 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390aa8;
L_000001b295376f40 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390af0;
L_000001b295377e40 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390b38;
L_000001b2953774e0 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390b80;
L_000001b295376860 .reduce/nor L_000001b29537afa0;
L_000001b295377b20 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390bc8;
L_000001b2953771c0 .cmp/eq 12, v000001b295362aa0_0, L_000001b295390c10;
S_000001b295341d30 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001b295341880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b29535a600 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b29535a638 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b29535a670 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b29535a6a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b29535a6e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b29535a718 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b29535a750 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b29535a788 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b29535a7c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b29535a7f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b29535a830 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b29535a868 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b29535a8a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b29535a8d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b29535a910 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b29535a948 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b29535a980 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b29535a9b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b29535a9f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b29535aa28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b29535aa60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b29535aa98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b29535aad0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b29535ab08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b29535ab40 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b295348450_0 .var "Immed", 31 0;
v000001b295347550_0 .net "Inst", 31 0, v000001b29534b290_0;  alias, 1 drivers
v000001b2953475f0_0 .net "opcode", 11 0, v000001b295362aa0_0;  alias, 1 drivers
E_000001b2952bddd0 .event anyedge, v000001b295343d00_0, v000001b295347550_0;
S_000001b295341560 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001b295341880;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001b295348770_0 .var "Read_data1", 31 0;
v000001b295349170_0 .var "Read_data2", 31 0;
v000001b295348810_0 .net "Read_reg1", 4 0, v000001b295362d20_0;  alias, 1 drivers
v000001b295347a50_0 .net "Read_reg2", 4 0, v000001b295362fa0_0;  alias, 1 drivers
v000001b295348950_0 .net "Write_data", 31 0, L_000001b295403ef0;  alias, 1 drivers
v000001b295348b30_0 .net "Write_en", 0 0, v000001b29535f940_0;  alias, 1 drivers
v000001b295348d10_0 .net "Write_reg", 4 0, v000001b29535f800_0;  alias, 1 drivers
v000001b295348ef0_0 .net "clk", 0 0, L_000001b2952b1d00;  alias, 1 drivers
v000001b295348f90_0 .var/i "i", 31 0;
v000001b295349030 .array "reg_file", 0 31, 31 0;
v000001b295349210_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
E_000001b2952be810 .event posedge, v000001b29534d8b0_0;
S_000001b295340a70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001b295341560;
 .timescale 0 0;
v000001b295347870_0 .var/i "i", 31 0;
S_000001b2953416f0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b29535ab80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b29535abb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b29535abf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b29535ac28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b29535ac60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b29535ac98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b29535acd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b29535ad08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b29535ad40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b29535ad78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b29535adb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b29535ade8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b29535ae20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b29535ae58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b29535ae90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b29535aec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b29535af00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b29535af38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b29535af70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b29535afa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b29535afe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b29535b018 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b29535b050 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b29535b088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b29535b0c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b29534b290_0 .var "ID_INST", 31 0;
v000001b29534b3d0_0 .var "ID_PC", 31 0;
v000001b295362aa0_0 .var "ID_opcode", 11 0;
v000001b295362960_0 .var "ID_rd_ind", 4 0;
v000001b295362d20_0 .var "ID_rs1_ind", 4 0;
v000001b295362fa0_0 .var "ID_rs2_ind", 4 0;
v000001b295363040_0 .net "IF_FLUSH", 0 0, v000001b29534e990_0;  alias, 1 drivers
v000001b295362a00_0 .net "IF_INST", 31 0, L_000001b295379aa0;  alias, 1 drivers
v000001b295362e60_0 .net "IF_PC", 31 0, v000001b29535c740_0;  alias, 1 drivers
v000001b295362f00_0 .net "clk", 0 0, L_000001b29537a210;  1 drivers
v000001b295362be0_0 .net "if_id_Write", 0 0, v000001b29534e3f0_0;  alias, 1 drivers
v000001b295362b40_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
E_000001b2952bdf90 .event posedge, v000001b295332260_0, v000001b295362f00_0;
S_000001b29533ff80 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001b29535de60_0 .net "EX1_PFC", 31 0, L_000001b2953776c0;  alias, 1 drivers
v000001b29535f080_0 .net "EX2_PFC", 31 0, v000001b2953454c0_0;  alias, 1 drivers
v000001b2953600c0_0 .net "ID_PFC", 31 0, L_000001b295374920;  alias, 1 drivers
v000001b29535ed60_0 .net "PC_src", 2 0, L_000001b295374ec0;  alias, 1 drivers
v000001b29535ee00_0 .net "PC_write", 0 0, v000001b29534e490_0;  alias, 1 drivers
L_000001b295390088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b29535dc80_0 .net/2u *"_ivl_0", 31 0, L_000001b295390088;  1 drivers
v000001b29535fc60_0 .net "clk", 0 0, L_000001b2952b1d00;  alias, 1 drivers
v000001b29535ec20_0 .net "inst", 31 0, L_000001b295379aa0;  alias, 1 drivers
v000001b29535ef40_0 .net "inst_mem_in", 31 0, v000001b29535c740_0;  alias, 1 drivers
v000001b29535f4e0_0 .net "pc_reg_in", 31 0, L_000001b295379b80;  1 drivers
v000001b29535eea0_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
L_000001b295374f60 .arith/sum 32, v000001b29535c740_0, L_000001b295390088;
S_000001b2953402a0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001b29533ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001b295379aa0 .functor BUFZ 32, L_000001b295376680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b295362dc0_0 .net "Data_Out", 31 0, L_000001b295379aa0;  alias, 1 drivers
v000001b29535ba20 .array "InstMem", 0 1023, 31 0;
v000001b29535c6a0_0 .net *"_ivl_0", 31 0, L_000001b295376680;  1 drivers
v000001b29535b160_0 .net *"_ivl_3", 9 0, L_000001b295375320;  1 drivers
v000001b29535c560_0 .net *"_ivl_4", 11 0, L_000001b295374240;  1 drivers
L_000001b2953901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b29535d820_0 .net *"_ivl_7", 1 0, L_000001b2953901a8;  1 drivers
v000001b29535d780_0 .net "addr", 31 0, v000001b29535c740_0;  alias, 1 drivers
v000001b29535cce0_0 .net "clk", 0 0, L_000001b2952b1d00;  alias, 1 drivers
v000001b29535cf60_0 .var/i "i", 31 0;
L_000001b295376680 .array/port v000001b29535ba20, L_000001b295374240;
L_000001b295375320 .part v000001b29535c740_0, 0, 10;
L_000001b295374240 .concat [ 10 2 0 0], L_000001b295375320, L_000001b2953901a8;
S_000001b295340750 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001b29533ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b2952bde10 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001b29535d460_0 .net "DataIn", 31 0, L_000001b295379b80;  alias, 1 drivers
v000001b29535c740_0 .var "DataOut", 31 0;
v000001b29535cc40_0 .net "PC_Write", 0 0, v000001b29534e490_0;  alias, 1 drivers
v000001b29535c600_0 .net "clk", 0 0, L_000001b2952b1d00;  alias, 1 drivers
v000001b29535c1a0_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
S_000001b295340110 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001b29533ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b2952bda10 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001b2952b2710 .functor NOT 1, L_000001b2953764a0, C4<0>, C4<0>, C4<0>;
L_000001b2952b2550 .functor NOT 1, L_000001b2953758c0, C4<0>, C4<0>, C4<0>;
L_000001b2952b2780 .functor AND 1, L_000001b2952b2710, L_000001b2952b2550, C4<1>, C4<1>;
L_000001b29524eee0 .functor NOT 1, L_000001b295373f20, C4<0>, C4<0>, C4<0>;
L_000001b29524e540 .functor AND 1, L_000001b2952b2780, L_000001b29524eee0, C4<1>, C4<1>;
L_000001b29524f030 .functor AND 32, L_000001b295375dc0, L_000001b295374f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b29524e770 .functor NOT 1, L_000001b2953760e0, C4<0>, C4<0>, C4<0>;
L_000001b29537b5c0 .functor NOT 1, L_000001b295375140, C4<0>, C4<0>, C4<0>;
L_000001b29537b400 .functor AND 1, L_000001b29524e770, L_000001b29537b5c0, C4<1>, C4<1>;
L_000001b29537b390 .functor AND 1, L_000001b29537b400, L_000001b2953747e0, C4<1>, C4<1>;
L_000001b29537b630 .functor AND 32, L_000001b295374e20, L_000001b295374920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b29537b470 .functor OR 32, L_000001b29524f030, L_000001b29537b630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b29537b4e0 .functor NOT 1, L_000001b2953751e0, C4<0>, C4<0>, C4<0>;
L_000001b29537b320 .functor AND 1, L_000001b29537b4e0, L_000001b295374600, C4<1>, C4<1>;
L_000001b29537b550 .functor NOT 1, L_000001b295375280, C4<0>, C4<0>, C4<0>;
L_000001b29537aa60 .functor AND 1, L_000001b29537b320, L_000001b29537b550, C4<1>, C4<1>;
L_000001b29537b080 .functor AND 32, L_000001b2953750a0, v000001b29535c740_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295379fe0 .functor OR 32, L_000001b29537b470, L_000001b29537b080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b29537a2f0 .functor NOT 1, L_000001b2953744c0, C4<0>, C4<0>, C4<0>;
L_000001b29537ab40 .functor AND 1, L_000001b29537a2f0, L_000001b295375e60, C4<1>, C4<1>;
L_000001b295379720 .functor AND 1, L_000001b29537ab40, L_000001b295373fc0, C4<1>, C4<1>;
L_000001b295379870 .functor AND 32, L_000001b295374880, L_000001b2953776c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b29537a9f0 .functor OR 32, L_000001b295379fe0, L_000001b295379870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b295379bf0 .functor NOT 1, L_000001b295376540, C4<0>, C4<0>, C4<0>;
L_000001b295379f70 .functor AND 1, L_000001b295375f00, L_000001b295379bf0, C4<1>, C4<1>;
L_000001b29537a050 .functor NOT 1, L_000001b2953746a0, C4<0>, C4<0>, C4<0>;
L_000001b295379a30 .functor AND 1, L_000001b295379f70, L_000001b29537a050, C4<1>, C4<1>;
L_000001b295379cd0 .functor AND 32, L_000001b295376220, v000001b2953454c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295379b80 .functor OR 32, L_000001b29537a9f0, L_000001b295379cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b29535d000_0 .net *"_ivl_1", 0 0, L_000001b2953764a0;  1 drivers
v000001b29535cd80_0 .net *"_ivl_11", 0 0, L_000001b295373f20;  1 drivers
v000001b29535c7e0_0 .net *"_ivl_12", 0 0, L_000001b29524eee0;  1 drivers
v000001b29535ce20_0 .net *"_ivl_14", 0 0, L_000001b29524e540;  1 drivers
v000001b29535b200_0 .net *"_ivl_16", 31 0, L_000001b295375dc0;  1 drivers
v000001b29535b2a0_0 .net *"_ivl_18", 31 0, L_000001b29524f030;  1 drivers
v000001b29535d6e0_0 .net *"_ivl_2", 0 0, L_000001b2952b2710;  1 drivers
v000001b29535c240_0 .net *"_ivl_21", 0 0, L_000001b2953760e0;  1 drivers
v000001b29535cec0_0 .net *"_ivl_22", 0 0, L_000001b29524e770;  1 drivers
v000001b29535c2e0_0 .net *"_ivl_25", 0 0, L_000001b295375140;  1 drivers
v000001b29535b980_0 .net *"_ivl_26", 0 0, L_000001b29537b5c0;  1 drivers
v000001b29535c380_0 .net *"_ivl_28", 0 0, L_000001b29537b400;  1 drivers
v000001b29535d8c0_0 .net *"_ivl_31", 0 0, L_000001b2953747e0;  1 drivers
v000001b29535b340_0 .net *"_ivl_32", 0 0, L_000001b29537b390;  1 drivers
v000001b29535c880_0 .net *"_ivl_34", 31 0, L_000001b295374e20;  1 drivers
v000001b29535d3c0_0 .net *"_ivl_36", 31 0, L_000001b29537b630;  1 drivers
v000001b29535bfc0_0 .net *"_ivl_38", 31 0, L_000001b29537b470;  1 drivers
v000001b29535d0a0_0 .net *"_ivl_41", 0 0, L_000001b2953751e0;  1 drivers
v000001b29535c920_0 .net *"_ivl_42", 0 0, L_000001b29537b4e0;  1 drivers
v000001b29535c420_0 .net *"_ivl_45", 0 0, L_000001b295374600;  1 drivers
v000001b29535d500_0 .net *"_ivl_46", 0 0, L_000001b29537b320;  1 drivers
v000001b29535bac0_0 .net *"_ivl_49", 0 0, L_000001b295375280;  1 drivers
v000001b29535d140_0 .net *"_ivl_5", 0 0, L_000001b2953758c0;  1 drivers
v000001b29535b3e0_0 .net *"_ivl_50", 0 0, L_000001b29537b550;  1 drivers
v000001b29535c4c0_0 .net *"_ivl_52", 0 0, L_000001b29537aa60;  1 drivers
v000001b29535c9c0_0 .net *"_ivl_54", 31 0, L_000001b2953750a0;  1 drivers
v000001b29535d5a0_0 .net *"_ivl_56", 31 0, L_000001b29537b080;  1 drivers
v000001b29535c060_0 .net *"_ivl_58", 31 0, L_000001b295379fe0;  1 drivers
v000001b29535b480_0 .net *"_ivl_6", 0 0, L_000001b2952b2550;  1 drivers
v000001b29535d1e0_0 .net *"_ivl_61", 0 0, L_000001b2953744c0;  1 drivers
v000001b29535cba0_0 .net *"_ivl_62", 0 0, L_000001b29537a2f0;  1 drivers
v000001b29535b520_0 .net *"_ivl_65", 0 0, L_000001b295375e60;  1 drivers
v000001b29535bd40_0 .net *"_ivl_66", 0 0, L_000001b29537ab40;  1 drivers
v000001b29535d280_0 .net *"_ivl_69", 0 0, L_000001b295373fc0;  1 drivers
v000001b29535d320_0 .net *"_ivl_70", 0 0, L_000001b295379720;  1 drivers
v000001b29535ca60_0 .net *"_ivl_72", 31 0, L_000001b295374880;  1 drivers
v000001b29535cb00_0 .net *"_ivl_74", 31 0, L_000001b295379870;  1 drivers
v000001b29535c100_0 .net *"_ivl_76", 31 0, L_000001b29537a9f0;  1 drivers
v000001b29535d640_0 .net *"_ivl_79", 0 0, L_000001b295375f00;  1 drivers
v000001b29535bb60_0 .net *"_ivl_8", 0 0, L_000001b2952b2780;  1 drivers
v000001b29535b5c0_0 .net *"_ivl_81", 0 0, L_000001b295376540;  1 drivers
v000001b29535b660_0 .net *"_ivl_82", 0 0, L_000001b295379bf0;  1 drivers
v000001b29535bc00_0 .net *"_ivl_84", 0 0, L_000001b295379f70;  1 drivers
v000001b29535bca0_0 .net *"_ivl_87", 0 0, L_000001b2953746a0;  1 drivers
v000001b29535b700_0 .net *"_ivl_88", 0 0, L_000001b29537a050;  1 drivers
v000001b29535b7a0_0 .net *"_ivl_90", 0 0, L_000001b295379a30;  1 drivers
v000001b29535b840_0 .net *"_ivl_92", 31 0, L_000001b295376220;  1 drivers
v000001b29535b8e0_0 .net *"_ivl_94", 31 0, L_000001b295379cd0;  1 drivers
v000001b29535bde0_0 .net "ina", 31 0, L_000001b295374f60;  1 drivers
v000001b29535be80_0 .net "inb", 31 0, L_000001b295374920;  alias, 1 drivers
v000001b29535bf20_0 .net "inc", 31 0, v000001b29535c740_0;  alias, 1 drivers
v000001b29535e680_0 .net "ind", 31 0, L_000001b2953776c0;  alias, 1 drivers
v000001b29535f9e0_0 .net "ine", 31 0, v000001b2953454c0_0;  alias, 1 drivers
L_000001b2953900d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b29535da00_0 .net "inf", 31 0, L_000001b2953900d0;  1 drivers
L_000001b295390118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b29535fbc0_0 .net "ing", 31 0, L_000001b295390118;  1 drivers
L_000001b295390160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b29535f440_0 .net "inh", 31 0, L_000001b295390160;  1 drivers
v000001b29535e220_0 .net "out", 31 0, L_000001b295379b80;  alias, 1 drivers
v000001b29535d960_0 .net "sel", 2 0, L_000001b295374ec0;  alias, 1 drivers
L_000001b2953764a0 .part L_000001b295374ec0, 2, 1;
L_000001b2953758c0 .part L_000001b295374ec0, 1, 1;
L_000001b295373f20 .part L_000001b295374ec0, 0, 1;
LS_000001b295375dc0_0_0 .concat [ 1 1 1 1], L_000001b29524e540, L_000001b29524e540, L_000001b29524e540, L_000001b29524e540;
LS_000001b295375dc0_0_4 .concat [ 1 1 1 1], L_000001b29524e540, L_000001b29524e540, L_000001b29524e540, L_000001b29524e540;
LS_000001b295375dc0_0_8 .concat [ 1 1 1 1], L_000001b29524e540, L_000001b29524e540, L_000001b29524e540, L_000001b29524e540;
LS_000001b295375dc0_0_12 .concat [ 1 1 1 1], L_000001b29524e540, L_000001b29524e540, L_000001b29524e540, L_000001b29524e540;
LS_000001b295375dc0_0_16 .concat [ 1 1 1 1], L_000001b29524e540, L_000001b29524e540, L_000001b29524e540, L_000001b29524e540;
LS_000001b295375dc0_0_20 .concat [ 1 1 1 1], L_000001b29524e540, L_000001b29524e540, L_000001b29524e540, L_000001b29524e540;
LS_000001b295375dc0_0_24 .concat [ 1 1 1 1], L_000001b29524e540, L_000001b29524e540, L_000001b29524e540, L_000001b29524e540;
LS_000001b295375dc0_0_28 .concat [ 1 1 1 1], L_000001b29524e540, L_000001b29524e540, L_000001b29524e540, L_000001b29524e540;
LS_000001b295375dc0_1_0 .concat [ 4 4 4 4], LS_000001b295375dc0_0_0, LS_000001b295375dc0_0_4, LS_000001b295375dc0_0_8, LS_000001b295375dc0_0_12;
LS_000001b295375dc0_1_4 .concat [ 4 4 4 4], LS_000001b295375dc0_0_16, LS_000001b295375dc0_0_20, LS_000001b295375dc0_0_24, LS_000001b295375dc0_0_28;
L_000001b295375dc0 .concat [ 16 16 0 0], LS_000001b295375dc0_1_0, LS_000001b295375dc0_1_4;
L_000001b2953760e0 .part L_000001b295374ec0, 2, 1;
L_000001b295375140 .part L_000001b295374ec0, 1, 1;
L_000001b2953747e0 .part L_000001b295374ec0, 0, 1;
LS_000001b295374e20_0_0 .concat [ 1 1 1 1], L_000001b29537b390, L_000001b29537b390, L_000001b29537b390, L_000001b29537b390;
LS_000001b295374e20_0_4 .concat [ 1 1 1 1], L_000001b29537b390, L_000001b29537b390, L_000001b29537b390, L_000001b29537b390;
LS_000001b295374e20_0_8 .concat [ 1 1 1 1], L_000001b29537b390, L_000001b29537b390, L_000001b29537b390, L_000001b29537b390;
LS_000001b295374e20_0_12 .concat [ 1 1 1 1], L_000001b29537b390, L_000001b29537b390, L_000001b29537b390, L_000001b29537b390;
LS_000001b295374e20_0_16 .concat [ 1 1 1 1], L_000001b29537b390, L_000001b29537b390, L_000001b29537b390, L_000001b29537b390;
LS_000001b295374e20_0_20 .concat [ 1 1 1 1], L_000001b29537b390, L_000001b29537b390, L_000001b29537b390, L_000001b29537b390;
LS_000001b295374e20_0_24 .concat [ 1 1 1 1], L_000001b29537b390, L_000001b29537b390, L_000001b29537b390, L_000001b29537b390;
LS_000001b295374e20_0_28 .concat [ 1 1 1 1], L_000001b29537b390, L_000001b29537b390, L_000001b29537b390, L_000001b29537b390;
LS_000001b295374e20_1_0 .concat [ 4 4 4 4], LS_000001b295374e20_0_0, LS_000001b295374e20_0_4, LS_000001b295374e20_0_8, LS_000001b295374e20_0_12;
LS_000001b295374e20_1_4 .concat [ 4 4 4 4], LS_000001b295374e20_0_16, LS_000001b295374e20_0_20, LS_000001b295374e20_0_24, LS_000001b295374e20_0_28;
L_000001b295374e20 .concat [ 16 16 0 0], LS_000001b295374e20_1_0, LS_000001b295374e20_1_4;
L_000001b2953751e0 .part L_000001b295374ec0, 2, 1;
L_000001b295374600 .part L_000001b295374ec0, 1, 1;
L_000001b295375280 .part L_000001b295374ec0, 0, 1;
LS_000001b2953750a0_0_0 .concat [ 1 1 1 1], L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60;
LS_000001b2953750a0_0_4 .concat [ 1 1 1 1], L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60;
LS_000001b2953750a0_0_8 .concat [ 1 1 1 1], L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60;
LS_000001b2953750a0_0_12 .concat [ 1 1 1 1], L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60;
LS_000001b2953750a0_0_16 .concat [ 1 1 1 1], L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60;
LS_000001b2953750a0_0_20 .concat [ 1 1 1 1], L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60;
LS_000001b2953750a0_0_24 .concat [ 1 1 1 1], L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60;
LS_000001b2953750a0_0_28 .concat [ 1 1 1 1], L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60, L_000001b29537aa60;
LS_000001b2953750a0_1_0 .concat [ 4 4 4 4], LS_000001b2953750a0_0_0, LS_000001b2953750a0_0_4, LS_000001b2953750a0_0_8, LS_000001b2953750a0_0_12;
LS_000001b2953750a0_1_4 .concat [ 4 4 4 4], LS_000001b2953750a0_0_16, LS_000001b2953750a0_0_20, LS_000001b2953750a0_0_24, LS_000001b2953750a0_0_28;
L_000001b2953750a0 .concat [ 16 16 0 0], LS_000001b2953750a0_1_0, LS_000001b2953750a0_1_4;
L_000001b2953744c0 .part L_000001b295374ec0, 2, 1;
L_000001b295375e60 .part L_000001b295374ec0, 1, 1;
L_000001b295373fc0 .part L_000001b295374ec0, 0, 1;
LS_000001b295374880_0_0 .concat [ 1 1 1 1], L_000001b295379720, L_000001b295379720, L_000001b295379720, L_000001b295379720;
LS_000001b295374880_0_4 .concat [ 1 1 1 1], L_000001b295379720, L_000001b295379720, L_000001b295379720, L_000001b295379720;
LS_000001b295374880_0_8 .concat [ 1 1 1 1], L_000001b295379720, L_000001b295379720, L_000001b295379720, L_000001b295379720;
LS_000001b295374880_0_12 .concat [ 1 1 1 1], L_000001b295379720, L_000001b295379720, L_000001b295379720, L_000001b295379720;
LS_000001b295374880_0_16 .concat [ 1 1 1 1], L_000001b295379720, L_000001b295379720, L_000001b295379720, L_000001b295379720;
LS_000001b295374880_0_20 .concat [ 1 1 1 1], L_000001b295379720, L_000001b295379720, L_000001b295379720, L_000001b295379720;
LS_000001b295374880_0_24 .concat [ 1 1 1 1], L_000001b295379720, L_000001b295379720, L_000001b295379720, L_000001b295379720;
LS_000001b295374880_0_28 .concat [ 1 1 1 1], L_000001b295379720, L_000001b295379720, L_000001b295379720, L_000001b295379720;
LS_000001b295374880_1_0 .concat [ 4 4 4 4], LS_000001b295374880_0_0, LS_000001b295374880_0_4, LS_000001b295374880_0_8, LS_000001b295374880_0_12;
LS_000001b295374880_1_4 .concat [ 4 4 4 4], LS_000001b295374880_0_16, LS_000001b295374880_0_20, LS_000001b295374880_0_24, LS_000001b295374880_0_28;
L_000001b295374880 .concat [ 16 16 0 0], LS_000001b295374880_1_0, LS_000001b295374880_1_4;
L_000001b295375f00 .part L_000001b295374ec0, 2, 1;
L_000001b295376540 .part L_000001b295374ec0, 1, 1;
L_000001b2953746a0 .part L_000001b295374ec0, 0, 1;
LS_000001b295376220_0_0 .concat [ 1 1 1 1], L_000001b295379a30, L_000001b295379a30, L_000001b295379a30, L_000001b295379a30;
LS_000001b295376220_0_4 .concat [ 1 1 1 1], L_000001b295379a30, L_000001b295379a30, L_000001b295379a30, L_000001b295379a30;
LS_000001b295376220_0_8 .concat [ 1 1 1 1], L_000001b295379a30, L_000001b295379a30, L_000001b295379a30, L_000001b295379a30;
LS_000001b295376220_0_12 .concat [ 1 1 1 1], L_000001b295379a30, L_000001b295379a30, L_000001b295379a30, L_000001b295379a30;
LS_000001b295376220_0_16 .concat [ 1 1 1 1], L_000001b295379a30, L_000001b295379a30, L_000001b295379a30, L_000001b295379a30;
LS_000001b295376220_0_20 .concat [ 1 1 1 1], L_000001b295379a30, L_000001b295379a30, L_000001b295379a30, L_000001b295379a30;
LS_000001b295376220_0_24 .concat [ 1 1 1 1], L_000001b295379a30, L_000001b295379a30, L_000001b295379a30, L_000001b295379a30;
LS_000001b295376220_0_28 .concat [ 1 1 1 1], L_000001b295379a30, L_000001b295379a30, L_000001b295379a30, L_000001b295379a30;
LS_000001b295376220_1_0 .concat [ 4 4 4 4], LS_000001b295376220_0_0, LS_000001b295376220_0_4, LS_000001b295376220_0_8, LS_000001b295376220_0_12;
LS_000001b295376220_1_4 .concat [ 4 4 4 4], LS_000001b295376220_0_16, LS_000001b295376220_0_20, LS_000001b295376220_0_24, LS_000001b295376220_0_28;
L_000001b295376220 .concat [ 16 16 0 0], LS_000001b295376220_1_0, LS_000001b295376220_1_4;
S_000001b295340430 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001b29535fd00_0 .net "Write_Data", 31 0, v000001b2953344c0_0;  alias, 1 drivers
v000001b29535f120_0 .net "addr", 31 0, v000001b2953326c0_0;  alias, 1 drivers
v000001b29535daa0_0 .net "clk", 0 0, L_000001b2952b1d00;  alias, 1 drivers
v000001b29535db40_0 .net "mem_out", 31 0, v000001b29535efe0_0;  alias, 1 drivers
v000001b29535f1c0_0 .net "mem_read", 0 0, v000001b2953321c0_0;  alias, 1 drivers
v000001b29535ddc0_0 .net "mem_write", 0 0, v000001b295333660_0;  alias, 1 drivers
S_000001b2953408e0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001b295340430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001b29535e7c0 .array "DataMem", 1023 0, 31 0;
v000001b29535f580_0 .net "Data_In", 31 0, v000001b2953344c0_0;  alias, 1 drivers
v000001b29535efe0_0 .var "Data_Out", 31 0;
v000001b29535e900_0 .net "Write_en", 0 0, v000001b295333660_0;  alias, 1 drivers
v000001b29535e5e0_0 .net "addr", 31 0, v000001b2953326c0_0;  alias, 1 drivers
v000001b29535f620_0 .net "clk", 0 0, L_000001b2952b1d00;  alias, 1 drivers
v000001b29535e720_0 .var/i "i", 31 0;
S_000001b295340c00 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001b29536d130 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b29536d168 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b29536d1a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b29536d1d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b29536d210 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b29536d248 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b29536d280 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b29536d2b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b29536d2f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b29536d328 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b29536d360 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b29536d398 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b29536d3d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b29536d408 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b29536d440 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b29536d478 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b29536d4b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b29536d4e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b29536d520 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b29536d558 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b29536d590 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b29536d5c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b29536d600 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b29536d638 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b29536d670 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b29535dbe0_0 .net "MEM_ALU_OUT", 31 0, v000001b2953326c0_0;  alias, 1 drivers
v000001b29535e860_0 .net "MEM_Data_mem_out", 31 0, v000001b29535efe0_0;  alias, 1 drivers
v000001b29535f6c0_0 .net "MEM_memread", 0 0, v000001b2953321c0_0;  alias, 1 drivers
v000001b29535e9a0_0 .net "MEM_opcode", 11 0, v000001b295332c60_0;  alias, 1 drivers
v000001b29535f760_0 .net "MEM_rd_ind", 4 0, v000001b295333700_0;  alias, 1 drivers
v000001b29535dd20_0 .net "MEM_rd_indzero", 0 0, v000001b295332f80_0;  alias, 1 drivers
v000001b29535e040_0 .net "MEM_regwrite", 0 0, v000001b295334240_0;  alias, 1 drivers
v000001b29535df00_0 .var "WB_ALU_OUT", 31 0;
v000001b29535fee0_0 .var "WB_Data_mem_out", 31 0;
v000001b29535f260_0 .var "WB_memread", 0 0;
v000001b29535f800_0 .var "WB_rd_ind", 4 0;
v000001b29535f300_0 .var "WB_rd_indzero", 0 0;
v000001b29535f940_0 .var "WB_regwrite", 0 0;
v000001b29535e180_0 .net "clk", 0 0, L_000001b295384bc0;  1 drivers
v000001b295360020_0 .var "hlt", 0 0;
v000001b29535f3a0_0 .net "rst", 0 0, v000001b295371ae0_0;  alias, 1 drivers
E_000001b2952bdfd0 .event posedge, v000001b295332260_0, v000001b29535e180_0;
S_000001b295340f20 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001b295089f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001b295384ca0 .functor AND 32, v000001b29535fee0_0, L_000001b2953f1750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295384c30 .functor NOT 1, v000001b29535f260_0, C4<0>, C4<0>, C4<0>;
L_000001b295384d10 .functor AND 32, v000001b29535df00_0, L_000001b2953f19d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b295403ef0 .functor OR 32, L_000001b295384ca0, L_000001b295384d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b29535f8a0_0 .net "Write_Data_RegFile", 31 0, L_000001b295403ef0;  alias, 1 drivers
v000001b29535eb80_0 .net *"_ivl_0", 31 0, L_000001b2953f1750;  1 drivers
v000001b29535dfa0_0 .net *"_ivl_2", 31 0, L_000001b295384ca0;  1 drivers
v000001b29535e2c0_0 .net *"_ivl_4", 0 0, L_000001b295384c30;  1 drivers
v000001b29535e360_0 .net *"_ivl_6", 31 0, L_000001b2953f19d0;  1 drivers
v000001b29535ecc0_0 .net *"_ivl_8", 31 0, L_000001b295384d10;  1 drivers
v000001b29535fa80_0 .net "alu_out", 31 0, v000001b29535df00_0;  alias, 1 drivers
v000001b29535fda0_0 .net "mem_out", 31 0, v000001b29535fee0_0;  alias, 1 drivers
v000001b29535ea40_0 .net "mem_read", 0 0, v000001b29535f260_0;  alias, 1 drivers
LS_000001b2953f1750_0_0 .concat [ 1 1 1 1], v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0;
LS_000001b2953f1750_0_4 .concat [ 1 1 1 1], v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0;
LS_000001b2953f1750_0_8 .concat [ 1 1 1 1], v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0;
LS_000001b2953f1750_0_12 .concat [ 1 1 1 1], v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0;
LS_000001b2953f1750_0_16 .concat [ 1 1 1 1], v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0;
LS_000001b2953f1750_0_20 .concat [ 1 1 1 1], v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0;
LS_000001b2953f1750_0_24 .concat [ 1 1 1 1], v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0;
LS_000001b2953f1750_0_28 .concat [ 1 1 1 1], v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0, v000001b29535f260_0;
LS_000001b2953f1750_1_0 .concat [ 4 4 4 4], LS_000001b2953f1750_0_0, LS_000001b2953f1750_0_4, LS_000001b2953f1750_0_8, LS_000001b2953f1750_0_12;
LS_000001b2953f1750_1_4 .concat [ 4 4 4 4], LS_000001b2953f1750_0_16, LS_000001b2953f1750_0_20, LS_000001b2953f1750_0_24, LS_000001b2953f1750_0_28;
L_000001b2953f1750 .concat [ 16 16 0 0], LS_000001b2953f1750_1_0, LS_000001b2953f1750_1_4;
LS_000001b2953f19d0_0_0 .concat [ 1 1 1 1], L_000001b295384c30, L_000001b295384c30, L_000001b295384c30, L_000001b295384c30;
LS_000001b2953f19d0_0_4 .concat [ 1 1 1 1], L_000001b295384c30, L_000001b295384c30, L_000001b295384c30, L_000001b295384c30;
LS_000001b2953f19d0_0_8 .concat [ 1 1 1 1], L_000001b295384c30, L_000001b295384c30, L_000001b295384c30, L_000001b295384c30;
LS_000001b2953f19d0_0_12 .concat [ 1 1 1 1], L_000001b295384c30, L_000001b295384c30, L_000001b295384c30, L_000001b295384c30;
LS_000001b2953f19d0_0_16 .concat [ 1 1 1 1], L_000001b295384c30, L_000001b295384c30, L_000001b295384c30, L_000001b295384c30;
LS_000001b2953f19d0_0_20 .concat [ 1 1 1 1], L_000001b295384c30, L_000001b295384c30, L_000001b295384c30, L_000001b295384c30;
LS_000001b2953f19d0_0_24 .concat [ 1 1 1 1], L_000001b295384c30, L_000001b295384c30, L_000001b295384c30, L_000001b295384c30;
LS_000001b2953f19d0_0_28 .concat [ 1 1 1 1], L_000001b295384c30, L_000001b295384c30, L_000001b295384c30, L_000001b295384c30;
LS_000001b2953f19d0_1_0 .concat [ 4 4 4 4], LS_000001b2953f19d0_0_0, LS_000001b2953f19d0_0_4, LS_000001b2953f19d0_0_8, LS_000001b2953f19d0_0_12;
LS_000001b2953f19d0_1_4 .concat [ 4 4 4 4], LS_000001b2953f19d0_0_16, LS_000001b2953f19d0_0_20, LS_000001b2953f19d0_0_24, LS_000001b2953f19d0_0_28;
L_000001b2953f19d0 .concat [ 16 16 0 0], LS_000001b2953f19d0_1_0, LS_000001b2953f19d0_1_4;
    .scope S_000001b295340750;
T_0 ;
    %wait E_000001b2952be690;
    %load/vec4 v000001b29535c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b29535c740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b29535cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001b29535d460_0;
    %assign/vec4 v000001b29535c740_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b2953402a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b29535cf60_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b29535cf60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b29535cf60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %load/vec4 v000001b29535cf60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b29535cf60_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535ba20, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001b2953416f0;
T_2 ;
    %wait E_000001b2952bdf90;
    %load/vec4 v000001b295362b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b29534b3d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b29534b290_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295362960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295362fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295362d20_0, 0;
    %assign/vec4 v000001b295362aa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b295362be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001b295363040_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b29534b3d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b29534b290_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295362960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295362fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295362d20_0, 0;
    %assign/vec4 v000001b295362aa0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b295362be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b295362a00_0;
    %assign/vec4 v000001b29534b290_0, 0;
    %load/vec4 v000001b295362e60_0;
    %assign/vec4 v000001b29534b3d0_0, 0;
    %load/vec4 v000001b295362a00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b295362fa0_0, 0;
    %load/vec4 v000001b295362a00_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b295362aa0_0, 4, 5;
    %load/vec4 v000001b295362a00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001b295362a00_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b295362aa0_0, 4, 5;
    %load/vec4 v000001b295362a00_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b295362a00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b295362a00_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b295362a00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001b295362a00_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001b295362a00_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001b295362d20_0, 0;
    %load/vec4 v000001b295362a00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001b295362a00_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b295362960_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b295362a00_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b295362960_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b295362a00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b295362960_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b295341560;
T_3 ;
    %wait E_000001b2952be690;
    %load/vec4 v000001b295349210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b295348f90_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b295348f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b295348f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b295349030, 0, 4;
    %load/vec4 v000001b295348f90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b295348f90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b295348d10_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001b295348b30_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001b295348950_0;
    %load/vec4 v000001b295348d10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b295349030, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b295349030, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b295341560;
T_4 ;
    %wait E_000001b2952be810;
    %load/vec4 v000001b295348d10_0;
    %load/vec4 v000001b295348810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001b295348d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b295348b30_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b295348950_0;
    %assign/vec4 v000001b295348770_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b295348810_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b295349030, 4;
    %assign/vec4 v000001b295348770_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b295341560;
T_5 ;
    %wait E_000001b2952be810;
    %load/vec4 v000001b295348d10_0;
    %load/vec4 v000001b295347a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001b295348d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b295348b30_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b295348950_0;
    %assign/vec4 v000001b295349170_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b295347a50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b295349030, 4;
    %assign/vec4 v000001b295349170_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b295341560;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001b295340a70;
    %jmp t_0;
    .scope S_000001b295340a70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b295347870_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b295347870_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b295347870_0;
    %ix/getv/s 4, v000001b295347870_0;
    %load/vec4a v000001b295349030, 4;
    %ix/getv/s 4, v000001b295347870_0;
    %load/vec4a v000001b295349030, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b295347870_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b295347870_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b295341560;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b295341d30;
T_7 ;
    %wait E_000001b2952bddd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b295348450_0, 0, 32;
    %load/vec4 v000001b2953475f0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b2953475f0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b295347550_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b295348450_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b2953475f0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b2953475f0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b2953475f0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b295347550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b295348450_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001b295347550_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b295347550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b295348450_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b2953413d0;
T_8 ;
    %wait E_000001b2952be690;
    %load/vec4 v000001b29534d4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b29534d130_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b29534bbf0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b29534bbf0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b29534d130_0;
    %load/vec4 v000001b29534bfb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b29534d130_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b29534d130_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b29534d130_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b29534d130_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b29534d130_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b29534d130_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b2953413d0;
T_9 ;
    %wait E_000001b2952be690;
    %load/vec4 v000001b29534d4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534c370_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b29534cc30_0;
    %assign/vec4 v000001b29534c370_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b295341ba0;
T_10 ;
    %wait E_000001b2952bdd50;
    %load/vec4 v000001b29534e710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b29534e490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b29534e3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534e990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b29534c7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b29534d1d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b29534cf50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001b29534c5f0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001b29534d310_0;
    %load/vec4 v000001b29534ddb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001b29534d450_0;
    %load/vec4 v000001b29534ddb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001b29534dd10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001b29534c730_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001b29534d310_0;
    %load/vec4 v000001b29534c690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001b29534d450_0;
    %load/vec4 v000001b29534c690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534e490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534e3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534e990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b29534c7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534d1d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001b29534d270_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534e490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b29534e3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b29534e990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534c7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534d1d0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b29534e490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b29534e3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534e990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534c7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b29534d1d0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b2953405c0;
T_11 ;
    %wait E_000001b2952bcc10;
    %load/vec4 v000001b295342f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b295343da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295343080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295343800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953438a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295342860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295344200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953420e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953445c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295343760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953443e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295342400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953439e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295342ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295342540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b2953433a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295343940_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b2953422c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295342a40_0, 0;
    %assign/vec4 v000001b295342180_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b2953442a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001b295343d00_0;
    %assign/vec4 v000001b295342180_0, 0;
    %load/vec4 v000001b295343f80_0;
    %assign/vec4 v000001b295342a40_0, 0;
    %load/vec4 v000001b295342d60_0;
    %assign/vec4 v000001b2953422c0_0, 0;
    %load/vec4 v000001b295343ee0_0;
    %assign/vec4 v000001b295343940_0, 0;
    %load/vec4 v000001b295342680_0;
    %assign/vec4 v000001b2953433a0_0, 0;
    %load/vec4 v000001b295342b80_0;
    %assign/vec4 v000001b295342540_0, 0;
    %load/vec4 v000001b295342c20_0;
    %assign/vec4 v000001b295342ae0_0, 0;
    %load/vec4 v000001b2953429a0_0;
    %assign/vec4 v000001b2953439e0_0, 0;
    %load/vec4 v000001b295342360_0;
    %assign/vec4 v000001b295342400_0, 0;
    %load/vec4 v000001b2953427c0_0;
    %assign/vec4 v000001b2953443e0_0, 0;
    %load/vec4 v000001b295342720_0;
    %assign/vec4 v000001b295343760_0, 0;
    %load/vec4 v000001b295342900_0;
    %assign/vec4 v000001b2953445c0_0, 0;
    %load/vec4 v000001b295343c60_0;
    %assign/vec4 v000001b2953420e0_0, 0;
    %load/vec4 v000001b295343b20_0;
    %assign/vec4 v000001b295344200_0, 0;
    %load/vec4 v000001b295344480_0;
    %assign/vec4 v000001b295342860_0, 0;
    %load/vec4 v000001b295342220_0;
    %assign/vec4 v000001b2953438a0_0, 0;
    %load/vec4 v000001b295343bc0_0;
    %assign/vec4 v000001b295343800_0, 0;
    %load/vec4 v000001b295343a80_0;
    %assign/vec4 v000001b295343080_0, 0;
    %load/vec4 v000001b295344340_0;
    %assign/vec4 v000001b295343da0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b295343da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295343080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295343800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953438a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295342860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295344200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953420e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953445c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295343760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953443e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295342400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953439e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295342ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295342540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b2953433a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295343940_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b2953422c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295342a40_0, 0;
    %assign/vec4 v000001b295342180_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b2953410b0;
T_12 ;
    %wait E_000001b2952bd890;
    %load/vec4 v000001b29534d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b295345920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b2953454c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295344f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295344fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953448e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953452e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295344a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953456a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295344840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295345ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295345100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953459c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295345c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295345a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b2953457e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295345240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295345ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295345b00_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b2953451a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295344e80_0, 0;
    %assign/vec4 v000001b295344ac0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b29534caf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b295344160_0;
    %assign/vec4 v000001b295344ac0_0, 0;
    %load/vec4 v000001b295344520_0;
    %assign/vec4 v000001b295344e80_0, 0;
    %load/vec4 v000001b295345e20_0;
    %assign/vec4 v000001b2953451a0_0, 0;
    %load/vec4 v000001b295345380_0;
    %assign/vec4 v000001b295345b00_0, 0;
    %load/vec4 v000001b295345060_0;
    %assign/vec4 v000001b295345ba0_0, 0;
    %load/vec4 v000001b295345880_0;
    %assign/vec4 v000001b295345240_0, 0;
    %load/vec4 v000001b295342e00_0;
    %assign/vec4 v000001b2953457e0_0, 0;
    %load/vec4 v000001b295344de0_0;
    %assign/vec4 v000001b295345a60_0, 0;
    %load/vec4 v000001b295345600_0;
    %assign/vec4 v000001b295345c40_0, 0;
    %load/vec4 v000001b295345420_0;
    %assign/vec4 v000001b2953459c0_0, 0;
    %load/vec4 v000001b295344c00_0;
    %assign/vec4 v000001b295345100_0, 0;
    %load/vec4 v000001b295344980_0;
    %assign/vec4 v000001b295345ce0_0, 0;
    %load/vec4 v000001b295345740_0;
    %assign/vec4 v000001b295344840_0, 0;
    %load/vec4 v000001b295344b60_0;
    %assign/vec4 v000001b2953456a0_0, 0;
    %load/vec4 v000001b295345d80_0;
    %assign/vec4 v000001b295344a20_0, 0;
    %load/vec4 v000001b295344ca0_0;
    %assign/vec4 v000001b2953452e0_0, 0;
    %load/vec4 v000001b295344d40_0;
    %assign/vec4 v000001b2953448e0_0, 0;
    %load/vec4 v000001b295345560_0;
    %assign/vec4 v000001b295344fc0_0, 0;
    %load/vec4 v000001b295343120_0;
    %assign/vec4 v000001b295344f20_0, 0;
    %load/vec4 v000001b295342ea0_0;
    %assign/vec4 v000001b2953454c0_0, 0;
    %load/vec4 v000001b2953447a0_0;
    %assign/vec4 v000001b295345920_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b295345920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b2953454c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295344f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295344fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953448e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953452e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295344a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953456a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295344840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295345ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295345100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953459c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295345c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295345a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b2953457e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295345240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295345ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295345b00_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b2953451a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b295344e80_0, 0;
    %assign/vec4 v000001b295344ac0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b2950c0140;
T_13 ;
    %wait E_000001b2952bd3d0;
    %load/vec4 v000001b295337030_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b2953361d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b295079c30;
T_14 ;
    %wait E_000001b2952bca50;
    %load/vec4 v000001b2953381b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001b295336ef0_0;
    %pad/u 33;
    %load/vec4 v000001b295337f30_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001b295338930_0, 0;
    %assign/vec4 v000001b2953382f0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001b295336ef0_0;
    %pad/u 33;
    %load/vec4 v000001b295337f30_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001b295338930_0, 0;
    %assign/vec4 v000001b2953382f0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001b295336ef0_0;
    %pad/u 33;
    %load/vec4 v000001b295337f30_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001b295338930_0, 0;
    %assign/vec4 v000001b2953382f0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001b295336ef0_0;
    %pad/u 33;
    %load/vec4 v000001b295337f30_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001b295338930_0, 0;
    %assign/vec4 v000001b2953382f0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001b295336ef0_0;
    %pad/u 33;
    %load/vec4 v000001b295337f30_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001b295338930_0, 0;
    %assign/vec4 v000001b2953382f0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001b295336ef0_0;
    %pad/u 33;
    %load/vec4 v000001b295337f30_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001b295338930_0, 0;
    %assign/vec4 v000001b2953382f0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001b295337f30_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001b2953382f0_0;
    %load/vec4 v000001b295337f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b295336ef0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b295337f30_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b295337f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001b2953382f0_0, 0;
    %load/vec4 v000001b295336ef0_0;
    %ix/getv 4, v000001b295337f30_0;
    %shiftl 4;
    %assign/vec4 v000001b295338930_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001b295337f30_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001b2953382f0_0;
    %load/vec4 v000001b295337f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b295336ef0_0;
    %load/vec4 v000001b295337f30_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b295337f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001b2953382f0_0, 0;
    %load/vec4 v000001b295336ef0_0;
    %ix/getv 4, v000001b295337f30_0;
    %shiftr 4;
    %assign/vec4 v000001b295338930_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2953382f0_0, 0;
    %load/vec4 v000001b295336ef0_0;
    %load/vec4 v000001b295337f30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001b295338930_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2953382f0_0, 0;
    %load/vec4 v000001b295337f30_0;
    %load/vec4 v000001b295336ef0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001b295338930_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b2950561c0;
T_15 ;
    %wait E_000001b2952bcb50;
    %load/vec4 v000001b295332260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001b295332f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295334240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295333660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b2953321c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b295332c60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b295333700_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b2953344c0_0, 0;
    %assign/vec4 v000001b2953326c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001b295258960_0;
    %assign/vec4 v000001b2953326c0_0, 0;
    %load/vec4 v000001b295333200_0;
    %assign/vec4 v000001b2953344c0_0, 0;
    %load/vec4 v000001b2953335c0_0;
    %assign/vec4 v000001b295333700_0, 0;
    %load/vec4 v000001b295240dd0_0;
    %assign/vec4 v000001b295332c60_0, 0;
    %load/vec4 v000001b295258e60_0;
    %assign/vec4 v000001b2953321c0_0, 0;
    %load/vec4 v000001b295240d30_0;
    %assign/vec4 v000001b295333660_0, 0;
    %load/vec4 v000001b295334920_0;
    %assign/vec4 v000001b295334240_0, 0;
    %load/vec4 v000001b295334880_0;
    %assign/vec4 v000001b295332f80_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b2953408e0;
T_16 ;
    %wait E_000001b2952be810;
    %load/vec4 v000001b29535e900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001b29535f580_0;
    %load/vec4 v000001b29535e5e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b2953408e0;
T_17 ;
    %wait E_000001b2952be810;
    %load/vec4 v000001b29535e5e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b29535e7c0, 4;
    %assign/vec4 v000001b29535efe0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b2953408e0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b29535e720_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001b29535e720_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b29535e720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %load/vec4 v000001b29535e720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b29535e720_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b29535e7c0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001b2953408e0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b29535e720_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b29535e720_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b29535e720_0;
    %load/vec4a v000001b29535e7c0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001b29535e720_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b29535e720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b29535e720_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001b295340c00;
T_20 ;
    %wait E_000001b2952bdfd0;
    %load/vec4 v000001b29535f3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001b29535f300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b295360020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b29535f940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b29535f260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b29535f800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b29535fee0_0, 0;
    %assign/vec4 v000001b29535df00_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b29535dbe0_0;
    %assign/vec4 v000001b29535df00_0, 0;
    %load/vec4 v000001b29535e860_0;
    %assign/vec4 v000001b29535fee0_0, 0;
    %load/vec4 v000001b29535f6c0_0;
    %assign/vec4 v000001b29535f260_0, 0;
    %load/vec4 v000001b29535f760_0;
    %assign/vec4 v000001b29535f800_0, 0;
    %load/vec4 v000001b29535e040_0;
    %assign/vec4 v000001b29535f940_0, 0;
    %load/vec4 v000001b29535dd20_0;
    %assign/vec4 v000001b29535f300_0, 0;
    %load/vec4 v000001b29535e9a0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001b295360020_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b295089f50;
T_21 ;
    %wait E_000001b2952bcbd0;
    %load/vec4 v000001b295373ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b295372b20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001b295372b20_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b295372b20_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001b2952dcbc0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b295372260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b295371ae0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001b2952dcbc0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001b295372260_0;
    %inv;
    %assign/vec4 v000001b295372260_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001b2952dcbc0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SparseMatrixCount/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b295371ae0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b295371ae0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001b295371a40_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
