

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply2_Loop_Col_proc2'
================================================================
* Date:           Wed Oct 28 18:15:13 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   54|   54|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Col     |   52|   52|        46|          1|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     40|    2784|   5688|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      6|
|Register         |        -|      -|     571|     70|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     40|    3355|   5772|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     18|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |                Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U163  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U164  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U165  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U166  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U167  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U168  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U169  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U170  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U171   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U172   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U173   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U174   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U175   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U176   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U177   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U178   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                  |                                  |        0|     40| 2784| 5688|
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_316_p2        |     +    |      0|  0|   4|           4|           1|
    |ap_sig_bdd_217       |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_310_p2  |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_96        |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   8|          10|           8|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it45  |   1|          2|    1|          2|
    |j_reg_225               |   4|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |   6|          8|    6|         14|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it27  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it28  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it29  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it30  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it31  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it32  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it33  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it34  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it35  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it36  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it37  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it38  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it39  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it40  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it41  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it42  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it43  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it44  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it45  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9   |   1|   0|    1|          0|
    |exitcond1_reg_367       |   1|   0|    1|          0|
    |j_reg_225               |   4|   0|    4|          0|
    |temp_2_1_reg_432        |  32|   0|   32|          0|
    |temp_2_2_reg_452        |  32|   0|   32|          0|
    |temp_2_3_reg_472        |  32|   0|   32|          0|
    |temp_2_4_reg_512        |  32|   0|   32|          0|
    |temp_2_5_reg_532        |  32|   0|   32|          0|
    |temp_2_6_reg_537        |  32|   0|   32|          0|
    |temp_2_7_reg_542        |  32|   0|   32|          0|
    |temp_2_reg_412          |  32|   0|   32|          0|
    |tmp_4_1_reg_417         |  32|   0|   32|          0|
    |tmp_4_2_reg_437         |  32|   0|   32|          0|
    |tmp_4_3_reg_457         |  32|   0|   32|          0|
    |tmp_4_4_reg_477         |  32|   0|   32|          0|
    |tmp_4_5_reg_517         |  32|   0|   32|          0|
    |tmp_4_6_reg_522         |  32|   0|   32|          0|
    |tmp_4_7_reg_527         |  32|   0|   32|          0|
    |tmp_4_reg_397           |  32|   0|   32|          0|
    |tmp_s_reg_376           |   4|   0|   64|         60|
    |exitcond1_reg_367       |   0|   2|    1|          0|
    |tmp_4_6_reg_522         |   0|  32|   32|          0|
    |tmp_4_7_reg_527         |   0|  32|   32|          0|
    |tmp_s_reg_376           |   0|   4|   64|         60|
    +------------------------+----+----+-----+-----------+
    |Total                   | 571|  70|  760|        120|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_done       | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_continue   |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|B_0_address0  | out |    3|  ap_memory |                B_0               |     array    |
|B_0_ce0       | out |    1|  ap_memory |                B_0               |     array    |
|B_0_q0        |  in |   32|  ap_memory |                B_0               |     array    |
|p_read        |  in |   32|   ap_none  |              p_read              |    scalar    |
|B_1_address0  | out |    3|  ap_memory |                B_1               |     array    |
|B_1_ce0       | out |    1|  ap_memory |                B_1               |     array    |
|B_1_q0        |  in |   32|  ap_memory |                B_1               |     array    |
|p_read1       |  in |   32|   ap_none  |              p_read1             |    scalar    |
|B_2_address0  | out |    3|  ap_memory |                B_2               |     array    |
|B_2_ce0       | out |    1|  ap_memory |                B_2               |     array    |
|B_2_q0        |  in |   32|  ap_memory |                B_2               |     array    |
|p_read2       |  in |   32|   ap_none  |              p_read2             |    scalar    |
|B_3_address0  | out |    3|  ap_memory |                B_3               |     array    |
|B_3_ce0       | out |    1|  ap_memory |                B_3               |     array    |
|B_3_q0        |  in |   32|  ap_memory |                B_3               |     array    |
|p_read3       |  in |   32|   ap_none  |              p_read3             |    scalar    |
|B_4_address0  | out |    3|  ap_memory |                B_4               |     array    |
|B_4_ce0       | out |    1|  ap_memory |                B_4               |     array    |
|B_4_q0        |  in |   32|  ap_memory |                B_4               |     array    |
|p_read4       |  in |   32|   ap_none  |              p_read4             |    scalar    |
|B_5_address0  | out |    3|  ap_memory |                B_5               |     array    |
|B_5_ce0       | out |    1|  ap_memory |                B_5               |     array    |
|B_5_q0        |  in |   32|  ap_memory |                B_5               |     array    |
|p_read5       |  in |   32|   ap_none  |              p_read5             |    scalar    |
|B_6_address0  | out |    3|  ap_memory |                B_6               |     array    |
|B_6_ce0       | out |    1|  ap_memory |                B_6               |     array    |
|B_6_q0        |  in |   32|  ap_memory |                B_6               |     array    |
|p_read6       |  in |   32|   ap_none  |              p_read6             |    scalar    |
|B_7_address0  | out |    3|  ap_memory |                B_7               |     array    |
|B_7_ce0       | out |    1|  ap_memory |                B_7               |     array    |
|B_7_q0        |  in |   32|  ap_memory |                B_7               |     array    |
|p_read7       |  in |   32|   ap_none  |              p_read7             |    scalar    |
|C_din         | out |   32|   ap_fifo  |                 C                |    pointer   |
|C_full_n      |  in |    1|   ap_fifo  |                 C                |    pointer   |
|C_write       | out |    1|   ap_fifo  |                 C                |    pointer   |
+--------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 48
* Pipeline: 1
  Pipeline-0: II = 1, D = 46, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	48  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	2  / true
48 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_49 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: p_read752 [1/1] 0.00ns
newFuncRoot:1  %p_read752 = call float @_ssdm_op_Read.ap_auto.float(float %p_read7)

ST_1: p_read651 [1/1] 0.00ns
newFuncRoot:2  %p_read651 = call float @_ssdm_op_Read.ap_auto.float(float %p_read6)

ST_1: p_read550 [1/1] 0.00ns
newFuncRoot:3  %p_read550 = call float @_ssdm_op_Read.ap_auto.float(float %p_read5)

ST_1: p_read449 [1/1] 0.00ns
newFuncRoot:4  %p_read449 = call float @_ssdm_op_Read.ap_auto.float(float %p_read4)

ST_1: p_read348 [1/1] 0.00ns
newFuncRoot:5  %p_read348 = call float @_ssdm_op_Read.ap_auto.float(float %p_read3)

ST_1: p_read247 [1/1] 0.00ns
newFuncRoot:6  %p_read247 = call float @_ssdm_op_Read.ap_auto.float(float %p_read2)

ST_1: p_read146 [1/1] 0.00ns
newFuncRoot:7  %p_read146 = call float @_ssdm_op_Read.ap_auto.float(float %p_read1)

ST_1: p_read45 [1/1] 0.00ns
newFuncRoot:8  %p_read45 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

ST_1: stg_58 [1/1] 1.57ns
newFuncRoot:9  br label %.preheader


 <State 2>: 3.25ns
ST_2: j [1/1] 0.00ns
.preheader:0  %j = phi i4 [ %j_1, %0 ], [ 0, %newFuncRoot ]

ST_2: exitcond1 [1/1] 1.88ns
.preheader:1  %exitcond1 = icmp eq i4 %j, -8

ST_2: j_1 [1/1] 0.80ns
.preheader:2  %j_1 = add i4 %j, 1

ST_2: stg_62 [1/1] 0.00ns
.preheader:3  br i1 %exitcond1, label %.exitStub, label %0

ST_2: tmp_s [1/1] 0.00ns
:4  %tmp_s = zext i4 %j to i64

ST_2: B_0_addr [1/1] 0.00ns
:5  %B_0_addr = getelementptr [8 x float]* %B_0, i64 0, i64 %tmp_s

ST_2: B_0_load [2/2] 2.39ns
:6  %B_0_load = load float* %B_0_addr, align 4


 <State 3>: 8.09ns
ST_3: B_0_load [1/2] 2.39ns
:6  %B_0_load = load float* %B_0_addr, align 4

ST_3: tmp_4 [4/4] 5.70ns
:7  %tmp_4 = fmul float %B_0_load, %p_read45


 <State 4>: 5.70ns
ST_4: tmp_4 [3/4] 5.70ns
:7  %tmp_4 = fmul float %B_0_load, %p_read45


 <State 5>: 5.70ns
ST_5: tmp_4 [2/4] 5.70ns
:7  %tmp_4 = fmul float %B_0_load, %p_read45


 <State 6>: 5.70ns
ST_6: tmp_4 [1/4] 5.70ns
:7  %tmp_4 = fmul float %B_0_load, %p_read45


 <State 7>: 7.26ns
ST_7: temp_2 [5/5] 7.26ns
:8  %temp_2 = fadd float %tmp_4, 0.000000e+00

ST_7: B_1_addr [1/1] 0.00ns
:9  %B_1_addr = getelementptr [8 x float]* %B_1, i64 0, i64 %tmp_s

ST_7: B_1_load [2/2] 2.39ns
:10  %B_1_load = load float* %B_1_addr, align 4


 <State 8>: 8.09ns
ST_8: temp_2 [4/5] 7.26ns
:8  %temp_2 = fadd float %tmp_4, 0.000000e+00

ST_8: B_1_load [1/2] 2.39ns
:10  %B_1_load = load float* %B_1_addr, align 4

ST_8: tmp_4_1 [4/4] 5.70ns
:11  %tmp_4_1 = fmul float %B_1_load, %p_read146


 <State 9>: 7.26ns
ST_9: temp_2 [3/5] 7.26ns
:8  %temp_2 = fadd float %tmp_4, 0.000000e+00

ST_9: tmp_4_1 [3/4] 5.70ns
:11  %tmp_4_1 = fmul float %B_1_load, %p_read146


 <State 10>: 7.26ns
ST_10: temp_2 [2/5] 7.26ns
:8  %temp_2 = fadd float %tmp_4, 0.000000e+00

ST_10: tmp_4_1 [2/4] 5.70ns
:11  %tmp_4_1 = fmul float %B_1_load, %p_read146


 <State 11>: 7.26ns
ST_11: temp_2 [1/5] 7.26ns
:8  %temp_2 = fadd float %tmp_4, 0.000000e+00

ST_11: tmp_4_1 [1/4] 5.70ns
:11  %tmp_4_1 = fmul float %B_1_load, %p_read146


 <State 12>: 7.26ns
ST_12: temp_2_1 [5/5] 7.26ns
:12  %temp_2_1 = fadd float %temp_2, %tmp_4_1

ST_12: B_2_addr [1/1] 0.00ns
:13  %B_2_addr = getelementptr [8 x float]* %B_2, i64 0, i64 %tmp_s

ST_12: B_2_load [2/2] 2.39ns
:14  %B_2_load = load float* %B_2_addr, align 4


 <State 13>: 8.09ns
ST_13: temp_2_1 [4/5] 7.26ns
:12  %temp_2_1 = fadd float %temp_2, %tmp_4_1

ST_13: B_2_load [1/2] 2.39ns
:14  %B_2_load = load float* %B_2_addr, align 4

ST_13: tmp_4_2 [4/4] 5.70ns
:15  %tmp_4_2 = fmul float %B_2_load, %p_read247


 <State 14>: 7.26ns
ST_14: temp_2_1 [3/5] 7.26ns
:12  %temp_2_1 = fadd float %temp_2, %tmp_4_1

ST_14: tmp_4_2 [3/4] 5.70ns
:15  %tmp_4_2 = fmul float %B_2_load, %p_read247


 <State 15>: 7.26ns
ST_15: temp_2_1 [2/5] 7.26ns
:12  %temp_2_1 = fadd float %temp_2, %tmp_4_1

ST_15: tmp_4_2 [2/4] 5.70ns
:15  %tmp_4_2 = fmul float %B_2_load, %p_read247


 <State 16>: 7.26ns
ST_16: temp_2_1 [1/5] 7.26ns
:12  %temp_2_1 = fadd float %temp_2, %tmp_4_1

ST_16: tmp_4_2 [1/4] 5.70ns
:15  %tmp_4_2 = fmul float %B_2_load, %p_read247


 <State 17>: 7.26ns
ST_17: temp_2_2 [5/5] 7.26ns
:16  %temp_2_2 = fadd float %temp_2_1, %tmp_4_2

ST_17: B_3_addr [1/1] 0.00ns
:17  %B_3_addr = getelementptr [8 x float]* %B_3, i64 0, i64 %tmp_s

ST_17: B_3_load [2/2] 2.39ns
:18  %B_3_load = load float* %B_3_addr, align 4


 <State 18>: 8.09ns
ST_18: temp_2_2 [4/5] 7.26ns
:16  %temp_2_2 = fadd float %temp_2_1, %tmp_4_2

ST_18: B_3_load [1/2] 2.39ns
:18  %B_3_load = load float* %B_3_addr, align 4

ST_18: tmp_4_3 [4/4] 5.70ns
:19  %tmp_4_3 = fmul float %B_3_load, %p_read348


 <State 19>: 7.26ns
ST_19: temp_2_2 [3/5] 7.26ns
:16  %temp_2_2 = fadd float %temp_2_1, %tmp_4_2

ST_19: tmp_4_3 [3/4] 5.70ns
:19  %tmp_4_3 = fmul float %B_3_load, %p_read348


 <State 20>: 7.26ns
ST_20: temp_2_2 [2/5] 7.26ns
:16  %temp_2_2 = fadd float %temp_2_1, %tmp_4_2

ST_20: tmp_4_3 [2/4] 5.70ns
:19  %tmp_4_3 = fmul float %B_3_load, %p_read348


 <State 21>: 7.26ns
ST_21: temp_2_2 [1/5] 7.26ns
:16  %temp_2_2 = fadd float %temp_2_1, %tmp_4_2

ST_21: tmp_4_3 [1/4] 5.70ns
:19  %tmp_4_3 = fmul float %B_3_load, %p_read348


 <State 22>: 7.26ns
ST_22: temp_2_3 [5/5] 7.26ns
:20  %temp_2_3 = fadd float %temp_2_2, %tmp_4_3

ST_22: B_4_addr [1/1] 0.00ns
:21  %B_4_addr = getelementptr [8 x float]* %B_4, i64 0, i64 %tmp_s

ST_22: B_4_load [2/2] 2.39ns
:22  %B_4_load = load float* %B_4_addr, align 4


 <State 23>: 8.09ns
ST_23: temp_2_3 [4/5] 7.26ns
:20  %temp_2_3 = fadd float %temp_2_2, %tmp_4_3

ST_23: B_4_load [1/2] 2.39ns
:22  %B_4_load = load float* %B_4_addr, align 4

ST_23: tmp_4_4 [4/4] 5.70ns
:23  %tmp_4_4 = fmul float %B_4_load, %p_read449


 <State 24>: 7.26ns
ST_24: temp_2_3 [3/5] 7.26ns
:20  %temp_2_3 = fadd float %temp_2_2, %tmp_4_3

ST_24: tmp_4_4 [3/4] 5.70ns
:23  %tmp_4_4 = fmul float %B_4_load, %p_read449


 <State 25>: 7.26ns
ST_25: temp_2_3 [2/5] 7.26ns
:20  %temp_2_3 = fadd float %temp_2_2, %tmp_4_3

ST_25: tmp_4_4 [2/4] 5.70ns
:23  %tmp_4_4 = fmul float %B_4_load, %p_read449


 <State 26>: 7.26ns
ST_26: temp_2_3 [1/5] 7.26ns
:20  %temp_2_3 = fadd float %temp_2_2, %tmp_4_3

ST_26: tmp_4_4 [1/4] 5.70ns
:23  %tmp_4_4 = fmul float %B_4_load, %p_read449


 <State 27>: 7.26ns
ST_27: temp_2_4 [5/5] 7.26ns
:24  %temp_2_4 = fadd float %temp_2_3, %tmp_4_4

ST_27: B_5_addr [1/1] 0.00ns
:25  %B_5_addr = getelementptr [8 x float]* %B_5, i64 0, i64 %tmp_s

ST_27: B_5_load [2/2] 2.39ns
:26  %B_5_load = load float* %B_5_addr, align 4

ST_27: B_6_addr [1/1] 0.00ns
:29  %B_6_addr = getelementptr [8 x float]* %B_6, i64 0, i64 %tmp_s

ST_27: B_6_load [2/2] 2.39ns
:30  %B_6_load = load float* %B_6_addr, align 4

ST_27: B_7_addr [1/1] 0.00ns
:33  %B_7_addr = getelementptr [8 x float]* %B_7, i64 0, i64 %tmp_s

ST_27: B_7_load [2/2] 2.39ns
:34  %B_7_load = load float* %B_7_addr, align 4


 <State 28>: 8.09ns
ST_28: temp_2_4 [4/5] 7.26ns
:24  %temp_2_4 = fadd float %temp_2_3, %tmp_4_4

ST_28: B_5_load [1/2] 2.39ns
:26  %B_5_load = load float* %B_5_addr, align 4

ST_28: tmp_4_5 [4/4] 5.70ns
:27  %tmp_4_5 = fmul float %B_5_load, %p_read550

ST_28: B_6_load [1/2] 2.39ns
:30  %B_6_load = load float* %B_6_addr, align 4

ST_28: tmp_4_6 [4/4] 5.70ns
:31  %tmp_4_6 = fmul float %B_6_load, %p_read651

ST_28: B_7_load [1/2] 2.39ns
:34  %B_7_load = load float* %B_7_addr, align 4

ST_28: tmp_4_7 [4/4] 5.70ns
:35  %tmp_4_7 = fmul float %B_7_load, %p_read752


 <State 29>: 7.26ns
ST_29: temp_2_4 [3/5] 7.26ns
:24  %temp_2_4 = fadd float %temp_2_3, %tmp_4_4

ST_29: tmp_4_5 [3/4] 5.70ns
:27  %tmp_4_5 = fmul float %B_5_load, %p_read550

ST_29: tmp_4_6 [3/4] 5.70ns
:31  %tmp_4_6 = fmul float %B_6_load, %p_read651

ST_29: tmp_4_7 [3/4] 5.70ns
:35  %tmp_4_7 = fmul float %B_7_load, %p_read752


 <State 30>: 7.26ns
ST_30: temp_2_4 [2/5] 7.26ns
:24  %temp_2_4 = fadd float %temp_2_3, %tmp_4_4

ST_30: tmp_4_5 [2/4] 5.70ns
:27  %tmp_4_5 = fmul float %B_5_load, %p_read550

ST_30: tmp_4_6 [2/4] 5.70ns
:31  %tmp_4_6 = fmul float %B_6_load, %p_read651

ST_30: tmp_4_7 [2/4] 5.70ns
:35  %tmp_4_7 = fmul float %B_7_load, %p_read752


 <State 31>: 7.26ns
ST_31: temp_2_4 [1/5] 7.26ns
:24  %temp_2_4 = fadd float %temp_2_3, %tmp_4_4

ST_31: tmp_4_5 [1/4] 5.70ns
:27  %tmp_4_5 = fmul float %B_5_load, %p_read550

ST_31: tmp_4_6 [1/4] 5.70ns
:31  %tmp_4_6 = fmul float %B_6_load, %p_read651

ST_31: tmp_4_7 [1/4] 5.70ns
:35  %tmp_4_7 = fmul float %B_7_load, %p_read752


 <State 32>: 7.26ns
ST_32: temp_2_5 [5/5] 7.26ns
:28  %temp_2_5 = fadd float %temp_2_4, %tmp_4_5


 <State 33>: 7.26ns
ST_33: temp_2_5 [4/5] 7.26ns
:28  %temp_2_5 = fadd float %temp_2_4, %tmp_4_5


 <State 34>: 7.26ns
ST_34: temp_2_5 [3/5] 7.26ns
:28  %temp_2_5 = fadd float %temp_2_4, %tmp_4_5


 <State 35>: 7.26ns
ST_35: temp_2_5 [2/5] 7.26ns
:28  %temp_2_5 = fadd float %temp_2_4, %tmp_4_5


 <State 36>: 7.26ns
ST_36: temp_2_5 [1/5] 7.26ns
:28  %temp_2_5 = fadd float %temp_2_4, %tmp_4_5


 <State 37>: 7.26ns
ST_37: temp_2_6 [5/5] 7.26ns
:32  %temp_2_6 = fadd float %temp_2_5, %tmp_4_6


 <State 38>: 7.26ns
ST_38: temp_2_6 [4/5] 7.26ns
:32  %temp_2_6 = fadd float %temp_2_5, %tmp_4_6


 <State 39>: 7.26ns
ST_39: temp_2_6 [3/5] 7.26ns
:32  %temp_2_6 = fadd float %temp_2_5, %tmp_4_6


 <State 40>: 7.26ns
ST_40: temp_2_6 [2/5] 7.26ns
:32  %temp_2_6 = fadd float %temp_2_5, %tmp_4_6


 <State 41>: 7.26ns
ST_41: temp_2_6 [1/5] 7.26ns
:32  %temp_2_6 = fadd float %temp_2_5, %tmp_4_6


 <State 42>: 7.26ns
ST_42: temp_2_7 [5/5] 7.26ns
:36  %temp_2_7 = fadd float %temp_2_6, %tmp_4_7


 <State 43>: 7.26ns
ST_43: temp_2_7 [4/5] 7.26ns
:36  %temp_2_7 = fadd float %temp_2_6, %tmp_4_7


 <State 44>: 7.26ns
ST_44: temp_2_7 [3/5] 7.26ns
:36  %temp_2_7 = fadd float %temp_2_6, %tmp_4_7


 <State 45>: 7.26ns
ST_45: temp_2_7 [2/5] 7.26ns
:36  %temp_2_7 = fadd float %temp_2_6, %tmp_4_7


 <State 46>: 7.26ns
ST_46: temp_2_7 [1/5] 7.26ns
:36  %temp_2_7 = fadd float %temp_2_6, %tmp_4_7


 <State 47>: 4.38ns
ST_47: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_47: stg_161 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_47: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

ST_47: stg_163 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_47: stg_164 [1/1] 4.38ns
:37  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %temp_2_7)

ST_47: empty_7 [1/1] 0.00ns
:38  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_1)

ST_47: stg_166 [1/1] 0.00ns
:39  br label %.preheader


 <State 48>: 0.00ns
ST_48: stg_167 [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c06740; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x14c6c05420; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c06590; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x14c6c05e40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c04e80; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x14c6c05f60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c06620; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x14c6c066b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c04f10; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x14c6c05540; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c05ed0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x14c6c04a00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c04fa0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x14c6c05270; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c054b0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x14c6c06080; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x14c6c04d60; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_49    (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
p_read752 (read             ) [ 0011111111111111111111111111111111111111111111110]
p_read651 (read             ) [ 0011111111111111111111111111111111111111111111110]
p_read550 (read             ) [ 0011111111111111111111111111111111111111111111110]
p_read449 (read             ) [ 0011111111111111111111111111111111111111111111110]
p_read348 (read             ) [ 0011111111111111111111111111111111111111111111110]
p_read247 (read             ) [ 0011111111111111111111111111111111111111111111110]
p_read146 (read             ) [ 0011111111111111111111111111111111111111111111110]
p_read45  (read             ) [ 0011111111111111111111111111111111111111111111110]
stg_58    (br               ) [ 0111111111111111111111111111111111111111111111110]
j         (phi              ) [ 0010000000000000000000000000000000000000000000000]
exitcond1 (icmp             ) [ 0011111111111111111111111111111111111111111111110]
j_1       (add              ) [ 0111111111111111111111111111111111111111111111110]
stg_62    (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_s     (zext             ) [ 0011111111111111111111111111000000000000000000000]
B_0_addr  (getelementptr    ) [ 0011000000000000000000000000000000000000000000000]
B_0_load  (load             ) [ 0010111000000000000000000000000000000000000000000]
tmp_4     (fmul             ) [ 0010000111110000000000000000000000000000000000000]
B_1_addr  (getelementptr    ) [ 0010000010000000000000000000000000000000000000000]
B_1_load  (load             ) [ 0010000001110000000000000000000000000000000000000]
temp_2    (fadd             ) [ 0010000000001111100000000000000000000000000000000]
tmp_4_1   (fmul             ) [ 0010000000001111100000000000000000000000000000000]
B_2_addr  (getelementptr    ) [ 0010000000000100000000000000000000000000000000000]
B_2_load  (load             ) [ 0010000000000011100000000000000000000000000000000]
temp_2_1  (fadd             ) [ 0010000000000000011111000000000000000000000000000]
tmp_4_2   (fmul             ) [ 0010000000000000011111000000000000000000000000000]
B_3_addr  (getelementptr    ) [ 0010000000000000001000000000000000000000000000000]
B_3_load  (load             ) [ 0010000000000000000111000000000000000000000000000]
temp_2_2  (fadd             ) [ 0010000000000000000000111110000000000000000000000]
tmp_4_3   (fmul             ) [ 0010000000000000000000111110000000000000000000000]
B_4_addr  (getelementptr    ) [ 0010000000000000000000010000000000000000000000000]
B_4_load  (load             ) [ 0010000000000000000000001110000000000000000000000]
temp_2_3  (fadd             ) [ 0010000000000000000000000001111100000000000000000]
tmp_4_4   (fmul             ) [ 0010000000000000000000000001111100000000000000000]
B_5_addr  (getelementptr    ) [ 0010000000000000000000000000100000000000000000000]
B_6_addr  (getelementptr    ) [ 0010000000000000000000000000100000000000000000000]
B_7_addr  (getelementptr    ) [ 0010000000000000000000000000100000000000000000000]
B_5_load  (load             ) [ 0010000000000000000000000000011100000000000000000]
B_6_load  (load             ) [ 0010000000000000000000000000011100000000000000000]
B_7_load  (load             ) [ 0010000000000000000000000000011100000000000000000]
temp_2_4  (fadd             ) [ 0010000000000000000000000000000011111000000000000]
tmp_4_5   (fmul             ) [ 0010000000000000000000000000000011111000000000000]
tmp_4_6   (fmul             ) [ 0010000000000000000000000000000011111111110000000]
tmp_4_7   (fmul             ) [ 0010000000000000000000000000000011111111111111100]
temp_2_5  (fadd             ) [ 0010000000000000000000000000000000000111110000000]
temp_2_6  (fadd             ) [ 0010000000000000000000000000000000000000001111100]
temp_2_7  (fadd             ) [ 0010000000000000000000000000000000000000000000010]
empty     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
stg_161   (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
tmp_1     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000]
stg_163   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000]
stg_164   (write            ) [ 0000000000000000000000000000000000000000000000000]
empty_7   (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
stg_166   (br               ) [ 0111111111111111111111111111111111111111111111110]
stg_167   (ret              ) [ 0000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="C">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="p_read752_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="27"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read752/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read651_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="27"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read651/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read550_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="27"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read550/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read449_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read449/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read348_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read348/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read247_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read247/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read146_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read146/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read45_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read45/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="stg_164_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_164/47 "/>
</bind>
</comp>

<comp id="129" class="1004" name="B_0_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="B_1_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="5"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="B_2_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="10"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_2_load/12 "/>
</bind>
</comp>

<comp id="165" class="1004" name="B_3_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="15"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/17 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_3_load/17 "/>
</bind>
</comp>

<comp id="177" class="1004" name="B_4_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="20"/>
<pin id="181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_4_addr/22 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_4_load/22 "/>
</bind>
</comp>

<comp id="189" class="1004" name="B_5_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="25"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_5_addr/27 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_5_load/27 "/>
</bind>
</comp>

<comp id="201" class="1004" name="B_6_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="25"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_6_addr/27 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_6_load/27 "/>
</bind>
</comp>

<comp id="213" class="1004" name="B_7_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="25"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_7_addr/27 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_7_load/27 "/>
</bind>
</comp>

<comp id="225" class="1005" name="j_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="j_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_2/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_2_1/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_2_2/17 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_2_3/22 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_2_4/27 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_2_5/32 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="32" slack="6"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_2_6/37 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="11"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_2_7/42 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="7"/>
<pin id="278" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_1/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="12"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_2/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="17"/>
<pin id="288" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_3/18 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="22"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_4/23 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="27"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_5/28 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="27"/>
<pin id="303" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_6/28 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="27"/>
<pin id="308" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_7/28 "/>
</bind>
</comp>

<comp id="310" class="1004" name="exitcond1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="j_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_read752_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="27"/>
<pin id="329" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="p_read752 "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_read651_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="27"/>
<pin id="334" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="p_read651 "/>
</bind>
</comp>

<comp id="337" class="1005" name="p_read550_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="27"/>
<pin id="339" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="p_read550 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_read449_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="22"/>
<pin id="344" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="p_read449 "/>
</bind>
</comp>

<comp id="347" class="1005" name="p_read348_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="17"/>
<pin id="349" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="p_read348 "/>
</bind>
</comp>

<comp id="352" class="1005" name="p_read247_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="12"/>
<pin id="354" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p_read247 "/>
</bind>
</comp>

<comp id="357" class="1005" name="p_read146_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="7"/>
<pin id="359" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_read146 "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_read45_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2"/>
<pin id="364" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read45 "/>
</bind>
</comp>

<comp id="367" class="1005" name="exitcond1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="j_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_s_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="5"/>
<pin id="378" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="387" class="1005" name="B_0_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="1"/>
<pin id="389" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="B_0_load_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_0_load "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_4_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="B_1_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="1"/>
<pin id="404" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="B_1_load_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_1_load "/>
</bind>
</comp>

<comp id="412" class="1005" name="temp_2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_4_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="B_2_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="1"/>
<pin id="424" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_2_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="B_2_load_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_2_load "/>
</bind>
</comp>

<comp id="432" class="1005" name="temp_2_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_4_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="B_3_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="1"/>
<pin id="444" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_3_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="B_3_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_3_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="temp_2_2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2_2 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_4_3_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_3 "/>
</bind>
</comp>

<comp id="462" class="1005" name="B_4_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="1"/>
<pin id="464" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_4_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="B_4_load_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_4_load "/>
</bind>
</comp>

<comp id="472" class="1005" name="temp_2_3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2_3 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_4_4_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_4 "/>
</bind>
</comp>

<comp id="482" class="1005" name="B_5_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="1"/>
<pin id="484" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_5_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="B_6_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="1"/>
<pin id="489" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_6_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="B_7_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="1"/>
<pin id="494" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_7_addr "/>
</bind>
</comp>

<comp id="497" class="1005" name="B_5_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_5_load "/>
</bind>
</comp>

<comp id="502" class="1005" name="B_6_load_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_6_load "/>
</bind>
</comp>

<comp id="507" class="1005" name="B_7_load_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_7_load "/>
</bind>
</comp>

<comp id="512" class="1005" name="temp_2_4_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2_4 "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_4_5_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_5 "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_4_6_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="6"/>
<pin id="524" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_4_6 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_4_7_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="11"/>
<pin id="529" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_4_7 "/>
</bind>
</comp>

<comp id="532" class="1005" name="temp_2_5_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2_5 "/>
</bind>
</comp>

<comp id="537" class="1005" name="temp_2_6_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2_6 "/>
</bind>
</comp>

<comp id="542" class="1005" name="temp_2_7_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="274"><net_src comp="136" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="148" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="160" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="172" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="184" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="196" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="208" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="220" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="229" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="229" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="229" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="330"><net_src comp="74" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="335"><net_src comp="80" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="340"><net_src comp="86" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="345"><net_src comp="92" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="350"><net_src comp="98" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="355"><net_src comp="104" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="360"><net_src comp="110" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="365"><net_src comp="116" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="370"><net_src comp="310" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="316" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="379"><net_src comp="322" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="390"><net_src comp="129" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="395"><net_src comp="136" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="400"><net_src comp="270" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="405"><net_src comp="141" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="410"><net_src comp="148" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="415"><net_src comp="237" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="420"><net_src comp="275" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="425"><net_src comp="153" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="430"><net_src comp="160" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="435"><net_src comp="242" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="440"><net_src comp="280" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="445"><net_src comp="165" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="450"><net_src comp="172" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="455"><net_src comp="246" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="460"><net_src comp="285" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="465"><net_src comp="177" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="470"><net_src comp="184" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="475"><net_src comp="250" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="480"><net_src comp="290" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="485"><net_src comp="189" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="490"><net_src comp="201" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="495"><net_src comp="213" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="500"><net_src comp="196" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="505"><net_src comp="208" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="510"><net_src comp="220" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="515"><net_src comp="254" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="520"><net_src comp="295" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="525"><net_src comp="300" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="530"><net_src comp="305" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="535"><net_src comp="258" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="540"><net_src comp="262" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="545"><net_src comp="266" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_0 | {}
	Port: B_1 | {}
	Port: B_2 | {}
	Port: B_3 | {}
	Port: B_4 | {}
	Port: B_5 | {}
	Port: B_6 | {}
	Port: B_7 | {}
	Port: C | {47 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		j_1 : 1
		stg_62 : 2
		tmp_s : 1
		B_0_addr : 2
		B_0_load : 3
	State 3
		tmp_4 : 1
	State 4
	State 5
	State 6
	State 7
		B_1_load : 1
	State 8
		tmp_4_1 : 1
	State 9
	State 10
	State 11
	State 12
		B_2_load : 1
	State 13
		tmp_4_2 : 1
	State 14
	State 15
	State 16
	State 17
		B_3_load : 1
	State 18
		tmp_4_3 : 1
	State 19
	State 20
	State 21
	State 22
		B_4_load : 1
	State 23
		tmp_4_4 : 1
	State 24
	State 25
	State 26
	State 27
		B_5_load : 1
		B_6_load : 1
		B_7_load : 1
	State 28
		tmp_4_5 : 1
		tmp_4_6 : 1
		tmp_4_7 : 1
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		empty_7 : 1
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_237      |    2    |   205   |   390   |
|          |       grp_fu_242      |    2    |   205   |   390   |
|          |       grp_fu_246      |    2    |   205   |   390   |
|   fadd   |       grp_fu_250      |    2    |   205   |   390   |
|          |       grp_fu_254      |    2    |   205   |   390   |
|          |       grp_fu_258      |    2    |   205   |   390   |
|          |       grp_fu_262      |    2    |   205   |   390   |
|          |       grp_fu_266      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_270      |    3    |   143   |   321   |
|          |       grp_fu_275      |    3    |   143   |   321   |
|          |       grp_fu_280      |    3    |   143   |   321   |
|   fmul   |       grp_fu_285      |    3    |   143   |   321   |
|          |       grp_fu_290      |    3    |   143   |   321   |
|          |       grp_fu_295      |    3    |   143   |   321   |
|          |       grp_fu_300      |    3    |   143   |   321   |
|          |       grp_fu_305      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|    add   |       j_1_fu_316      |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    exitcond1_fu_310   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |  p_read752_read_fu_74 |    0    |    0    |    0    |
|          |  p_read651_read_fu_80 |    0    |    0    |    0    |
|          |  p_read550_read_fu_86 |    0    |    0    |    0    |
|   read   |  p_read449_read_fu_92 |    0    |    0    |    0    |
|          |  p_read348_read_fu_98 |    0    |    0    |    0    |
|          | p_read247_read_fu_104 |    0    |    0    |    0    |
|          | p_read146_read_fu_110 |    0    |    0    |    0    |
|          |  p_read45_read_fu_116 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  |  stg_164_write_fu_122 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |      tmp_s_fu_322     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    40   |   2784  |   5694  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| B_0_addr_reg_387|    3   |
| B_0_load_reg_392|   32   |
| B_1_addr_reg_402|    3   |
| B_1_load_reg_407|   32   |
| B_2_addr_reg_422|    3   |
| B_2_load_reg_427|   32   |
| B_3_addr_reg_442|    3   |
| B_3_load_reg_447|   32   |
| B_4_addr_reg_462|    3   |
| B_4_load_reg_467|   32   |
| B_5_addr_reg_482|    3   |
| B_5_load_reg_497|   32   |
| B_6_addr_reg_487|    3   |
| B_6_load_reg_502|   32   |
| B_7_addr_reg_492|    3   |
| B_7_load_reg_507|   32   |
|exitcond1_reg_367|    1   |
|   j_1_reg_371   |    4   |
|    j_reg_225    |    4   |
|p_read146_reg_357|   32   |
|p_read247_reg_352|   32   |
|p_read348_reg_347|   32   |
|p_read449_reg_342|   32   |
| p_read45_reg_362|   32   |
|p_read550_reg_337|   32   |
|p_read651_reg_332|   32   |
|p_read752_reg_327|   32   |
| temp_2_1_reg_432|   32   |
| temp_2_2_reg_452|   32   |
| temp_2_3_reg_472|   32   |
| temp_2_4_reg_512|   32   |
| temp_2_5_reg_532|   32   |
| temp_2_6_reg_537|   32   |
| temp_2_7_reg_542|   32   |
|  temp_2_reg_412 |   32   |
| tmp_4_1_reg_417 |   32   |
| tmp_4_2_reg_437 |   32   |
| tmp_4_3_reg_457 |   32   |
| tmp_4_4_reg_477 |   32   |
| tmp_4_5_reg_517 |   32   |
| tmp_4_6_reg_522 |   32   |
| tmp_4_7_reg_527 |   32   |
|  tmp_4_reg_397  |   32   |
|  tmp_s_reg_376  |   64   |
+-----------------+--------+
|      Total      |  1121  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_136 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_148 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_160 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_172 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_184 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_196 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_208 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_220 |  p0  |   2  |   3  |    6   ||    3    |
|     grp_fu_270    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_275    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_280    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_285    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_290    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_295    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_300    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_305    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   560  ||  25.136 ||   280   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2784  |  5694  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   280  |
|  Register |    -   |    -   |  1121  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   25   |  3905  |  5974  |
+-----------+--------+--------+--------+--------+
