// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hyperspectral_hw_wrapped_hyperspectral_hw_wrapped,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.200000,HLS_SYN_LAT=2484261,HLS_SYN_TPT=none,HLS_SYN_MEM=340,HLS_SYN_DSP=0,HLS_SYN_FF=2003,HLS_SYN_LUT=3842,HLS_VERSION=2022_1}" *)

module hyperspectral_hw_wrapped (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TUSER,
        in_stream_TLAST,
        in_stream_TID,
        in_stream_TDEST,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TUSER,
        out_stream_TLAST,
        out_stream_TID,
        out_stream_TDEST,
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_state8 = 37'd128;
parameter    ap_ST_fsm_state9 = 37'd256;
parameter    ap_ST_fsm_state10 = 37'd512;
parameter    ap_ST_fsm_state11 = 37'd1024;
parameter    ap_ST_fsm_state12 = 37'd2048;
parameter    ap_ST_fsm_state13 = 37'd4096;
parameter    ap_ST_fsm_state14 = 37'd8192;
parameter    ap_ST_fsm_state15 = 37'd16384;
parameter    ap_ST_fsm_state16 = 37'd32768;
parameter    ap_ST_fsm_state17 = 37'd65536;
parameter    ap_ST_fsm_state18 = 37'd131072;
parameter    ap_ST_fsm_state19 = 37'd262144;
parameter    ap_ST_fsm_state20 = 37'd524288;
parameter    ap_ST_fsm_state21 = 37'd1048576;
parameter    ap_ST_fsm_state22 = 37'd2097152;
parameter    ap_ST_fsm_state23 = 37'd4194304;
parameter    ap_ST_fsm_state24 = 37'd8388608;
parameter    ap_ST_fsm_state25 = 37'd16777216;
parameter    ap_ST_fsm_state26 = 37'd33554432;
parameter    ap_ST_fsm_state27 = 37'd67108864;
parameter    ap_ST_fsm_state28 = 37'd134217728;
parameter    ap_ST_fsm_state29 = 37'd268435456;
parameter    ap_ST_fsm_state30 = 37'd536870912;
parameter    ap_ST_fsm_state31 = 37'd1073741824;
parameter    ap_ST_fsm_state32 = 37'd2147483648;
parameter    ap_ST_fsm_state33 = 37'd4294967296;
parameter    ap_ST_fsm_state34 = 37'd8589934592;
parameter    ap_ST_fsm_state35 = 37'd17179869184;
parameter    ap_ST_fsm_state36 = 37'd34359738368;
parameter    ap_ST_fsm_state37 = 37'd68719476736;
parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [3:0] in_stream_TKEEP;
input  [3:0] in_stream_TSTRB;
input  [3:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
input  [4:0] in_stream_TID;
input  [4:0] in_stream_TDEST;
output  [31:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;
output  [3:0] out_stream_TKEEP;
output  [3:0] out_stream_TSTRB;
output  [3:0] out_stream_TUSER;
output  [0:0] out_stream_TLAST;
output  [4:0] out_stream_TID;
output  [4:0] out_stream_TDEST;
input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1:0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg    out_stream_TDATA_blk_n;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state7;
wire  signed [18:0] grp_fu_749_p2;
reg   [18:0] mul_ln17_reg_870;
wire    ap_CS_fsm_state10;
wire   [0:0] cmp1_i_i_fu_437_p2;
reg   [0:0] cmp1_i_i_reg_875;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln64_fu_463_p2;
reg   [0:0] icmp_ln64_reg_883;
wire   [0:0] icmp_ln63_fu_442_p2;
wire   [0:0] cmp1_i_i_mid1_fu_501_p2;
reg   [0:0] cmp1_i_i_mid1_reg_888;
wire   [0:0] trunc_ln41_fu_506_p1;
reg   [0:0] trunc_ln41_reg_893;
wire   [0:0] icmp_ln34_fu_518_p2;
reg   [0:0] icmp_ln34_reg_898;
wire   [9:0] trunc_ln34_2_fu_523_p1;
reg   [9:0] trunc_ln34_2_reg_903;
wire  signed [18:0] grp_fu_755_p3;
reg   [18:0] mul_ln41_reg_908;
wire    ap_CS_fsm_state14;
wire   [31:0] grp_fu_349_p2;
reg   [31:0] minDistance_3_reg_917;
wire    ap_CS_fsm_state28;
reg   [31:0] minDistance_load_1_reg_924;
wire    ap_CS_fsm_state29;
reg   [31:0] i_04_i631_load_reg_931;
wire    ap_CS_fsm_state31;
reg   [31:0] j_02_i633_load_reg_936;
wire   [31:0] w_V_fu_744_p1;
reg   [31:0] i_04_i627_load_reg_946;
wire    ap_CS_fsm_state35;
reg   [31:0] j_02_i629_load_reg_951;
reg   [18:0] image_address0;
reg    image_ce0;
reg    image_we0;
wire   [15:0] image_q0;
reg   [18:0] image_address1;
reg    image_ce1;
reg    image_we1;
wire   [15:0] image_q1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_ready;
wire   [18:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_address0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_ce0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_we0;
wire   [15:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_d0;
wire   [18:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_address1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_ce1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_we1;
wire   [15:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_d1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_in_stream_TREADY;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_ready;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_in_stream_TREADY;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_1_034_out;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_1_034_out_ap_vld;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_0_033_out;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_0_033_out_ap_vld;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_ready;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_sum_stream_din;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_sum_stream_write;
wire   [18:0] grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_address0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_ce0;
wire   [18:0] grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_address1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_ce1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_ready;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_sum_stream_read;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_sum_out;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_sum_out_ap_vld;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_ready;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_brightness_stream_din;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_brightness_stream_write;
wire   [18:0] grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_image_r_address0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_image_r_ce0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_ready;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_brightness_stream_read;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_current_brightness_out;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_current_brightness_out_ap_vld;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_ready;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TREADY;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TDATA;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TVALID;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TKEEP;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TSTRB;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TUSER;
wire   [0:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TLAST;
wire   [4:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TID;
wire   [4:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TDEST;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_grp_fu_956_p_din0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_grp_fu_956_p_ce;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_ready;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TREADY;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TDATA;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TVALID;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TKEEP;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TSTRB;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TUSER;
wire   [0:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TLAST;
wire   [4:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TID;
wire   [4:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TDEST;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_grp_fu_956_p_din0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_grp_fu_956_p_ce;
reg    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_start_reg;
reg   [36:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    sum_stream_full_n;
reg    sum_stream_write;
reg    grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_start_reg;
wire    ap_CS_fsm_state17;
wire   [31:0] sum_stream_dout;
wire    sum_stream_empty_n;
reg    sum_stream_read;
wire    ap_CS_fsm_state18;
reg    grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    brightness_stream_full_n;
reg    brightness_stream_write;
reg    grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_start_reg;
wire    ap_CS_fsm_state23;
wire   [31:0] brightness_stream_dout;
wire    brightness_stream_empty_n;
reg    brightness_stream_read;
wire    ap_CS_fsm_state24;
reg    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_start_reg;
wire    ap_CS_fsm_state32;
reg    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_start_reg;
wire    ap_CS_fsm_state36;
reg   [31:0] maxBrightness_1_fu_144;
wire   [31:0] maxBrightness_fu_706_p3;
wire    ap_CS_fsm_state30;
reg   [31:0] minDistance_fu_148;
wire   [31:0] c_fu_678_p3;
reg   [31:0] i_04_i627_fu_152;
wire   [31:0] select_ln34_fu_662_p3;
reg   [31:0] j_02_i629_fu_156;
wire   [31:0] select_ln34_1_fu_670_p3;
reg   [31:0] i_04_i631_fu_160;
wire   [31:0] select_ln74_1_fu_698_p3;
reg   [31:0] j_02_i633_fu_164;
wire   [31:0] select_ln74_fu_690_p3;
reg   [10:0] j_1_fu_168;
wire   [10:0] add_ln64_fu_527_p2;
reg   [1:0] i_2_fu_172;
wire   [1:0] select_ln41_1_fu_477_p3;
reg   [11:0] indvar_flatten20_fu_176;
wire   [11:0] add_ln63_1_fu_448_p2;
wire    ap_CS_fsm_state19;
wire   [8:0] empty_29_fu_405_p1;
wire   [18:0] tmp_8_fu_409_p3;
wire   [18:0] trunc_ln17_fu_417_p1;
wire   [31:0] zext_ln41_fu_433_p1;
wire   [1:0] add_ln63_fu_457_p2;
wire   [11:0] tmp_s_fu_485_p3;
wire   [31:0] zext_ln41_1_fu_497_p1;
wire   [10:0] select_ln41_fu_469_p3;
wire   [31:0] zext_ln41_3_fu_514_p1;
wire   [31:0] bitcast_ln34_fu_566_p1;
wire   [31:0] bitcast_ln34_1_fu_583_p1;
wire   [7:0] tmp_5_fu_569_p4;
wire   [22:0] trunc_ln34_fu_579_p1;
wire   [0:0] icmp_ln34_2_fu_606_p2;
wire   [0:0] icmp_ln34_1_fu_600_p2;
wire   [7:0] tmp_6_fu_586_p4;
wire   [22:0] trunc_ln34_1_fu_596_p1;
wire   [0:0] icmp_ln34_4_fu_624_p2;
wire   [0:0] icmp_ln34_3_fu_618_p2;
wire   [0:0] or_ln34_1_fu_612_p2;
wire   [0:0] or_ln34_2_fu_630_p2;
wire   [0:0] and_ln34_1_fu_636_p2;
wire   [0:0] grp_fu_345_p2;
wire   [0:0] select_ln41_2_fu_555_p3;
wire   [0:0] and_ln34_2_fu_642_p2;
wire   [0:0] or_ln34_fu_648_p2;
wire   [0:0] and_ln34_fu_653_p2;
wire   [31:0] zext_ln41_4_fu_560_p1;
wire   [31:0] zext_ln34_fu_659_p1;
wire   [0:0] icmp_ln74_fu_684_p2;
wire  signed [18:0] grp_fu_749_p0;
wire   [7:0] grp_fu_749_p1;
wire   [11:0] grp_fu_755_p0;
wire   [10:0] grp_fu_755_p1;
wire   [7:0] grp_fu_755_p2;
reg    grp_fu_349_ce;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire   [31:0] grp_fu_956_p1;
reg   [31:0] grp_fu_956_p0;
reg    grp_fu_956_ce;
wire    ap_CS_fsm_state37;
wire    regslice_both_out_stream_V_data_V_U_apdone_blk;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    regslice_both_in_stream_V_data_V_U_apdone_blk;
wire   [31:0] in_stream_TDATA_int_regslice;
wire    in_stream_TVALID_int_regslice;
reg    in_stream_TREADY_int_regslice;
wire    regslice_both_in_stream_V_data_V_U_ack_in;
wire    regslice_both_in_stream_V_keep_V_U_apdone_blk;
wire   [3:0] in_stream_TKEEP_int_regslice;
wire    regslice_both_in_stream_V_keep_V_U_vld_out;
wire    regslice_both_in_stream_V_keep_V_U_ack_in;
wire    regslice_both_in_stream_V_strb_V_U_apdone_blk;
wire   [3:0] in_stream_TSTRB_int_regslice;
wire    regslice_both_in_stream_V_strb_V_U_vld_out;
wire    regslice_both_in_stream_V_strb_V_U_ack_in;
wire    regslice_both_in_stream_V_user_V_U_apdone_blk;
wire   [3:0] in_stream_TUSER_int_regslice;
wire    regslice_both_in_stream_V_user_V_U_vld_out;
wire    regslice_both_in_stream_V_user_V_U_ack_in;
wire    regslice_both_in_stream_V_last_V_U_apdone_blk;
wire   [0:0] in_stream_TLAST_int_regslice;
wire    regslice_both_in_stream_V_last_V_U_vld_out;
wire    regslice_both_in_stream_V_last_V_U_ack_in;
wire    regslice_both_in_stream_V_id_V_U_apdone_blk;
wire   [4:0] in_stream_TID_int_regslice;
wire    regslice_both_in_stream_V_id_V_U_vld_out;
wire    regslice_both_in_stream_V_id_V_U_ack_in;
wire    regslice_both_in_stream_V_dest_V_U_apdone_blk;
wire   [4:0] in_stream_TDEST_int_regslice;
wire    regslice_both_in_stream_V_dest_V_U_vld_out;
wire    regslice_both_in_stream_V_dest_V_U_ack_in;
reg   [31:0] out_stream_TDATA_int_regslice;
reg    out_stream_TVALID_int_regslice;
wire    out_stream_TREADY_int_regslice;
wire    regslice_both_out_stream_V_data_V_U_vld_out;
wire    regslice_both_out_stream_V_keep_V_U_apdone_blk;
reg   [3:0] out_stream_TKEEP_int_regslice;
wire    regslice_both_out_stream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_keep_V_U_vld_out;
wire    regslice_both_out_stream_V_strb_V_U_apdone_blk;
reg   [3:0] out_stream_TSTRB_int_regslice;
wire    regslice_both_out_stream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_strb_V_U_vld_out;
wire    regslice_both_out_stream_V_user_V_U_apdone_blk;
reg   [3:0] out_stream_TUSER_int_regslice;
wire    regslice_both_out_stream_V_user_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_user_V_U_vld_out;
wire    regslice_both_out_stream_V_last_V_U_apdone_blk;
reg   [0:0] out_stream_TLAST_int_regslice;
wire    regslice_both_out_stream_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_last_V_U_vld_out;
wire    regslice_both_out_stream_V_id_V_U_apdone_blk;
reg   [4:0] out_stream_TID_int_regslice;
wire    regslice_both_out_stream_V_id_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_id_V_U_vld_out;
wire    regslice_both_out_stream_V_dest_V_U_apdone_blk;
reg   [4:0] out_stream_TDEST_int_regslice;
wire    regslice_both_out_stream_V_dest_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_dest_V_U_vld_out;
wire   [12:0] grp_fu_755_p00;
wire   [12:0] grp_fu_755_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
#0 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_start_reg = 1'b0;
end

hyperspectral_hw_wrapped_image_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 368640 ),
    .AddressWidth( 19 ))
image_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_address0),
    .ce0(image_ce0),
    .we0(image_we0),
    .d0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_d0),
    .q0(image_q0),
    .address1(image_address1),
    .ce1(image_ce1),
    .we1(image_we1),
    .d1(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_d1),
    .q1(image_q1)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_ready),
    .in_stream_TVALID(in_stream_TVALID_int_regslice),
    .image_r_address0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_address0),
    .image_r_ce0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_ce0),
    .image_r_we0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_we0),
    .image_r_d0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_d0),
    .image_r_address1(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_address1),
    .image_r_ce1(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_ce1),
    .image_r_we1(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_we1),
    .image_r_d1(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_d1),
    .in_stream_TDATA(in_stream_TDATA_int_regslice),
    .in_stream_TREADY(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_in_stream_TREADY),
    .in_stream_TKEEP(in_stream_TKEEP_int_regslice),
    .in_stream_TSTRB(in_stream_TSTRB_int_regslice),
    .in_stream_TUSER(in_stream_TUSER_int_regslice),
    .in_stream_TLAST(in_stream_TLAST_int_regslice),
    .in_stream_TID(in_stream_TID_int_regslice),
    .in_stream_TDEST(in_stream_TDEST_int_regslice)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_ready),
    .in_stream_TVALID(in_stream_TVALID_int_regslice),
    .in_stream_TDATA(in_stream_TDATA_int_regslice),
    .in_stream_TREADY(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_in_stream_TREADY),
    .in_stream_TKEEP(in_stream_TKEEP_int_regslice),
    .in_stream_TSTRB(in_stream_TSTRB_int_regslice),
    .in_stream_TUSER(in_stream_TUSER_int_regslice),
    .in_stream_TLAST(in_stream_TLAST_int_regslice),
    .in_stream_TID(in_stream_TID_int_regslice),
    .in_stream_TDEST(in_stream_TDEST_int_regslice),
    .refPixel_1_034_out(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_1_034_out),
    .refPixel_1_034_out_ap_vld(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_1_034_out_ap_vld),
    .refPixel_0_033_out(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_0_033_out),
    .refPixel_0_033_out_ap_vld(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_0_033_out_ap_vld)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L3 grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_ready),
    .sum_stream_din(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_sum_stream_din),
    .sum_stream_full_n(sum_stream_full_n),
    .sum_stream_write(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_sum_stream_write),
    .mul_ln17_1(mul_ln41_reg_908),
    .image_r_address0(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_address0),
    .image_r_ce0(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_ce0),
    .image_r_q0(image_q0),
    .image_r_address1(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_address1),
    .image_r_ce1(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_ce1),
    .image_r_q1(image_q1),
    .mul_ln17(mul_ln17_reg_870)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L4 grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_ready),
    .sum_stream_dout(sum_stream_dout),
    .sum_stream_empty_n(sum_stream_empty_n),
    .sum_stream_read(grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_sum_stream_read),
    .sum_out(grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_sum_out),
    .sum_out_ap_vld(grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_sum_out_ap_vld)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L5 grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_ready),
    .brightness_stream_din(grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_brightness_stream_din),
    .brightness_stream_full_n(brightness_stream_full_n),
    .brightness_stream_write(grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_brightness_stream_write),
    .mul_ln17_1(mul_ln41_reg_908),
    .image_r_address0(grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_image_r_address0),
    .image_r_ce0(grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_image_r_ce0),
    .image_r_q0(image_q0)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L6 grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_ready),
    .brightness_stream_dout(brightness_stream_dout),
    .brightness_stream_empty_n(brightness_stream_empty_n),
    .brightness_stream_read(grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_brightness_stream_read),
    .current_brightness_out(grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_current_brightness_out),
    .current_brightness_out_ap_vld(grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_current_brightness_out_ap_vld)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_ready),
    .out_stream_TREADY(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TREADY),
    .j_02_i633(j_02_i633_load_reg_936),
    .i_04_i631(i_04_i631_load_reg_931),
    .out_stream_TDATA(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TDATA),
    .out_stream_TVALID(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TVALID),
    .out_stream_TKEEP(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TKEEP),
    .out_stream_TSTRB(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TSTRB),
    .out_stream_TUSER(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TUSER),
    .out_stream_TLAST(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TLAST),
    .out_stream_TID(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TID),
    .out_stream_TDEST(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TDEST),
    .grp_fu_956_p_din0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_grp_fu_956_p_din0),
    .grp_fu_956_p_dout0(grp_fu_956_p1),
    .grp_fu_956_p_ce(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_grp_fu_956_p_ce)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_ready),
    .out_stream_TREADY(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TREADY),
    .j_02_i629(j_02_i629_load_reg_951),
    .i_04_i627(i_04_i627_load_reg_946),
    .out_stream_TDATA(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TDATA),
    .out_stream_TVALID(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TVALID),
    .out_stream_TKEEP(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TKEEP),
    .out_stream_TSTRB(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TSTRB),
    .out_stream_TUSER(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TUSER),
    .out_stream_TLAST(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TLAST),
    .out_stream_TID(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TID),
    .out_stream_TDEST(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TDEST),
    .grp_fu_956_p_din0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_grp_fu_956_p_din0),
    .grp_fu_956_p_dout0(grp_fu_956_p1),
    .grp_fu_956_p_ce(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_grp_fu_956_p_ce)
);

hyperspectral_hw_wrapped_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(minDistance_3_reg_917),
    .din1(minDistance_fu_148),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_345_p2)
);

hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_10_no_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_sum_out),
    .ce(grp_fu_349_ce),
    .dout(grp_fu_349_p2)
);

hyperspectral_hw_wrapped_mul_mul_19s_8ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 19 ))
mul_mul_19s_8ns_19_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_749_p0),
    .din1(grp_fu_749_p1),
    .ce(1'b1),
    .dout(grp_fu_749_p2)
);

hyperspectral_hw_wrapped_am_addmul_12ns_11ns_8ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 19 ))
am_addmul_12ns_11ns_8ns_19_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_755_p0),
    .din1(grp_fu_755_p1),
    .din2(grp_fu_755_p2),
    .ce(1'b1),
    .dout(grp_fu_755_p3)
);

hyperspectral_hw_wrapped_sitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_4_no_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_956_p0),
    .ce(grp_fu_956_ce),
    .dout(grp_fu_956_p1)
);

hyperspectral_hw_wrapped_fifo_w32_d2_S brightness_stream_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_brightness_stream_din),
    .if_full_n(brightness_stream_full_n),
    .if_write(brightness_stream_write),
    .if_dout(brightness_stream_dout),
    .if_empty_n(brightness_stream_empty_n),
    .if_read(brightness_stream_read)
);

hyperspectral_hw_wrapped_fifo_w32_d2_S sum_stream_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_sum_stream_din),
    .if_full_n(sum_stream_full_n),
    .if_write(sum_stream_write),
    .if_dout(sum_stream_dout),
    .if_empty_n(sum_stream_empty_n),
    .if_read(sum_stream_read)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TDATA),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_data_V_U_ack_in),
    .data_out(in_stream_TDATA_int_regslice),
    .vld_out(in_stream_TVALID_int_regslice),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_data_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TKEEP),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_keep_V_U_ack_in),
    .data_out(in_stream_TKEEP_int_regslice),
    .vld_out(regslice_both_in_stream_V_keep_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_keep_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TSTRB),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_strb_V_U_ack_in),
    .data_out(in_stream_TSTRB_int_regslice),
    .vld_out(regslice_both_in_stream_V_strb_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_strb_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TUSER),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_user_V_U_ack_in),
    .data_out(in_stream_TUSER_int_regslice),
    .vld_out(regslice_both_in_stream_V_user_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_user_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TLAST),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_last_V_U_ack_in),
    .data_out(in_stream_TLAST_int_regslice),
    .vld_out(regslice_both_in_stream_V_last_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_last_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 5 ))
regslice_both_in_stream_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TID),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_id_V_U_ack_in),
    .data_out(in_stream_TID_int_regslice),
    .vld_out(regslice_both_in_stream_V_id_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_id_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 5 ))
regslice_both_in_stream_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TDEST),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_dest_V_U_ack_in),
    .data_out(in_stream_TDEST_int_regslice),
    .vld_out(regslice_both_in_stream_V_dest_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_dest_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TDATA_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(out_stream_TREADY_int_regslice),
    .data_out(out_stream_TDATA),
    .vld_out(regslice_both_out_stream_V_data_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_data_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TKEEP_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_keep_V_U_ack_in_dummy),
    .data_out(out_stream_TKEEP),
    .vld_out(regslice_both_out_stream_V_keep_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_keep_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TSTRB_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_strb_V_U_ack_in_dummy),
    .data_out(out_stream_TSTRB),
    .vld_out(regslice_both_out_stream_V_strb_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_strb_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TUSER_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_user_V_U_ack_in_dummy),
    .data_out(out_stream_TUSER),
    .vld_out(regslice_both_out_stream_V_user_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_user_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TLAST_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_last_V_U_ack_in_dummy),
    .data_out(out_stream_TLAST),
    .vld_out(regslice_both_out_stream_V_last_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_last_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 5 ))
regslice_both_out_stream_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TID_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_id_V_U_ack_in_dummy),
    .data_out(out_stream_TID),
    .vld_out(regslice_both_out_stream_V_id_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_id_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 5 ))
regslice_both_out_stream_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TDEST_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_dest_V_U_ack_in_dummy),
    .data_out(out_stream_TDEST),
    .vld_out(regslice_both_out_stream_V_dest_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b1 == ap_NS_fsm_state2))) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state35)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_2_fu_172 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln63_fu_442_p2 == 1'd0))) begin
        i_2_fu_172 <= select_ln41_1_fu_477_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten20_fu_176 <= 12'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln63_fu_442_p2 == 1'd0))) begin
        indvar_flatten20_fu_176 <= add_ln63_1_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_1_fu_168 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln63_fu_442_p2 == 1'd0))) begin
        j_1_fu_168 <= add_ln64_fu_527_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        maxBrightness_1_fu_144 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        maxBrightness_1_fu_144 <= maxBrightness_fu_706_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        minDistance_fu_148 <= 32'd2139095039;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        minDistance_fu_148 <= c_fu_678_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln63_fu_442_p2 == 1'd0))) begin
        cmp1_i_i_mid1_reg_888 <= cmp1_i_i_mid1_fu_501_p2;
        icmp_ln34_reg_898 <= icmp_ln34_fu_518_p2;
        icmp_ln64_reg_883 <= icmp_ln64_fu_463_p2;
        trunc_ln34_2_reg_903 <= trunc_ln34_2_fu_523_p1;
        trunc_ln41_reg_893 <= trunc_ln41_fu_506_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        cmp1_i_i_reg_875 <= cmp1_i_i_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        i_04_i627_fu_152 <= select_ln34_fu_662_p3;
        i_04_i631_fu_160 <= select_ln74_1_fu_698_p3;
        j_02_i629_fu_156 <= select_ln34_1_fu_670_p3;
        j_02_i633_fu_164 <= select_ln74_fu_690_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        i_04_i627_load_reg_946 <= i_04_i627_fu_152;
        j_02_i629_load_reg_951 <= j_02_i629_fu_156;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        i_04_i631_load_reg_931 <= i_04_i631_fu_160;
        j_02_i633_load_reg_936 <= j_02_i633_fu_164;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        minDistance_3_reg_917 <= grp_fu_349_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        minDistance_load_1_reg_924 <= minDistance_fu_148;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        mul_ln17_reg_870 <= grp_fu_749_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        mul_ln41_reg_908 <= grp_fu_755_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_stream_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_stream_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_stream_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((regslice_both_out_stream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_out_stream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        brightness_stream_read = grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_brightness_stream_read;
    end else begin
        brightness_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        brightness_stream_write = grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_brightness_stream_write;
    end else begin
        brightness_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state28) | ((grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24)) | ((grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21)))) begin
        grp_fu_349_ce = 1'b1;
    end else begin
        grp_fu_349_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_956_ce = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_grp_fu_956_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_956_ce = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_grp_fu_956_p_ce;
    end else begin
        grp_fu_956_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_956_p0 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_grp_fu_956_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_956_p0 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_grp_fu_956_p_din0;
    end else begin
        grp_fu_956_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        image_address0 = grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_image_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        image_address0 = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_address0 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_address0;
    end else begin
        image_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_address1 = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_address1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_address1;
    end else begin
        image_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        image_ce0 = grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_image_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        image_ce0 = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_ce0 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_ce0;
    end else begin
        image_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_ce1 = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_image_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_ce1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_ce1;
    end else begin
        image_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        image_we0 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_we0;
    end else begin
        image_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        image_we1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_image_r_we1;
    end else begin
        image_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        in_stream_TREADY_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_in_stream_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_stream_TREADY_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_in_stream_TREADY;
    end else begin
        in_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY_int_regslice;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (out_stream_TREADY_int_regslice == 1'b1))) begin
        out_stream_TDATA_int_regslice = w_V_fu_744_p1;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        out_stream_TDATA_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TDATA;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        out_stream_TDATA_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TDATA;
    end else begin
        out_stream_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (out_stream_TREADY_int_regslice == 1'b1))) begin
        out_stream_TDEST_int_regslice = 5'd8;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        out_stream_TDEST_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TDEST;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        out_stream_TDEST_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TDEST;
    end else begin
        out_stream_TDEST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (out_stream_TREADY_int_regslice == 1'b1))) begin
        out_stream_TID_int_regslice = 5'd7;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        out_stream_TID_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TID;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        out_stream_TID_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TID;
    end else begin
        out_stream_TID_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (out_stream_TREADY_int_regslice == 1'b1))) begin
        out_stream_TKEEP_int_regslice = 4'd15;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        out_stream_TKEEP_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TKEEP;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        out_stream_TKEEP_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TKEEP;
    end else begin
        out_stream_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (out_stream_TREADY_int_regslice == 1'b1))) begin
        out_stream_TLAST_int_regslice = 1'd0;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        out_stream_TLAST_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TLAST;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        out_stream_TLAST_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TLAST;
    end else begin
        out_stream_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (out_stream_TREADY_int_regslice == 1'b1))) begin
        out_stream_TSTRB_int_regslice = 4'd15;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        out_stream_TSTRB_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TSTRB;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        out_stream_TSTRB_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TSTRB;
    end else begin
        out_stream_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (out_stream_TREADY_int_regslice == 1'b1))) begin
        out_stream_TUSER_int_regslice = 4'd4;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        out_stream_TUSER_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TUSER;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        out_stream_TUSER_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TUSER;
    end else begin
        out_stream_TUSER_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (out_stream_TREADY_int_regslice == 1'b1))) begin
        out_stream_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        out_stream_TVALID_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TVALID;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out_stream_TVALID_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TVALID;
    end else begin
        out_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        sum_stream_read = grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_sum_stream_read;
    end else begin
        sum_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sum_stream_write = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_sum_stream_write;
    end else begin
        sum_stream_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln63_fu_442_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (out_stream_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == ap_CS_fsm_state34) & (out_stream_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((regslice_both_out_stream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln63_1_fu_448_p2 = (indvar_flatten20_fu_176 + 12'd1);

assign add_ln63_fu_457_p2 = (i_2_fu_172 + 2'd1);

assign add_ln64_fu_527_p2 = (select_ln41_fu_469_p3 + 11'd1);

assign and_ln34_1_fu_636_p2 = (or_ln34_2_fu_630_p2 & or_ln34_1_fu_612_p2);

assign and_ln34_2_fu_642_p2 = (grp_fu_345_p2 & and_ln34_1_fu_636_p2);

assign and_ln34_fu_653_p2 = (or_ln34_fu_648_p2 & and_ln34_2_fu_642_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln34_1_fu_583_p1 = minDistance_load_1_reg_924;

assign bitcast_ln34_fu_566_p1 = minDistance_3_reg_917;

assign c_fu_678_p3 = ((and_ln34_fu_653_p2[0:0] == 1'b1) ? minDistance_3_reg_917 : minDistance_load_1_reg_924);

assign cmp1_i_i_fu_437_p2 = ((zext_ln41_fu_433_p1 != grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_0_033_out) ? 1'b1 : 1'b0);

assign cmp1_i_i_mid1_fu_501_p2 = ((zext_ln41_1_fu_497_p1 != grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_0_033_out) ? 1'b1 : 1'b0);

assign empty_29_fu_405_p1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_0_033_out[8:0];

assign grp_fu_749_p0 = (tmp_8_fu_409_p3 + trunc_ln17_fu_417_p1);

assign grp_fu_749_p1 = 19'd180;

assign grp_fu_755_p0 = grp_fu_755_p00;

assign grp_fu_755_p00 = tmp_s_fu_485_p3;

assign grp_fu_755_p1 = grp_fu_755_p10;

assign grp_fu_755_p10 = select_ln41_fu_469_p3;

assign grp_fu_755_p2 = 19'd180;

assign grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_278_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_L4_fu_286_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_L5_fu_292_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1_fu_239_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_129_6_fu_305_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state32);

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_161_7_fu_325_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state36);

assign icmp_ln34_1_fu_600_p2 = ((tmp_5_fu_569_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln34_2_fu_606_p2 = ((trunc_ln34_fu_579_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln34_3_fu_618_p2 = ((tmp_6_fu_586_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln34_4_fu_624_p2 = ((trunc_ln34_1_fu_596_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_518_p2 = ((zext_ln41_3_fu_514_p1 != grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_1_034_out) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_442_p2 = ((indvar_flatten20_fu_176 == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_463_p2 = ((j_1_fu_168 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_684_p2 = ((grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_current_brightness_out > maxBrightness_1_fu_144) ? 1'b1 : 1'b0);

assign in_stream_TREADY = regslice_both_in_stream_V_data_V_U_ack_in;

assign maxBrightness_fu_706_p3 = ((icmp_ln74_fu_684_p2[0:0] == 1'b1) ? grp_hyperspectral_hw_wrapped_Pipeline_L6_fu_299_current_brightness_out : maxBrightness_1_fu_144);

assign or_ln34_1_fu_612_p2 = (icmp_ln34_2_fu_606_p2 | icmp_ln34_1_fu_600_p2);

assign or_ln34_2_fu_630_p2 = (icmp_ln34_4_fu_624_p2 | icmp_ln34_3_fu_618_p2);

assign or_ln34_fu_648_p2 = (select_ln41_2_fu_555_p3 | icmp_ln34_reg_898);

assign out_stream_TVALID = regslice_both_out_stream_V_data_V_U_vld_out;

assign select_ln34_1_fu_670_p3 = ((and_ln34_fu_653_p2[0:0] == 1'b1) ? zext_ln34_fu_659_p1 : j_02_i629_fu_156);

assign select_ln34_fu_662_p3 = ((and_ln34_fu_653_p2[0:0] == 1'b1) ? zext_ln41_4_fu_560_p1 : i_04_i627_fu_152);

assign select_ln41_1_fu_477_p3 = ((icmp_ln64_fu_463_p2[0:0] == 1'b1) ? add_ln63_fu_457_p2 : i_2_fu_172);

assign select_ln41_2_fu_555_p3 = ((icmp_ln64_reg_883[0:0] == 1'b1) ? cmp1_i_i_mid1_reg_888 : cmp1_i_i_reg_875);

assign select_ln41_fu_469_p3 = ((icmp_ln64_fu_463_p2[0:0] == 1'b1) ? 11'd0 : j_1_fu_168);

assign select_ln74_1_fu_698_p3 = ((icmp_ln74_fu_684_p2[0:0] == 1'b1) ? zext_ln41_4_fu_560_p1 : i_04_i631_fu_160);

assign select_ln74_fu_690_p3 = ((icmp_ln74_fu_684_p2[0:0] == 1'b1) ? zext_ln34_fu_659_p1 : j_02_i633_fu_164);

assign tmp_5_fu_569_p4 = {{bitcast_ln34_fu_566_p1[30:23]}};

assign tmp_6_fu_586_p4 = {{bitcast_ln34_1_fu_583_p1[30:23]}};

assign tmp_8_fu_409_p3 = {{empty_29_fu_405_p1}, {10'd0}};

assign tmp_s_fu_485_p3 = {{select_ln41_1_fu_477_p3}, {10'd0}};

assign trunc_ln17_fu_417_p1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5_fu_258_refPixel_1_034_out[18:0];

assign trunc_ln34_1_fu_596_p1 = bitcast_ln34_1_fu_583_p1[22:0];

assign trunc_ln34_2_fu_523_p1 = select_ln41_fu_469_p3[9:0];

assign trunc_ln34_fu_579_p1 = bitcast_ln34_fu_566_p1[22:0];

assign trunc_ln41_fu_506_p1 = select_ln41_1_fu_477_p3[0:0];

assign w_V_fu_744_p1 = minDistance_fu_148;

assign zext_ln34_fu_659_p1 = trunc_ln34_2_reg_903;

assign zext_ln41_1_fu_497_p1 = add_ln63_fu_457_p2;

assign zext_ln41_3_fu_514_p1 = select_ln41_fu_469_p3;

assign zext_ln41_4_fu_560_p1 = trunc_ln41_reg_893;

assign zext_ln41_fu_433_p1 = i_2_fu_172;

endmodule //hyperspectral_hw_wrapped
