{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641606337067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641606337067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 20:45:37 2022 " "Processing started: Fri Jan 07 20:45:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641606337067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606337067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606337067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641606337468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641606337468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/ram_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/ram_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qsys " "Found entity 1: ram_qsys" {  } { { "ram_qsys/synthesis/ram_qsys.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/ram_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606342786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606342786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ram_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606342787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606342787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ram_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606342788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606342788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qsys_mm_interconnect_0 " "Found entity 1: ram_qsys_mm_interconnect_0" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606342789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606342789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606342790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606342790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ram_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606342791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606342791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qsys_onchip_mem " "Found entity 1: ram_qsys_onchip_mem" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606342792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606342792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/ram_qsys_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/ram_qsys_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qsys_bridge " "Found entity 1: ram_qsys_bridge" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_bridge.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606342793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606342793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606342794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606342794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file complex_multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMPLEX_MULTIPLICATION " "Found entity 1: COMPLEX_MULTIPLICATION" {  } { { "COMPLEX_MULTIPLICATION.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606342795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606342795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_multiplication/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file complex_multiplication/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (complex_multiplication) " "Found design unit 1: dspba_library_package (complex_multiplication)" {  } { { "COMPLEX_MULTIPLICATION/dspba_library_package.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_multiplication/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file complex_multiplication/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343051 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343051 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343051 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_multiplication/complex_multiplication_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complex_multiplication/complex_multiplication_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPLEX_MULTIPLICATION_0002-normal " "Found design unit 1: COMPLEX_MULTIPLICATION_0002-normal" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343061 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPLEX_MULTIPLICATION_0002 " "Found entity 1: COMPLEX_MULTIPLICATION_0002" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_CONTROLLER " "Found entity 1: RAM_CONTROLLER" {  } { { "RAM_CONTROLLER.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file add/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (add) " "Found design unit 1: dspba_library_package (add)" {  } { { "ADD/dspba_library_package.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file add/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343065 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343065 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343065 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343065 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343065 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add/add_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add/add_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_0002-normal " "Found design unit 1: ADD_0002-normal" {  } { { "ADD/ADD_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343068 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_0002 " "Found entity 1: ADD_0002" {  } { { "ADD/ADD_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACT " "Found entity 1: SUBTRACT" {  } { { "SUBTRACT.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file subtract/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (subtract) " "Found design unit 1: dspba_library_package (subtract)" {  } { { "SUBTRACT/dspba_library_package.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file subtract/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343071 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343071 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343071 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343071 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343071 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract/subtract_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtract/subtract_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRACT_0002-normal " "Found design unit 1: SUBTRACT_0002-normal" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343074 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACT_0002 " "Found entity 1: SUBTRACT_0002" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file compute_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMPUTE_UNIT " "Found entity 1: COMPUTE_UNIT" {  } { { "COMPUTE_UNIT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPUTE_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641606343196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FFT.sv(41) " "Verilog HDL assignment warning at FFT.sv(41): truncated value with size 32 to match size of target (11)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606343196 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FFT.sv(42) " "Verilog HDL assignment warning at FFT.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606343196 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FFT.sv(43) " "Verilog HDL assignment warning at FFT.sv(43): truncated value with size 32 to match size of target (11)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606343197 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 FFT.sv(46) " "Verilog HDL assignment warning at FFT.sv(46): truncated value with size 11 to match size of target (10)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606343197 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FFT.sv(47) " "Verilog HDL assignment warning at FFT.sv(47): truncated value with size 32 to match size of target (10)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606343197 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 FFT.sv(75) " "Verilog HDL assignment warning at FFT.sv(75): truncated value with size 32 to match size of target (7)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606343197 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FFT.sv(85) " "Verilog HDL assignment warning at FFT.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606343197 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 FFT.sv(94) " "Verilog HDL assignment warning at FFT.sv(94): truncated value with size 11 to match size of target (10)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606343197 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FFT.sv(104) " "Verilog HDL assignment warning at FFT.sv(104): truncated value with size 32 to match size of target (10)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606343198 "|FFT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_CONTROLLER RAM_CONTROLLER:rc " "Elaborating entity \"RAM_CONTROLLER\" for hierarchy \"RAM_CONTROLLER:rc\"" {  } { { "FFT.sv" "rc" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343222 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RAM_CONTROLLER.sv(62) " "Verilog HDL Case Statement information at RAM_CONTROLLER.sv(62): all case item expressions in this case statement are onehot" {  } { { "RAM_CONTROLLER.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641606343224 "|FFT|RAM_CONTROLLER:rc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RAM_CONTROLLER.sv(70) " "Verilog HDL Case Statement information at RAM_CONTROLLER.sv(70): all case item expressions in this case statement are onehot" {  } { { "RAM_CONTROLLER.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641606343224 "|FFT|RAM_CONTROLLER:rc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RAM_CONTROLLER.sv(81) " "Verilog HDL Case Statement information at RAM_CONTROLLER.sv(81): all case item expressions in this case statement are onehot" {  } { { "RAM_CONTROLLER.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641606343224 "|FFT|RAM_CONTROLLER:rc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qsys RAM_CONTROLLER:rc\|ram_qsys:ram " "Elaborating entity \"ram_qsys\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\"" {  } { { "RAM_CONTROLLER.sv" "ram" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qsys_bridge RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_bridge:bridge " "Elaborating entity \"ram_qsys_bridge\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_bridge:bridge\"" {  } { { "ram_qsys/synthesis/ram_qsys.v" "bridge" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/ram_qsys.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qsys_onchip_mem RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem " "Elaborating entity \"ram_qsys_onchip_mem\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\"" {  } { { "ram_qsys/synthesis/ram_qsys.v" "onchip_mem" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/ram_qsys.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" "the_altsyncram" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.mif " "Parameter \"init_file\" = \"C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343301 ""}  } { { "ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606343301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lm1 " "Found entity 1: altsyncram_1lm1" {  } { { "db/altsyncram_1lm1.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_1lm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lm1 RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated " "Elaborating entity \"altsyncram_1lm1\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05h2 " "Found entity 1: altsyncram_05h2" {  } { { "db/altsyncram_05h2.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_05h2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606343366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606343366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_05h2 RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|altsyncram_05h2:altsyncram1 " "Elaborating entity \"altsyncram_05h2\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|altsyncram_05h2:altsyncram1\"" {  } { { "db/altsyncram_1lm1.tdf" "altsyncram1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_1lm1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1lm1.tdf" "mgl_prim2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_1lm1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1lm1.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_1lm1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 7 " "Parameter \"SHIFT_COUNT_BITS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 64 " "Parameter \"WIDTH_WORD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606343560 ""}  } { { "db/altsyncram_1lm1.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_1lm1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606343560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qsys_mm_interconnect_0 RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ram_qsys_mm_interconnect_0\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ram_qsys/synthesis/ram_qsys.v" "mm_interconnect_0" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/ram_qsys.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_avalon_master_translator\"" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" "bridge_avalon_master_translator" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\"" {  } { { "ram_qsys/synthesis/ram_qsys.v" "rst_controller" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/ram_qsys.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ram_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ram_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPUTE_UNIT COMPUTE_UNIT:cu " "Elaborating entity \"COMPUTE_UNIT\" for hierarchy \"COMPUTE_UNIT:cu\"" {  } { { "FFT.sv" "cu" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPLEX_MULTIPLICATION COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult " "Elaborating entity \"COMPLEX_MULTIPLICATION\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\"" {  } { { "COMPUTE_UNIT.sv" "c_mult" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPUTE_UNIT.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPLEX_MULTIPLICATION_0002 COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst " "Elaborating entity \"COMPLEX_MULTIPLICATION_0002\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\"" {  } { { "COMPLEX_MULTIPLICATION.v" "complex_multiplication_inst" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606343970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:fracXIsZero_uid121_bd_uid7_fpComplexMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:fracXIsZero_uid121_bd_uid7_fpComplexMulTest_delay\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "fracXIsZero_uid121_bd_uid7_fpComplexMulTest_delay" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist104_fracXIsZero_uid121_bd_uid7_fpComplexMulTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist104_fracXIsZero_uid121_bd_uid7_fpComplexMulTest_q_6\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist104_fracXIsZero_uid121_bd_uid7_fpComplexMulTest_q_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist110_expX_uid110_bd_uid7_fpComplexMulTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist110_expX_uid110_bd_uid7_fpComplexMulTest_b_4\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist110_expX_uid110_bd_uid7_fpComplexMulTest_b_4" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist11_prodXY_uid703_prod_uid151_bd_uid7_fpComplexMulTest_bs9_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist11_prodXY_uid703_prod_uid151_bd_uid7_fpComplexMulTest_bs9_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist11_prodXY_uid703_prod_uid151_bd_uid7_fpComplexMulTest_bs9_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist12_prodXY_uid700_prod_uid61_ac_uid6_fpComplexMulTest_bs10_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist12_prodXY_uid700_prod_uid61_ac_uid6_fpComplexMulTest_bs10_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist12_prodXY_uid700_prod_uid61_ac_uid6_fpComplexMulTest_bs10_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component " "Elaborated megafunction instantiation \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component " "Instantiated megafunction \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344314 ""}  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606344314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gut " "Found entity 1: mult_gut" {  } { { "db/mult_gut.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/mult_gut.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606344343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606344343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gut COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component\|mult_gut:auto_generated " "Elaborating entity \"mult_gut\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component\|mult_gut:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component " "Elaborated megafunction instantiation \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component " "Instantiated megafunction \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344360 ""}  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606344360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component " "Elaborated megafunction instantiation \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component " "Instantiated megafunction \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344370 ""}  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606344370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rlt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rlt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rlt " "Found entity 1: mult_rlt" {  } { { "db/mult_rlt.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/mult_rlt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606344396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606344396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rlt COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component\|mult_rlt:auto_generated " "Elaborating entity \"mult_rlt\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component\|mult_rlt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component " "Elaborated megafunction instantiation \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1576 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component " "Instantiated megafunction \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606344408 ""}  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1576 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606344408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_60u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_60u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_60u " "Found entity 1: mult_60u" {  } { { "db/mult_60u.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/mult_60u.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606344435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606344435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_60u COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component\|mult_60u:auto_generated " "Elaborating entity \"mult_60u\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component\|mult_60u:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist22_osig_uid710_prod_uid331_bc_uid9_fpComplexMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist22_osig_uid710_prod_uid331_bc_uid9_fpComplexMulTest_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist22_osig_uid710_prod_uid331_bc_uid9_fpComplexMulTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist88_expRPreExcExt_uid355_bc_uid9_fpComplexMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist88_expRPreExcExt_uid355_bc_uid9_fpComplexMulTest_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist88_expRPreExcExt_uid355_bc_uid9_fpComplexMulTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist122_signY_uid23_ac_uid6_fpComplexMulTest_b_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist122_signY_uid23_ac_uid6_fpComplexMulTest_b_6\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist122_signY_uid23_ac_uid6_fpComplexMulTest_b_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist87_expRPreExc_uid356_bc_uid9_fpComplexMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist87_expRPreExc_uid356_bc_uid9_fpComplexMulTest_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist87_expRPreExc_uid356_bc_uid9_fpComplexMulTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist89_fracRPreExc_uid354_bc_uid9_fpComplexMulTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist89_fracRPreExc_uid354_bc_uid9_fpComplexMulTest_b_2\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist89_fracRPreExc_uid354_bc_uid9_fpComplexMulTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist48_fracY_uid575_rImag_uid17_fpComplexMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist48_fracY_uid575_rImag_uid17_fpComplexMulTest_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist48_fracY_uid575_rImag_uid17_fpComplexMulTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist95_fracRPostNorm_uid247_ad_uid8_fpComplexMulTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist95_fracRPostNorm_uid247_ad_uid8_fpComplexMulTest_q_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist95_fracRPostNorm_uid247_ad_uid8_fpComplexMulTest_q_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist91_R_uid288_ad_uid8_fpComplexMulTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist91_R_uid288_ad_uid8_fpComplexMulTest_q_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist91_R_uid288_ad_uid8_fpComplexMulTest_q_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist35_sigB_uid596_rImag_uid17_fpComplexMulTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist35_sigB_uid596_rImag_uid17_fpComplexMulTest_b_3\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist35_sigB_uid596_rImag_uid17_fpComplexMulTest_b_3" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist8_rightShiftStageSel5Dto3_uid891_alignmentShifter_uid611_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist8_rightShiftStageSel5Dto3_uid891_alignmentShifter_uid611_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist8_rightShiftStageSel5Dto3_uid891_alignmentShifter_uid611_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:alignFracBPostShiftOut_uid615_rImag_uid17_fpComplexMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:alignFracBPostShiftOut_uid615_rImag_uid17_fpComplexMulTest_delay\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "alignFracBPostShiftOut_uid615_rImag_uid17_fpComplexMulTest_delay" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:fracBAddOpPostXor_uid628_rImag_uid17_fpComplexMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:fracBAddOpPostXor_uid628_rImag_uid17_fpComplexMulTest_delay\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "fracBAddOpPostXor_uid628_rImag_uid17_fpComplexMulTest_delay" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist40_fracA_uid593_rImag_uid17_fpComplexMulTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist40_fracA_uid593_rImag_uid17_fpComplexMulTest_b_4\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist40_fracA_uid593_rImag_uid17_fpComplexMulTest_b_4" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist31_fracGRS_uid631_rImag_uid17_fpComplexMulTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist31_fracGRS_uid631_rImag_uid17_fpComplexMulTest_q_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist31_fracGRS_uid631_rImag_uid17_fpComplexMulTest_q_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist17_rVStage_uid744_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist17_rVStage_uid744_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist17_rVStage_uid744_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist4_rVStage_uid758_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist4_rVStage_uid758_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist4_rVStage_uid758_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist30_aMinusA_uid634_rImag_uid17_fpComplexMulTest_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist30_aMinusA_uid634_rImag_uid17_fpComplexMulTest_q_3\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist30_aMinusA_uid634_rImag_uid17_fpComplexMulTest_q_3" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist51_excX_uid559_rImag_uid17_fpComplexMulTest_b_10 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist51_excX_uid559_rImag_uid17_fpComplexMulTest_b_10\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist51_excX_uid559_rImag_uid17_fpComplexMulTest_b_10" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist52_excX_uid545_rImag_uid17_fpComplexMulTest_b_9 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist52_excX_uid545_rImag_uid17_fpComplexMulTest_b_9\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist52_excX_uid545_rImag_uid17_fpComplexMulTest_b_9" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist50_xGTEy_uid573_rImag_uid17_fpComplexMulTest_q_9 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist50_xGTEy_uid573_rImag_uid17_fpComplexMulTest_q_9\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist50_xGTEy_uid573_rImag_uid17_fpComplexMulTest_q_9" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist43_excBZ_uid590_rImag_uid17_fpComplexMulTest_q_9 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist43_excBZ_uid590_rImag_uid17_fpComplexMulTest_q_9\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist43_excBZ_uid590_rImag_uid17_fpComplexMulTest_q_9" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist34_effSub_uid597_rImag_uid17_fpComplexMulTest_q_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist34_effSub_uid597_rImag_uid17_fpComplexMulTest_q_7\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist34_effSub_uid597_rImag_uid17_fpComplexMulTest_q_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist2_leftShiftStageSel4Dto2_uid940_fracPostNormExt_uid635_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist2_leftShiftStageSel4Dto2_uid940_fracPostNormExt_uid635_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist2_leftShiftStageSel4Dto2_uid940_fracPostNormExt_uid635_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist41_expA_uid591_rImag_uid17_fpComplexMulTest_b_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist41_expA_uid591_rImag_uid17_fpComplexMulTest_b_6\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist41_expA_uid591_rImag_uid17_fpComplexMulTest_b_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist29_expPostNorm_uid639_rImag_uid17_fpComplexMulTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist29_expPostNorm_uid639_rImag_uid17_fpComplexMulTest_q_2\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist29_expPostNorm_uid639_rImag_uid17_fpComplexMulTest_q_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist26_expRPreExc_uid664_rImag_uid17_fpComplexMulTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist26_expRPreExc_uid664_rImag_uid17_fpComplexMulTest_b_2\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist26_expRPreExc_uid664_rImag_uid17_fpComplexMulTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist68_sigA_uid435_rReal_uid16_fpComplexMulTest_b_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist68_sigA_uid435_rReal_uid16_fpComplexMulTest_b_7\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist68_sigA_uid435_rReal_uid16_fpComplexMulTest_b_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 5156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist85_excX_uid399_rReal_uid16_fpComplexMulTest_b_8 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist85_excX_uid399_rReal_uid16_fpComplexMulTest_b_8\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist85_excX_uid399_rReal_uid16_fpComplexMulTest_b_8" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 5161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist86_excX_uid385_rReal_uid16_fpComplexMulTest_b_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist86_excX_uid385_rReal_uid16_fpComplexMulTest_b_7\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist86_excX_uid385_rReal_uid16_fpComplexMulTest_b_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 5169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD COMPUTE_UNIT:cu\|ADD:adder_real " "Elaborating entity \"ADD\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\"" {  } { { "COMPUTE_UNIT.sv" "adder_real" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPUTE_UNIT.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_0002 COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst " "Elaborating entity \"ADD_0002\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\"" {  } { { "ADD.v" "add_inst" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist16_sigB_uid51_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist16_sigB_uid51_fpAddTest_b_2\"" {  } { { "ADD/ADD_0002.vhd" "redist16_sigB_uid51_fpAddTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist26_exp_bSig_uid35_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist26_exp_bSig_uid35_fpAddTest_b_1\"" {  } { { "ADD/ADD_0002.vhd" "redist26_exp_bSig_uid35_fpAddTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:excZ_bSig_uid17_uid37_fpAddTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:excZ_bSig_uid17_uid37_fpAddTest_delay\"" {  } { { "ADD/ADD_0002.vhd" "excZ_bSig_uid17_uid37_fpAddTest_delay" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist25_frac_bSig_uid36_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist25_frac_bSig_uid36_fpAddTest_b_2\"" {  } { { "ADD/ADD_0002.vhd" "redist25_frac_bSig_uid36_fpAddTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist14_oFracBREXC2_uid70_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist14_oFracBREXC2_uid70_fpAddTest_b_1\"" {  } { { "ADD/ADD_0002.vhd" "redist14_oFracBREXC2_uid70_fpAddTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist2_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist2_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_b_2\"" {  } { { "ADD/ADD_0002.vhd" "redist2_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist3_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_c_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist3_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_c_2\"" {  } { { "ADD/ADD_0002.vhd" "redist3_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_c_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist29_frac_aSig_uid22_fpAddTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist29_frac_aSig_uid22_fpAddTest_b_4\"" {  } { { "ADD/ADD_0002.vhd" "redist29_frac_aSig_uid22_fpAddTest_b_4" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist6_r_uid149_lzCountVal_uid74_fpAddTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist6_r_uid149_lzCountVal_uid74_fpAddTest_q_1\"" {  } { { "ADD/ADD_0002.vhd" "redist6_r_uid149_lzCountVal_uid74_fpAddTest_q_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist19_sigA_uid50_fpAddTest_b_8 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist19_sigA_uid50_fpAddTest_b_8\"" {  } { { "ADD/ADD_0002.vhd" "redist19_sigA_uid50_fpAddTest_b_8" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist20_excR_bSig_uid45_fpAddTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist20_excR_bSig_uid45_fpAddTest_q_6\"" {  } { { "ADD/ADD_0002.vhd" "redist20_excR_bSig_uid45_fpAddTest_q_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist31_exp_aSig_uid21_fpAddTest_b_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist31_exp_aSig_uid21_fpAddTest_b_7\"" {  } { { "ADD/ADD_0002.vhd" "redist31_exp_aSig_uid21_fpAddTest_b_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist28_fracXIsZero_uid25_fpAddTest_q_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist28_fracXIsZero_uid25_fpAddTest_q_4\"" {  } { { "ADD/ADD_0002.vhd" "redist28_fracXIsZero_uid25_fpAddTest_q_4" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist15_effSub_uid52_fpAddTest_q_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist15_effSub_uid52_fpAddTest_q_7\"" {  } { { "ADD/ADD_0002.vhd" "redist15_effSub_uid52_fpAddTest_q_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist13_fracAddResultNoSignExt_uid73_fpAddTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist13_fracAddResultNoSignExt_uid73_fpAddTest_b_3\"" {  } { { "ADD/ADD_0002.vhd" "redist13_fracAddResultNoSignExt_uid73_fpAddTest_b_3" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist7_vStage_uid124_lzCountVal_uid74_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist7_vStage_uid124_lzCountVal_uid74_fpAddTest_b_2\"" {  } { { "ADD/ADD_0002.vhd" "redist7_vStage_uid124_lzCountVal_uid74_fpAddTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist11_fracPostNormRndRange_uid80_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist11_fracPostNormRndRange_uid80_fpAddTest_b_1\"" {  } { { "ADD/ADD_0002.vhd" "redist11_fracPostNormRndRange_uid80_fpAddTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist9_expRPreExc_uid87_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist9_expRPreExc_uid87_fpAddTest_b_2\"" {  } { { "ADD/ADD_0002.vhd" "redist9_expRPreExc_uid87_fpAddTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACT COMPUTE_UNIT:cu\|SUBTRACT:subtract_real " "Elaborating entity \"SUBTRACT\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\"" {  } { { "COMPUTE_UNIT.sv" "subtract_real" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPUTE_UNIT.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACT_0002 COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst " "Elaborating entity \"SUBTRACT_0002\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\"" {  } { { "SUBTRACT.v" "subtract_inst" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q SUBTRACT_0002.vhd(50) " "Verilog HDL or VHDL warning at SUBTRACT_0002.vhd(50): object \"VCC_q\" assigned a value but never read" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641606344906 "|FFT|COMPUTE_UNIT:cu|SUBTRACT:subtract_real|SUBTRACT_0002:subtract_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist21_sigB_uid52_fpSubTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist21_sigB_uid52_fpSubTest_b_2\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist21_sigB_uid52_fpSubTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist23_sigA_uid51_fpSubTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist23_sigA_uid51_fpSubTest_b_3\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist23_sigA_uid51_fpSubTest_b_3" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist37_exp_aSig_uid22_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist37_exp_aSig_uid22_fpSubTest_b_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist37_exp_aSig_uid22_fpSubTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist19_shiftedOut_uid64_fpSubTest_c_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist19_shiftedOut_uid64_fpSubTest_c_2\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist19_shiftedOut_uid64_fpSubTest_c_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606344998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist5_rightShiftStageSel5Dto3_uid205_alignmentShifter_uid65_fpSubTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist5_rightShiftStageSel5Dto3_uid205_alignmentShifter_uid65_fpSubTest_merged_bit_select_c_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist5_rightShiftStageSel5Dto3_uid205_alignmentShifter_uid65_fpSubTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:fracBAddOpPostXor_uid82_fpSubTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:fracBAddOpPostXor_uid82_fpSubTest_delay\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "fracBAddOpPostXor_uid82_fpSubTest_delay" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist36_frac_aSig_uid23_fpSubTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist36_frac_aSig_uid23_fpSubTest_b_4\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist36_frac_aSig_uid23_fpSubTest_b_4" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist17_fracGRS_uid85_fpSubTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist17_fracGRS_uid85_fpSubTest_q_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist17_fracGRS_uid85_fpSubTest_q_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist9_rVStage_uid152_lzCountVal_uid86_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist9_rVStage_uid152_lzCountVal_uid86_fpSubTest_b_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist9_rVStage_uid152_lzCountVal_uid86_fpSubTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist4_rVStage_uid166_lzCountVal_uid86_fpSubTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist4_rVStage_uid166_lzCountVal_uid86_fpSubTest_merged_bit_select_c_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist4_rVStage_uid166_lzCountVal_uid86_fpSubTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist24_sigA_uid51_fpSubTest_b_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist24_sigA_uid51_fpSubTest_b_7\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist24_sigA_uid51_fpSubTest_b_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist25_excR_bSig_uid46_fpSubTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist25_excR_bSig_uid46_fpSubTest_q_6\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist25_excR_bSig_uid46_fpSubTest_q_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist38_exp_aSig_uid22_fpSubTest_b_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist38_exp_aSig_uid22_fpSubTest_b_6\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist38_exp_aSig_uid22_fpSubTest_b_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist30_excZ_bSig_uid18_uid38_fpSubTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist30_excZ_bSig_uid18_uid38_fpSubTest_q_6\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist30_excZ_bSig_uid18_uid38_fpSubTest_q_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist20_effSub_uid53_fpSubTest_q_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist20_effSub_uid53_fpSubTest_q_7\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist20_effSub_uid53_fpSubTest_q_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist7_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist7_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist7_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist2_leftShiftStageSel4Dto2_uid254_fracPostNormExt_uid89_fpSubTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist2_leftShiftStageSel4Dto2_uid254_fracPostNormExt_uid89_fpSubTest_merged_bit_select_c_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist2_leftShiftStageSel4Dto2_uid254_fracPostNormExt_uid89_fpSubTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist15_expPostNorm_uid93_fpSubTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist15_expPostNorm_uid93_fpSubTest_q_2\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist15_expPostNorm_uid93_fpSubTest_q_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist14_fracPostNormRndRange_uid103_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist14_fracPostNormRndRange_uid103_fpSubTest_b_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist14_fracPostNormRndRange_uid103_fpSubTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist12_expRPreExc_uid118_fpSubTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist12_expRPreExc_uid118_fpSubTest_b_2\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist12_expRPreExc_uid118_fpSubTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist13_fracRPreExc_uid117_fpSubTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist13_fracRPreExc_uid117_fpSubTest_b_2\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist13_fracRPreExc_uid117_fpSubTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606345153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ip14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ip14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ip14 " "Found entity 1: altsyncram_ip14" {  } { { "db/altsyncram_ip14.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_ip14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606347104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606347104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/mux_j7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606347278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606347278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606347329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606347329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3th.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3th.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3th " "Found entity 1: cntr_3th" {  } { { "db/cntr_3th.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cntr_3th.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606347400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606347400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lrb " "Found entity 1: cmpr_lrb" {  } { { "db/cmpr_lrb.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cmpr_lrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606347435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606347435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cntr_cki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606347477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606347477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6rh " "Found entity 1: cntr_6rh" {  } { { "db/cntr_6rh.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cntr_6rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606347541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606347541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606347574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606347574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606347615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606347615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606347647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606347647 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606347829 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641606347959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.07.20:45:50 Progress: Loading sld3cba3e19/alt_sld_fab_wrapper_hw.tcl " "2022.01.07.20:45:50 Progress: Loading sld3cba3e19/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606350037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606351546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606351627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606353507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606353602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606353694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606353806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606353810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606353810 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641606354479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3cba3e19/alt_sld_fab.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606354664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606354664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606354739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606354739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606354760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606354760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606354812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606354812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606354886 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606354886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606354886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606354948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606354948 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "FFT.sv" "Mult0" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641606358006 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641606358006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606358026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606358026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606358026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606358026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606358026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606358026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606358026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606358026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606358026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606358026 ""}  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606358026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ens.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ens.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ens " "Found entity 1: mult_ens" {  } { { "db/mult_ens.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/mult_ens.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606358055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606358055 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641606358403 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641606358544 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641606358544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606360122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641606362266 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "base_pointer\[0\]~10 " "Logic cell \"base_pointer\[0\]~10\"" {  } { { "FFT.sv" "base_pointer\[0\]~10" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641606362286 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1641606362286 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 620 622 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 620 of its 622 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1641606364155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641606364303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606364303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12530 " "Implemented 12530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641606365038 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641606365038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12135 " "Implemented 12135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641606365038 ""} { "Info" "ICUT_CUT_TM_RAMS" "358 " "Implemented 358 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641606365038 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1641606365038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641606365038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641606365099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 20:46:05 2022 " "Processing ended: Fri Jan 07 20:46:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641606365099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641606365099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641606365099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606365099 ""}
