// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _HoughLinesStandard_HH_
#define _HoughLinesStandard_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sin_or_cos_float_s.h"
#include "HoughSortDescent.h"
#include "HoughLines_Core_fpcA.h"
#include "HoughLines_Core_uqcK.h"
#include "HoughLines_Core_srcU.h"
#include "HoughLines_Core_fsc4.h"
#include "HoughLinesStandarjbC.h"
#include "HoughLinesStandarkbM.h"
#include "HoughLinesStandarlbW.h"
#include "HoughLinesStandarncg.h"
#include "HoughLinesStandarocq.h"

namespace ap_rtl {

struct HoughLinesStandard : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<17> > edge_val_address0;
    sc_out< sc_logic > edge_val_ce0;
    sc_in< sc_lv<8> > edge_val_q0;
    sc_in< sc_lv<32> > edge_rows_dout;
    sc_in< sc_logic > edge_rows_empty_n;
    sc_out< sc_logic > edge_rows_read;
    sc_in< sc_lv<32> > edge_cols_dout;
    sc_in< sc_logic > edge_cols_empty_n;
    sc_out< sc_logic > edge_cols_read;
    sc_in< sc_lv<32> > threshold_dout;
    sc_in< sc_logic > threshold_empty_n;
    sc_out< sc_logic > threshold_read;
    sc_out< sc_lv<7> > lines_address0;
    sc_out< sc_logic > lines_ce0;
    sc_out< sc_logic > lines_we0;
    sc_out< sc_lv<32> > lines_d0;
    sc_out< sc_lv<7> > lines_address1;
    sc_out< sc_logic > lines_ce1;
    sc_out< sc_logic > lines_we1;
    sc_out< sc_lv<32> > lines_d1;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    HoughLinesStandard(sc_module_name name);
    SC_HAS_PROCESS(HoughLinesStandard);

    ~HoughLinesStandard();

    sc_trace_file* mVcdFile;

    HoughLinesStandarjbC* mask_table1_U;
    HoughLinesStandarkbM* one_half_table2_U;
    HoughLinesStandarlbW* tabSin_V_U;
    HoughLinesStandarlbW* tabCos_V_U;
    HoughLinesStandarncg* accum_U;
    HoughLinesStandarocq* sort_buf_U;
    sin_or_cos_float_s* grp_sin_or_cos_float_s_fu_629;
    sin_or_cos_float_s* grp_sin_or_cos_float_s_fu_644;
    HoughSortDescent* grp_HoughSortDescent_fu_659;
    HoughLines_Core_fpcA<1,2,32,32,32>* HoughLines_Core_fpcA_U46;
    HoughLines_Core_uqcK<1,2,32,32>* HoughLines_Core_uqcK_U47;
    HoughLines_Core_srcU<1,2,32,32>* HoughLines_Core_srcU_U48;
    HoughLines_Core_fsc4<1,1,32,64>* HoughLines_Core_fsc4_U49;
    HoughLines_Core_fsc4<1,1,32,64>* HoughLines_Core_fsc4_U50;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > mask_table1_address0;
    sc_signal< sc_logic > mask_table1_ce0;
    sc_signal< sc_lv<23> > mask_table1_q0;
    sc_signal< sc_lv<5> > one_half_table2_address0;
    sc_signal< sc_logic > one_half_table2_ce0;
    sc_signal< sc_lv<24> > one_half_table2_q0;
    sc_signal< sc_logic > edge_rows_blk_n;
    sc_signal< sc_logic > edge_cols_blk_n;
    sc_signal< sc_logic > threshold_blk_n;
    sc_signal< sc_lv<8> > n_i_reg_526;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter2_reg;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter3_reg;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter4_reg;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter5_reg;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter6_reg;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter7_reg;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter8_reg;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter9_reg;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter10_reg;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter11_reg;
    sc_signal< sc_lv<8> > n_i_reg_526_pp0_iter12_reg;
    sc_signal< sc_lv<8> > n3_i_reg_561;
    sc_signal< sc_lv<18> > phi_mul_reg_572;
    sc_signal< sc_lv<8> > n5_i_reg_595;
    sc_signal< sc_lv<18> > phi_mul1_reg_606;
    sc_signal< sc_lv<7> > i7_i_reg_618;
    sc_signal< sc_lv<32> > rows_reg_2454;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > cols_reg_2459;
    sc_signal< sc_lv<32> > threshold_read_reg_2464;
    sc_signal< sc_lv<1> > exitcond3_i_fu_692_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<18> > i_fu_698_p2;
    sc_signal< sc_lv<1> > exitcond4_i_fu_710_p2;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond4_i_reg_2483_pp0_iter12_reg;
    sc_signal< sc_lv<8> > n_2_fu_716_p2;
    sc_signal< sc_lv<8> > n_2_reg_2487;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > grp_fu_674_p1;
    sc_signal< sc_lv<32> > tmp_54_i_reg_2497;
    sc_signal< sc_lv<32> > grp_fu_666_p2;
    sc_signal< sc_lv<32> > angle_reg_2502;
    sc_signal< sc_lv<32> > grp_sin_or_cos_float_s_fu_629_ap_return;
    sc_signal< sc_lv<32> > v_assign_reg_2508;
    sc_signal< sc_lv<32> > grp_sin_or_cos_float_s_fu_644_ap_return;
    sc_signal< sc_lv<32> > v_assign_1_reg_2513;
    sc_signal< sc_lv<1> > isneg_reg_2518;
    sc_signal< sc_lv<54> > p_Result_54_fu_769_p1;
    sc_signal< sc_lv<54> > p_Result_54_reg_2526;
    sc_signal< sc_lv<54> > man_V_1_fu_773_p2;
    sc_signal< sc_lv<54> > man_V_1_reg_2531;
    sc_signal< sc_lv<1> > tmp_58_i_fu_779_p2;
    sc_signal< sc_lv<1> > tmp_58_i_reg_2536;
    sc_signal< sc_lv<12> > F2_fu_785_p2;
    sc_signal< sc_lv<12> > F2_reg_2542;
    sc_signal< sc_lv<1> > tmp_61_i_fu_791_p2;
    sc_signal< sc_lv<1> > tmp_61_i_reg_2548;
    sc_signal< sc_lv<12> > sh_amt_fu_809_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_2554;
    sc_signal< sc_lv<1> > icmp_fu_827_p2;
    sc_signal< sc_lv<1> > icmp_reg_2561;
    sc_signal< sc_lv<1> > tmp_87_i_fu_833_p2;
    sc_signal< sc_lv<1> > tmp_87_i_reg_2566;
    sc_signal< sc_lv<1> > icmp1_fu_849_p2;
    sc_signal< sc_lv<1> > icmp1_reg_2571;
    sc_signal< sc_lv<6> > tmp_36_fu_855_p1;
    sc_signal< sc_lv<6> > tmp_36_reg_2576;
    sc_signal< sc_lv<1> > tmp_122_i_fu_865_p2;
    sc_signal< sc_lv<1> > tmp_122_i_reg_2581;
    sc_signal< sc_lv<1> > isneg_1_reg_2586;
    sc_signal< sc_lv<54> > p_Result_55_fu_913_p1;
    sc_signal< sc_lv<54> > p_Result_55_reg_2594;
    sc_signal< sc_lv<54> > man_V_3_fu_917_p2;
    sc_signal< sc_lv<54> > man_V_3_reg_2599;
    sc_signal< sc_lv<1> > tmp_133_i_fu_923_p2;
    sc_signal< sc_lv<1> > tmp_133_i_reg_2604;
    sc_signal< sc_lv<12> > F2_1_fu_929_p2;
    sc_signal< sc_lv<12> > F2_1_reg_2610;
    sc_signal< sc_lv<1> > tmp_136_i_fu_935_p2;
    sc_signal< sc_lv<1> > tmp_136_i_reg_2616;
    sc_signal< sc_lv<12> > sh_amt_1_fu_953_p3;
    sc_signal< sc_lv<12> > sh_amt_1_reg_2622;
    sc_signal< sc_lv<1> > icmp2_fu_971_p2;
    sc_signal< sc_lv<1> > icmp2_reg_2629;
    sc_signal< sc_lv<1> > tmp_154_i_fu_977_p2;
    sc_signal< sc_lv<1> > tmp_154_i_reg_2634;
    sc_signal< sc_lv<1> > icmp3_fu_993_p2;
    sc_signal< sc_lv<1> > icmp3_reg_2639;
    sc_signal< sc_lv<6> > tmp_49_fu_999_p1;
    sc_signal< sc_lv<6> > tmp_49_reg_2644;
    sc_signal< sc_lv<1> > tmp_160_i_fu_1009_p2;
    sc_signal< sc_lv<1> > tmp_160_i_reg_2649;
    sc_signal< sc_lv<31> > i_1_fu_1464_p2;
    sc_signal< sc_lv<31> > i_1_reg_2657;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<18> > tmp_s_fu_1494_p2;
    sc_signal< sc_lv<18> > tmp_s_reg_2662;
    sc_signal< sc_lv<1> > tmp_59_i_fu_1459_p2;
    sc_signal< sc_lv<47> > OP1_V_4_cast_i_fu_1500_p1;
    sc_signal< sc_lv<47> > OP1_V_4_cast_i_reg_2667;
    sc_signal< sc_lv<31> > j_fu_1518_p2;
    sc_signal< sc_lv<31> > j_reg_2682;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<1> > tmp_67_i_fu_1513_p2;
    sc_signal< sc_lv<1> > tmp_72_i_fu_1538_p2;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<47> > OP1_V_cast_i_fu_1544_p1;
    sc_signal< sc_lv<47> > OP1_V_cast_i_reg_2696;
    sc_signal< sc_lv<1> > exitcond7_i_fu_1548_p2;
    sc_signal< sc_lv<1> > exitcond7_i_reg_2701;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter5;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > exitcond7_i_reg_2701_pp1_iter1_reg;
    sc_signal< sc_lv<1> > exitcond7_i_reg_2701_pp1_iter2_reg;
    sc_signal< sc_lv<1> > exitcond7_i_reg_2701_pp1_iter3_reg;
    sc_signal< sc_lv<1> > exitcond7_i_reg_2701_pp1_iter4_reg;
    sc_signal< sc_lv<8> > n_1_fu_1554_p2;
    sc_signal< sc_lv<8> > n_1_reg_2705;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<18> > r3_i_fu_1566_p2;
    sc_signal< sc_lv<18> > r3_i_reg_2720;
    sc_signal< sc_lv<18> > r3_i_reg_2720_pp1_iter1_reg;
    sc_signal< sc_lv<18> > r3_i_reg_2720_pp1_iter2_reg;
    sc_signal< sc_lv<18> > r3_i_reg_2720_pp1_iter3_reg;
    sc_signal< sc_lv<18> > r3_i_reg_2720_pp1_iter4_reg;
    sc_signal< sc_lv<47> > p_Val2_35_fu_1576_p2;
    sc_signal< sc_lv<47> > p_Val2_35_reg_2725;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter2;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter3;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter4;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<16> > tabSin_V_q0;
    sc_signal< sc_lv<16> > tabSin_V_load_reg_2731;
    sc_signal< sc_lv<18> > next_mul_fu_1581_p2;
    sc_signal< sc_lv<18> > next_mul_reg_2736;
    sc_signal< sc_lv<1> > tmp_111_i_fu_1613_p2;
    sc_signal< sc_lv<1> > tmp_111_i_reg_2741;
    sc_signal< sc_lv<1> > tmp_111_i_reg_2741_pp1_iter2_reg;
    sc_signal< sc_lv<1> > tmp_111_i_reg_2741_pp1_iter3_reg;
    sc_signal< sc_lv<1> > is_neg_fu_1619_p3;
    sc_signal< sc_lv<1> > is_neg_reg_2746;
    sc_signal< sc_lv<1> > is_neg_reg_2746_pp1_iter2_reg;
    sc_signal< sc_lv<1> > is_neg_reg_2746_pp1_iter3_reg;
    sc_signal< sc_lv<47> > p_Val2_38_fu_1633_p3;
    sc_signal< sc_lv<47> > p_Val2_38_reg_2751;
    sc_signal< sc_lv<32> > msb_idx_fu_1674_p2;
    sc_signal< sc_lv<32> > msb_idx_reg_2757;
    sc_signal< sc_lv<32> > msb_idx_reg_2757_pp1_iter2_reg;
    sc_signal< sc_lv<31> > msb_idx_1_fu_1692_p3;
    sc_signal< sc_lv<31> > msb_idx_1_reg_2762;
    sc_signal< sc_lv<1> > icmp4_fu_1710_p2;
    sc_signal< sc_lv<1> > icmp4_reg_2767;
    sc_signal< sc_lv<32> > tmp32_V_2_fu_1774_p1;
    sc_signal< sc_lv<32> > tmp32_V_2_reg_2772;
    sc_signal< sc_lv<32> > tmp32_V_3_fu_1796_p3;
    sc_signal< sc_lv<32> > tmp32_V_3_reg_2777;
    sc_signal< sc_lv<32> > tmp32_V_6_fu_1802_p1;
    sc_signal< sc_lv<32> > tmp32_V_6_reg_2782;
    sc_signal< sc_lv<8> > p_Result_12_i_reg_2787;
    sc_signal< sc_lv<32> > x_assign_fu_1860_p3;
    sc_signal< sc_lv<32> > x_assign_reg_2792;
    sc_signal< sc_lv<32> > t_V_6_fu_1867_p1;
    sc_signal< sc_lv<32> > t_V_6_reg_2797;
    sc_signal< sc_lv<1> > tmp_i_i_i_fu_1881_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_reg_2803;
    sc_signal< sc_lv<1> > tmp_164_i_i_i_fu_1887_p2;
    sc_signal< sc_lv<1> > tmp_164_i_i_i_reg_2809;
    sc_signal< sc_lv<32> > p_Val2_47_fu_1995_p1;
    sc_signal< sc_lv<32> > p_Val2_47_reg_2824;
    sc_signal< sc_lv<32> > p_Val2_49_fu_2109_p3;
    sc_signal< sc_lv<32> > p_Val2_49_reg_2829;
    sc_signal< sc_lv<18> > accum_addr_6_reg_2835;
    sc_signal< sc_lv<1> > exitcond5_i_fu_2161_p2;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<11> > r_fu_2167_p2;
    sc_signal< sc_lv<11> > r_reg_2844;
    sc_signal< sc_lv<18> > tmp_74_cast_i_fu_2179_p1;
    sc_signal< sc_lv<18> > tmp_74_cast_i_reg_2849;
    sc_signal< sc_lv<32> > total_fu_2189_p3;
    sc_signal< sc_lv<32> > total_reg_2859;
    sc_signal< sc_lv<1> > exitcond6_i_fu_2198_p2;
    sc_signal< sc_lv<1> > exitcond6_i_reg_2864;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state34_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state37_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<8> > n_fu_2204_p2;
    sc_signal< sc_lv<8> > n_reg_2868;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<18> > tmp_75_i_fu_2210_p2;
    sc_signal< sc_lv<18> > tmp_75_i_reg_2873;
    sc_signal< sc_lv<18> > tmp_75_i_reg_2873_pp2_iter1_reg;
    sc_signal< sc_lv<18> > base_fu_2215_p2;
    sc_signal< sc_lv<18> > base_reg_2881;
    sc_signal< sc_lv<18> > base_reg_2881_pp2_iter1_reg;
    sc_signal< sc_lv<32> > accum_q0;
    sc_signal< sc_lv<32> > val_reg_2891;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state35_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state38_pp2_stage1_iter1;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<32> > val_reg_2891_pp2_iter1_reg;
    sc_signal< sc_lv<1> > tmp_77_i_fu_2226_p2;
    sc_signal< sc_lv<1> > tmp_77_i_reg_2898;
    sc_signal< sc_lv<1> > tmp_77_i_reg_2898_pp2_iter1_reg;
    sc_signal< sc_lv<18> > next_mul1_fu_2235_p2;
    sc_signal< sc_lv<18> > next_mul1_reg_2907;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage2;
    sc_signal< bool > ap_block_state36_pp2_stage2_iter0;
    sc_signal< bool > ap_block_state39_pp2_stage2_iter1;
    sc_signal< bool > ap_block_pp2_stage2_11001;
    sc_signal< sc_lv<1> > grp_fu_687_p2;
    sc_signal< sc_lv<1> > tmp_86_i_reg_2912;
    sc_signal< sc_lv<1> > tmp_104_i_fu_2251_p2;
    sc_signal< sc_lv<1> > tmp_104_i_reg_2921;
    sc_signal< sc_lv<1> > tmp_115_i_reg_2930;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > exitcond_i_fu_2301_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_2942;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state42_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state43_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state44_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state45_pp3_stage0_iter3;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<7> > i_2_fu_2307_p2;
    sc_signal< sc_lv<7> > i_2_reg_2946;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<7> > i_2_reg_2946_pp3_iter1_reg;
    sc_signal< sc_lv<7> > i_2_reg_2946_pp3_iter2_reg;
    sc_signal< sc_lv<1> > tmp_84_i_fu_2317_p2;
    sc_signal< sc_lv<1> > tmp_84_i_reg_2952;
    sc_signal< sc_lv<1> > tmp_84_i_reg_2952_pp3_iter1_reg;
    sc_signal< sc_lv<1> > tmp_84_i_reg_2952_pp3_iter2_reg;
    sc_signal< sc_lv<32> > sort_buf_q0;
    sc_signal< sc_lv<32> > idx_reg_2961;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<32> > idx_reg_2961_pp3_iter2_reg;
    sc_signal< sc_lv<65> > mul_fu_2336_p2;
    sc_signal< sc_lv<65> > mul_reg_2966;
    sc_signal< sc_lv<1> > tmp_80_reg_2971;
    sc_signal< sc_lv<22> > tmp_82_reg_2977;
    sc_signal< sc_lv<16> > tmp_83_fu_2402_p1;
    sc_signal< sc_lv<16> > tmp_83_reg_2982;
    sc_signal< sc_lv<32> > tmp_91_i_fu_2406_p2;
    sc_signal< sc_lv<32> > tmp_91_i_reg_2987;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state34;
    sc_signal< bool > ap_block_pp2_stage2_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > grp_HoughSortDescent_fu_659_ap_idle;
    sc_signal< sc_logic > grp_HoughSortDescent_fu_659_ap_ready;
    sc_signal< sc_logic > grp_HoughSortDescent_fu_659_ap_done;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state42;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_lv<8> > tabSin_V_address0;
    sc_signal< sc_logic > tabSin_V_ce0;
    sc_signal< sc_logic > tabSin_V_we0;
    sc_signal< sc_lv<16> > tabSin_V_d0;
    sc_signal< sc_lv<8> > tabCos_V_address0;
    sc_signal< sc_logic > tabCos_V_ce0;
    sc_signal< sc_logic > tabCos_V_we0;
    sc_signal< sc_lv<16> > tabCos_V_d0;
    sc_signal< sc_lv<16> > tabCos_V_q0;
    sc_signal< sc_lv<18> > accum_address0;
    sc_signal< sc_logic > accum_ce0;
    sc_signal< sc_logic > accum_we0;
    sc_signal< sc_lv<32> > accum_d0;
    sc_signal< sc_lv<18> > accum_address1;
    sc_signal< sc_logic > accum_ce1;
    sc_signal< sc_lv<32> > accum_q1;
    sc_signal< sc_lv<18> > sort_buf_address0;
    sc_signal< sc_logic > sort_buf_ce0;
    sc_signal< sc_logic > sort_buf_we0;
    sc_signal< sc_lv<32> > sort_buf_d0;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_629_ap_start;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_629_ap_done;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_629_ap_idle;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_629_ap_ready;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_629_do_cos;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_644_ap_start;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_644_ap_done;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_644_ap_idle;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_644_ap_ready;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_644_do_cos;
    sc_signal< sc_logic > grp_HoughSortDescent_fu_659_ap_start;
    sc_signal< sc_lv<18> > grp_HoughSortDescent_fu_659_sequence_address0;
    sc_signal< sc_logic > grp_HoughSortDescent_fu_659_sequence_ce0;
    sc_signal< sc_logic > grp_HoughSortDescent_fu_659_sequence_we0;
    sc_signal< sc_lv<32> > grp_HoughSortDescent_fu_659_sequence_d0;
    sc_signal< sc_lv<18> > grp_HoughSortDescent_fu_659_data_address0;
    sc_signal< sc_logic > grp_HoughSortDescent_fu_659_data_ce0;
    sc_signal< sc_lv<18> > i_i_reg_515;
    sc_signal< sc_lv<8> > ap_phi_mux_n_i_phi_fu_530_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<31> > i_op_assign_1_reg_538;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<31> > i_op_assign_reg_549;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<8> > ap_phi_mux_n3_i_phi_fu_565_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<18> > ap_phi_mux_phi_mul_phi_fu_576_p4;
    sc_signal< sc_lv<11> > r4_i_reg_584;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<8> > ap_phi_mux_n5_i_phi_fu_599_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<18> > ap_phi_mux_phi_mul1_phi_fu_610_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_i7_i_phi_fu_622_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_629_ap_start_reg;
    sc_signal< sc_logic > grp_sin_or_cos_float_s_fu_644_ap_start_reg;
    sc_signal< sc_logic > grp_HoughSortDescent_fu_659_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_i_fu_704_p1;
    sc_signal< sc_lv<64> > tmp_55_i_fu_1015_p1;
    sc_signal< sc_lv<64> > tmp_21_cast_fu_1533_p1;
    sc_signal< sc_lv<64> > tmp_108_i_fu_1560_p1;
    sc_signal< sc_lv<64> > tmp_165_i_i_i_fu_1903_p1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<64> > tmp_142_i_fu_2145_p1;
    sc_signal< sc_lv<64> > tmp_76_i_fu_2221_p1;
    sc_signal< sc_lv<64> > tmp_85_i_fu_2231_p1;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<64> > tmp_103_i_fu_2246_p1;
    sc_signal< bool > ap_block_pp2_stage2;
    sc_signal< sc_lv<64> > tmp_113_i_fu_2261_p1;
    sc_signal< sc_lv<64> > tmp_125_i_fu_2271_p1;
    sc_signal< sc_lv<64> > tmp_130_i_fu_2291_p1;
    sc_signal< sc_lv<1> > tmp_127_i_fu_2280_p2;
    sc_signal< sc_lv<64> > tmp_101_i_fu_2322_p1;
    sc_signal< sc_lv<64> > tmp_88_i_fu_2327_p1;
    sc_signal< sc_lv<64> > tmp_99_i_fu_2450_p1;
    sc_signal< sc_lv<32> > y_assign_fu_296;
    sc_signal< sc_lv<32> > total_1_fu_2285_p2;
    sc_signal< sc_lv<32> > tmp_143_i_fu_2150_p2;
    sc_signal< sc_lv<32> > base_cast_i_fu_2276_p1;
    sc_signal< sc_lv<32> > grp_fu_674_p0;
    sc_signal< sc_lv<64> > d_assign_3_fu_677_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_727_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_743_p4;
    sc_signal< sc_lv<52> > tmp_30_fu_757_p1;
    sc_signal< sc_lv<53> > tmp_37_i_fu_761_p3;
    sc_signal< sc_lv<63> > tmp_fu_731_p1;
    sc_signal< sc_lv<12> > tmp_56_i_fu_753_p1;
    sc_signal< sc_lv<12> > tmp_62_i_fu_797_p2;
    sc_signal< sc_lv<12> > tmp_63_i_fu_803_p2;
    sc_signal< sc_lv<8> > tmp_32_fu_817_p4;
    sc_signal< sc_lv<8> > tmp_35_fu_839_p4;
    sc_signal< sc_lv<12> > tmp_121_i_fu_859_p2;
    sc_signal< sc_lv<64> > d_assign_fu_680_p1;
    sc_signal< sc_lv<64> > ireg_V_1_fu_871_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_1_fu_887_p4;
    sc_signal< sc_lv<52> > tmp_43_fu_901_p1;
    sc_signal< sc_lv<53> > tmp_42_i_fu_905_p3;
    sc_signal< sc_lv<63> > tmp_41_fu_875_p1;
    sc_signal< sc_lv<12> > tmp_131_i_fu_897_p1;
    sc_signal< sc_lv<12> > tmp_137_i_fu_941_p2;
    sc_signal< sc_lv<12> > tmp_138_i_fu_947_p2;
    sc_signal< sc_lv<8> > tmp_45_fu_961_p4;
    sc_signal< sc_lv<8> > tmp_48_fu_983_p4;
    sc_signal< sc_lv<12> > tmp_159_i_fu_1003_p2;
    sc_signal< sc_lv<54> > man_V_5_fu_1021_p3;
    sc_signal< sc_lv<32> > sh_amt_cast_i_fu_1029_p1;
    sc_signal< sc_lv<54> > tmp_78_i_fu_1046_p1;
    sc_signal< sc_lv<54> > tmp_79_i_fu_1050_p2;
    sc_signal< sc_lv<16> > tmp_31_fu_1037_p1;
    sc_signal< sc_lv<16> > sh_amt_cast15_i_fu_1026_p1;
    sc_signal< sc_lv<1> > tmp_68_i_fu_1041_p2;
    sc_signal< sc_lv<16> > tmp_33_fu_1056_p1;
    sc_signal< sc_lv<16> > storemerge1_i_fu_1060_p3;
    sc_signal< sc_lv<12> > tmp_105_i_fu_1081_p2;
    sc_signal< sc_lv<32> > tmp_105_cast_i_fu_1086_p1;
    sc_signal< sc_lv<1> > tmp_34_fu_1090_p3;
    sc_signal< sc_lv<6> > tmp_121_cast_i_op_fu_1104_p2;
    sc_signal< sc_lv<6> > tmp_37_fu_1109_p3;
    sc_signal< sc_lv<54> > tmp_38_fu_1116_p1;
    sc_signal< sc_lv<54> > tmp_39_fu_1120_p2;
    sc_signal< sc_lv<54> > p_Result_s_fu_1126_p2;
    sc_signal< sc_lv<1> > tmp_124_i_fu_1132_p2;
    sc_signal< sc_lv<1> > r_1_fu_1138_p2;
    sc_signal< sc_lv<1> > p_r_i_i_i1_i_fu_1143_p2;
    sc_signal< sc_lv<1> > qb_fu_1098_p3;
    sc_signal< sc_lv<1> > qb_assign_1_fu_1148_p2;
    sc_signal< sc_lv<16> > tmp_126_i_fu_1154_p1;
    sc_signal< sc_lv<16> > p_Val2_27_fu_1073_p3;
    sc_signal< sc_lv<1> > tmp_64_i_fu_1032_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_1164_p2;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_1175_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_1180_p2;
    sc_signal< sc_lv<1> > sel_tmp13_demorgan_fu_1191_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_1196_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_1202_p2;
    sc_signal< sc_lv<16> > tmp_82_i_fu_1067_p2;
    sc_signal< sc_lv<16> > p_Val2_28_fu_1158_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_1186_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_1169_p2;
    sc_signal< sc_lv<1> > or_cond_fu_1215_p2;
    sc_signal< sc_lv<16> > newSel_fu_1207_p3;
    sc_signal< sc_lv<16> > newSel1_fu_1221_p3;
    sc_signal< sc_lv<54> > man_V_fu_1238_p3;
    sc_signal< sc_lv<32> > sh_amt_1_cast_i_fu_1246_p1;
    sc_signal< sc_lv<54> > tmp_148_i_fu_1263_p1;
    sc_signal< sc_lv<54> > tmp_149_i_fu_1267_p2;
    sc_signal< sc_lv<16> > tmp_44_fu_1254_p1;
    sc_signal< sc_lv<16> > sh_amt_1_cast14_i_fu_1243_p1;
    sc_signal< sc_lv<1> > tmp_145_i_fu_1258_p2;
    sc_signal< sc_lv<16> > tmp_46_fu_1273_p1;
    sc_signal< sc_lv<16> > storemerge_i_fu_1277_p3;
    sc_signal< sc_lv<12> > tmp_155_i_fu_1298_p2;
    sc_signal< sc_lv<32> > tmp_155_cast_i_fu_1303_p1;
    sc_signal< sc_lv<1> > tmp_47_fu_1307_p3;
    sc_signal< sc_lv<6> > tmp_159_cast_i_op_fu_1321_p2;
    sc_signal< sc_lv<6> > tmp_50_fu_1326_p3;
    sc_signal< sc_lv<54> > tmp_51_fu_1333_p1;
    sc_signal< sc_lv<54> > tmp_52_fu_1337_p2;
    sc_signal< sc_lv<54> > p_Result_34_fu_1343_p2;
    sc_signal< sc_lv<1> > tmp_162_i_fu_1349_p2;
    sc_signal< sc_lv<1> > r_2_fu_1355_p2;
    sc_signal< sc_lv<1> > p_r_i_i_i_i_fu_1360_p2;
    sc_signal< sc_lv<1> > qb_1_fu_1315_p3;
    sc_signal< sc_lv<1> > qb_assign_3_fu_1365_p2;
    sc_signal< sc_lv<16> > tmp_163_i_fu_1371_p1;
    sc_signal< sc_lv<16> > p_Val2_32_fu_1290_p3;
    sc_signal< sc_lv<1> > tmp_139_i_fu_1249_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_1381_p2;
    sc_signal< sc_lv<1> > sel_tmp25_demorgan_fu_1392_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_1397_p2;
    sc_signal< sc_lv<1> > sel_tmp32_demorgan_fu_1408_p2;
    sc_signal< sc_lv<1> > sel_tmp10_fu_1413_p2;
    sc_signal< sc_lv<1> > sel_tmp11_fu_1419_p2;
    sc_signal< sc_lv<16> > tmp_152_i_fu_1284_p2;
    sc_signal< sc_lv<16> > p_Val2_33_fu_1375_p2;
    sc_signal< sc_lv<1> > sel_tmp9_fu_1403_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_1386_p2;
    sc_signal< sc_lv<1> > or_cond1_fu_1432_p2;
    sc_signal< sc_lv<16> > newSel3_fu_1424_p3;
    sc_signal< sc_lv<16> > newSel4_fu_1438_p3;
    sc_signal< sc_lv<32> > i_op_assign_1_cast_i_fu_1455_p1;
    sc_signal< sc_lv<10> > tmp_54_fu_1470_p1;
    sc_signal< sc_lv<12> > tmp_55_fu_1482_p1;
    sc_signal< sc_lv<18> > p_shl_cast_fu_1474_p3;
    sc_signal< sc_lv<18> > p_shl1_cast_fu_1486_p3;
    sc_signal< sc_lv<32> > i_op_assign_cast_i_fu_1509_p1;
    sc_signal< sc_lv<18> > tmp_56_fu_1524_p1;
    sc_signal< sc_lv<18> > tmp_15_fu_1528_p2;
    sc_signal< sc_lv<31> > p_Val2_35_fu_1576_p0;
    sc_signal< sc_lv<16> > p_Val2_35_fu_1576_p1;
    sc_signal< sc_lv<31> > p_Val2_4_fu_1593_p0;
    sc_signal< sc_lv<16> > p_Val2_4_fu_1593_p1;
    sc_signal< sc_lv<47> > p_Val2_4_fu_1593_p2;
    sc_signal< sc_lv<48> > p_Val2_6_cast_i_fu_1587_p1;
    sc_signal< sc_lv<48> > p_Val2_7_cast_i_fu_1598_p1;
    sc_signal< sc_lv<48> > p_Val2_36_fu_1602_p2;
    sc_signal< sc_lv<47> > p_Val2_8_cast11_i_fu_1608_p2;
    sc_signal< sc_lv<47> > tmp_116_cast_i_fu_1627_p2;
    sc_signal< sc_lv<49> > p_Val2_12_cast_i_fu_1641_p1;
    sc_signal< sc_lv<49> > p_Result_56_fu_1644_p4;
    sc_signal< sc_lv<64> > p_Result_57_fu_1654_p3;
    sc_signal< sc_lv<64> > tmp_117_i_fu_1662_p3;
    sc_signal< sc_lv<32> > num_zeros_fu_1670_p1;
    sc_signal< sc_lv<1> > tmp_60_fu_1684_p3;
    sc_signal< sc_lv<31> > tmp_59_fu_1680_p1;
    sc_signal< sc_lv<26> > tmp_61_fu_1700_p4;
    sc_signal< sc_lv<6> > tmp_63_fu_1716_p1;
    sc_signal< sc_lv<1> > tmp_64_fu_1720_p2;
    sc_signal< sc_lv<49> > tmp_66_fu_1732_p4;
    sc_signal< sc_lv<6> > tmp_67_fu_1742_p2;
    sc_signal< sc_lv<6> > tmp_65_fu_1726_p2;
    sc_signal< sc_lv<6> > tmp_69_fu_1756_p3;
    sc_signal< sc_lv<49> > tmp_68_fu_1748_p3;
    sc_signal< sc_lv<49> > tmp_70_fu_1764_p1;
    sc_signal< sc_lv<49> > tmp_71_fu_1768_p2;
    sc_signal< sc_lv<31> > tmp_128_i_fu_1781_p2;
    sc_signal< sc_lv<32> > tmp32_V_fu_1778_p1;
    sc_signal< sc_lv<32> > tmp_128_cast_i_fu_1786_p1;
    sc_signal< sc_lv<32> > tmp32_V_1_fu_1790_p2;
    sc_signal< sc_lv<32> > grp_fu_671_p1;
    sc_signal< sc_lv<1> > tmp_134_i_fu_1816_p2;
    sc_signal< sc_lv<8> > tmp_cast_cast_fu_1824_p3;
    sc_signal< sc_lv<8> > tmp_73_fu_1821_p1;
    sc_signal< sc_lv<8> > p_Repl2_4_trunc_i_fu_1832_p2;
    sc_signal< sc_lv<9> > tmp_46_i_fu_1838_p3;
    sc_signal< sc_lv<32> > p_Result_58_fu_1845_p5;
    sc_signal< sc_lv<32> > f_fu_1856_p1;
    sc_signal< sc_lv<8> > loc_V_fu_1871_p4;
    sc_signal< sc_lv<5> > index_V_fu_1893_p4;
    sc_signal< sc_lv<1> > p_Result_43_fu_1909_p3;
    sc_signal< sc_lv<32> > one_half_i_i_cast_i_fu_1924_p1;
    sc_signal< sc_lv<32> > p_Val2_45_fu_1928_p2;
    sc_signal< sc_lv<23> > loc_V_2_fu_1933_p1;
    sc_signal< sc_lv<23> > tmp_167_i_i_i_fu_1937_p2;
    sc_signal< sc_lv<9> > tmp_11_fu_1949_p4;
    sc_signal< sc_lv<23> > xs_sig_V_fu_1943_p2;
    sc_signal< sc_lv<32> > p_Result_59_fu_1916_p3;
    sc_signal< sc_lv<32> > p_Result_60_fu_1959_p3;
    sc_signal< sc_lv<32> > sel_tmp38_v_fu_1967_p3;
    sc_signal< sc_lv<1> > sel_tmp13_fu_1978_p2;
    sc_signal< sc_lv<1> > sel_tmp14_fu_1983_p2;
    sc_signal< sc_lv<32> > sel_tmp12_fu_1974_p1;
    sc_signal< sc_lv<32> > x_assign_2_fu_1988_p3;
    sc_signal< sc_lv<23> > loc_V_4_fu_2009_p1;
    sc_signal< sc_lv<25> > tmp_170_i_i_i_i_fu_2013_p4;
    sc_signal< sc_lv<8> > loc_V_3_fu_1999_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_i_cast_i_fu_2027_p1;
    sc_signal< sc_lv<9> > sh_assign_fu_2031_p2;
    sc_signal< sc_lv<8> > tmp_171_i_i_i_i_fu_2045_p2;
    sc_signal< sc_lv<1> > isNeg_fu_2037_p3;
    sc_signal< sc_lv<9> > tmp_171_i_i_i_cast_i_fu_2051_p1;
    sc_signal< sc_lv<9> > sh_assign_1_fu_2055_p3;
    sc_signal< sc_lv<32> > sh_assign_2_i_i_i_ca_fu_2063_p1;
    sc_signal< sc_lv<25> > sh_assign_2_i_i_i_ca_1_fu_2067_p1;
    sc_signal< sc_lv<79> > tmp_170_i_i_i_cast_fu_2023_p1;
    sc_signal< sc_lv<79> > tmp_172_i_i_i_i_fu_2071_p1;
    sc_signal< sc_lv<25> > tmp_173_i_i_i_i_fu_2075_p2;
    sc_signal< sc_lv<1> > tmp_79_fu_2087_p3;
    sc_signal< sc_lv<79> > tmp_174_i_i_i_i_fu_2081_p2;
    sc_signal< sc_lv<32> > tmp_16_fu_2095_p1;
    sc_signal< sc_lv<32> > tmp_17_fu_2099_p4;
    sc_signal< sc_lv<1> > p_Result_61_fu_2117_p3;
    sc_signal< sc_lv<32> > p_Val2_i_i_i_i_fu_2124_p2;
    sc_signal< sc_lv<32> > p_Val2_s_fu_2129_p3;
    sc_signal< sc_lv<32> > r3_cast_i_fu_2136_p1;
    sc_signal< sc_lv<32> > base_1_fu_2139_p2;
    sc_signal< sc_lv<12> > r4_cast_i_fu_2157_p1;
    sc_signal< sc_lv<12> > tmp_74_i_fu_2173_p2;
    sc_signal< sc_lv<1> > tmp_i_i_fu_2183_p2;
    sc_signal< sc_lv<18> > tmp_102_i_fu_2241_p2;
    sc_signal< sc_lv<18> > tmp_112_i_fu_2256_p2;
    sc_signal< sc_lv<18> > tmp_120_i_fu_2266_p2;
    sc_signal< sc_lv<32> > total_1_fu_2285_p0;
    sc_signal< sc_lv<32> > tmp_130_i_fu_2291_p0;
    sc_signal< sc_lv<32> > i7_cast7_i_fu_2313_p1;
    sc_signal< sc_lv<32> > sext_cast_fu_2332_p0;
    sc_signal< sc_lv<32> > mul_fu_2336_p1;
    sc_signal< sc_lv<32> > tmp_80_fu_2342_p1;
    sc_signal< sc_lv<65> > neg_mul_fu_2360_p2;
    sc_signal< sc_lv<22> > tmp_81_fu_2365_p4;
    sc_signal< sc_lv<32> > tmp_18_fu_2375_p1;
    sc_signal< sc_lv<32> > tmp_19_fu_2379_p1;
    sc_signal< sc_lv<32> > tmp_20_fu_2382_p3;
    sc_signal< sc_lv<32> > neg_ti_fu_2389_p2;
    sc_signal< sc_lv<32> > tmp_89_i_fu_2395_p3;
    sc_signal< sc_lv<24> > tmp_91_i_fu_2406_p1;
    sc_signal< sc_lv<32> > tmp_92_i_fu_2412_p2;
    sc_signal< sc_lv<16> > tmp_84_fu_2421_p1;
    sc_signal< sc_lv<16> > p_rho_fu_2425_p2;
    sc_signal< sc_lv<16> > p_angle_fu_2416_p2;
    sc_signal< sc_lv<32> > tmp_95_i_fu_2431_p3;
    sc_signal< sc_lv<32> > tmp_96_i_fu_2439_p1;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_state2;
    static const sc_lv<18> ap_ST_fsm_pp0_stage0;
    static const sc_lv<18> ap_ST_fsm_state17;
    static const sc_lv<18> ap_ST_fsm_state18;
    static const sc_lv<18> ap_ST_fsm_state19;
    static const sc_lv<18> ap_ST_fsm_state20;
    static const sc_lv<18> ap_ST_fsm_pp1_stage0;
    static const sc_lv<18> ap_ST_fsm_pp1_stage1;
    static const sc_lv<18> ap_ST_fsm_state32;
    static const sc_lv<18> ap_ST_fsm_state33;
    static const sc_lv<18> ap_ST_fsm_pp2_stage0;
    static const sc_lv<18> ap_ST_fsm_pp2_stage1;
    static const sc_lv<18> ap_ST_fsm_pp2_stage2;
    static const sc_lv<18> ap_ST_fsm_state40;
    static const sc_lv<18> ap_ST_fsm_state41;
    static const sc_lv<18> ap_ST_fsm_pp3_stage0;
    static const sc_lv<18> ap_ST_fsm_state46;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_3C8EFA35;
    static const sc_lv<18> ap_const_lv18_31E62;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<8> ap_const_lv8_B4;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<12> ap_const_lv12_FF2;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_FF0;
    static const sc_lv<12> ap_const_lv12_35;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<12> ap_const_lv12_FF1;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<54> ap_const_lv54_3FFFFFFFFFFFFF;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<18> ap_const_lv18_694;
    static const sc_lv<18> ap_const_lv18_463;
    static const sc_lv<48> ap_const_lv48_0;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<47> ap_const_lv47_0;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<15> ap_const_lv15_7FFF;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<31> ap_const_lv31_1F;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<8> ap_const_lv8_9E;
    static const sc_lv<8> ap_const_lv8_72;
    static const sc_lv<8> ap_const_lv8_71;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_96;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<23> ap_const_lv23_7FFFFF;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<11> ap_const_lv11_461;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<12> ap_const_lv12_463;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<18> ap_const_lv18_2;
    static const sc_lv<18> ap_const_lv18_3FB9E;
    static const sc_lv<18> ap_const_lv18_464;
    static const sc_lv<7> ap_const_lv7_63;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<65> ap_const_lv65_1D2DD1F3C;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<65> ap_const_lv65_0;
    static const sc_lv<32> ap_const_lv32_FFFFFB9D;
    static const sc_lv<16> ap_const_lv16_FDCF;
    static const sc_lv<32> ap_const_lv32_11;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_1_fu_929_p2();
    void thread_F2_fu_785_p2();
    void thread_OP1_V_4_cast_i_fu_1500_p1();
    void thread_OP1_V_cast_i_fu_1544_p1();
    void thread_accum_address0();
    void thread_accum_address1();
    void thread_accum_ce0();
    void thread_accum_ce1();
    void thread_accum_d0();
    void thread_accum_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state46();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp2_stage2();
    void thread_ap_block_pp2_stage2_11001();
    void thread_ap_block_pp2_stage2_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state21_pp1_stage0_iter0();
    void thread_ap_block_state22_pp1_stage1_iter0();
    void thread_ap_block_state23_pp1_stage0_iter1();
    void thread_ap_block_state24_pp1_stage1_iter1();
    void thread_ap_block_state25_pp1_stage0_iter2();
    void thread_ap_block_state26_pp1_stage1_iter2();
    void thread_ap_block_state27_pp1_stage0_iter3();
    void thread_ap_block_state28_pp1_stage1_iter3();
    void thread_ap_block_state29_pp1_stage0_iter4();
    void thread_ap_block_state30_pp1_stage1_iter4();
    void thread_ap_block_state31_pp1_stage0_iter5();
    void thread_ap_block_state34_pp2_stage0_iter0();
    void thread_ap_block_state35_pp2_stage1_iter0();
    void thread_ap_block_state36_pp2_stage2_iter0();
    void thread_ap_block_state37_pp2_stage0_iter1();
    void thread_ap_block_state38_pp2_stage1_iter1();
    void thread_ap_block_state39_pp2_stage2_iter1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state42_pp3_stage0_iter0();
    void thread_ap_block_state43_pp3_stage0_iter1();
    void thread_ap_block_state44_pp3_stage0_iter2();
    void thread_ap_block_state45_pp3_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state21();
    void thread_ap_condition_pp2_exit_iter0_state34();
    void thread_ap_condition_pp3_exit_iter0_state42();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_i7_i_phi_fu_622_p4();
    void thread_ap_phi_mux_n3_i_phi_fu_565_p4();
    void thread_ap_phi_mux_n5_i_phi_fu_599_p4();
    void thread_ap_phi_mux_n_i_phi_fu_530_p4();
    void thread_ap_phi_mux_phi_mul1_phi_fu_610_p4();
    void thread_ap_phi_mux_phi_mul_phi_fu_576_p4();
    void thread_ap_ready();
    void thread_base_1_fu_2139_p2();
    void thread_base_cast_i_fu_2276_p1();
    void thread_base_fu_2215_p2();
    void thread_edge_cols_blk_n();
    void thread_edge_cols_read();
    void thread_edge_rows_blk_n();
    void thread_edge_rows_read();
    void thread_edge_val_address0();
    void thread_edge_val_ce0();
    void thread_exitcond3_i_fu_692_p2();
    void thread_exitcond4_i_fu_710_p2();
    void thread_exitcond5_i_fu_2161_p2();
    void thread_exitcond6_i_fu_2198_p2();
    void thread_exitcond7_i_fu_1548_p2();
    void thread_exitcond_i_fu_2301_p2();
    void thread_exp_tmp_V_1_fu_887_p4();
    void thread_exp_tmp_V_fu_743_p4();
    void thread_f_fu_1856_p1();
    void thread_grp_HoughSortDescent_fu_659_ap_start();
    void thread_grp_fu_674_p0();
    void thread_grp_fu_687_p2();
    void thread_grp_sin_or_cos_float_s_fu_629_ap_start();
    void thread_grp_sin_or_cos_float_s_fu_629_do_cos();
    void thread_grp_sin_or_cos_float_s_fu_644_ap_start();
    void thread_grp_sin_or_cos_float_s_fu_644_do_cos();
    void thread_i7_cast7_i_fu_2313_p1();
    void thread_i_1_fu_1464_p2();
    void thread_i_2_fu_2307_p2();
    void thread_i_fu_698_p2();
    void thread_i_op_assign_1_cast_i_fu_1455_p1();
    void thread_i_op_assign_cast_i_fu_1509_p1();
    void thread_icmp1_fu_849_p2();
    void thread_icmp2_fu_971_p2();
    void thread_icmp3_fu_993_p2();
    void thread_icmp4_fu_1710_p2();
    void thread_icmp_fu_827_p2();
    void thread_index_V_fu_1893_p4();
    void thread_ireg_V_1_fu_871_p1();
    void thread_ireg_V_fu_727_p1();
    void thread_isNeg_fu_2037_p3();
    void thread_is_neg_fu_1619_p3();
    void thread_j_fu_1518_p2();
    void thread_lines_address0();
    void thread_lines_address1();
    void thread_lines_ce0();
    void thread_lines_ce1();
    void thread_lines_d0();
    void thread_lines_d1();
    void thread_lines_we0();
    void thread_lines_we1();
    void thread_loc_V_2_fu_1933_p1();
    void thread_loc_V_3_fu_1999_p4();
    void thread_loc_V_4_fu_2009_p1();
    void thread_loc_V_fu_1871_p4();
    void thread_man_V_1_fu_773_p2();
    void thread_man_V_3_fu_917_p2();
    void thread_man_V_5_fu_1021_p3();
    void thread_man_V_fu_1238_p3();
    void thread_mask_table1_address0();
    void thread_mask_table1_ce0();
    void thread_msb_idx_1_fu_1692_p3();
    void thread_msb_idx_fu_1674_p2();
    void thread_mul_fu_2336_p1();
    void thread_mul_fu_2336_p2();
    void thread_n_1_fu_1554_p2();
    void thread_n_2_fu_716_p2();
    void thread_n_fu_2204_p2();
    void thread_neg_mul_fu_2360_p2();
    void thread_neg_ti_fu_2389_p2();
    void thread_newSel1_fu_1221_p3();
    void thread_newSel3_fu_1424_p3();
    void thread_newSel4_fu_1438_p3();
    void thread_newSel_fu_1207_p3();
    void thread_next_mul1_fu_2235_p2();
    void thread_next_mul_fu_1581_p2();
    void thread_num_zeros_fu_1670_p1();
    void thread_one_half_i_i_cast_i_fu_1924_p1();
    void thread_one_half_table2_address0();
    void thread_one_half_table2_ce0();
    void thread_or_cond1_fu_1432_p2();
    void thread_or_cond_fu_1215_p2();
    void thread_p_Repl2_4_trunc_i_fu_1832_p2();
    void thread_p_Result_34_fu_1343_p2();
    void thread_p_Result_43_fu_1909_p3();
    void thread_p_Result_54_fu_769_p1();
    void thread_p_Result_55_fu_913_p1();
    void thread_p_Result_56_fu_1644_p4();
    void thread_p_Result_57_fu_1654_p3();
    void thread_p_Result_58_fu_1845_p5();
    void thread_p_Result_59_fu_1916_p3();
    void thread_p_Result_60_fu_1959_p3();
    void thread_p_Result_61_fu_2117_p3();
    void thread_p_Result_s_fu_1126_p2();
    void thread_p_Val2_12_cast_i_fu_1641_p1();
    void thread_p_Val2_27_fu_1073_p3();
    void thread_p_Val2_28_fu_1158_p2();
    void thread_p_Val2_32_fu_1290_p3();
    void thread_p_Val2_33_fu_1375_p2();
    void thread_p_Val2_35_fu_1576_p0();
    void thread_p_Val2_35_fu_1576_p1();
    void thread_p_Val2_35_fu_1576_p2();
    void thread_p_Val2_36_fu_1602_p2();
    void thread_p_Val2_38_fu_1633_p3();
    void thread_p_Val2_45_fu_1928_p2();
    void thread_p_Val2_47_fu_1995_p1();
    void thread_p_Val2_49_fu_2109_p3();
    void thread_p_Val2_4_fu_1593_p0();
    void thread_p_Val2_4_fu_1593_p1();
    void thread_p_Val2_4_fu_1593_p2();
    void thread_p_Val2_6_cast_i_fu_1587_p1();
    void thread_p_Val2_7_cast_i_fu_1598_p1();
    void thread_p_Val2_8_cast11_i_fu_1608_p2();
    void thread_p_Val2_i_i_i_i_fu_2124_p2();
    void thread_p_Val2_s_fu_2129_p3();
    void thread_p_angle_fu_2416_p2();
    void thread_p_r_i_i_i1_i_fu_1143_p2();
    void thread_p_r_i_i_i_i_fu_1360_p2();
    void thread_p_rho_fu_2425_p2();
    void thread_p_shl1_cast_fu_1486_p3();
    void thread_p_shl_cast_fu_1474_p3();
    void thread_qb_1_fu_1315_p3();
    void thread_qb_assign_1_fu_1148_p2();
    void thread_qb_assign_3_fu_1365_p2();
    void thread_qb_fu_1098_p3();
    void thread_r3_cast_i_fu_2136_p1();
    void thread_r3_i_fu_1566_p2();
    void thread_r4_cast_i_fu_2157_p1();
    void thread_r_1_fu_1138_p2();
    void thread_r_2_fu_1355_p2();
    void thread_r_fu_2167_p2();
    void thread_sel_tmp10_fu_1413_p2();
    void thread_sel_tmp11_fu_1419_p2();
    void thread_sel_tmp12_fu_1974_p1();
    void thread_sel_tmp13_demorgan_fu_1191_p2();
    void thread_sel_tmp13_fu_1978_p2();
    void thread_sel_tmp14_fu_1983_p2();
    void thread_sel_tmp1_fu_1164_p2();
    void thread_sel_tmp25_demorgan_fu_1392_p2();
    void thread_sel_tmp2_fu_1169_p2();
    void thread_sel_tmp32_demorgan_fu_1408_p2();
    void thread_sel_tmp38_v_fu_1967_p3();
    void thread_sel_tmp3_fu_1202_p2();
    void thread_sel_tmp4_fu_1381_p2();
    void thread_sel_tmp5_fu_1386_p2();
    void thread_sel_tmp6_demorgan_fu_1175_p2();
    void thread_sel_tmp6_fu_1180_p2();
    void thread_sel_tmp7_fu_1186_p2();
    void thread_sel_tmp8_fu_1397_p2();
    void thread_sel_tmp9_fu_1403_p2();
    void thread_sel_tmp_fu_1196_p2();
    void thread_sext_cast_fu_2332_p0();
    void thread_sh_amt_1_cast14_i_fu_1243_p1();
    void thread_sh_amt_1_cast_i_fu_1246_p1();
    void thread_sh_amt_1_fu_953_p3();
    void thread_sh_amt_cast15_i_fu_1026_p1();
    void thread_sh_amt_cast_i_fu_1029_p1();
    void thread_sh_amt_fu_809_p3();
    void thread_sh_assign_1_fu_2055_p3();
    void thread_sh_assign_2_i_i_i_ca_1_fu_2067_p1();
    void thread_sh_assign_2_i_i_i_ca_fu_2063_p1();
    void thread_sh_assign_fu_2031_p2();
    void thread_sort_buf_address0();
    void thread_sort_buf_ce0();
    void thread_sort_buf_d0();
    void thread_sort_buf_we0();
    void thread_storemerge1_i_fu_1060_p3();
    void thread_storemerge_i_fu_1277_p3();
    void thread_t_V_6_fu_1867_p1();
    void thread_tabCos_V_address0();
    void thread_tabCos_V_ce0();
    void thread_tabCos_V_d0();
    void thread_tabCos_V_we0();
    void thread_tabSin_V_address0();
    void thread_tabSin_V_ce0();
    void thread_tabSin_V_d0();
    void thread_tabSin_V_we0();
    void thread_threshold_blk_n();
    void thread_threshold_read();
    void thread_tmp32_V_1_fu_1790_p2();
    void thread_tmp32_V_2_fu_1774_p1();
    void thread_tmp32_V_3_fu_1796_p3();
    void thread_tmp32_V_6_fu_1802_p1();
    void thread_tmp32_V_fu_1778_p1();
    void thread_tmp_101_i_fu_2322_p1();
    void thread_tmp_102_i_fu_2241_p2();
    void thread_tmp_103_i_fu_2246_p1();
    void thread_tmp_104_i_fu_2251_p2();
    void thread_tmp_105_cast_i_fu_1086_p1();
    void thread_tmp_105_i_fu_1081_p2();
    void thread_tmp_108_i_fu_1560_p1();
    void thread_tmp_111_i_fu_1613_p2();
    void thread_tmp_112_i_fu_2256_p2();
    void thread_tmp_113_i_fu_2261_p1();
    void thread_tmp_116_cast_i_fu_1627_p2();
    void thread_tmp_117_i_fu_1662_p3();
    void thread_tmp_11_fu_1949_p4();
    void thread_tmp_120_i_fu_2266_p2();
    void thread_tmp_121_cast_i_op_fu_1104_p2();
    void thread_tmp_121_i_fu_859_p2();
    void thread_tmp_122_i_fu_865_p2();
    void thread_tmp_124_i_fu_1132_p2();
    void thread_tmp_125_i_fu_2271_p1();
    void thread_tmp_126_i_fu_1154_p1();
    void thread_tmp_127_i_fu_2280_p2();
    void thread_tmp_128_cast_i_fu_1786_p1();
    void thread_tmp_128_i_fu_1781_p2();
    void thread_tmp_130_i_fu_2291_p0();
    void thread_tmp_130_i_fu_2291_p1();
    void thread_tmp_131_i_fu_897_p1();
    void thread_tmp_133_i_fu_923_p2();
    void thread_tmp_134_i_fu_1816_p2();
    void thread_tmp_136_i_fu_935_p2();
    void thread_tmp_137_i_fu_941_p2();
    void thread_tmp_138_i_fu_947_p2();
    void thread_tmp_139_i_fu_1249_p2();
    void thread_tmp_142_i_fu_2145_p1();
    void thread_tmp_143_i_fu_2150_p2();
    void thread_tmp_145_i_fu_1258_p2();
    void thread_tmp_148_i_fu_1263_p1();
    void thread_tmp_149_i_fu_1267_p2();
    void thread_tmp_152_i_fu_1284_p2();
    void thread_tmp_154_i_fu_977_p2();
    void thread_tmp_155_cast_i_fu_1303_p1();
    void thread_tmp_155_i_fu_1298_p2();
    void thread_tmp_159_cast_i_op_fu_1321_p2();
    void thread_tmp_159_i_fu_1003_p2();
    void thread_tmp_15_fu_1528_p2();
    void thread_tmp_160_i_fu_1009_p2();
    void thread_tmp_162_i_fu_1349_p2();
    void thread_tmp_163_i_fu_1371_p1();
    void thread_tmp_164_i_i_i_fu_1887_p2();
    void thread_tmp_165_i_i_i_fu_1903_p1();
    void thread_tmp_167_i_i_i_fu_1937_p2();
    void thread_tmp_16_fu_2095_p1();
    void thread_tmp_170_i_i_i_cast_fu_2023_p1();
    void thread_tmp_170_i_i_i_i_fu_2013_p4();
    void thread_tmp_171_i_i_i_cast_i_fu_2051_p1();
    void thread_tmp_171_i_i_i_i_fu_2045_p2();
    void thread_tmp_172_i_i_i_i_fu_2071_p1();
    void thread_tmp_173_i_i_i_i_fu_2075_p2();
    void thread_tmp_174_i_i_i_i_fu_2081_p2();
    void thread_tmp_17_fu_2099_p4();
    void thread_tmp_18_fu_2375_p1();
    void thread_tmp_19_fu_2379_p1();
    void thread_tmp_20_fu_2382_p3();
    void thread_tmp_21_cast_fu_1533_p1();
    void thread_tmp_30_fu_757_p1();
    void thread_tmp_31_fu_1037_p1();
    void thread_tmp_32_fu_817_p4();
    void thread_tmp_33_fu_1056_p1();
    void thread_tmp_34_fu_1090_p3();
    void thread_tmp_35_fu_839_p4();
    void thread_tmp_36_fu_855_p1();
    void thread_tmp_37_fu_1109_p3();
    void thread_tmp_37_i_fu_761_p3();
    void thread_tmp_38_fu_1116_p1();
    void thread_tmp_39_fu_1120_p2();
    void thread_tmp_41_fu_875_p1();
    void thread_tmp_42_i_fu_905_p3();
    void thread_tmp_43_fu_901_p1();
    void thread_tmp_44_fu_1254_p1();
    void thread_tmp_45_fu_961_p4();
    void thread_tmp_46_fu_1273_p1();
    void thread_tmp_46_i_fu_1838_p3();
    void thread_tmp_47_fu_1307_p3();
    void thread_tmp_48_fu_983_p4();
    void thread_tmp_49_fu_999_p1();
    void thread_tmp_50_fu_1326_p3();
    void thread_tmp_51_fu_1333_p1();
    void thread_tmp_52_fu_1337_p2();
    void thread_tmp_54_fu_1470_p1();
    void thread_tmp_55_fu_1482_p1();
    void thread_tmp_55_i_fu_1015_p1();
    void thread_tmp_56_fu_1524_p1();
    void thread_tmp_56_i_fu_753_p1();
    void thread_tmp_58_i_fu_779_p2();
    void thread_tmp_59_fu_1680_p1();
    void thread_tmp_59_i_fu_1459_p2();
    void thread_tmp_60_fu_1684_p3();
    void thread_tmp_61_fu_1700_p4();
    void thread_tmp_61_i_fu_791_p2();
    void thread_tmp_62_i_fu_797_p2();
    void thread_tmp_63_fu_1716_p1();
    void thread_tmp_63_i_fu_803_p2();
    void thread_tmp_64_fu_1720_p2();
    void thread_tmp_64_i_fu_1032_p2();
    void thread_tmp_65_fu_1726_p2();
    void thread_tmp_66_fu_1732_p4();
    void thread_tmp_67_fu_1742_p2();
    void thread_tmp_67_i_fu_1513_p2();
    void thread_tmp_68_fu_1748_p3();
    void thread_tmp_68_i_fu_1041_p2();
    void thread_tmp_69_fu_1756_p3();
    void thread_tmp_70_fu_1764_p1();
    void thread_tmp_71_fu_1768_p2();
    void thread_tmp_72_i_fu_1538_p2();
    void thread_tmp_73_fu_1821_p1();
    void thread_tmp_74_cast_i_fu_2179_p1();
    void thread_tmp_74_i_fu_2173_p2();
    void thread_tmp_75_i_fu_2210_p2();
    void thread_tmp_76_i_fu_2221_p1();
    void thread_tmp_77_i_fu_2226_p2();
    void thread_tmp_78_i_fu_1046_p1();
    void thread_tmp_79_fu_2087_p3();
    void thread_tmp_79_i_fu_1050_p2();
    void thread_tmp_80_fu_2342_p1();
    void thread_tmp_81_fu_2365_p4();
    void thread_tmp_82_i_fu_1067_p2();
    void thread_tmp_83_fu_2402_p1();
    void thread_tmp_84_fu_2421_p1();
    void thread_tmp_84_i_fu_2317_p2();
    void thread_tmp_85_i_fu_2231_p1();
    void thread_tmp_87_i_fu_833_p2();
    void thread_tmp_88_i_fu_2327_p1();
    void thread_tmp_89_i_fu_2395_p3();
    void thread_tmp_91_i_fu_2406_p1();
    void thread_tmp_91_i_fu_2406_p2();
    void thread_tmp_92_i_fu_2412_p2();
    void thread_tmp_95_i_fu_2431_p3();
    void thread_tmp_96_i_fu_2439_p1();
    void thread_tmp_99_i_fu_2450_p1();
    void thread_tmp_cast_cast_fu_1824_p3();
    void thread_tmp_fu_731_p1();
    void thread_tmp_i_fu_704_p1();
    void thread_tmp_i_i_fu_2183_p2();
    void thread_tmp_i_i_i_fu_1881_p2();
    void thread_tmp_i_i_i_i_cast_i_fu_2027_p1();
    void thread_tmp_s_fu_1494_p2();
    void thread_total_1_fu_2285_p0();
    void thread_total_1_fu_2285_p2();
    void thread_total_fu_2189_p3();
    void thread_x_assign_2_fu_1988_p3();
    void thread_x_assign_fu_1860_p3();
    void thread_xs_sig_V_fu_1943_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
