
STM_Praktikum_D6T.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073dc  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f44  080075a0  080075a0  000085a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094e4  080094e4  0000b094  2**0
                  CONTENTS
  4 .ARM          00000008  080094e4  080094e4  0000a4e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094ec  080094ec  0000b094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094ec  080094ec  0000a4ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080094f0  080094f0  0000a4f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  080094f4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  20000094  08009588  0000b094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  08009588  0000b5a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018e94  00000000  00000000  0000b0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039ab  00000000  00000000  00023f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d0  00000000  00000000  00027908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f46  00000000  00000000  00028cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023f6d  00000000  00000000  00029c1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b699  00000000  00000000  0004db8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cebbc  00000000  00000000  00069224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137de0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052a8  00000000  00000000  00137e24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0013d0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000094 	.word	0x20000094
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08007588 	.word	0x08007588

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000098 	.word	0x20000098
 8000200:	08007588 	.word	0x08007588

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b96a 	b.w	80004f0 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	460c      	mov	r4, r1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d14e      	bne.n	80002de <__udivmoddi4+0xaa>
 8000240:	4694      	mov	ip, r2
 8000242:	458c      	cmp	ip, r1
 8000244:	4686      	mov	lr, r0
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	d962      	bls.n	8000312 <__udivmoddi4+0xde>
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0320 	rsb	r3, r2, #32
 8000252:	4091      	lsls	r1, r2
 8000254:	fa20 f303 	lsr.w	r3, r0, r3
 8000258:	fa0c fc02 	lsl.w	ip, ip, r2
 800025c:	4319      	orrs	r1, r3
 800025e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000262:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000266:	fa1f f68c 	uxth.w	r6, ip
 800026a:	fbb1 f4f7 	udiv	r4, r1, r7
 800026e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000272:	fb07 1114 	mls	r1, r7, r4, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb04 f106 	mul.w	r1, r4, r6
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f104 30ff 	add.w	r0, r4, #4294967295
 800028a:	f080 8112 	bcs.w	80004b2 <__udivmoddi4+0x27e>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 810f 	bls.w	80004b2 <__udivmoddi4+0x27e>
 8000294:	3c02      	subs	r4, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a59      	subs	r1, r3, r1
 800029a:	fa1f f38e 	uxth.w	r3, lr
 800029e:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a2:	fb07 1110 	mls	r1, r7, r0, r1
 80002a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002aa:	fb00 f606 	mul.w	r6, r0, r6
 80002ae:	429e      	cmp	r6, r3
 80002b0:	d90a      	bls.n	80002c8 <__udivmoddi4+0x94>
 80002b2:	eb1c 0303 	adds.w	r3, ip, r3
 80002b6:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ba:	f080 80fc 	bcs.w	80004b6 <__udivmoddi4+0x282>
 80002be:	429e      	cmp	r6, r3
 80002c0:	f240 80f9 	bls.w	80004b6 <__udivmoddi4+0x282>
 80002c4:	4463      	add	r3, ip
 80002c6:	3802      	subs	r0, #2
 80002c8:	1b9b      	subs	r3, r3, r6
 80002ca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa6>
 80002d2:	40d3      	lsrs	r3, r2
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xba>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb4>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa6>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x150>
 80002f6:	42a3      	cmp	r3, r4
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xcc>
 80002fa:	4290      	cmp	r0, r2
 80002fc:	f0c0 80f0 	bcc.w	80004e0 <__udivmoddi4+0x2ac>
 8000300:	1a86      	subs	r6, r0, r2
 8000302:	eb64 0303 	sbc.w	r3, r4, r3
 8000306:	2001      	movs	r0, #1
 8000308:	2d00      	cmp	r5, #0
 800030a:	d0e6      	beq.n	80002da <__udivmoddi4+0xa6>
 800030c:	e9c5 6300 	strd	r6, r3, [r5]
 8000310:	e7e3      	b.n	80002da <__udivmoddi4+0xa6>
 8000312:	2a00      	cmp	r2, #0
 8000314:	f040 8090 	bne.w	8000438 <__udivmoddi4+0x204>
 8000318:	eba1 040c 	sub.w	r4, r1, ip
 800031c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000320:	fa1f f78c 	uxth.w	r7, ip
 8000324:	2101      	movs	r1, #1
 8000326:	fbb4 f6f8 	udiv	r6, r4, r8
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb08 4416 	mls	r4, r8, r6, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb07 f006 	mul.w	r0, r7, r6
 800033a:	4298      	cmp	r0, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x11c>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 34ff 	add.w	r4, r6, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x11a>
 8000348:	4298      	cmp	r0, r3
 800034a:	f200 80cd 	bhi.w	80004e8 <__udivmoddi4+0x2b4>
 800034e:	4626      	mov	r6, r4
 8000350:	1a1c      	subs	r4, r3, r0
 8000352:	fa1f f38e 	uxth.w	r3, lr
 8000356:	fbb4 f0f8 	udiv	r0, r4, r8
 800035a:	fb08 4410 	mls	r4, r8, r0, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb00 f707 	mul.w	r7, r0, r7
 8000366:	429f      	cmp	r7, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x148>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x146>
 8000374:	429f      	cmp	r7, r3
 8000376:	f200 80b0 	bhi.w	80004da <__udivmoddi4+0x2a6>
 800037a:	4620      	mov	r0, r4
 800037c:	1bdb      	subs	r3, r3, r7
 800037e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x9c>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa20 fc06 	lsr.w	ip, r0, r6
 8000394:	fa04 f301 	lsl.w	r3, r4, r1
 8000398:	ea43 030c 	orr.w	r3, r3, ip
 800039c:	40f4      	lsrs	r4, r6
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	0c38      	lsrs	r0, r7, #16
 80003a4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a8:	fbb4 fef0 	udiv	lr, r4, r0
 80003ac:	fa1f fc87 	uxth.w	ip, r7
 80003b0:	fb00 441e 	mls	r4, r0, lr, r4
 80003b4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b8:	fb0e f90c 	mul.w	r9, lr, ip
 80003bc:	45a1      	cmp	r9, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d90a      	bls.n	80003da <__udivmoddi4+0x1a6>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ca:	f080 8084 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80003ce:	45a1      	cmp	r9, r4
 80003d0:	f240 8081 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80003d4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d8:	443c      	add	r4, r7
 80003da:	eba4 0409 	sub.w	r4, r4, r9
 80003de:	fa1f f983 	uxth.w	r9, r3
 80003e2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003e6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ee:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d907      	bls.n	8000406 <__udivmoddi4+0x1d2>
 80003f6:	193c      	adds	r4, r7, r4
 80003f8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003fc:	d267      	bcs.n	80004ce <__udivmoddi4+0x29a>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d965      	bls.n	80004ce <__udivmoddi4+0x29a>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040a:	fba0 9302 	umull	r9, r3, r0, r2
 800040e:	eba4 040c 	sub.w	r4, r4, ip
 8000412:	429c      	cmp	r4, r3
 8000414:	46ce      	mov	lr, r9
 8000416:	469c      	mov	ip, r3
 8000418:	d351      	bcc.n	80004be <__udivmoddi4+0x28a>
 800041a:	d04e      	beq.n	80004ba <__udivmoddi4+0x286>
 800041c:	b155      	cbz	r5, 8000434 <__udivmoddi4+0x200>
 800041e:	ebb8 030e 	subs.w	r3, r8, lr
 8000422:	eb64 040c 	sbc.w	r4, r4, ip
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	40cb      	lsrs	r3, r1
 800042c:	431e      	orrs	r6, r3
 800042e:	40cc      	lsrs	r4, r1
 8000430:	e9c5 6400 	strd	r6, r4, [r5]
 8000434:	2100      	movs	r1, #0
 8000436:	e750      	b.n	80002da <__udivmoddi4+0xa6>
 8000438:	f1c2 0320 	rsb	r3, r2, #32
 800043c:	fa20 f103 	lsr.w	r1, r0, r3
 8000440:	fa0c fc02 	lsl.w	ip, ip, r2
 8000444:	fa24 f303 	lsr.w	r3, r4, r3
 8000448:	4094      	lsls	r4, r2
 800044a:	430c      	orrs	r4, r1
 800044c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000450:	fa00 fe02 	lsl.w	lr, r0, r2
 8000454:	fa1f f78c 	uxth.w	r7, ip
 8000458:	fbb3 f0f8 	udiv	r0, r3, r8
 800045c:	fb08 3110 	mls	r1, r8, r0, r3
 8000460:	0c23      	lsrs	r3, r4, #16
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f107 	mul.w	r1, r0, r7
 800046a:	4299      	cmp	r1, r3
 800046c:	d908      	bls.n	8000480 <__udivmoddi4+0x24c>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 36ff 	add.w	r6, r0, #4294967295
 8000476:	d22c      	bcs.n	80004d2 <__udivmoddi4+0x29e>
 8000478:	4299      	cmp	r1, r3
 800047a:	d92a      	bls.n	80004d2 <__udivmoddi4+0x29e>
 800047c:	3802      	subs	r0, #2
 800047e:	4463      	add	r3, ip
 8000480:	1a5b      	subs	r3, r3, r1
 8000482:	b2a4      	uxth	r4, r4
 8000484:	fbb3 f1f8 	udiv	r1, r3, r8
 8000488:	fb08 3311 	mls	r3, r8, r1, r3
 800048c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000490:	fb01 f307 	mul.w	r3, r1, r7
 8000494:	42a3      	cmp	r3, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x276>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a0:	d213      	bcs.n	80004ca <__udivmoddi4+0x296>
 80004a2:	42a3      	cmp	r3, r4
 80004a4:	d911      	bls.n	80004ca <__udivmoddi4+0x296>
 80004a6:	3902      	subs	r1, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	1ae4      	subs	r4, r4, r3
 80004ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b0:	e739      	b.n	8000326 <__udivmoddi4+0xf2>
 80004b2:	4604      	mov	r4, r0
 80004b4:	e6f0      	b.n	8000298 <__udivmoddi4+0x64>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e706      	b.n	80002c8 <__udivmoddi4+0x94>
 80004ba:	45c8      	cmp	r8, r9
 80004bc:	d2ae      	bcs.n	800041c <__udivmoddi4+0x1e8>
 80004be:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c2:	eb63 0c07 	sbc.w	ip, r3, r7
 80004c6:	3801      	subs	r0, #1
 80004c8:	e7a8      	b.n	800041c <__udivmoddi4+0x1e8>
 80004ca:	4631      	mov	r1, r6
 80004cc:	e7ed      	b.n	80004aa <__udivmoddi4+0x276>
 80004ce:	4603      	mov	r3, r0
 80004d0:	e799      	b.n	8000406 <__udivmoddi4+0x1d2>
 80004d2:	4630      	mov	r0, r6
 80004d4:	e7d4      	b.n	8000480 <__udivmoddi4+0x24c>
 80004d6:	46d6      	mov	lr, sl
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1a6>
 80004da:	4463      	add	r3, ip
 80004dc:	3802      	subs	r0, #2
 80004de:	e74d      	b.n	800037c <__udivmoddi4+0x148>
 80004e0:	4606      	mov	r6, r0
 80004e2:	4623      	mov	r3, r4
 80004e4:	4608      	mov	r0, r1
 80004e6:	e70f      	b.n	8000308 <__udivmoddi4+0xd4>
 80004e8:	3e02      	subs	r6, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	e730      	b.n	8000350 <__udivmoddi4+0x11c>
 80004ee:	bf00      	nop

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <d6t_reading_to_lcd>:
#include "render.h"
#include "communication.h"



static void d6t_reading_to_lcd(I2C_HandleTypeDef* hi2c2){
 80004f4:	b580      	push	{r7, lr}
 80004f6:	f5ad 5dc0 	sub.w	sp, sp, #6144	@ 0x1800
 80004fa:	b084      	sub	sp, #16
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8000502:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 8000506:	6018      	str	r0, [r3, #0]
	/// set configuration
	BSP_LCD_Init();
 8000508:	f002 f804 	bl	8002514 <BSP_LCD_Init>
	BSP_LCD_Clear(0xffff);
 800050c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000510:	f002 f8c6 	bl	80026a0 <BSP_LCD_Clear>
	// create buffer for temperature values (raw, processed)
	uint8_t buffer[TEMP_VALUE_COUNT*2 + 3];
	int temp[TEMP_VALUE_COUNT+1];

	while (1){
		 read_sensor_data(buffer, &hi2c2);
 8000514:	f107 0310 	add.w	r3, r7, #16
 8000518:	3b0c      	subs	r3, #12
 800051a:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800051e:	f102 020c 	add.w	r2, r2, #12
 8000522:	4619      	mov	r1, r3
 8000524:	4610      	mov	r0, r2
 8000526:	f000 fc4d 	bl	8000dc4 <read_sensor_data>
	     sensor_data_to_temperatures(buffer, temp);
 800052a:	f107 0310 	add.w	r3, r7, #16
 800052e:	3b08      	subs	r3, #8
 8000530:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000534:	f102 020c 	add.w	r2, r2, #12
 8000538:	4619      	mov	r1, r3
 800053a:	4610      	mov	r0, r2
 800053c:	f000 fc8f 	bl	8000e5e <sensor_data_to_temperatures>
	     display_data_on_lcd(temp);
 8000540:	f107 0310 	add.w	r3, r7, #16
 8000544:	3b08      	subs	r3, #8
 8000546:	4618      	mov	r0, r3
 8000548:	f000 fdb0 	bl	80010ac <display_data_on_lcd>
		 read_sensor_data(buffer, &hi2c2);
 800054c:	bf00      	nop
 800054e:	e7e1      	b.n	8000514 <d6t_reading_to_lcd+0x20>

08000550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000554:	f002 f9b6 	bl	80028c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000558:	f000 f810 	bl	800057c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800055c:	f000 f908 	bl	8000770 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000560:	f000 f880 	bl	8000664 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000564:	f000 f8ac 	bl	80006c0 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8000568:	f000 f8d8 	bl	800071c <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  d6t_reading_to_lcd(&hi2c2);
 800056c:	4802      	ldr	r0, [pc, #8]	@ (8000578 <main+0x28>)
 800056e:	f7ff ffc1 	bl	80004f4 <d6t_reading_to_lcd>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000572:	bf00      	nop
 8000574:	e7fd      	b.n	8000572 <main+0x22>
 8000576:	bf00      	nop
 8000578:	20000104 	.word	0x20000104

0800057c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b094      	sub	sp, #80	@ 0x50
 8000580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000582:	f107 031c 	add.w	r3, r7, #28
 8000586:	2234      	movs	r2, #52	@ 0x34
 8000588:	2100      	movs	r1, #0
 800058a:	4618      	mov	r0, r3
 800058c:	f006 ffd0 	bl	8007530 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000590:	f107 0308 	add.w	r3, r7, #8
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a0:	2300      	movs	r3, #0
 80005a2:	607b      	str	r3, [r7, #4]
 80005a4:	4b2d      	ldr	r3, [pc, #180]	@ (800065c <SystemClock_Config+0xe0>)
 80005a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005a8:	4a2c      	ldr	r2, [pc, #176]	@ (800065c <SystemClock_Config+0xe0>)
 80005aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80005b0:	4b2a      	ldr	r3, [pc, #168]	@ (800065c <SystemClock_Config+0xe0>)
 80005b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005b8:	607b      	str	r3, [r7, #4]
 80005ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005bc:	2300      	movs	r3, #0
 80005be:	603b      	str	r3, [r7, #0]
 80005c0:	4b27      	ldr	r3, [pc, #156]	@ (8000660 <SystemClock_Config+0xe4>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a26      	ldr	r2, [pc, #152]	@ (8000660 <SystemClock_Config+0xe4>)
 80005c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005ca:	6013      	str	r3, [r2, #0]
 80005cc:	4b24      	ldr	r3, [pc, #144]	@ (8000660 <SystemClock_Config+0xe4>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005d4:	603b      	str	r3, [r7, #0]
 80005d6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80005d8:	2303      	movs	r3, #3
 80005da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80005dc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80005e0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e2:	2301      	movs	r3, #1
 80005e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005e6:	2310      	movs	r3, #16
 80005e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ea:	2302      	movs	r3, #2
 80005ec:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005f4:	2304      	movs	r3, #4
 80005f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 80005f8:	2348      	movs	r3, #72	@ 0x48
 80005fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005fc:	2302      	movs	r3, #2
 80005fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000600:	2303      	movs	r3, #3
 8000602:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000604:	2302      	movs	r3, #2
 8000606:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000608:	f107 031c 	add.w	r3, r7, #28
 800060c:	4618      	mov	r0, r3
 800060e:	f005 fc91 	bl	8005f34 <HAL_RCC_OscConfig>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000618:	f000 fa1c 	bl	8000a54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800061c:	230f      	movs	r3, #15
 800061e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000620:	2302      	movs	r3, #2
 8000622:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000624:	2300      	movs	r3, #0
 8000626:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000628:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800062c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800062e:	2300      	movs	r3, #0
 8000630:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000632:	f107 0308 	add.w	r3, r7, #8
 8000636:	2102      	movs	r1, #2
 8000638:	4618      	mov	r0, r3
 800063a:	f005 f9f3 	bl	8005a24 <HAL_RCC_ClockConfig>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000644:	f000 fa06 	bl	8000a54 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8000648:	2200      	movs	r2, #0
 800064a:	2100      	movs	r1, #0
 800064c:	2000      	movs	r0, #0
 800064e:	f005 facf 	bl	8005bf0 <HAL_RCC_MCOConfig>
}
 8000652:	bf00      	nop
 8000654:	3750      	adds	r7, #80	@ 0x50
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40023800 	.word	0x40023800
 8000660:	40007000 	.word	0x40007000

08000664 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000668:	4b12      	ldr	r3, [pc, #72]	@ (80006b4 <MX_I2C1_Init+0x50>)
 800066a:	4a13      	ldr	r2, [pc, #76]	@ (80006b8 <MX_I2C1_Init+0x54>)
 800066c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800066e:	4b11      	ldr	r3, [pc, #68]	@ (80006b4 <MX_I2C1_Init+0x50>)
 8000670:	4a12      	ldr	r2, [pc, #72]	@ (80006bc <MX_I2C1_Init+0x58>)
 8000672:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000674:	4b0f      	ldr	r3, [pc, #60]	@ (80006b4 <MX_I2C1_Init+0x50>)
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800067a:	4b0e      	ldr	r3, [pc, #56]	@ (80006b4 <MX_I2C1_Init+0x50>)
 800067c:	2200      	movs	r2, #0
 800067e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000680:	4b0c      	ldr	r3, [pc, #48]	@ (80006b4 <MX_I2C1_Init+0x50>)
 8000682:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000686:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000688:	4b0a      	ldr	r3, [pc, #40]	@ (80006b4 <MX_I2C1_Init+0x50>)
 800068a:	2200      	movs	r2, #0
 800068c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800068e:	4b09      	ldr	r3, [pc, #36]	@ (80006b4 <MX_I2C1_Init+0x50>)
 8000690:	2200      	movs	r2, #0
 8000692:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000694:	4b07      	ldr	r3, [pc, #28]	@ (80006b4 <MX_I2C1_Init+0x50>)
 8000696:	2200      	movs	r2, #0
 8000698:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800069a:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <MX_I2C1_Init+0x50>)
 800069c:	2200      	movs	r2, #0
 800069e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006a0:	4804      	ldr	r0, [pc, #16]	@ (80006b4 <MX_I2C1_Init+0x50>)
 80006a2:	f004 f9c5 	bl	8004a30 <HAL_I2C_Init>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006ac:	f000 f9d2 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006b0:	bf00      	nop
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	200000b0 	.word	0x200000b0
 80006b8:	40005400 	.word	0x40005400
 80006bc:	000186a0 	.word	0x000186a0

080006c0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80006c4:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <MX_I2C2_Init+0x50>)
 80006c6:	4a13      	ldr	r2, [pc, #76]	@ (8000714 <MX_I2C2_Init+0x54>)
 80006c8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80006ca:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <MX_I2C2_Init+0x50>)
 80006cc:	4a12      	ldr	r2, [pc, #72]	@ (8000718 <MX_I2C2_Init+0x58>)
 80006ce:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000710 <MX_I2C2_Init+0x50>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80006d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000710 <MX_I2C2_Init+0x50>)
 80006d8:	2200      	movs	r2, #0
 80006da:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <MX_I2C2_Init+0x50>)
 80006de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006e2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000710 <MX_I2C2_Init+0x50>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80006ea:	4b09      	ldr	r3, [pc, #36]	@ (8000710 <MX_I2C2_Init+0x50>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006f0:	4b07      	ldr	r3, [pc, #28]	@ (8000710 <MX_I2C2_Init+0x50>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006f6:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <MX_I2C2_Init+0x50>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80006fc:	4804      	ldr	r0, [pc, #16]	@ (8000710 <MX_I2C2_Init+0x50>)
 80006fe:	f004 f997 	bl	8004a30 <HAL_I2C_Init>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000708:	f000 f9a4 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800070c:	bf00      	nop
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000104 	.word	0x20000104
 8000714:	40005800 	.word	0x40005800
 8000718:	000186a0 	.word	0x000186a0

0800071c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000720:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <MX_USART2_UART_Init+0x4c>)
 8000722:	4a12      	ldr	r2, [pc, #72]	@ (800076c <MX_USART2_UART_Init+0x50>)
 8000724:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000726:	4b10      	ldr	r3, [pc, #64]	@ (8000768 <MX_USART2_UART_Init+0x4c>)
 8000728:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800072c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800072e:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <MX_USART2_UART_Init+0x4c>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000734:	4b0c      	ldr	r3, [pc, #48]	@ (8000768 <MX_USART2_UART_Init+0x4c>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800073a:	4b0b      	ldr	r3, [pc, #44]	@ (8000768 <MX_USART2_UART_Init+0x4c>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000740:	4b09      	ldr	r3, [pc, #36]	@ (8000768 <MX_USART2_UART_Init+0x4c>)
 8000742:	220c      	movs	r2, #12
 8000744:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000746:	4b08      	ldr	r3, [pc, #32]	@ (8000768 <MX_USART2_UART_Init+0x4c>)
 8000748:	2200      	movs	r2, #0
 800074a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800074c:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_USART2_UART_Init+0x4c>)
 800074e:	2200      	movs	r2, #0
 8000750:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000752:	4805      	ldr	r0, [pc, #20]	@ (8000768 <MX_USART2_UART_Init+0x4c>)
 8000754:	f005 feba 	bl	80064cc <HAL_UART_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800075e:	f000 f979 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	20000158 	.word	0x20000158
 800076c:	40004400 	.word	0x40004400

08000770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08e      	sub	sp, #56	@ 0x38
 8000774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000776:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
 800077e:	605a      	str	r2, [r3, #4]
 8000780:	609a      	str	r2, [r3, #8]
 8000782:	60da      	str	r2, [r3, #12]
 8000784:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	623b      	str	r3, [r7, #32]
 800078a:	4baa      	ldr	r3, [pc, #680]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	4aa9      	ldr	r2, [pc, #676]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000790:	f043 0310 	orr.w	r3, r3, #16
 8000794:	6313      	str	r3, [r2, #48]	@ 0x30
 8000796:	4ba7      	ldr	r3, [pc, #668]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	f003 0310 	and.w	r3, r3, #16
 800079e:	623b      	str	r3, [r7, #32]
 80007a0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	61fb      	str	r3, [r7, #28]
 80007a6:	4ba3      	ldr	r3, [pc, #652]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	4aa2      	ldr	r2, [pc, #648]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 80007ac:	f043 0304 	orr.w	r3, r3, #4
 80007b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b2:	4ba0      	ldr	r3, [pc, #640]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	f003 0304 	and.w	r3, r3, #4
 80007ba:	61fb      	str	r3, [r7, #28]
 80007bc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	61bb      	str	r3, [r7, #24]
 80007c2:	4b9c      	ldr	r3, [pc, #624]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a9b      	ldr	r2, [pc, #620]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 80007c8:	f043 0320 	orr.w	r3, r3, #32
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b99      	ldr	r3, [pc, #612]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0320 	and.w	r3, r3, #32
 80007d6:	61bb      	str	r3, [r7, #24]
 80007d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	617b      	str	r3, [r7, #20]
 80007de:	4b95      	ldr	r3, [pc, #596]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a94      	ldr	r2, [pc, #592]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 80007e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b92      	ldr	r3, [pc, #584]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007f2:	617b      	str	r3, [r7, #20]
 80007f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
 80007fa:	4b8e      	ldr	r3, [pc, #568]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4a8d      	ldr	r2, [pc, #564]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000800:	f043 0301 	orr.w	r3, r3, #1
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b8b      	ldr	r3, [pc, #556]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0301 	and.w	r3, r3, #1
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	60fb      	str	r3, [r7, #12]
 8000816:	4b87      	ldr	r3, [pc, #540]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	4a86      	ldr	r2, [pc, #536]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	6313      	str	r3, [r2, #48]	@ 0x30
 8000822:	4b84      	ldr	r3, [pc, #528]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	60bb      	str	r3, [r7, #8]
 8000832:	4b80      	ldr	r3, [pc, #512]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	4a7f      	ldr	r2, [pc, #508]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000838:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800083c:	6313      	str	r3, [r2, #48]	@ 0x30
 800083e:	4b7d      	ldr	r3, [pc, #500]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000846:	60bb      	str	r3, [r7, #8]
 8000848:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	607b      	str	r3, [r7, #4]
 800084e:	4b79      	ldr	r3, [pc, #484]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a78      	ldr	r2, [pc, #480]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 8000854:	f043 0308 	orr.w	r3, r3, #8
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b76      	ldr	r3, [pc, #472]	@ (8000a34 <MX_GPIO_Init+0x2c4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f003 0308 	and.w	r3, r3, #8
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED3_Pin|LED4_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	210f      	movs	r1, #15
 800086a:	4873      	ldr	r0, [pc, #460]	@ (8000a38 <MX_GPIO_Init+0x2c8>)
 800086c:	f002 fb3a 	bl	8002ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LCD_BLCTRL_Pin|EXT_RESET_Pin|CTP_RST_Pin, GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 8000876:	4871      	ldr	r0, [pc, #452]	@ (8000a3c <MX_GPIO_Init+0x2cc>)
 8000878:	f002 fb34 	bl	8002ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 800087c:	2200      	movs	r2, #0
 800087e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000882:	486f      	ldr	r0, [pc, #444]	@ (8000a40 <MX_GPIO_Init+0x2d0>)
 8000884:	f002 fb2e 	bl	8002ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTGFS_PPWR_EN_GPIO_Port, USB_OTGFS_PPWR_EN_Pin, GPIO_PIN_SET);
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800088e:	486d      	ldr	r0, [pc, #436]	@ (8000a44 <MX_GPIO_Init+0x2d4>)
 8000890:	f002 fb28 	bl	8002ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED3_Pin LED4_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin|LED1_Pin|LED2_Pin;
 8000894:	230f      	movs	r3, #15
 8000896:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000898:	2311      	movs	r3, #17
 800089a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a0:	2300      	movs	r3, #0
 80008a2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008a8:	4619      	mov	r1, r3
 80008aa:	4863      	ldr	r0, [pc, #396]	@ (8000a38 <MX_GPIO_Init+0x2c8>)
 80008ac:	f002 f986 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM_DATIN3_Pin */
  GPIO_InitStruct.Pin = DFSDM_DATIN3_Pin;
 80008b0:	2310      	movs	r3, #16
 80008b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b4:	2302      	movs	r3, #2
 80008b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008bc:	2300      	movs	r3, #0
 80008be:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_DFSDM1;
 80008c0:	2308      	movs	r3, #8
 80008c2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DFSDM_DATIN3_GPIO_Port, &GPIO_InitStruct);
 80008c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008c8:	4619      	mov	r1, r3
 80008ca:	485b      	ldr	r0, [pc, #364]	@ (8000a38 <MX_GPIO_Init+0x2c8>)
 80008cc:	f002 f976 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_BLCTRL_Pin EXT_RESET_Pin CTP_RST_Pin */
  GPIO_InitStruct.Pin = LCD_BLCTRL_Pin|EXT_RESET_Pin|CTP_RST_Pin;
 80008d0:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 80008d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d6:	2301      	movs	r3, #1
 80008d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	2300      	movs	r3, #0
 80008dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	2300      	movs	r3, #0
 80008e0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008e6:	4619      	mov	r1, r3
 80008e8:	4854      	ldr	r0, [pc, #336]	@ (8000a3c <MX_GPIO_Init+0x2cc>)
 80008ea:	f002 f967 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM_CKOUT_Pin;
 80008ee:	2304      	movs	r3, #4
 80008f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f2:	2302      	movs	r3, #2
 80008f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2300      	movs	r3, #0
 80008fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_DFSDM1;
 80008fe:	2308      	movs	r3, #8
 8000900:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DFSDM_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000906:	4619      	mov	r1, r3
 8000908:	484f      	ldr	r0, [pc, #316]	@ (8000a48 <MX_GPIO_Init+0x2d8>)
 800090a:	f002 f957 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 800090e:	2301      	movs	r3, #1
 8000910:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000912:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000916:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000920:	4619      	mov	r1, r3
 8000922:	484a      	ldr	r0, [pc, #296]	@ (8000a4c <MX_GPIO_Init+0x2dc>)
 8000924:	f002 f94a 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM_DATIN0_Pin */
  GPIO_InitStruct.Pin = DFSDM_DATIN0_Pin;
 8000928:	2302      	movs	r3, #2
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092c:	2302      	movs	r3, #2
 800092e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000934:	2300      	movs	r3, #0
 8000936:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_DFSDM1;
 8000938:	2308      	movs	r3, #8
 800093a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DFSDM_DATIN0_GPIO_Port, &GPIO_InitStruct);
 800093c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000940:	4619      	mov	r1, r3
 8000942:	4843      	ldr	r0, [pc, #268]	@ (8000a50 <MX_GPIO_Init+0x2e0>)
 8000944:	f002 f93a 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_RIGHT_Pin JOY_LEFT_Pin */
  GPIO_InitStruct.Pin = JOY_RIGHT_Pin|JOY_LEFT_Pin;
 8000948:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800094c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800094e:	2300      	movs	r3, #0
 8000950:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000956:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800095a:	4619      	mov	r1, r3
 800095c:	4837      	ldr	r0, [pc, #220]	@ (8000a3c <MX_GPIO_Init+0x2cc>)
 800095e:	f002 f92d 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_UP_Pin JOY_DOWN_Pin LCD_TE_Pin USB_OTGFS_OVRCR_Pin */
  GPIO_InitStruct.Pin = JOY_UP_Pin|JOY_DOWN_Pin|LCD_TE_Pin|USB_OTGFS_OVRCR_Pin;
 8000962:	2393      	movs	r3, #147	@ 0x93
 8000964:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000966:	2300      	movs	r3, #0
 8000968:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	2300      	movs	r3, #0
 800096c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800096e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000972:	4619      	mov	r1, r3
 8000974:	4833      	ldr	r0, [pc, #204]	@ (8000a44 <MX_GPIO_Init+0x2d4>)
 8000976:	f002 f921 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_CKIN_Pin */
  GPIO_InitStruct.Pin = M2_CKIN_Pin;
 800097a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800097e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000980:	2302      	movs	r3, #2
 8000982:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2300      	movs	r3, #0
 800098a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800098c:	2305      	movs	r3, #5
 800098e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(M2_CKIN_GPIO_Port, &GPIO_InitStruct);
 8000990:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000994:	4619      	mov	r1, r3
 8000996:	482e      	ldr	r0, [pc, #184]	@ (8000a50 <MX_GPIO_Init+0x2e0>)
 8000998:	f002 f910 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RESET_Pin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin;
 800099c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80009a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a2:	2301      	movs	r3, #1
 80009a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_RESET_GPIO_Port, &GPIO_InitStruct);
 80009ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009b2:	4619      	mov	r1, r3
 80009b4:	4822      	ldr	r0, [pc, #136]	@ (8000a40 <MX_GPIO_Init+0x2d0>)
 80009b6:	f002 f901 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pins : CODEC_INT_Pin CTP_INT_Pin */
  GPIO_InitStruct.Pin = CODEC_INT_Pin|CTP_INT_Pin;
 80009ba:	2324      	movs	r3, #36	@ 0x24
 80009bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009cc:	4619      	mov	r1, r3
 80009ce:	481d      	ldr	r0, [pc, #116]	@ (8000a44 <MX_GPIO_Init+0x2d4>)
 80009d0:	f002 f8f4 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTGFS_PPWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTGFS_PPWR_EN_Pin;
 80009d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80009da:	2311      	movs	r3, #17
 80009dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e2:	2300      	movs	r3, #0
 80009e4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_OTGFS_PPWR_EN_GPIO_Port, &GPIO_InitStruct);
 80009e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009ea:	4619      	mov	r1, r3
 80009ec:	4815      	ldr	r0, [pc, #84]	@ (8000a44 <MX_GPIO_Init+0x2d4>)
 80009ee:	f002 f8e5 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_CKINA8_Pin */
  GPIO_InitStruct.Pin = M2_CKINA8_Pin;
 80009f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f8:	2302      	movs	r3, #2
 80009fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a00:	2300      	movs	r3, #0
 8000a02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000a04:	2300      	movs	r3, #0
 8000a06:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(M2_CKINA8_GPIO_Port, &GPIO_InitStruct);
 8000a08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	480f      	ldr	r0, [pc, #60]	@ (8000a4c <MX_GPIO_Init+0x2dc>)
 8000a10:	f002 f8d4 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_DETECT_Pin */
  GPIO_InitStruct.Pin = uSD_DETECT_Pin;
 8000a14:	2308      	movs	r3, #8
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(uSD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000a20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a24:	4619      	mov	r1, r3
 8000a26:	4806      	ldr	r0, [pc, #24]	@ (8000a40 <MX_GPIO_Init+0x2d0>)
 8000a28:	f002 f8c8 	bl	8002bbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a2c:	bf00      	nop
 8000a2e:	3738      	adds	r7, #56	@ 0x38
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40023800 	.word	0x40023800
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	40021400 	.word	0x40021400
 8000a40:	40020c00 	.word	0x40020c00
 8000a44:	40021800 	.word	0x40021800
 8000a48:	40020800 	.word	0x40020800
 8000a4c:	40020000 	.word	0x40020000
 8000a50:	40020400 	.word	0x40020400

08000a54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a58:	b672      	cpsid	i
}
 8000a5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a5c:	bf00      	nop
 8000a5e:	e7fd      	b.n	8000a5c <Error_Handler+0x8>

08000a60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	607b      	str	r3, [r7, #4]
 8000a6a:	4b10      	ldr	r3, [pc, #64]	@ (8000aac <HAL_MspInit+0x4c>)
 8000a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a6e:	4a0f      	ldr	r2, [pc, #60]	@ (8000aac <HAL_MspInit+0x4c>)
 8000a70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a76:	4b0d      	ldr	r3, [pc, #52]	@ (8000aac <HAL_MspInit+0x4c>)
 8000a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a7e:	607b      	str	r3, [r7, #4]
 8000a80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	603b      	str	r3, [r7, #0]
 8000a86:	4b09      	ldr	r3, [pc, #36]	@ (8000aac <HAL_MspInit+0x4c>)
 8000a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8a:	4a08      	ldr	r2, [pc, #32]	@ (8000aac <HAL_MspInit+0x4c>)
 8000a8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a92:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <HAL_MspInit+0x4c>)
 8000a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a9a:	603b      	str	r3, [r7, #0]
 8000a9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a9e:	bf00      	nop
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	40023800 	.word	0x40023800

08000ab0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08c      	sub	sp, #48	@ 0x30
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab8:	f107 031c 	add.w	r3, r7, #28
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a3b      	ldr	r2, [pc, #236]	@ (8000bbc <HAL_I2C_MspInit+0x10c>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d12c      	bne.n	8000b2c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61bb      	str	r3, [r7, #24]
 8000ad6:	4b3a      	ldr	r3, [pc, #232]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	4a39      	ldr	r2, [pc, #228]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000adc:	f043 0302 	orr.w	r3, r3, #2
 8000ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae2:	4b37      	ldr	r3, [pc, #220]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	f003 0302 	and.w	r3, r3, #2
 8000aea:	61bb      	str	r3, [r7, #24]
 8000aec:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000aee:	23c0      	movs	r3, #192	@ 0xc0
 8000af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000af2:	2312      	movs	r3, #18
 8000af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000af6:	2301      	movs	r3, #1
 8000af8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afa:	2303      	movs	r3, #3
 8000afc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000afe:	2304      	movs	r3, #4
 8000b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b02:	f107 031c 	add.w	r3, r7, #28
 8000b06:	4619      	mov	r1, r3
 8000b08:	482e      	ldr	r0, [pc, #184]	@ (8000bc4 <HAL_I2C_MspInit+0x114>)
 8000b0a:	f002 f857 	bl	8002bbc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	617b      	str	r3, [r7, #20]
 8000b12:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b16:	4a2a      	ldr	r2, [pc, #168]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000b18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b1e:	4b28      	ldr	r3, [pc, #160]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b26:	617b      	str	r3, [r7, #20]
 8000b28:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000b2a:	e042      	b.n	8000bb2 <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a25      	ldr	r2, [pc, #148]	@ (8000bc8 <HAL_I2C_MspInit+0x118>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d13d      	bne.n	8000bb2 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	613b      	str	r3, [r7, #16]
 8000b3a:	4b21      	ldr	r3, [pc, #132]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	4a20      	ldr	r2, [pc, #128]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000b40:	f043 0302 	orr.w	r3, r3, #2
 8000b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b46:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4a:	f003 0302 	and.w	r3, r3, #2
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin;
 8000b52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b58:	2312      	movs	r3, #18
 8000b5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b64:	2304      	movs	r3, #4
 8000b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 8000b68:	f107 031c 	add.w	r3, r7, #28
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4815      	ldr	r0, [pc, #84]	@ (8000bc4 <HAL_I2C_MspInit+0x114>)
 8000b70:	f002 f824 	bl	8002bbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C2_SDA_Pin;
 8000b74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b7a:	2312      	movs	r3, #18
 8000b7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b82:	2303      	movs	r3, #3
 8000b84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8000b86:	2309      	movs	r3, #9
 8000b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 8000b8a:	f107 031c 	add.w	r3, r7, #28
 8000b8e:	4619      	mov	r1, r3
 8000b90:	480c      	ldr	r0, [pc, #48]	@ (8000bc4 <HAL_I2C_MspInit+0x114>)
 8000b92:	f002 f813 	bl	8002bbc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9e:	4a08      	ldr	r2, [pc, #32]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000ba0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ba4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <HAL_I2C_MspInit+0x110>)
 8000ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000bae:	60fb      	str	r3, [r7, #12]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
}
 8000bb2:	bf00      	nop
 8000bb4:	3730      	adds	r7, #48	@ 0x30
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40005400 	.word	0x40005400
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	40020400 	.word	0x40020400
 8000bc8:	40005800 	.word	0x40005800

08000bcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08a      	sub	sp, #40	@ 0x28
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd4:	f107 0314 	add.w	r3, r7, #20
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	605a      	str	r2, [r3, #4]
 8000bde:	609a      	str	r2, [r3, #8]
 8000be0:	60da      	str	r2, [r3, #12]
 8000be2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a19      	ldr	r2, [pc, #100]	@ (8000c50 <HAL_UART_MspInit+0x84>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d12b      	bne.n	8000c46 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	613b      	str	r3, [r7, #16]
 8000bf2:	4b18      	ldr	r3, [pc, #96]	@ (8000c54 <HAL_UART_MspInit+0x88>)
 8000bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf6:	4a17      	ldr	r2, [pc, #92]	@ (8000c54 <HAL_UART_MspInit+0x88>)
 8000bf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bfe:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <HAL_UART_MspInit+0x88>)
 8000c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c06:	613b      	str	r3, [r7, #16]
 8000c08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <HAL_UART_MspInit+0x88>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	4a10      	ldr	r2, [pc, #64]	@ (8000c54 <HAL_UART_MspInit+0x88>)
 8000c14:	f043 0301 	orr.w	r3, r3, #1
 8000c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <HAL_UART_MspInit+0x88>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000c26:	230c      	movs	r3, #12
 8000c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c32:	2303      	movs	r3, #3
 8000c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c36:	2307      	movs	r3, #7
 8000c38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3a:	f107 0314 	add.w	r3, r7, #20
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4805      	ldr	r0, [pc, #20]	@ (8000c58 <HAL_UART_MspInit+0x8c>)
 8000c42:	f001 ffbb 	bl	8002bbc <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c46:	bf00      	nop
 8000c48:	3728      	adds	r7, #40	@ 0x28
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40004400 	.word	0x40004400
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40020000 	.word	0x40020000

08000c5c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b086      	sub	sp, #24
 8000c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8000c62:	1d3b      	adds	r3, r7, #4
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
 8000c6e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000c70:	4b24      	ldr	r3, [pc, #144]	@ (8000d04 <HAL_FSMC_MspInit+0xa8>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d140      	bne.n	8000cfa <HAL_FSMC_MspInit+0x9e>
    return;
  }
  FSMC_Initialized = 1;
 8000c78:	4b22      	ldr	r3, [pc, #136]	@ (8000d04 <HAL_FSMC_MspInit+0xa8>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	603b      	str	r3, [r7, #0]
 8000c82:	4b21      	ldr	r3, [pc, #132]	@ (8000d08 <HAL_FSMC_MspInit+0xac>)
 8000c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c86:	4a20      	ldr	r2, [pc, #128]	@ (8000d08 <HAL_FSMC_MspInit+0xac>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6393      	str	r3, [r2, #56]	@ 0x38
 8000c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000d08 <HAL_FSMC_MspInit+0xac>)
 8000c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	603b      	str	r3, [r7, #0]
 8000c98:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = A0_Pin;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000caa:	230c      	movs	r3, #12
 8000cac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(A0_GPIO_Port, &GPIO_InitStruct);
 8000cae:	1d3b      	adds	r3, r7, #4
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4816      	ldr	r0, [pc, #88]	@ (8000d0c <HAL_FSMC_MspInit+0xb0>)
 8000cb4:	f001 ff82 	bl	8002bbc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000cb8:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8000cbc:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000cca:	230c      	movs	r3, #12
 8000ccc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	480f      	ldr	r0, [pc, #60]	@ (8000d10 <HAL_FSMC_MspInit+0xb4>)
 8000cd4:	f001 ff72 	bl	8002bbc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000cd8:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8000cdc:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin|FMC_NOE_Pin
                          |FMC_NWE_Pin|FMC_NE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000cea:	230c      	movs	r3, #12
 8000cec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cee:	1d3b      	adds	r3, r7, #4
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4808      	ldr	r0, [pc, #32]	@ (8000d14 <HAL_FSMC_MspInit+0xb8>)
 8000cf4:	f001 ff62 	bl	8002bbc <HAL_GPIO_Init>
 8000cf8:	e000      	b.n	8000cfc <HAL_FSMC_MspInit+0xa0>
    return;
 8000cfa:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000cfc:	3718      	adds	r7, #24
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	200001a0 	.word	0x200001a0
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40021400 	.word	0x40021400
 8000d10:	40021000 	.word	0x40021000
 8000d14:	40020c00 	.word	0x40020c00

08000d18 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000d20:	f7ff ff9c 	bl	8000c5c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000d24:	bf00      	nop
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <NMI_Handler+0x4>

08000d34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <HardFault_Handler+0x4>

08000d3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <MemManage_Handler+0x4>

08000d44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d48:	bf00      	nop
 8000d4a:	e7fd      	b.n	8000d48 <BusFault_Handler+0x4>

08000d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <UsageFault_Handler+0x4>

08000d54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d58:	bf00      	nop
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr

08000d62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d66:	bf00      	nop
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr

08000d7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d82:	f001 fdf1 	bl	8002968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d90:	4802      	ldr	r0, [pc, #8]	@ (8000d9c <OTG_FS_IRQHandler+0x10>)
 8000d92:	f002 f8c0 	bl	8002f16 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	200001c0 	.word	0x200001c0

08000da0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000da4:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <SystemInit+0x20>)
 8000da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000daa:	4a05      	ldr	r2, [pc, #20]	@ (8000dc0 <SystemInit+0x20>)
 8000dac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000db0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <read_sensor_data>:

/**
 * reads the raw temperature readings from the sensor into the readbuffer
 * Returns 0 if no sensor could be detected (else 1)
 */
int read_sensor_data(uint8_t* readbuffer, I2C_HandleTypeDef* hi2c2 ){
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b088      	sub	sp, #32
 8000dc8:	af02      	add	r7, sp, #8
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	6039      	str	r1, [r7, #0]
	 /// Each temperature reading consists of 2 8-Bit value (LOW-/HIGH-bit)
	 /// Additionally one PTAT reading and one Checksuum value is transmitted
	 int size = TEMP_VALUE_COUNT * 2 + 3;
 8000dce:	f640 0303 	movw	r3, #2051	@ 0x803
 8000dd2:	613b      	str	r3, [r7, #16]

	 /// Command for telling the sensor we want to read data
	 uint8_t cmd = 0x4c;
 8000dd4:	234c      	movs	r3, #76	@ 0x4c
 8000dd6:	73bb      	strb	r3, [r7, #14]

	 /// applying I2C settings to the external I2C port
	  HAL_StatusTypeDef status = HAL_I2C_Init(&hi2c2);
 8000dd8:	463b      	mov	r3, r7
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f003 fe28 	bl	8004a30 <HAL_I2C_Init>
 8000de0:	4603      	mov	r3, r0
 8000de2:	73fb      	strb	r3, [r7, #15]

	  int fails = 0;
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]
	  do {
		  /// send command for preparing transmission
		  status = HAL_I2C_Master_Transmit(&hi2c2, ADDRESS, &cmd, 1, 100);
 8000de8:	f107 020e 	add.w	r2, r7, #14
 8000dec:	4638      	mov	r0, r7
 8000dee:	2364      	movs	r3, #100	@ 0x64
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	2301      	movs	r3, #1
 8000df4:	2114      	movs	r1, #20
 8000df6:	f003 ff5f 	bl	8004cb8 <HAL_I2C_Master_Transmit>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	73fb      	strb	r3, [r7, #15]
		  HAL_Delay(10);
 8000dfe:	200a      	movs	r0, #10
 8000e00:	f001 fdd2 	bl	80029a8 <HAL_Delay>

		  /// if the connection failed more than 10 times in a row, return connection lost
		  if (status != HAL_OK && fails++ > CONNECTION_TRYS) return NO_CONNECTION;
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d006      	beq.n	8000e18 <read_sensor_data+0x54>
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	1c5a      	adds	r2, r3, #1
 8000e0e:	617a      	str	r2, [r7, #20]
 8000e10:	2b0a      	cmp	r3, #10
 8000e12:	dd01      	ble.n	8000e18 <read_sensor_data+0x54>
 8000e14:	2300      	movs	r3, #0
 8000e16:	e01e      	b.n	8000e56 <read_sensor_data+0x92>

		  /// receive the data from Sensor at port 0x14
		  status = HAL_I2C_Master_Receive(&hi2c2, ADDRESS, readbuffer, size, HAL_MAX_DELAY);
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	f04f 32ff 	mov.w	r2, #4294967295
 8000e22:	9200      	str	r2, [sp, #0]
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	2114      	movs	r1, #20
 8000e28:	f004 f844 	bl	8004eb4 <HAL_I2C_Master_Receive>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	73fb      	strb	r3, [r7, #15]

		  /// if everything was successful, end the function else wait and try again
		  if (status == HAL_OK && !(readbuffer[5] == 0xff && readbuffer[6] == 0xff)) break;
 8000e30:	7bfb      	ldrb	r3, [r7, #15]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d109      	bne.n	8000e4a <read_sensor_data+0x86>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	3305      	adds	r3, #5
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	2bff      	cmp	r3, #255	@ 0xff
 8000e3e:	d109      	bne.n	8000e54 <read_sensor_data+0x90>
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3306      	adds	r3, #6
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2bff      	cmp	r3, #255	@ 0xff
 8000e48:	d104      	bne.n	8000e54 <read_sensor_data+0x90>
		  HAL_Delay(550);
 8000e4a:	f240 2026 	movw	r0, #550	@ 0x226
 8000e4e:	f001 fdab 	bl	80029a8 <HAL_Delay>
		  status = HAL_I2C_Master_Transmit(&hi2c2, ADDRESS, &cmd, 1, 100);
 8000e52:	e7c9      	b.n	8000de8 <read_sensor_data+0x24>
	  } while(1);
	  return SUCCESS;
 8000e54:	2301      	movs	r3, #1
  };
 8000e56:	4618      	mov	r0, r3
 8000e58:	3718      	adds	r7, #24
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <sensor_data_to_temperatures>:

/// converts the raw sensor readings into sensor data in 10*degrees celsius
int sensor_data_to_temperatures(uint8_t* sensor_data, int* temperatures){
 8000e5e:	b480      	push	{r7}
 8000e60:	b085      	sub	sp, #20
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]
 8000e66:	6039      	str	r1, [r7, #0]
	/// each reading consists of a high reading and a low reading,
	/// with high reading * 256 (max value 4 Bit) + low bits = temperature * 10
	   for (int temp_index = 0; temp_index/2 < TEMP_VALUE_COUNT + 1; temp_index+=2){
 8000e68:	2300      	movs	r3, #0
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	e016      	b.n	8000e9c <sensor_data_to_temperatures+0x3e>
	 	  temperatures[temp_index/2] = sensor_data[temp_index+1] * 256 + sensor_data[temp_index];
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	3301      	adds	r3, #1
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	4413      	add	r3, r2
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	021a      	lsls	r2, r3, #8
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	6879      	ldr	r1, [r7, #4]
 8000e7e:	440b      	add	r3, r1
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	4618      	mov	r0, r3
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	0fd9      	lsrs	r1, r3, #31
 8000e88:	440b      	add	r3, r1
 8000e8a:	105b      	asrs	r3, r3, #1
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	6839      	ldr	r1, [r7, #0]
 8000e90:	440b      	add	r3, r1
 8000e92:	4402      	add	r2, r0
 8000e94:	601a      	str	r2, [r3, #0]
	   for (int temp_index = 0; temp_index/2 < TEMP_VALUE_COUNT + 1; temp_index+=2){
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	3302      	adds	r3, #2
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f640 0201 	movw	r2, #2049	@ 0x801
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	dde3      	ble.n	8000e6e <sensor_data_to_temperatures+0x10>
	   }
	   return SUCCESS;
 8000ea6:	2301      	movs	r3, #1
};
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <pick_gradient_color>:
#include "render.h"


// perform linear uint16_terpolation between two colors
// source stackoverflow (with own adjustments, so no GPL License  needed)
uint16_t pick_gradient_color(uint16_t color1, uint16_t color2, float temperature_gradient) {
 8000eb4:	b480      	push	{r7}
 8000eb6:	b089      	sub	sp, #36	@ 0x24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	460a      	mov	r2, r1
 8000ebe:	ed87 0a00 	vstr	s0, [r7]
 8000ec2:	80fb      	strh	r3, [r7, #6]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	80bb      	strh	r3, [r7, #4]

	/// convert rgb uint16_to rgb565:
	/// as in rgb the always 2 digit are one color #rrggbb,
	// but here the second and third bit overlapp from r-g and g-b
	uint16_t r1 = (color1 >> 11) & 0x1F;
 8000ec8:	88fb      	ldrh	r3, [r7, #6]
 8000eca:	0adb      	lsrs	r3, r3, #11
 8000ecc:	83fb      	strh	r3, [r7, #30]
    uint16_t g1 = (color1 >> 5) & 0x3F;
 8000ece:	88fb      	ldrh	r3, [r7, #6]
 8000ed0:	095b      	lsrs	r3, r3, #5
 8000ed2:	b29b      	uxth	r3, r3
 8000ed4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ed8:	83bb      	strh	r3, [r7, #28]
    uint16_t b1 = color1 & 0x1F;
 8000eda:	88fb      	ldrh	r3, [r7, #6]
 8000edc:	f003 031f 	and.w	r3, r3, #31
 8000ee0:	837b      	strh	r3, [r7, #26]

    uint16_t r2 = (color2 >> 11) & 0x1F;
 8000ee2:	88bb      	ldrh	r3, [r7, #4]
 8000ee4:	0adb      	lsrs	r3, r3, #11
 8000ee6:	833b      	strh	r3, [r7, #24]
    uint16_t g2 = (color2 >> 5) & 0x3F;
 8000ee8:	88bb      	ldrh	r3, [r7, #4]
 8000eea:	095b      	lsrs	r3, r3, #5
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ef2:	82fb      	strh	r3, [r7, #22]
    uint16_t b2 = color2 & 0x1F;
 8000ef4:	88bb      	ldrh	r3, [r7, #4]
 8000ef6:	f003 031f 	and.w	r3, r3, #31
 8000efa:	82bb      	strh	r3, [r7, #20]

    /// apply ratios between the two colors by using the temperature gradient
    uint16_t r = (uint16_t)(r1 + temperature_gradient * (r2 - r1));
 8000efc:	8bfb      	ldrh	r3, [r7, #30]
 8000efe:	ee07 3a90 	vmov	s15, r3
 8000f02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f06:	8b3a      	ldrh	r2, [r7, #24]
 8000f08:	8bfb      	ldrh	r3, [r7, #30]
 8000f0a:	1ad3      	subs	r3, r2, r3
 8000f0c:	ee07 3a90 	vmov	s15, r3
 8000f10:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f14:	edd7 7a00 	vldr	s15, [r7]
 8000f18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f24:	ee17 3a90 	vmov	r3, s15
 8000f28:	827b      	strh	r3, [r7, #18]
    uint16_t g = (uint16_t)(g1 + temperature_gradient * (g2 - g1));
 8000f2a:	8bbb      	ldrh	r3, [r7, #28]
 8000f2c:	ee07 3a90 	vmov	s15, r3
 8000f30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f34:	8afa      	ldrh	r2, [r7, #22]
 8000f36:	8bbb      	ldrh	r3, [r7, #28]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	ee07 3a90 	vmov	s15, r3
 8000f3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f42:	edd7 7a00 	vldr	s15, [r7]
 8000f46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f52:	ee17 3a90 	vmov	r3, s15
 8000f56:	823b      	strh	r3, [r7, #16]
    uint16_t b = (uint16_t)(b1 + temperature_gradient * (b2 - b1));
 8000f58:	8b7b      	ldrh	r3, [r7, #26]
 8000f5a:	ee07 3a90 	vmov	s15, r3
 8000f5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f62:	8aba      	ldrh	r2, [r7, #20]
 8000f64:	8b7b      	ldrh	r3, [r7, #26]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	ee07 3a90 	vmov	s15, r3
 8000f6c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f70:	edd7 7a00 	vldr	s15, [r7]
 8000f74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f80:	ee17 3a90 	vmov	r3, s15
 8000f84:	81fb      	strh	r3, [r7, #14]

    return ((r & 0x1F) << 11) | ((g & 0x3F) << 5) | (b & 0x1F);
 8000f86:	8a7b      	ldrh	r3, [r7, #18]
 8000f88:	02db      	lsls	r3, r3, #11
 8000f8a:	b21a      	sxth	r2, r3
 8000f8c:	8a3b      	ldrh	r3, [r7, #16]
 8000f8e:	015b      	lsls	r3, r3, #5
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8000f96:	b21b      	sxth	r3, r3
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	b21a      	sxth	r2, r3
 8000f9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fa0:	f003 031f 	and.w	r3, r3, #31
 8000fa4:	b21b      	sxth	r3, r3
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	b29b      	uxth	r3, r3
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3724      	adds	r7, #36	@ 0x24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <convert_temp_to_color>:

/// convert the temperature values of the sensor [-10,70] to a color in the spectrum
///[-10,22]-> [blue, white],
///[ 22,36]-> [white, orange], (high change in color as its the mainly used area)
///[ 36,70]-> [orange, red]
uint16_t convert_temp_to_color(float temp) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	ed87 0a01 	vstr	s0, [r7, #4]
	// the sensor can operate with temperatures in [-10, 70]

    if (temp <= -10)
 8000fc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fc6:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8000fca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd2:	d801      	bhi.n	8000fd8 <convert_temp_to_color+0x20>
        return DARK_BLUE;
 8000fd4:	231f      	movs	r3, #31
 8000fd6:	e05d      	b.n	8001094 <convert_temp_to_color+0xdc>

    if (temp >= 70)
 8000fd8:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fdc:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800109c <convert_temp_to_color+0xe4>
 8000fe0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe8:	db02      	blt.n	8000ff0 <convert_temp_to_color+0x38>
    	return DARK_RED;
 8000fea:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000fee:	e051      	b.n	8001094 <convert_temp_to_color+0xdc>

    if (temp < 22) {
 8000ff0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ff4:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 8000ff8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001000:	d514      	bpl.n	800102c <convert_temp_to_color+0x74>
    	// map temperature from ]-10, 22[ to [0, 1] for the blue to white gradient
    	float temp_gradient = (temp + 10.f) / 32.0f;
 8001002:	edd7 7a01 	vldr	s15, [r7, #4]
 8001006:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800100a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800100e:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80010a0 <convert_temp_to_color+0xe8>
 8001012:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001016:	edc7 7a03 	vstr	s15, [r7, #12]
    	return pick_gradient_color(DARK_BLUE, WHITE, temp_gradient);
 800101a:	ed97 0a03 	vldr	s0, [r7, #12]
 800101e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001022:	201f      	movs	r0, #31
 8001024:	f7ff ff46 	bl	8000eb4 <pick_gradient_color>
 8001028:	4603      	mov	r3, r0
 800102a:	e033      	b.n	8001094 <convert_temp_to_color+0xdc>
    }

    if (temp < 36) {
 800102c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001030:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80010a4 <convert_temp_to_color+0xec>
 8001034:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800103c:	d515      	bpl.n	800106a <convert_temp_to_color+0xb2>
        	// map temperature from [-22, 36[ to [0, 1] for the blue to white gradient
        	float temp_gradient = (temp - 22.f) / 14.0f;
 800103e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001042:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 8001046:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800104a:	eef2 6a0c 	vmov.f32	s13, #44	@ 0x41600000  14.0
 800104e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001052:	edc7 7a04 	vstr	s15, [r7, #16]
        	return pick_gradient_color(WHITE, ORANGE, temp_gradient);
 8001056:	ed97 0a04 	vldr	s0, [r7, #16]
 800105a:	f64f 51a0 	movw	r1, #64928	@ 0xfda0
 800105e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001062:	f7ff ff27 	bl	8000eb4 <pick_gradient_color>
 8001066:	4603      	mov	r3, r0
 8001068:	e014      	b.n	8001094 <convert_temp_to_color+0xdc>
        }


    // map temperature from [36, 70] to [0, 1] for the orange to red gradient
    float temp_gradient = (temp - 36.f) / 34.0f;
 800106a:	edd7 7a01 	vldr	s15, [r7, #4]
 800106e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80010a4 <convert_temp_to_color+0xec>
 8001072:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001076:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80010a8 <convert_temp_to_color+0xf0>
 800107a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800107e:	edc7 7a05 	vstr	s15, [r7, #20]
    return pick_gradient_color(ORANGE, DARK_RED, temp_gradient);
 8001082:	ed97 0a05 	vldr	s0, [r7, #20]
 8001086:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 800108a:	f64f 50a0 	movw	r0, #64928	@ 0xfda0
 800108e:	f7ff ff11 	bl	8000eb4 <pick_gradient_color>
 8001092:	4603      	mov	r3, r0

}
 8001094:	4618      	mov	r0, r3
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	428c0000 	.word	0x428c0000
 80010a0:	42000000 	.word	0x42000000
 80010a4:	42100000 	.word	0x42100000
 80010a8:	42080000 	.word	0x42080000

080010ac <display_data_on_lcd>:

/// display the temperature values as an image on the LCD screen
/// make sure to initiate BSP_lcd before calling
void display_data_on_lcd(int* temperatures){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	  /// get params of the screen
	  int width = BSP_LCD_GetXSize()+10; // +10 for rounding errors
 80010b4:	f001 fabc 	bl	8002630 <BSP_LCD_GetXSize>
 80010b8:	4603      	mov	r3, r0
 80010ba:	330a      	adds	r3, #10
 80010bc:	617b      	str	r3, [r7, #20]
	  int height = BSP_LCD_GetYSize() +10;
 80010be:	f001 fac3 	bl	8002648 <BSP_LCD_GetYSize>
 80010c2:	4603      	mov	r3, r0
 80010c4:	330a      	adds	r3, #10
 80010c6:	613b      	str	r3, [r7, #16]

	  /// calculate Height / with of cells

	  int cell_width = width / H_CELL_COUNT;
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	da00      	bge.n	80010d0 <display_data_on_lcd+0x24>
 80010ce:	331f      	adds	r3, #31
 80010d0:	115b      	asrs	r3, r3, #5
 80010d2:	60fb      	str	r3, [r7, #12]
	  int cell_hight = height/ V_CELL_COUNT;
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	da00      	bge.n	80010dc <display_data_on_lcd+0x30>
 80010da:	331f      	adds	r3, #31
 80010dc:	115b      	asrs	r3, r3, #5
 80010de:	60bb      	str	r3, [r7, #8]

	  /// iterate over rows/columns
	  for (int row = 0; row < V_CELL_COUNT; row++ )
 80010e0:	2300      	movs	r3, #0
 80010e2:	61fb      	str	r3, [r7, #28]
 80010e4:	e03c      	b.n	8001160 <display_data_on_lcd+0xb4>
		  for (int col = 0; col < H_CELL_COUNT; col++){
 80010e6:	2300      	movs	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
 80010ea:	e033      	b.n	8001154 <display_data_on_lcd+0xa8>
			  BSP_LCD_SetTextColor(
					  convert_temp_to_color(
							  /// +1 because of the PTAT temperature value at temperatures[0]
							  (float)temperatures[row * 32 + col+1] / 10.f
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	015a      	lsls	r2, r3, #5
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	4413      	add	r3, r2
 80010f4:	3301      	adds	r3, #1
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	4413      	add	r3, r2
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	ee07 3a90 	vmov	s15, r3
 8001102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			  BSP_LCD_SetTextColor(
 8001106:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800110a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800110e:	eeb0 0a47 	vmov.f32	s0, s14
 8001112:	f7ff ff51 	bl	8000fb8 <convert_temp_to_color>
 8001116:	4603      	mov	r3, r0
 8001118:	4618      	mov	r0, r3
 800111a:	f001 faa1 	bl	8002660 <BSP_LCD_SetTextColor>
										   )
							  );
			  BSP_LCD_FillRect(col * cell_width+10, row * cell_hight+10, cell_width, cell_hight);
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	b29a      	uxth	r2, r3
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	b29b      	uxth	r3, r3
 8001126:	fb12 f303 	smulbb	r3, r2, r3
 800112a:	b29b      	uxth	r3, r3
 800112c:	330a      	adds	r3, #10
 800112e:	b298      	uxth	r0, r3
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	b29a      	uxth	r2, r3
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	b29b      	uxth	r3, r3
 8001138:	fb12 f303 	smulbb	r3, r2, r3
 800113c:	b29b      	uxth	r3, r3
 800113e:	330a      	adds	r3, #10
 8001140:	b299      	uxth	r1, r3
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	b29a      	uxth	r2, r3
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	b29b      	uxth	r3, r3
 800114a:	f001 fb35 	bl	80027b8 <BSP_LCD_FillRect>
		  for (int col = 0; col < H_CELL_COUNT; col++){
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	3301      	adds	r3, #1
 8001152:	61bb      	str	r3, [r7, #24]
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	2b1f      	cmp	r3, #31
 8001158:	ddc8      	ble.n	80010ec <display_data_on_lcd+0x40>
	  for (int row = 0; row < V_CELL_COUNT; row++ )
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	3301      	adds	r3, #1
 800115e:	61fb      	str	r3, [r7, #28]
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	2b1f      	cmp	r3, #31
 8001164:	ddbf      	ble.n	80010e6 <display_data_on_lcd+0x3a>
			  // +20 = centering as the screen doesn't start by 0 and its better with a border on every side
		  }
}
 8001166:	bf00      	nop
 8001168:	bf00      	nop
 800116a:	3720      	adds	r7, #32
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8001170:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001174:	f7ff fe14 	bl	8000da0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001178:	480c      	ldr	r0, [pc, #48]	@ (80011ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800117a:	490d      	ldr	r1, [pc, #52]	@ (80011b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800117c:	4a0d      	ldr	r2, [pc, #52]	@ (80011b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800117e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001180:	e002      	b.n	8001188 <LoopCopyDataInit>

08001182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001186:	3304      	adds	r3, #4

08001188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800118a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800118c:	d3f9      	bcc.n	8001182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800118e:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001190:	4c0a      	ldr	r4, [pc, #40]	@ (80011bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001194:	e001      	b.n	800119a <LoopFillZerobss>

08001196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001198:	3204      	adds	r2, #4

0800119a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800119a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800119c:	d3fb      	bcc.n	8001196 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800119e:	f006 f9cf 	bl	8007540 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011a2:	f7ff f9d5 	bl	8000550 <main>
  bx  lr    
 80011a6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80011a8:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80011ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011b0:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 80011b4:	080094f4 	.word	0x080094f4
  ldr r2, =_sbss
 80011b8:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80011bc:	200005a0 	.word	0x200005a0

080011c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011c0:	e7fe      	b.n	80011c0 <ADC_IRQHandler>

080011c2 <ls016b8uy_Init>:
  * @brief  Initialize the LS016B8UY LCD Component.
  * @param  None
  * @retval None
  */
void ls016b8uy_Init(void)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b082      	sub	sp, #8
 80011c6:	af00      	add	r7, sp, #0
  uint8_t   parameter[4];

  /* Initialize LS016B8UY low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80011c8:	f001 f972 	bl	80024b0 <LCD_IO_Init>
  
  parameter[0] = 0x00;     /* VSYNC output */
 80011cc:	2300      	movs	r3, #0
 80011ce:	713b      	strb	r3, [r7, #4]
  ls016b8uy_WriteReg(LCD_CMD_VSYNC_OUTPUT, parameter, 1);
 80011d0:	1d3b      	adds	r3, r7, #4
 80011d2:	2201      	movs	r2, #1
 80011d4:	4619      	mov	r1, r3
 80011d6:	2035      	movs	r0, #53	@ 0x35
 80011d8:	f000 f9a6 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x06;     /* 18 bits color mode */
 80011dc:	2306      	movs	r3, #6
 80011de:	713b      	strb	r3, [r7, #4]
  ls016b8uy_WriteReg(LCD_CMD_COLOR_MODE, parameter, 1);
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	2201      	movs	r2, #1
 80011e4:	4619      	mov	r1, r3
 80011e6:	203a      	movs	r0, #58	@ 0x3a
 80011e8:	f000 f99e 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x01;     /* Panel setting command <No.1 UN-Lock> */
 80011ec:	2301      	movs	r3, #1
 80011ee:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0xFE;
 80011f0:	23fe      	movs	r3, #254	@ 0xfe
 80011f2:	717b      	strb	r3, [r7, #5]
  ls016b8uy_WriteReg(LCD_CMD_PANEL_SETTING_1, parameter, 2);
 80011f4:	1d3b      	adds	r3, r7, #4
 80011f6:	2202      	movs	r2, #2
 80011f8:	4619      	mov	r1, r3
 80011fa:	20b0      	movs	r0, #176	@ 0xb0
 80011fc:	f000 f994 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0xDE;     /* Panel setting command <No.2 UN-Lock> */
 8001200:	23de      	movs	r3, #222	@ 0xde
 8001202:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x21;
 8001204:	2321      	movs	r3, #33	@ 0x21
 8001206:	717b      	strb	r3, [r7, #5]
  ls016b8uy_WriteReg(LCD_CMD_PANEL_SETTING_2, parameter, 2);
 8001208:	1d3b      	adds	r3, r7, #4
 800120a:	2202      	movs	r2, #2
 800120c:	4619      	mov	r1, r3
 800120e:	20b1      	movs	r0, #177	@ 0xb1
 8001210:	f000 f98a 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x05;     /* V-Porch setting */
 8001214:	2305      	movs	r3, #5
 8001216:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x33;
 8001218:	2333      	movs	r3, #51	@ 0x33
 800121a:	717b      	strb	r3, [r7, #5]
  ls016b8uy_WriteReg(LCD_CMD_PANEL_V_PORCH, parameter, 2);
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	2202      	movs	r2, #2
 8001220:	4619      	mov	r1, r3
 8001222:	20b7      	movs	r0, #183	@ 0xb7
 8001224:	f000 f980 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x05;     /* Idle mode V-Porch setting */
 8001228:	2305      	movs	r3, #5
 800122a:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x33;
 800122c:	2333      	movs	r3, #51	@ 0x33
 800122e:	717b      	strb	r3, [r7, #5]
  ls016b8uy_WriteReg(LCD_CMD_PANEL_IDLE_V_PORCH, parameter, 2);
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	2202      	movs	r2, #2
 8001234:	4619      	mov	r1, r3
 8001236:	20b8      	movs	r0, #184	@ 0xb8
 8001238:	f000 f976 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x04;     /* panel timing setting */
 800123c:	2304      	movs	r3, #4
 800123e:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x03;
 8001240:	2303      	movs	r3, #3
 8001242:	717b      	strb	r3, [r7, #5]
  ls016b8uy_WriteReg(LCD_CMD_PANEL_TIMING_1, parameter, 2);
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	2202      	movs	r2, #2
 8001248:	4619      	mov	r1, r3
 800124a:	20c8      	movs	r0, #200	@ 0xc8
 800124c:	f000 f96c 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x5E;     /* panel timing setting */
 8001250:	235e      	movs	r3, #94	@ 0x5e
 8001252:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x08;
 8001254:	2308      	movs	r3, #8
 8001256:	717b      	strb	r3, [r7, #5]
  ls016b8uy_WriteReg(LCD_CMD_PANEL_TIMING_2, parameter, 2);
 8001258:	1d3b      	adds	r3, r7, #4
 800125a:	2202      	movs	r2, #2
 800125c:	4619      	mov	r1, r3
 800125e:	20c9      	movs	r0, #201	@ 0xc9
 8001260:	f000 f962 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x0A;     /* panel timing setting */
 8001264:	230a      	movs	r3, #10
 8001266:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x0C;
 8001268:	230c      	movs	r3, #12
 800126a:	717b      	strb	r3, [r7, #5]
  parameter[2] = 0x02;
 800126c:	2302      	movs	r3, #2
 800126e:	71bb      	strb	r3, [r7, #6]
  ls016b8uy_WriteReg(LCD_CMD_PANEL_TIMING_3, parameter, 3);
 8001270:	1d3b      	adds	r3, r7, #4
 8001272:	2203      	movs	r2, #3
 8001274:	4619      	mov	r1, r3
 8001276:	20ca      	movs	r0, #202	@ 0xca
 8001278:	f000 f956 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x03;     /* panel timing setting */
 800127c:	2303      	movs	r3, #3
 800127e:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x04;
 8001280:	2304      	movs	r3, #4
 8001282:	717b      	strb	r3, [r7, #5]
  ls016b8uy_WriteReg(LCD_CMD_PANEL_TIMING_4, parameter, 2);
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	2202      	movs	r2, #2
 8001288:	4619      	mov	r1, r3
 800128a:	20cc      	movs	r0, #204	@ 0xcc
 800128c:	f000 f94c 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x0C;     /* panel power setting */
 8001290:	230c      	movs	r3, #12
 8001292:	713b      	strb	r3, [r7, #4]
  ls016b8uy_WriteReg(LCD_CMD_PANEL_POWER, parameter, 1);
 8001294:	1d3b      	adds	r3, r7, #4
 8001296:	2201      	movs	r2, #1
 8001298:	4619      	mov	r1, r3
 800129a:	20d0      	movs	r0, #208	@ 0xd0
 800129c:	f000 f944 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x02;     /* Oscillator Setting = 2MHz */
 80012a0:	2302      	movs	r3, #2
 80012a2:	713b      	strb	r3, [r7, #4]
  ls016b8uy_WriteReg(LCD_CMD_OSCILLATOR, parameter, 1);
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	2201      	movs	r2, #1
 80012a8:	4619      	mov	r1, r3
 80012aa:	20b3      	movs	r0, #179	@ 0xb3
 80012ac:	f000 f93c 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x53;     /* GVDD = 4.76V setting */
 80012b0:	2353      	movs	r3, #83	@ 0x53
 80012b2:	713b      	strb	r3, [r7, #4]
  ls016b8uy_WriteReg(LCD_CMD_GVDD, parameter, 1);
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	2201      	movs	r2, #1
 80012b8:	4619      	mov	r1, r3
 80012ba:	20c0      	movs	r0, #192	@ 0xc0
 80012bc:	f000 f934 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x00;     /* Reload MTP After SLPOUT */
 80012c0:	2300      	movs	r3, #0
 80012c2:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x45;     /* VCOMH=3.76V */
 80012c4:	2345      	movs	r3, #69	@ 0x45
 80012c6:	717b      	strb	r3, [r7, #5]
  ls016b8uy_WriteReg(LCD_CMD_RELOAD_MTP_VCOMH, parameter, 2);
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2202      	movs	r2, #2
 80012cc:	4619      	mov	r1, r3
 80012ce:	20c5      	movs	r0, #197	@ 0xc5
 80012d0:	f000 f92a 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x03;     /* OP-Amp Ability. (Normal) */
 80012d4:	2303      	movs	r3, #3
 80012d6:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x12;     /* Step-up Cycle for AVDD Booster Freq./4 */
 80012d8:	2312      	movs	r3, #18
 80012da:	717b      	strb	r3, [r7, #5]
  ls016b8uy_WriteReg(LCD_CMD_OPAMP, parameter, 2);
 80012dc:	1d3b      	adds	r3, r7, #4
 80012de:	2202      	movs	r2, #2
 80012e0:	4619      	mov	r1, r3
 80012e2:	20c2      	movs	r0, #194	@ 0xc2
 80012e4:	f000 f920 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x00;     /* Tearing Effect Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
 80012e8:	2300      	movs	r3, #0
 80012ea:	713b      	strb	r3, [r7, #4]
  ls016b8uy_WriteReg(LCD_CMD_TEARING_EFFECT, parameter, 1);
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	2201      	movs	r2, #1
 80012f0:	4619      	mov	r1, r3
 80012f2:	20dd      	movs	r0, #221	@ 0xdd
 80012f4:	f000 f918 	bl	8001528 <ls016b8uy_WriteReg>
  ls016b8uy_WriteReg(LCD_CMD_PANEL_SETTING_LOCK, parameter, 0);   /* Panel setting command <Lock> */
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	2200      	movs	r2, #0
 80012fc:	4619      	mov	r1, r3
 80012fe:	20b4      	movs	r0, #180	@ 0xb4
 8001300:	f000 f912 	bl	8001528 <ls016b8uy_WriteReg>
  ls016b8uy_WriteReg(LCD_CMD_SLEEP_OUT, parameter, 0);            /* Sleep Out Command */
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	2200      	movs	r2, #0
 8001308:	4619      	mov	r1, r3
 800130a:	2011      	movs	r0, #17
 800130c:	f000 f90c 	bl	8001528 <ls016b8uy_WriteReg>
  LCD_IO_Delay(150);   /* Wait for 150ms */
 8001310:	2096      	movs	r0, #150	@ 0x96
 8001312:	f001 f8f4 	bl	80024fe <LCD_IO_Delay>

  parameter[0] = 0x00;     /* CASET */
 8001316:	2300      	movs	r3, #0
 8001318:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x1E;
 800131a:	231e      	movs	r3, #30
 800131c:	717b      	strb	r3, [r7, #5]
  parameter[2] = 0x00;
 800131e:	2300      	movs	r3, #0
 8001320:	71bb      	strb	r3, [r7, #6]
  parameter[3] = 0xD1;
 8001322:	23d1      	movs	r3, #209	@ 0xd1
 8001324:	71fb      	strb	r3, [r7, #7]
  ls016b8uy_WriteReg(LCD_CMD_CASET, parameter, 4);
 8001326:	1d3b      	adds	r3, r7, #4
 8001328:	2204      	movs	r2, #4
 800132a:	4619      	mov	r1, r3
 800132c:	202a      	movs	r0, #42	@ 0x2a
 800132e:	f000 f8fb 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x00;     /* RASET */
 8001332:	2300      	movs	r3, #0
 8001334:	713b      	strb	r3, [r7, #4]
  parameter[1] = 0x00;
 8001336:	2300      	movs	r3, #0
 8001338:	717b      	strb	r3, [r7, #5]
  parameter[2] = 0x00;
 800133a:	2300      	movs	r3, #0
 800133c:	71bb      	strb	r3, [r7, #6]
  parameter[3] = 0xB3;
 800133e:	23b3      	movs	r3, #179	@ 0xb3
 8001340:	71fb      	strb	r3, [r7, #7]
  ls016b8uy_WriteReg(LCD_CMD_RASET, parameter, 4);
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	2204      	movs	r2, #4
 8001346:	4619      	mov	r1, r3
 8001348:	202b      	movs	r0, #43	@ 0x2b
 800134a:	f000 f8ed 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x83;     /* Normal display for Driver Down side */
 800134e:	2383      	movs	r3, #131	@ 0x83
 8001350:	713b      	strb	r3, [r7, #4]
  ls016b8uy_WriteReg(LCD_CMD_NORMAL_DISPLAY, parameter, 1);
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	2201      	movs	r2, #1
 8001356:	4619      	mov	r1, r3
 8001358:	2036      	movs	r0, #54	@ 0x36
 800135a:	f000 f8e5 	bl	8001528 <ls016b8uy_WriteReg>

  ls016b8uy_DisplayOn();   /* Display ON command */
 800135e:	f000 f804 	bl	800136a <ls016b8uy_DisplayOn>

}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <ls016b8uy_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ls016b8uy_DisplayOn(void)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	af00      	add	r7, sp, #0
  ls016b8uy_WriteReg(LCD_CMD_DISPLAY_ON, (uint8_t*)NULL, 0);    /* Display ON command */
 800136e:	2200      	movs	r2, #0
 8001370:	2100      	movs	r1, #0
 8001372:	2029      	movs	r0, #41	@ 0x29
 8001374:	f000 f8d8 	bl	8001528 <ls016b8uy_WriteReg>
  ls016b8uy_WriteReg(LCD_CMD_IDLE_MODE_OFF, (uint8_t*)NULL, 0); /* Idle mode OFF command */
 8001378:	2200      	movs	r2, #0
 800137a:	2100      	movs	r1, #0
 800137c:	2038      	movs	r0, #56	@ 0x38
 800137e:	f000 f8d3 	bl	8001528 <ls016b8uy_WriteReg>
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}

08001386 <ls016b8uy_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ls016b8uy_DisplayOff(void)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0
  ls016b8uy_WriteReg(LCD_CMD_DISPLAY_OFF, (uint8_t*)NULL, 0);   /* Display OFF command */
 800138a:	2200      	movs	r2, #0
 800138c:	2100      	movs	r1, #0
 800138e:	2028      	movs	r0, #40	@ 0x28
 8001390:	f000 f8ca 	bl	8001528 <ls016b8uy_WriteReg>
  LCD_IO_Delay(20);   /* Wait for 20ms */
 8001394:	2014      	movs	r0, #20
 8001396:	f001 f8b2 	bl	80024fe <LCD_IO_Delay>
  ls016b8uy_WriteReg(LCD_CMD_SLEEP_IN, (uint8_t*)NULL, 0);      /* Sleep In Command */
 800139a:	2200      	movs	r2, #0
 800139c:	2100      	movs	r1, #0
 800139e:	2010      	movs	r0, #16
 80013a0:	f000 f8c2 	bl	8001528 <ls016b8uy_WriteReg>
  LCD_IO_Delay(150);   /* Wait for 150ms */
 80013a4:	2096      	movs	r0, #150	@ 0x96
 80013a6:	f001 f8aa 	bl	80024fe <LCD_IO_Delay>
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}

080013ae <ls016b8uy_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ls016b8uy_GetLcdPixelWidth(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0
 return (uint16_t)LS016B8UY_LCD_PIXEL_WIDTH;
 80013b2:	23b4      	movs	r3, #180	@ 0xb4
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <ls016b8uy_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ls016b8uy_GetLcdPixelHeight(void)
{
 80013be:	b480      	push	{r7}
 80013c0:	af00      	add	r7, sp, #0
 return (uint16_t)LS016B8UY_LCD_PIXEL_HEIGHT;
 80013c2:	23b4      	movs	r3, #180	@ 0xb4
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <ls016b8uy_ReadID>:
  * @brief  Get the LS016B8UY ID.
  * @param  None
  * @retval The LS016B8UY ID 
  */
uint16_t ls016b8uy_ReadID(void)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	af00      	add	r7, sp, #0
  LCD_IO_Init(); 
 80013d2:	f001 f86d 	bl	80024b0 <LCD_IO_Init>
  /* TODO : LCD read ID command not known for now, so assumption that the connected LCD is LS016B8UY */
  return (LS016B8UY_ID);
 80013d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80013da:	4618      	mov	r0, r3
 80013dc:	bd80      	pop	{r7, pc}

080013de <ls016b8uy_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ls016b8uy_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b084      	sub	sp, #16
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	4603      	mov	r3, r0
 80013e6:	460a      	mov	r2, r1
 80013e8:	80fb      	strh	r3, [r7, #6]
 80013ea:	4613      	mov	r3, r2
 80013ec:	80bb      	strh	r3, [r7, #4]
  uint8_t   parameter[4];

  parameter[0] = 0x00;     /* CASET */
 80013ee:	2300      	movs	r3, #0
 80013f0:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x1E + Xpos;
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	331e      	adds	r3, #30
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 80013fc:	2300      	movs	r3, #0
 80013fe:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xD1 + Xpos;
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	b2db      	uxtb	r3, r3
 8001404:	3b2f      	subs	r3, #47	@ 0x2f
 8001406:	b2db      	uxtb	r3, r3
 8001408:	73fb      	strb	r3, [r7, #15]
  ls016b8uy_WriteReg(LCD_CMD_CASET, parameter, 4);
 800140a:	f107 030c 	add.w	r3, r7, #12
 800140e:	2204      	movs	r2, #4
 8001410:	4619      	mov	r1, r3
 8001412:	202a      	movs	r0, #42	@ 0x2a
 8001414:	f000 f888 	bl	8001528 <ls016b8uy_WriteReg>
  parameter[0] = 0x00;     /* RASET */
 8001418:	2300      	movs	r3, #0
 800141a:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Ypos;
 800141c:	88bb      	ldrh	r3, [r7, #4]
 800141e:	b2db      	uxtb	r3, r3
 8001420:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8001422:	2300      	movs	r3, #0
 8001424:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xB3 + Ypos;
 8001426:	88bb      	ldrh	r3, [r7, #4]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	3b4d      	subs	r3, #77	@ 0x4d
 800142c:	b2db      	uxtb	r3, r3
 800142e:	73fb      	strb	r3, [r7, #15]
  ls016b8uy_WriteReg(LCD_CMD_RASET, parameter, 4);
 8001430:	f107 030c 	add.w	r3, r7, #12
 8001434:	2204      	movs	r2, #4
 8001436:	4619      	mov	r1, r3
 8001438:	202b      	movs	r0, #43	@ 0x2b
 800143a:	f000 f875 	bl	8001528 <ls016b8uy_WriteReg>
}
 800143e:	bf00      	nop
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <ls016b8uy_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color in RGB565 format
  * @retval None
  */
void ls016b8uy_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b086      	sub	sp, #24
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	80fb      	strh	r3, [r7, #6]
 8001450:	460b      	mov	r3, r1
 8001452:	80bb      	strh	r3, [r7, #4]
 8001454:	4613      	mov	r3, r2
 8001456:	807b      	strh	r3, [r7, #2]
  uint16_t r, g, b;
  uint16_t rgb888_part1, rgb888_part2;

  r = (RGBCode & 0xF800) >> 11;        /* Extract red component from RGB565 pixel data */
 8001458:	887b      	ldrh	r3, [r7, #2]
 800145a:	0adb      	lsrs	r3, r3, #11
 800145c:	82fb      	strh	r3, [r7, #22]
  g = (RGBCode & 0x07E0) >> 5;         /* Extract green component from RGB565 pixel data  */
 800145e:	887b      	ldrh	r3, [r7, #2]
 8001460:	115b      	asrs	r3, r3, #5
 8001462:	b29b      	uxth	r3, r3
 8001464:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001468:	82bb      	strh	r3, [r7, #20]
  b = (RGBCode & 0x001F) >> 0;         /* Extract blue component from RGB565 pixel data  */
 800146a:	887b      	ldrh	r3, [r7, #2]
 800146c:	f003 031f 	and.w	r3, r3, #31
 8001470:	827b      	strh	r3, [r7, #18]

  /* Prepare data to write with new pixel components and read old pixel component */
  rgb888_part1 = (r << 11) + (g << 2);
 8001472:	8afb      	ldrh	r3, [r7, #22]
 8001474:	02db      	lsls	r3, r3, #11
 8001476:	b29a      	uxth	r2, r3
 8001478:	8abb      	ldrh	r3, [r7, #20]
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	b29b      	uxth	r3, r3
 800147e:	4413      	add	r3, r2
 8001480:	823b      	strh	r3, [r7, #16]
  rgb888_part2 = (b << 11);
 8001482:	8a7b      	ldrh	r3, [r7, #18]
 8001484:	02db      	lsls	r3, r3, #11
 8001486:	81fb      	strh	r3, [r7, #14]

  /* Set Cursor */
  ls016b8uy_SetCursor(Xpos, Ypos);
 8001488:	88ba      	ldrh	r2, [r7, #4]
 800148a:	88fb      	ldrh	r3, [r7, #6]
 800148c:	4611      	mov	r1, r2
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff ffa5 	bl	80013de <ls016b8uy_SetCursor>

  /* Prepare to write to LCD RAM */
  ls016b8uy_WriteReg(LCD_CMD_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8001494:	2200      	movs	r2, #0
 8001496:	2100      	movs	r1, #0
 8001498:	202c      	movs	r0, #44	@ 0x2c
 800149a:	f000 f845 	bl	8001528 <ls016b8uy_WriteReg>

  /* Write RAM data */
  LCD_IO_WriteData(rgb888_part1);
 800149e:	8a3b      	ldrh	r3, [r7, #16]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f001 f80b 	bl	80024bc <LCD_IO_WriteData>
  LCD_IO_WriteData(rgb888_part2);
 80014a6:	89fb      	ldrh	r3, [r7, #14]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f001 f807 	bl	80024bc <LCD_IO_WriteData>
}
 80014ae:	bf00      	nop
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <ls016b8uy_ReadPixel>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval The RGB pixel color in RGB565 format
  */
uint16_t ls016b8uy_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b086      	sub	sp, #24
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	4603      	mov	r3, r0
 80014be:	460a      	mov	r2, r1
 80014c0:	80fb      	strh	r3, [r7, #6]
 80014c2:	4613      	mov	r3, r2
 80014c4:	80bb      	strh	r3, [r7, #4]
  LS016B8UY_Rgb888 rgb888;
  uint8_t          r, g, b;
  uint16_t         rgb565;

  /* Set Cursor */
  ls016b8uy_SetCursor(Xpos, Ypos);
 80014c6:	88ba      	ldrh	r2, [r7, #4]
 80014c8:	88fb      	ldrh	r3, [r7, #6]
 80014ca:	4611      	mov	r1, r2
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff86 	bl	80013de <ls016b8uy_SetCursor>
  
  /* Read RGB888 data from LCD RAM */
  rgb888 = ls016b8uy_ReadPixel_rgb888(Xpos, Ypos);
 80014d2:	88ba      	ldrh	r2, [r7, #4]
 80014d4:	88fb      	ldrh	r3, [r7, #6]
 80014d6:	4611      	mov	r1, r2
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 f9e1 	bl	80018a0 <ls016b8uy_ReadPixel_rgb888>
 80014de:	4603      	mov	r3, r0
 80014e0:	461a      	mov	r2, r3
 80014e2:	733a      	strb	r2, [r7, #12]
 80014e4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80014e8:	737a      	strb	r2, [r7, #13]
 80014ea:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80014ee:	73bb      	strb	r3, [r7, #14]
  
  /* Convert RGB888 to RGB565 */
  r = ((rgb888.red & 0xF8) >> 3);    /* Extract the red component 5 most significant bits */
 80014f0:	7b3b      	ldrb	r3, [r7, #12]
 80014f2:	08db      	lsrs	r3, r3, #3
 80014f4:	75fb      	strb	r3, [r7, #23]
  g = ((rgb888.green & 0xFC) >> 2);  /* Extract the green component 6 most significant bits */
 80014f6:	7b7b      	ldrb	r3, [r7, #13]
 80014f8:	089b      	lsrs	r3, r3, #2
 80014fa:	75bb      	strb	r3, [r7, #22]
  b = ((rgb888.blue & 0xF8) >> 3);   /* Extract the blue component 5 most significant bits */
 80014fc:	7bbb      	ldrb	r3, [r7, #14]
 80014fe:	08db      	lsrs	r3, r3, #3
 8001500:	757b      	strb	r3, [r7, #21]

  rgb565 = ((uint16_t)(r) << 11) + ((uint16_t)(g) << 5) + ((uint16_t)(b) << 0);
 8001502:	7dfb      	ldrb	r3, [r7, #23]
 8001504:	b29b      	uxth	r3, r3
 8001506:	02db      	lsls	r3, r3, #11
 8001508:	b29a      	uxth	r2, r3
 800150a:	7dbb      	ldrb	r3, [r7, #22]
 800150c:	b29b      	uxth	r3, r3
 800150e:	015b      	lsls	r3, r3, #5
 8001510:	b29b      	uxth	r3, r3
 8001512:	4413      	add	r3, r2
 8001514:	b29a      	uxth	r2, r3
 8001516:	7d7b      	ldrb	r3, [r7, #21]
 8001518:	b29b      	uxth	r3, r3
 800151a:	4413      	add	r3, r2
 800151c:	827b      	strh	r3, [r7, #18]
  
  return (rgb565);
 800151e:	8a7b      	ldrh	r3, [r7, #18]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <ls016b8uy_WriteReg>:
  * @param  Parameters: pointer on parameters value (if command uses one or several parameters).
  * @param  NbParameters: number of command parameters (0 if no parameter)
  * @retval None
  */
void ls016b8uy_WriteReg(uint8_t Command, uint8_t *Parameters, uint8_t NbParameters)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	6039      	str	r1, [r7, #0]
 8001532:	71fb      	strb	r3, [r7, #7]
 8001534:	4613      	mov	r3, r2
 8001536:	71bb      	strb	r3, [r7, #6]
  uint8_t   i;

  /* Send command */
  LCD_IO_WriteReg(Command);
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	4618      	mov	r0, r3
 800153c:	f000 ffcb 	bl	80024d6 <LCD_IO_WriteReg>
  
  /* Send command's parameters if any */
  for (i=0; i<NbParameters; i++)
 8001540:	2300      	movs	r3, #0
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	e009      	b.n	800155a <ls016b8uy_WriteReg+0x32>
  {
    LCD_IO_WriteData(Parameters[i]);
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	683a      	ldr	r2, [r7, #0]
 800154a:	4413      	add	r3, r2
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f000 ffb4 	bl	80024bc <LCD_IO_WriteData>
  for (i=0; i<NbParameters; i++)
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	3301      	adds	r3, #1
 8001558:	73fb      	strb	r3, [r7, #15]
 800155a:	7bfa      	ldrb	r2, [r7, #15]
 800155c:	79bb      	ldrb	r3, [r7, #6]
 800155e:	429a      	cmp	r2, r3
 8001560:	d3f1      	bcc.n	8001546 <ls016b8uy_WriteReg+0x1e>
  }
}
 8001562:	bf00      	nop
 8001564:	bf00      	nop
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <ls016b8uy_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ls016b8uy_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800156c:	b490      	push	{r4, r7}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	4604      	mov	r4, r0
 8001574:	4608      	mov	r0, r1
 8001576:	4611      	mov	r1, r2
 8001578:	461a      	mov	r2, r3
 800157a:	4623      	mov	r3, r4
 800157c:	80fb      	strh	r3, [r7, #6]
 800157e:	4603      	mov	r3, r0
 8001580:	80bb      	strh	r3, [r7, #4]
 8001582:	460b      	mov	r3, r1
 8001584:	807b      	strh	r3, [r7, #2]
 8001586:	4613      	mov	r3, r2
 8001588:	803b      	strh	r3, [r7, #0]
  if (Xpos < LS016B8UY_LCD_PIXEL_WIDTH)
 800158a:	88fb      	ldrh	r3, [r7, #6]
 800158c:	2bb3      	cmp	r3, #179	@ 0xb3
 800158e:	d803      	bhi.n	8001598 <ls016b8uy_SetDisplayWindow+0x2c>
  {
    WindowsXstart = Xpos;
 8001590:	4a1b      	ldr	r2, [pc, #108]	@ (8001600 <ls016b8uy_SetDisplayWindow+0x94>)
 8001592:	88fb      	ldrh	r3, [r7, #6]
 8001594:	8013      	strh	r3, [r2, #0]
 8001596:	e002      	b.n	800159e <ls016b8uy_SetDisplayWindow+0x32>
  }
  else
  {
    WindowsXstart = 0;
 8001598:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <ls016b8uy_SetDisplayWindow+0x94>)
 800159a:	2200      	movs	r2, #0
 800159c:	801a      	strh	r2, [r3, #0]
  }

  if (Ypos < LS016B8UY_LCD_PIXEL_HEIGHT)
 800159e:	88bb      	ldrh	r3, [r7, #4]
 80015a0:	2bb3      	cmp	r3, #179	@ 0xb3
 80015a2:	d803      	bhi.n	80015ac <ls016b8uy_SetDisplayWindow+0x40>
  {
    WindowsYstart = Ypos;
 80015a4:	4a17      	ldr	r2, [pc, #92]	@ (8001604 <ls016b8uy_SetDisplayWindow+0x98>)
 80015a6:	88bb      	ldrh	r3, [r7, #4]
 80015a8:	8013      	strh	r3, [r2, #0]
 80015aa:	e002      	b.n	80015b2 <ls016b8uy_SetDisplayWindow+0x46>
  }
  else
  {
    WindowsYstart = 0;
 80015ac:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <ls016b8uy_SetDisplayWindow+0x98>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	801a      	strh	r2, [r3, #0]
  }

  if (Width  + Xpos <= LS016B8UY_LCD_PIXEL_WIDTH)
 80015b2:	887a      	ldrh	r2, [r7, #2]
 80015b4:	88fb      	ldrh	r3, [r7, #6]
 80015b6:	4413      	add	r3, r2
 80015b8:	2bb4      	cmp	r3, #180	@ 0xb4
 80015ba:	dc08      	bgt.n	80015ce <ls016b8uy_SetDisplayWindow+0x62>
  {
    WindowsXend = Width  + Xpos - 1;
 80015bc:	887a      	ldrh	r2, [r7, #2]
 80015be:	88fb      	ldrh	r3, [r7, #6]
 80015c0:	4413      	add	r3, r2
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	3b01      	subs	r3, #1
 80015c6:	b29a      	uxth	r2, r3
 80015c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001608 <ls016b8uy_SetDisplayWindow+0x9c>)
 80015ca:	801a      	strh	r2, [r3, #0]
 80015cc:	e002      	b.n	80015d4 <ls016b8uy_SetDisplayWindow+0x68>
  }
  else
  {
    WindowsXend = LS016B8UY_LCD_PIXEL_WIDTH - 1;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001608 <ls016b8uy_SetDisplayWindow+0x9c>)
 80015d0:	22b3      	movs	r2, #179	@ 0xb3
 80015d2:	801a      	strh	r2, [r3, #0]
  }

  if (Height + Ypos <= LS016B8UY_LCD_PIXEL_HEIGHT)
 80015d4:	883a      	ldrh	r2, [r7, #0]
 80015d6:	88bb      	ldrh	r3, [r7, #4]
 80015d8:	4413      	add	r3, r2
 80015da:	2bb4      	cmp	r3, #180	@ 0xb4
 80015dc:	dc08      	bgt.n	80015f0 <ls016b8uy_SetDisplayWindow+0x84>
  {
    WindowsYend = Height + Ypos - 1;
 80015de:	883a      	ldrh	r2, [r7, #0]
 80015e0:	88bb      	ldrh	r3, [r7, #4]
 80015e2:	4413      	add	r3, r2
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	3b01      	subs	r3, #1
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	4b08      	ldr	r3, [pc, #32]	@ (800160c <ls016b8uy_SetDisplayWindow+0xa0>)
 80015ec:	801a      	strh	r2, [r3, #0]
  }
  else
  {
    WindowsYend = LS016B8UY_LCD_PIXEL_HEIGHT-1;
  }
}
 80015ee:	e002      	b.n	80015f6 <ls016b8uy_SetDisplayWindow+0x8a>
    WindowsYend = LS016B8UY_LCD_PIXEL_HEIGHT-1;
 80015f0:	4b06      	ldr	r3, [pc, #24]	@ (800160c <ls016b8uy_SetDisplayWindow+0xa0>)
 80015f2:	22b3      	movs	r2, #179	@ 0xb3
 80015f4:	801a      	strh	r2, [r3, #0]
}
 80015f6:	bf00      	nop
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc90      	pop	{r4, r7}
 80015fe:	4770      	bx	lr
 8001600:	200001a4 	.word	0x200001a4
 8001604:	200001a6 	.word	0x200001a6
 8001608:	2000003c 	.word	0x2000003c
 800160c:	2000003e 	.word	0x2000003e

08001610 <ls016b8uy_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ls016b8uy_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001610:	b590      	push	{r4, r7, lr}
 8001612:	b087      	sub	sp, #28
 8001614:	af00      	add	r7, sp, #0
 8001616:	4604      	mov	r4, r0
 8001618:	4608      	mov	r0, r1
 800161a:	4611      	mov	r1, r2
 800161c:	461a      	mov	r2, r3
 800161e:	4623      	mov	r3, r4
 8001620:	80fb      	strh	r3, [r7, #6]
 8001622:	4603      	mov	r3, r0
 8001624:	80bb      	strh	r3, [r7, #4]
 8001626:	460b      	mov	r3, r1
 8001628:	807b      	strh	r3, [r7, #2]
 800162a:	4613      	mov	r3, r2
 800162c:	803b      	strh	r3, [r7, #0]
  uint16_t counter = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	82fb      	strh	r3, [r7, #22]
  uint16_t r, g, b;
  uint16_t rgb888_part1, rgb888_part2, rgb888_part3;
  
  r = (RGBCode & 0xF800) >> 11;        /* Extract red component from RGB565 pixel data */
 8001632:	88fb      	ldrh	r3, [r7, #6]
 8001634:	0adb      	lsrs	r3, r3, #11
 8001636:	82bb      	strh	r3, [r7, #20]
  g = (RGBCode & 0x07E0) >> 5;         /* Extract green component from RGB565 pixel data  */
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	115b      	asrs	r3, r3, #5
 800163c:	b29b      	uxth	r3, r3
 800163e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001642:	827b      	strh	r3, [r7, #18]
  b = (RGBCode & 0x001F) >> 0;         /* Extract blue component from RGB565 pixel data  */
 8001644:	88fb      	ldrh	r3, [r7, #6]
 8001646:	f003 031f 	and.w	r3, r3, #31
 800164a:	823b      	strh	r3, [r7, #16]

  rgb888_part1 = (r << 11) + (g << 2); /* Build pattern first part to write in LCD RAM */
 800164c:	8abb      	ldrh	r3, [r7, #20]
 800164e:	02db      	lsls	r3, r3, #11
 8001650:	b29a      	uxth	r2, r3
 8001652:	8a7b      	ldrh	r3, [r7, #18]
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	b29b      	uxth	r3, r3
 8001658:	4413      	add	r3, r2
 800165a:	81fb      	strh	r3, [r7, #14]
  rgb888_part2 = (b << 11) + (r << 3); /* Build pattern second part to write in LCD RAM */
 800165c:	8a3b      	ldrh	r3, [r7, #16]
 800165e:	02db      	lsls	r3, r3, #11
 8001660:	b29a      	uxth	r2, r3
 8001662:	8abb      	ldrh	r3, [r7, #20]
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	b29b      	uxth	r3, r3
 8001668:	4413      	add	r3, r2
 800166a:	81bb      	strh	r3, [r7, #12]
  rgb888_part3 = (g << 10) + (b << 3); /* Build pattern third part to write in LCD RAM */
 800166c:	8a7b      	ldrh	r3, [r7, #18]
 800166e:	029b      	lsls	r3, r3, #10
 8001670:	b29a      	uxth	r2, r3
 8001672:	8a3b      	ldrh	r3, [r7, #16]
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	b29b      	uxth	r3, r3
 8001678:	4413      	add	r3, r2
 800167a:	817b      	strh	r3, [r7, #10]

  /* Set Cursor */
  ls016b8uy_SetCursor(Xpos, Ypos); 
 800167c:	887a      	ldrh	r2, [r7, #2]
 800167e:	88bb      	ldrh	r3, [r7, #4]
 8001680:	4611      	mov	r1, r2
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff feab 	bl	80013de <ls016b8uy_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ls016b8uy_WriteReg(LCD_CMD_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8001688:	2200      	movs	r2, #0
 800168a:	2100      	movs	r1, #0
 800168c:	202c      	movs	r0, #44	@ 0x2c
 800168e:	f7ff ff4b 	bl	8001528 <ls016b8uy_WriteReg>

  /* Sent a complete line */
  for(counter = 0; counter < Length; counter+=2)
 8001692:	2300      	movs	r3, #0
 8001694:	82fb      	strh	r3, [r7, #22]
 8001696:	e013      	b.n	80016c0 <ls016b8uy_DrawHLine+0xb0>
  {
    /* Write 2 pixels at a time by performing 3 access (pixels coded on 24 bits in LCD RAM whereas access are coded on 16 bits) */
    LCD_IO_WriteData(rgb888_part1);
 8001698:	89fb      	ldrh	r3, [r7, #14]
 800169a:	4618      	mov	r0, r3
 800169c:	f000 ff0e 	bl	80024bc <LCD_IO_WriteData>
    LCD_IO_WriteData(rgb888_part2);
 80016a0:	89bb      	ldrh	r3, [r7, #12]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 ff0a 	bl	80024bc <LCD_IO_WriteData>
    if (counter != (Length-1))  /* When writing last pixel when Length is odd, the third part is not written */
 80016a8:	8afa      	ldrh	r2, [r7, #22]
 80016aa:	883b      	ldrh	r3, [r7, #0]
 80016ac:	3b01      	subs	r3, #1
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d003      	beq.n	80016ba <ls016b8uy_DrawHLine+0xaa>
    {
      LCD_IO_WriteData(rgb888_part3);
 80016b2:	897b      	ldrh	r3, [r7, #10]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f000 ff01 	bl	80024bc <LCD_IO_WriteData>
  for(counter = 0; counter < Length; counter+=2)
 80016ba:	8afb      	ldrh	r3, [r7, #22]
 80016bc:	3302      	adds	r3, #2
 80016be:	82fb      	strh	r3, [r7, #22]
 80016c0:	8afa      	ldrh	r2, [r7, #22]
 80016c2:	883b      	ldrh	r3, [r7, #0]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d3e7      	bcc.n	8001698 <ls016b8uy_DrawHLine+0x88>
    }
  }  
}
 80016c8:	bf00      	nop
 80016ca:	bf00      	nop
 80016cc:	371c      	adds	r7, #28
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd90      	pop	{r4, r7, pc}

080016d2 <ls016b8uy_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ls016b8uy_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80016d2:	b590      	push	{r4, r7, lr}
 80016d4:	b085      	sub	sp, #20
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	4604      	mov	r4, r0
 80016da:	4608      	mov	r0, r1
 80016dc:	4611      	mov	r1, r2
 80016de:	461a      	mov	r2, r3
 80016e0:	4623      	mov	r3, r4
 80016e2:	80fb      	strh	r3, [r7, #6]
 80016e4:	4603      	mov	r3, r0
 80016e6:	80bb      	strh	r3, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	807b      	strh	r3, [r7, #2]
 80016ec:	4613      	mov	r3, r2
 80016ee:	803b      	strh	r3, [r7, #0]
  uint16_t counter = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	81fb      	strh	r3, [r7, #14]

  /* Set Cursor */
  ls016b8uy_SetCursor(Xpos, Ypos);
 80016f4:	887a      	ldrh	r2, [r7, #2]
 80016f6:	88bb      	ldrh	r3, [r7, #4]
 80016f8:	4611      	mov	r1, r2
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff fe6f 	bl	80013de <ls016b8uy_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ls016b8uy_WriteReg(LCD_CMD_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8001700:	2200      	movs	r2, #0
 8001702:	2100      	movs	r1, #0
 8001704:	202c      	movs	r0, #44	@ 0x2c
 8001706:	f7ff ff0f 	bl	8001528 <ls016b8uy_WriteReg>

  /* Fill a complete vertical line */
  for(counter = 0; counter < Length; counter++)
 800170a:	2300      	movs	r3, #0
 800170c:	81fb      	strh	r3, [r7, #14]
 800170e:	e00b      	b.n	8001728 <ls016b8uy_DrawVLine+0x56>
  {
    ls016b8uy_WritePixel(Xpos, Ypos + counter, RGBCode);
 8001710:	887a      	ldrh	r2, [r7, #2]
 8001712:	89fb      	ldrh	r3, [r7, #14]
 8001714:	4413      	add	r3, r2
 8001716:	b299      	uxth	r1, r3
 8001718:	88fa      	ldrh	r2, [r7, #6]
 800171a:	88bb      	ldrh	r3, [r7, #4]
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff fe92 	bl	8001446 <ls016b8uy_WritePixel>
  for(counter = 0; counter < Length; counter++)
 8001722:	89fb      	ldrh	r3, [r7, #14]
 8001724:	3301      	adds	r3, #1
 8001726:	81fb      	strh	r3, [r7, #14]
 8001728:	89fa      	ldrh	r2, [r7, #14]
 800172a:	883b      	ldrh	r3, [r7, #0]
 800172c:	429a      	cmp	r2, r3
 800172e:	d3ef      	bcc.n	8001710 <ls016b8uy_DrawVLine+0x3e>
  }
}
 8001730:	bf00      	nop
 8001732:	bf00      	nop
 8001734:	3714      	adds	r7, #20
 8001736:	46bd      	mov	sp, r7
 8001738:	bd90      	pop	{r4, r7, pc}
	...

0800173c <ls016b8uy_DrawBitmap>:
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD    
  * @retval None
  */
void ls016b8uy_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	603a      	str	r2, [r7, #0]
 8001746:	80fb      	strh	r3, [r7, #6]
 8001748:	460b      	mov	r3, r1
 800174a:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	2300      	movs	r3, #0
 8001752:	613b      	str	r3, [r7, #16]
  uint32_t posY;
  uint32_t nb_line = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	61bb      	str	r3, [r7, #24]
  uint16_t Xsize = WindowsXend - WindowsXstart + 1;
 8001758:	4b30      	ldr	r3, [pc, #192]	@ (800181c <ls016b8uy_DrawBitmap+0xe0>)
 800175a:	881a      	ldrh	r2, [r3, #0]
 800175c:	4b30      	ldr	r3, [pc, #192]	@ (8001820 <ls016b8uy_DrawBitmap+0xe4>)
 800175e:	881b      	ldrh	r3, [r3, #0]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	b29b      	uxth	r3, r3
 8001764:	3301      	adds	r3, #1
 8001766:	81fb      	strh	r3, [r7, #14]
  uint16_t Ysize = WindowsYend - WindowsYstart + 1;
 8001768:	4b2e      	ldr	r3, [pc, #184]	@ (8001824 <ls016b8uy_DrawBitmap+0xe8>)
 800176a:	881a      	ldrh	r2, [r3, #0]
 800176c:	4b2e      	ldr	r3, [pc, #184]	@ (8001828 <ls016b8uy_DrawBitmap+0xec>)
 800176e:	881b      	ldrh	r3, [r3, #0]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	b29b      	uxth	r3, r3
 8001774:	3301      	adds	r3, #1
 8001776:	81bb      	strh	r3, [r7, #12]

  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	3302      	adds	r3, #2
 800177c:	881b      	ldrh	r3, [r3, #0]
 800177e:	b29b      	uxth	r3, r3
 8001780:	613b      	str	r3, [r7, #16]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	3304      	adds	r3, #4
 8001786:	881b      	ldrh	r3, [r3, #0]
 8001788:	b29b      	uxth	r3, r3
 800178a:	041b      	lsls	r3, r3, #16
 800178c:	461a      	mov	r2, r3
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	4313      	orrs	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	330a      	adds	r3, #10
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	b29b      	uxth	r3, r3
 800179c:	617b      	str	r3, [r7, #20]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	330c      	adds	r3, #12
 80017a2:	881b      	ldrh	r3, [r3, #0]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	041b      	lsls	r3, r3, #16
 80017a8:	461a      	mov	r2, r3
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	617b      	str	r3, [r7, #20]
  size = (size - index)/2;
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	085b      	lsrs	r3, r3, #1
 80017b8:	613b      	str	r3, [r7, #16]
  pbmp += index;
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	4413      	add	r3, r2
 80017c0:	603b      	str	r3, [r7, #0]

  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 80017c2:	88ba      	ldrh	r2, [r7, #4]
 80017c4:	89bb      	ldrh	r3, [r7, #12]
 80017c6:	4413      	add	r3, r2
 80017c8:	61fb      	str	r3, [r7, #28]
 80017ca:	e01d      	b.n	8001808 <ls016b8uy_DrawBitmap+0xcc>
  {
    /* Set Cursor */
    ls016b8uy_SetCursor(Xpos, posY - 1);
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	3b01      	subs	r3, #1
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	88fb      	ldrh	r3, [r7, #6]
 80017d6:	4611      	mov	r1, r2
 80017d8:	4618      	mov	r0, r3
 80017da:	f7ff fe00 	bl	80013de <ls016b8uy_SetCursor>

    /* Draw one line of the picture */
    ls016b8uy_DrawRGBHLine(Xpos, posY - 1, Xsize, (pbmp + (nb_line * Xsize * 2)));
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	3b01      	subs	r3, #1
 80017e4:	b299      	uxth	r1, r3
 80017e6:	89fb      	ldrh	r3, [r7, #14]
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	fb02 f303 	mul.w	r3, r2, r3
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	4413      	add	r3, r2
 80017f4:	89fa      	ldrh	r2, [r7, #14]
 80017f6:	88f8      	ldrh	r0, [r7, #6]
 80017f8:	f000 f89c 	bl	8001934 <ls016b8uy_DrawRGBHLine>
    nb_line++;
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	3301      	adds	r3, #1
 8001800:	61bb      	str	r3, [r7, #24]
  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	3b01      	subs	r3, #1
 8001806:	61fb      	str	r3, [r7, #28]
 8001808:	88bb      	ldrh	r3, [r7, #4]
 800180a:	69fa      	ldr	r2, [r7, #28]
 800180c:	429a      	cmp	r2, r3
 800180e:	d8dd      	bhi.n	80017cc <ls016b8uy_DrawBitmap+0x90>
  }
}
 8001810:	bf00      	nop
 8001812:	bf00      	nop
 8001814:	3720      	adds	r7, #32
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	2000003c 	.word	0x2000003c
 8001820:	200001a4 	.word	0x200001a4
 8001824:	2000003e 	.word	0x2000003e
 8001828:	200001a6 	.word	0x200001a6

0800182c <ls016b8uy_DrawRGBImage>:
  * @param  Xsize: Image X size in the LCD
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  */
void ls016b8uy_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 800182c:	b590      	push	{r4, r7, lr}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	4604      	mov	r4, r0
 8001834:	4608      	mov	r0, r1
 8001836:	4611      	mov	r1, r2
 8001838:	461a      	mov	r2, r3
 800183a:	4623      	mov	r3, r4
 800183c:	80fb      	strh	r3, [r7, #6]
 800183e:	4603      	mov	r3, r0
 8001840:	80bb      	strh	r3, [r7, #4]
 8001842:	460b      	mov	r3, r1
 8001844:	807b      	strh	r3, [r7, #2]
 8001846:	4613      	mov	r3, r2
 8001848:	803b      	strh	r3, [r7, #0]
  uint32_t posY;
  uint32_t nb_line = 0;
 800184a:	2300      	movs	r3, #0
 800184c:	60bb      	str	r3, [r7, #8]

  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 800184e:	88bb      	ldrh	r3, [r7, #4]
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	e019      	b.n	8001888 <ls016b8uy_DrawRGBImage+0x5c>
  {
    /* Set Cursor */
    ls016b8uy_SetCursor(Xpos, posY);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	b29a      	uxth	r2, r3
 8001858:	88fb      	ldrh	r3, [r7, #6]
 800185a:	4611      	mov	r1, r2
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff fdbe 	bl	80013de <ls016b8uy_SetCursor>

    /* Draw one line of the picture */
    ls016b8uy_DrawRGBHLine(Xpos, posY, Xsize, (pdata + (nb_line * Xsize * 2)));
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	b299      	uxth	r1, r3
 8001866:	887b      	ldrh	r3, [r7, #2]
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	fb02 f303 	mul.w	r3, r2, r3
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	6a3a      	ldr	r2, [r7, #32]
 8001872:	4413      	add	r3, r2
 8001874:	887a      	ldrh	r2, [r7, #2]
 8001876:	88f8      	ldrh	r0, [r7, #6]
 8001878:	f000 f85c 	bl	8001934 <ls016b8uy_DrawRGBHLine>
    nb_line++;
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	3301      	adds	r3, #1
 8001880:	60bb      	str	r3, [r7, #8]
  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	3301      	adds	r3, #1
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	88ba      	ldrh	r2, [r7, #4]
 800188a:	883b      	ldrh	r3, [r7, #0]
 800188c:	4413      	add	r3, r2
 800188e:	461a      	mov	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	4293      	cmp	r3, r2
 8001894:	d3de      	bcc.n	8001854 <ls016b8uy_DrawRGBImage+0x28>
  }
}
 8001896:	bf00      	nop
 8001898:	bf00      	nop
 800189a:	3714      	adds	r7, #20
 800189c:	46bd      	mov	sp, r7
 800189e:	bd90      	pop	{r4, r7, pc}

080018a0 <ls016b8uy_ReadPixel_rgb888>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval Each RGB pixel color components in a structure
  */
static LS016B8UY_Rgb888 ls016b8uy_ReadPixel_rgb888(uint16_t Xpos, uint16_t Ypos)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	460a      	mov	r2, r1
 80018aa:	80fb      	strh	r3, [r7, #6]
 80018ac:	4613      	mov	r3, r2
 80018ae:	80bb      	strh	r3, [r7, #4]
   * address 1 :    blue pixel 0    X  X  |     red pixel 1   X  X
   * address 2 :   green pixel 1    X  X  |    blue pixel 1   X  X
   */

  /* Set Cursor */
  ls016b8uy_SetCursor(Xpos, Ypos);
 80018b0:	88ba      	ldrh	r2, [r7, #4]
 80018b2:	88fb      	ldrh	r3, [r7, #6]
 80018b4:	4611      	mov	r1, r2
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff fd91 	bl	80013de <ls016b8uy_SetCursor>
  /* Prepare to read LCD RAM */
  ls016b8uy_WriteReg(LCD_CMD_READ_RAM, (uint8_t*)NULL, 0);   /* RAM read data command */
 80018bc:	2200      	movs	r2, #0
 80018be:	2100      	movs	r1, #0
 80018c0:	202e      	movs	r0, #46	@ 0x2e
 80018c2:	f7ff fe31 	bl	8001528 <ls016b8uy_WriteReg>
  /* Dummy read */
  LCD_IO_ReadData();
 80018c6:	f000 fe13 	bl	80024f0 <LCD_IO_ReadData>
  /* Read first part of the RGB888 data */
  rgb888_part1 = LCD_IO_ReadData();
 80018ca:	f000 fe11 	bl	80024f0 <LCD_IO_ReadData>
 80018ce:	4603      	mov	r3, r0
 80018d0:	82fb      	strh	r3, [r7, #22]
  /* Read first part of the RGB888 data */
  rgb888_part2 = LCD_IO_ReadData();
 80018d2:	f000 fe0d 	bl	80024f0 <LCD_IO_ReadData>
 80018d6:	4603      	mov	r3, r0
 80018d8:	82bb      	strh	r3, [r7, #20]

  /* red component */
  rgb888.red   = (rgb888_part1 & 0xFC00) >> 8;
 80018da:	8afb      	ldrh	r3, [r7, #22]
 80018dc:	121b      	asrs	r3, r3, #8
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	f023 0303 	bic.w	r3, r3, #3
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	733b      	strb	r3, [r7, #12]
  /* green component */
  rgb888.green = (rgb888_part1 & 0x00FC) >> 0;
 80018e8:	8afb      	ldrh	r3, [r7, #22]
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	f023 0303 	bic.w	r3, r3, #3
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	737b      	strb	r3, [r7, #13]
  /* blue component */
  rgb888.blue  = (rgb888_part2 & 0xFC00) >> 8;
 80018f4:	8abb      	ldrh	r3, [r7, #20]
 80018f6:	121b      	asrs	r3, r3, #8
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	f023 0303 	bic.w	r3, r3, #3
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	73bb      	strb	r3, [r7, #14]

  return rgb888;
 8001902:	f107 0310 	add.w	r3, r7, #16
 8001906:	f107 020c 	add.w	r2, r7, #12
 800190a:	6812      	ldr	r2, [r2, #0]
 800190c:	4611      	mov	r1, r2
 800190e:	8019      	strh	r1, [r3, #0]
 8001910:	3302      	adds	r3, #2
 8001912:	0c12      	lsrs	r2, r2, #16
 8001914:	701a      	strb	r2, [r3, #0]
 8001916:	2300      	movs	r3, #0
 8001918:	7c3a      	ldrb	r2, [r7, #16]
 800191a:	f362 0307 	bfi	r3, r2, #0, #8
 800191e:	7c7a      	ldrb	r2, [r7, #17]
 8001920:	f362 230f 	bfi	r3, r2, #8, #8
 8001924:	7cba      	ldrb	r2, [r7, #18]
 8001926:	f362 4317 	bfi	r3, r2, #16, #8
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <ls016b8uy_DrawRGBHLine>:
  * @param  Ypos: Image Y position in the LCD
  * @param  Xsize: Image X size in the LCD
  * @retval None
  */
static void ls016b8uy_DrawRGBHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint8_t *pdata)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08a      	sub	sp, #40	@ 0x28
 8001938:	af00      	add	r7, sp, #0
 800193a:	607b      	str	r3, [r7, #4]
 800193c:	4603      	mov	r3, r0
 800193e:	81fb      	strh	r3, [r7, #14]
 8001940:	460b      	mov	r3, r1
 8001942:	81bb      	strh	r3, [r7, #12]
 8001944:	4613      	mov	r3, r2
 8001946:	817b      	strh	r3, [r7, #10]
  uint32_t i = 0;
 8001948:	2300      	movs	r3, #0
 800194a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t posX;
  uint16_t r, g, b;
  uint16_t rgb888_part;
  uint16_t *rgb565 = (uint16_t*)pdata;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	61fb      	str	r3, [r7, #28]

  /* Prepare to write to LCD RAM */
  ls016b8uy_WriteReg(LCD_CMD_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8001950:	2200      	movs	r2, #0
 8001952:	2100      	movs	r1, #0
 8001954:	202c      	movs	r0, #44	@ 0x2c
 8001956:	f7ff fde7 	bl	8001528 <ls016b8uy_WriteReg>

  for (posX = Xpos; posX < (Xsize + Xpos); posX += 2)
 800195a:	89fb      	ldrh	r3, [r7, #14]
 800195c:	623b      	str	r3, [r7, #32]
 800195e:	e07b      	b.n	8001a58 <ls016b8uy_DrawRGBHLine+0x124>
  {
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 8001960:	4b44      	ldr	r3, [pc, #272]	@ (8001a74 <ls016b8uy_DrawRGBHLine+0x140>)
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	461a      	mov	r2, r3
 8001966:	6a3b      	ldr	r3, [r7, #32]
 8001968:	4293      	cmp	r3, r2
 800196a:	d372      	bcc.n	8001a52 <ls016b8uy_DrawRGBHLine+0x11e>
 800196c:	4b42      	ldr	r3, [pc, #264]	@ (8001a78 <ls016b8uy_DrawRGBHLine+0x144>)
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	89ba      	ldrh	r2, [r7, #12]
 8001972:	429a      	cmp	r2, r3
 8001974:	d36d      	bcc.n	8001a52 <ls016b8uy_DrawRGBHLine+0x11e>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8001976:	4b41      	ldr	r3, [pc, #260]	@ (8001a7c <ls016b8uy_DrawRGBHLine+0x148>)
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	461a      	mov	r2, r3
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 800197c:	6a3b      	ldr	r3, [r7, #32]
 800197e:	4293      	cmp	r3, r2
 8001980:	d867      	bhi.n	8001a52 <ls016b8uy_DrawRGBHLine+0x11e>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8001982:	4b3f      	ldr	r3, [pc, #252]	@ (8001a80 <ls016b8uy_DrawRGBHLine+0x14c>)
 8001984:	881b      	ldrh	r3, [r3, #0]
 8001986:	89ba      	ldrh	r2, [r7, #12]
 8001988:	429a      	cmp	r2, r3
 800198a:	d862      	bhi.n	8001a52 <ls016b8uy_DrawRGBHLine+0x11e>
    {
      /* Write pixels in LCD RAM after RGB565 -> RGB888 conversion */
      /* As data in LCD RAM are 24bits packed, three 16 bits writes access are needed to transmit 2 pixels data */

      r = (rgb565[i] & 0xF800) >> 11;      /* Extract red component from first RGB565 pixel data */
 800198c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	69fa      	ldr	r2, [r7, #28]
 8001992:	4413      	add	r3, r2
 8001994:	881b      	ldrh	r3, [r3, #0]
 8001996:	0adb      	lsrs	r3, r3, #11
 8001998:	837b      	strh	r3, [r7, #26]
      g = (rgb565[i] & 0x07E0) >> 5;       /* Extract green component from first RGB565 pixel data  */
 800199a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	69fa      	ldr	r2, [r7, #28]
 80019a0:	4413      	add	r3, r2
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	115b      	asrs	r3, r3, #5
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019ac:	833b      	strh	r3, [r7, #24]
      rgb888_part = (r << 11) + (g << 2);  /* Build data to be written in LCD RAM */
 80019ae:	8b7b      	ldrh	r3, [r7, #26]
 80019b0:	02db      	lsls	r3, r3, #11
 80019b2:	b29a      	uxth	r2, r3
 80019b4:	8b3b      	ldrh	r3, [r7, #24]
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	b29b      	uxth	r3, r3
 80019ba:	4413      	add	r3, r2
 80019bc:	82fb      	strh	r3, [r7, #22]
      LCD_IO_WriteData(rgb888_part);
 80019be:	8afb      	ldrh	r3, [r7, #22]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f000 fd7b 	bl	80024bc <LCD_IO_WriteData>

      b = (rgb565[i] & 0x001F) >> 0;       /* Extract blue component from first RGB565 pixel data  */
 80019c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	69fa      	ldr	r2, [r7, #28]
 80019cc:	4413      	add	r3, r2
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	f003 031f 	and.w	r3, r3, #31
 80019d4:	82bb      	strh	r3, [r7, #20]
      r = (rgb565[i+1] & 0xF800) >> 11;    /* Extract red component from second RGB565 pixel data  */
 80019d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d8:	3301      	adds	r3, #1
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	69fa      	ldr	r2, [r7, #28]
 80019de:	4413      	add	r3, r2
 80019e0:	881b      	ldrh	r3, [r3, #0]
 80019e2:	0adb      	lsrs	r3, r3, #11
 80019e4:	837b      	strh	r3, [r7, #26]
      rgb888_part = (b << 11) + (r << 3);  /* Build data to be written in LCD RAM */
 80019e6:	8abb      	ldrh	r3, [r7, #20]
 80019e8:	02db      	lsls	r3, r3, #11
 80019ea:	b29a      	uxth	r2, r3
 80019ec:	8b7b      	ldrh	r3, [r7, #26]
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	82fb      	strh	r3, [r7, #22]
      LCD_IO_WriteData(rgb888_part);
 80019f6:	8afb      	ldrh	r3, [r7, #22]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f000 fd5f 	bl	80024bc <LCD_IO_WriteData>

      if (posX != (Xsize + Xpos - 1))     /* When writing last pixel when size is odd, the third part is not written */
 80019fe:	897a      	ldrh	r2, [r7, #10]
 8001a00:	89fb      	ldrh	r3, [r7, #14]
 8001a02:	4413      	add	r3, r2
 8001a04:	1e5a      	subs	r2, r3, #1
 8001a06:	6a3b      	ldr	r3, [r7, #32]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d01f      	beq.n	8001a4c <ls016b8uy_DrawRGBHLine+0x118>
      {
        g = (rgb565[i+1] & 0x07E0) >> 5;     /* Extract green component from second RGB565 pixel data */
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0e:	3301      	adds	r3, #1
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	69fa      	ldr	r2, [r7, #28]
 8001a14:	4413      	add	r3, r2
 8001a16:	881b      	ldrh	r3, [r3, #0]
 8001a18:	115b      	asrs	r3, r3, #5
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a20:	833b      	strh	r3, [r7, #24]
        b = (rgb565[i+1] & 0x001F) >> 0;     /* Extract blue component from second RGB565 pixel data */
 8001a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a24:	3301      	adds	r3, #1
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	69fa      	ldr	r2, [r7, #28]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	881b      	ldrh	r3, [r3, #0]
 8001a2e:	f003 031f 	and.w	r3, r3, #31
 8001a32:	82bb      	strh	r3, [r7, #20]
        rgb888_part = (g << 10) + (b << 3);  /* Build data to be written in LCD RAM */
 8001a34:	8b3b      	ldrh	r3, [r7, #24]
 8001a36:	029b      	lsls	r3, r3, #10
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	8abb      	ldrh	r3, [r7, #20]
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	4413      	add	r3, r2
 8001a42:	82fb      	strh	r3, [r7, #22]
        LCD_IO_WriteData(rgb888_part);
 8001a44:	8afb      	ldrh	r3, [r7, #22]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 fd38 	bl	80024bc <LCD_IO_WriteData>
      }

      i += 2;
 8001a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4e:	3302      	adds	r3, #2
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  for (posX = Xpos; posX < (Xsize + Xpos); posX += 2)
 8001a52:	6a3b      	ldr	r3, [r7, #32]
 8001a54:	3302      	adds	r3, #2
 8001a56:	623b      	str	r3, [r7, #32]
 8001a58:	897a      	ldrh	r2, [r7, #10]
 8001a5a:	89fb      	ldrh	r3, [r7, #14]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	461a      	mov	r2, r3
 8001a60:	6a3b      	ldr	r3, [r7, #32]
 8001a62:	4293      	cmp	r3, r2
 8001a64:	f4ff af7c 	bcc.w	8001960 <ls016b8uy_DrawRGBHLine+0x2c>
    }
  }
}
 8001a68:	bf00      	nop
 8001a6a:	bf00      	nop
 8001a6c:	3728      	adds	r7, #40	@ 0x28
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	200001a4 	.word	0x200001a4
 8001a78:	200001a6 	.word	0x200001a6
 8001a7c:	2000003c 	.word	0x2000003c
 8001a80:	2000003e 	.word	0x2000003e

08001a84 <ST7789H2_Init>:
  * @brief  Initialize the st7789h2 LCD Component.
  * @param  None
  * @retval None
  */
void ST7789H2_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
  uint8_t   parameter[14];
  
  /* Initialize st7789h2 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001a8a:	f000 fd11 	bl	80024b0 <LCD_IO_Init>
  /* Sleep In Command */ 
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2100      	movs	r1, #0
 8001a92:	2010      	movs	r0, #16
 8001a94:	f000 f9e3 	bl	8001e5e <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8001a98:	200a      	movs	r0, #10
 8001a9a:	f000 fd30 	bl	80024fe <LCD_IO_Delay>
  
  /* SW Reset Command */
  ST7789H2_WriteReg(0x01, (uint8_t*)NULL, 0); 
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	2001      	movs	r0, #1
 8001aa4:	f000 f9db 	bl	8001e5e <ST7789H2_WriteReg>
  /* Wait for 200ms */
  LCD_IO_Delay(200);
 8001aa8:	20c8      	movs	r0, #200	@ 0xc8
 8001aaa:	f000 fd28 	bl	80024fe <LCD_IO_Delay>
  
  /* Sleep Out Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0); 
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	2011      	movs	r0, #17
 8001ab4:	f000 f9d3 	bl	8001e5e <ST7789H2_WriteReg>
  /* Wait for 120ms */
  LCD_IO_Delay(120); 
 8001ab8:	2078      	movs	r0, #120	@ 0x78
 8001aba:	f000 fd20 	bl	80024fe <LCD_IO_Delay>

  /* Normal display for Driver Down side */
  parameter[0] = 0x00;     
 8001abe:	2300      	movs	r3, #0
 8001ac0:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 8001ac2:	463b      	mov	r3, r7
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	2036      	movs	r0, #54	@ 0x36
 8001aca:	f000 f9c8 	bl	8001e5e <ST7789H2_WriteReg>
 
  /* Color mode 16bits/pixel */
  parameter[0] = 0x05;     
 8001ace:	2305      	movs	r3, #5
 8001ad0:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_COLOR_MODE, parameter, 1);
 8001ad2:	463b      	mov	r3, r7
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	203a      	movs	r0, #58	@ 0x3a
 8001ada:	f000 f9c0 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* Display inversion On */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_INVERSION, (uint8_t*)NULL, 0);     
 8001ade:	2200      	movs	r2, #0
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	2021      	movs	r0, #33	@ 0x21
 8001ae4:	f000 f9bb 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* Set Column address CASET */  
  parameter[0] = 0x00;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 8001aec:	2300      	movs	r3, #0
 8001aee:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8001af0:	2300      	movs	r3, #0
 8001af2:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 8001af4:	23ef      	movs	r3, #239	@ 0xef
 8001af6:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 8001af8:	463b      	mov	r3, r7
 8001afa:	2204      	movs	r2, #4
 8001afc:	4619      	mov	r1, r3
 8001afe:	202a      	movs	r0, #42	@ 0x2a
 8001b00:	f000 f9ad 	bl	8001e5e <ST7789H2_WriteReg>
  /* Set Row address RASET */  
  parameter[0] = 0x00;
 8001b04:	2300      	movs	r3, #0
 8001b06:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 8001b10:	23ef      	movs	r3, #239	@ 0xef
 8001b12:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 8001b14:	463b      	mov	r3, r7
 8001b16:	2204      	movs	r2, #4
 8001b18:	4619      	mov	r1, r3
 8001b1a:	202b      	movs	r0, #43	@ 0x2b
 8001b1c:	f000 f99f 	bl	8001e5e <ST7789H2_WriteReg>

  /*--------------- ST7789H2 Frame rate setting -------------------------------*/
  /* PORCH control setting */      
  parameter[0] = 0x0C;
 8001b20:	230c      	movs	r3, #12
 8001b22:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x0C;
 8001b24:	230c      	movs	r3, #12
 8001b26:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x33;
 8001b2c:	2333      	movs	r3, #51	@ 0x33
 8001b2e:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x33; 
 8001b30:	2333      	movs	r3, #51	@ 0x33
 8001b32:	713b      	strb	r3, [r7, #4]
  ST7789H2_WriteReg(ST7789H2_PORCH_CTRL, parameter, 5);
 8001b34:	463b      	mov	r3, r7
 8001b36:	2205      	movs	r2, #5
 8001b38:	4619      	mov	r1, r3
 8001b3a:	20b2      	movs	r0, #178	@ 0xb2
 8001b3c:	f000 f98f 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* GATE control setting */
  parameter[0] = 0x35; 
 8001b40:	2335      	movs	r3, #53	@ 0x35
 8001b42:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_GATE_CTRL, parameter, 1);
 8001b44:	463b      	mov	r3, r7
 8001b46:	2201      	movs	r2, #1
 8001b48:	4619      	mov	r1, r3
 8001b4a:	20b7      	movs	r0, #183	@ 0xb7
 8001b4c:	f000 f987 	bl	8001e5e <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Power setting ------------------------------------*/
  /* VCOM setting */ 
  parameter[0] = 0x1F; 
 8001b50:	231f      	movs	r3, #31
 8001b52:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VCOM_SET, parameter, 1); 
 8001b54:	463b      	mov	r3, r7
 8001b56:	2201      	movs	r2, #1
 8001b58:	4619      	mov	r1, r3
 8001b5a:	20bb      	movs	r0, #187	@ 0xbb
 8001b5c:	f000 f97f 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* LCM Control setting */ 
  parameter[0] = 0x2C; 
 8001b60:	232c      	movs	r3, #44	@ 0x2c
 8001b62:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_LCM_CTRL, parameter, 1);
 8001b64:	463b      	mov	r3, r7
 8001b66:	2201      	movs	r2, #1
 8001b68:	4619      	mov	r1, r3
 8001b6a:	20c0      	movs	r0, #192	@ 0xc0
 8001b6c:	f000 f977 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* VDV and VRH Command Enable */ 
  parameter[0] = 0x01;
 8001b70:	2301      	movs	r3, #1
 8001b72:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xC3;
 8001b74:	23c3      	movs	r3, #195	@ 0xc3
 8001b76:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_VDV_VRH_EN, parameter, 2);
 8001b78:	463b      	mov	r3, r7
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	20c2      	movs	r0, #194	@ 0xc2
 8001b80:	f000 f96d 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* VDV Set */ 
  parameter[0] = 0x20; 
 8001b84:	2320      	movs	r3, #32
 8001b86:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VDV_SET, parameter, 1); 
 8001b88:	463b      	mov	r3, r7
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	20c4      	movs	r0, #196	@ 0xc4
 8001b90:	f000 f965 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* Frame Rate Control in normal mode */ 
  parameter[0] = 0x0F; 
 8001b94:	230f      	movs	r3, #15
 8001b96:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_FR_CTRL, parameter, 1); 
 8001b98:	463b      	mov	r3, r7
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	20c6      	movs	r0, #198	@ 0xc6
 8001ba0:	f000 f95d 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* Power Control */     
  parameter[0] = 0xA4;
 8001ba4:	23a4      	movs	r3, #164	@ 0xa4
 8001ba6:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xA1;
 8001ba8:	23a1      	movs	r3, #161	@ 0xa1
 8001baa:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_POWER_CTRL, parameter, 2); 
 8001bac:	463b      	mov	r3, r7
 8001bae:	2202      	movs	r2, #2
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	20d0      	movs	r0, #208	@ 0xd0
 8001bb4:	f000 f953 	bl	8001e5e <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Gamma setting ------------------------------------*/
  /* Positive Voltage Gamma Control */ 
  parameter[0] = 0xD0;
 8001bb8:	23d0      	movs	r3, #208	@ 0xd0
 8001bba:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x11;
 8001bc0:	2311      	movs	r3, #17
 8001bc2:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 8001bc4:	2308      	movs	r3, #8
 8001bc6:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x0C;
 8001bc8:	230c      	movs	r3, #12
 8001bca:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x15;
 8001bcc:	2315      	movs	r3, #21
 8001bce:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 8001bd0:	2339      	movs	r3, #57	@ 0x39
 8001bd2:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x33;
 8001bd4:	2333      	movs	r3, #51	@ 0x33
 8001bd6:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x50;
 8001bd8:	2350      	movs	r3, #80	@ 0x50
 8001bda:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x36;
 8001bdc:	2336      	movs	r3, #54	@ 0x36
 8001bde:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x13;
 8001be0:	2313      	movs	r3, #19
 8001be2:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 8001be4:	2314      	movs	r3, #20
 8001be6:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x29;
 8001be8:	2329      	movs	r3, #41	@ 0x29
 8001bea:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x2D;
 8001bec:	232d      	movs	r3, #45	@ 0x2d
 8001bee:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_PV_GAMMA_CTRL, parameter, 14); 
 8001bf0:	463b      	mov	r3, r7
 8001bf2:	220e      	movs	r2, #14
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	20e0      	movs	r0, #224	@ 0xe0
 8001bf8:	f000 f931 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* Negative Voltage Gamma Control */     
  parameter[0] = 0xD0;
 8001bfc:	23d0      	movs	r3, #208	@ 0xd0
 8001bfe:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 8001c00:	2308      	movs	r3, #8
 8001c02:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x10;
 8001c04:	2310      	movs	r3, #16
 8001c06:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 8001c08:	2308      	movs	r3, #8
 8001c0a:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x06;
 8001c0c:	2306      	movs	r3, #6
 8001c0e:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x06;
 8001c10:	2306      	movs	r3, #6
 8001c12:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 8001c14:	2339      	movs	r3, #57	@ 0x39
 8001c16:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x44;
 8001c18:	2344      	movs	r3, #68	@ 0x44
 8001c1a:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x51;
 8001c1c:	2351      	movs	r3, #81	@ 0x51
 8001c1e:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x0B;
 8001c20:	230b      	movs	r3, #11
 8001c22:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x16;
 8001c24:	2316      	movs	r3, #22
 8001c26:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 8001c28:	2314      	movs	r3, #20
 8001c2a:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x2F;
 8001c2c:	232f      	movs	r3, #47	@ 0x2f
 8001c2e:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x31;
 8001c30:	2331      	movs	r3, #49	@ 0x31
 8001c32:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_NV_GAMMA_CTRL, parameter, 14); 
 8001c34:	463b      	mov	r3, r7
 8001c36:	220e      	movs	r2, #14
 8001c38:	4619      	mov	r1, r3
 8001c3a:	20e1      	movs	r0, #225	@ 0xe1
 8001c3c:	f000 f90f 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* Display ON command */
  ST7789H2_DisplayOn();  
 8001c40:	f000 f847 	bl	8001cd2 <ST7789H2_DisplayOn>
  
  /* Tearing Effect Line On: Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
  parameter[0] = 0x00;     
 8001c44:	2300      	movs	r3, #0
 8001c46:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_TEARING_EFFECT, parameter, 1);
 8001c48:	463b      	mov	r3, r7
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	2035      	movs	r0, #53	@ 0x35
 8001c50:	f000 f905 	bl	8001e5e <ST7789H2_WriteReg>

}
 8001c54:	bf00      	nop
 8001c56:	3710      	adds	r7, #16
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <ST7789H2_SetOrientation>:
  * @param  orientation: ST7789H2_ORIENTATION_PORTRAIT, ST7789H2_ORIENTATION_LANDSCAPE
  *                      or ST7789H2_ORIENTATION_LANDSCAPE_ROT180  
  * @retval None
  */
void ST7789H2_SetOrientation(uint32_t orientation)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint8_t   parameter[6];

  if(orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d102      	bne.n	8001c70 <ST7789H2_SetOrientation+0x14>
  {
    parameter[0] = 0x00;     
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	723b      	strb	r3, [r7, #8]
 8001c6e:	e025      	b.n	8001cbc <ST7789H2_SetOrientation+0x60>
  }
  else if(orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d120      	bne.n	8001cb8 <ST7789H2_SetOrientation+0x5c>
  {
    /* Vertical Scrolling Definition */
    /* TFA describes the Top Fixed Area */
    parameter[0] = 0x00;
 8001c76:	2300      	movs	r3, #0
 8001c78:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x00;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	727b      	strb	r3, [r7, #9]
    /* VSA describes the height of the Vertical Scrolling Area */
    parameter[2] = 0x01;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	72bb      	strb	r3, [r7, #10]
    parameter[3] = 0xF0;
 8001c82:	23f0      	movs	r3, #240	@ 0xf0
 8001c84:	72fb      	strb	r3, [r7, #11]
    /* BFA describes the Bottom Fixed Area */
    parameter[4] = 0x00;
 8001c86:	2300      	movs	r3, #0
 8001c88:	733b      	strb	r3, [r7, #12]
    parameter[5] = 0x00; 
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	737b      	strb	r3, [r7, #13]
    ST7789H2_WriteReg(ST7789H2_VSCRDEF, parameter, 6);
 8001c8e:	f107 0308 	add.w	r3, r7, #8
 8001c92:	2206      	movs	r2, #6
 8001c94:	4619      	mov	r1, r3
 8001c96:	2033      	movs	r0, #51	@ 0x33
 8001c98:	f000 f8e1 	bl	8001e5e <ST7789H2_WriteReg>

    /* Vertical Scroll Start Address of RAM */
    /* GRAM row nbr (320) - Display row nbr (240) = 80 = 0x50 */
    parameter[0] = 0x00;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x50;
 8001ca0:	2350      	movs	r3, #80	@ 0x50
 8001ca2:	727b      	strb	r3, [r7, #9]
    ST7789H2_WriteReg(ST7789H2_VSCSAD, parameter, 2);
 8001ca4:	f107 0308 	add.w	r3, r7, #8
 8001ca8:	2202      	movs	r2, #2
 8001caa:	4619      	mov	r1, r3
 8001cac:	2037      	movs	r0, #55	@ 0x37
 8001cae:	f000 f8d6 	bl	8001e5e <ST7789H2_WriteReg>
    
    parameter[0] = 0xC0; 
 8001cb2:	23c0      	movs	r3, #192	@ 0xc0
 8001cb4:	723b      	strb	r3, [r7, #8]
 8001cb6:	e001      	b.n	8001cbc <ST7789H2_SetOrientation+0x60>
  }
  else
  {
    parameter[0] = 0x60;     
 8001cb8:	2360      	movs	r3, #96	@ 0x60
 8001cba:	723b      	strb	r3, [r7, #8]
  }
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 8001cbc:	f107 0308 	add.w	r3, r7, #8
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	2036      	movs	r0, #54	@ 0x36
 8001cc6:	f000 f8ca 	bl	8001e5e <ST7789H2_WriteReg>
}
 8001cca:	bf00      	nop
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <ST7789H2_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOn(void)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	af00      	add	r7, sp, #0
  /* Display ON command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_ON, (uint8_t*)NULL, 0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	2100      	movs	r1, #0
 8001cda:	2029      	movs	r0, #41	@ 0x29
 8001cdc:	f000 f8bf 	bl	8001e5e <ST7789H2_WriteReg>

  /* Sleep Out command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0);
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	2011      	movs	r0, #17
 8001ce6:	f000 f8ba 	bl	8001e5e <ST7789H2_WriteReg>
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}

08001cee <ST7789H2_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOff(void)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
  uint8_t   parameter[1];
  parameter[0] = 0xFE;
 8001cf4:	23fe      	movs	r3, #254	@ 0xfe
 8001cf6:	713b      	strb	r3, [r7, #4]
  /* Display OFF command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_OFF, parameter, 1);  
 8001cf8:	1d3b      	adds	r3, r7, #4
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	20bd      	movs	r0, #189	@ 0xbd
 8001d00:	f000 f8ad 	bl	8001e5e <ST7789H2_WriteReg>
  /* Sleep In Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8001d04:	2200      	movs	r2, #0
 8001d06:	2100      	movs	r1, #0
 8001d08:	2010      	movs	r0, #16
 8001d0a:	f000 f8a8 	bl	8001e5e <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8001d0e:	200a      	movs	r0, #10
 8001d10:	f000 fbf5 	bl	80024fe <LCD_IO_Delay>
}
 8001d14:	bf00      	nop
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <ST7789H2_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ST7789H2_GetLcdPixelWidth(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_WIDTH;
 8001d20:	23f0      	movs	r3, #240	@ 0xf0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <ST7789H2_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ST7789H2_GetLcdPixelHeight(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_HEIGHT;
 8001d30:	23f0      	movs	r3, #240	@ 0xf0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <ST7789H2_ReadID>:
  * @brief  Get the st7789h2 ID.
  * @param  None
  * @retval The st7789h2 ID 
  */
uint16_t ST7789H2_ReadID(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001d40:	f000 fbb6 	bl	80024b0 <LCD_IO_Init>
  
  return ST7789H2_ReadReg(ST7789H2_LCD_ID);
 8001d44:	2004      	movs	r0, #4
 8001d46:	f000 f8ac 	bl	8001ea2 <ST7789H2_ReadReg>
 8001d4a:	4603      	mov	r3, r0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <ST7789H2_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ST7789H2_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	460a      	mov	r2, r1
 8001d5a:	80fb      	strh	r3, [r7, #6]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	80bb      	strh	r3, [r7, #4]
  uint8_t   parameter[4];
  /* CASET: Comumn Addrses Set */
  parameter[0] = 0x00;     
 8001d60:	2300      	movs	r3, #0
 8001d62:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Xpos;
 8001d64:	88fb      	ldrh	r3, [r7, #6]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Xpos;
 8001d6e:	88fb      	ldrh	r3, [r7, #6]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	3b11      	subs	r3, #17
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 8001d78:	f107 030c 	add.w	r3, r7, #12
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	4619      	mov	r1, r3
 8001d80:	202a      	movs	r0, #42	@ 0x2a
 8001d82:	f000 f86c 	bl	8001e5e <ST7789H2_WriteReg>
  /* RASET: Row Addrses Set */  
  parameter[0] = 0x00;
 8001d86:	2300      	movs	r3, #0
 8001d88:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Ypos;
 8001d8a:	88bb      	ldrh	r3, [r7, #4]
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8001d90:	2300      	movs	r3, #0
 8001d92:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Ypos;
 8001d94:	88bb      	ldrh	r3, [r7, #4]
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	3b11      	subs	r3, #17
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 8001d9e:	f107 030c 	add.w	r3, r7, #12
 8001da2:	2204      	movs	r2, #4
 8001da4:	4619      	mov	r1, r3
 8001da6:	202b      	movs	r0, #43	@ 0x2b
 8001da8:	f000 f859 	bl	8001e5e <ST7789H2_WriteReg>
}
 8001dac:	bf00      	nop
 8001dae:	3710      	adds	r7, #16
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <ST7789H2_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color in RGB565 format
  * @retval None
  */
void ST7789H2_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	80fb      	strh	r3, [r7, #6]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	80bb      	strh	r3, [r7, #4]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	807b      	strh	r3, [r7, #2]
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8001dc6:	88ba      	ldrh	r2, [r7, #4]
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	4611      	mov	r1, r2
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ffbf 	bl	8001d50 <ST7789H2_SetCursor>

  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	202c      	movs	r0, #44	@ 0x2c
 8001dd8:	f000 f841 	bl	8001e5e <ST7789H2_WriteReg>

  /* Write RAM data */
  LCD_IO_WriteData(RGBCode);
 8001ddc:	887b      	ldrh	r3, [r7, #2]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f000 fb6c 	bl	80024bc <LCD_IO_WriteData>
}
 8001de4:	bf00      	nop
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <ST7789H2_ReadPixel>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval The RGB pixel color in RGB565 format
  */
uint16_t ST7789H2_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	460a      	mov	r2, r1
 8001df6:	80fb      	strh	r3, [r7, #6]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	80bb      	strh	r3, [r7, #4]
  ST7789H2_Rgb888 rgb888;
  uint8_t          r, g, b;
  uint16_t         rgb565;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8001dfc:	88ba      	ldrh	r2, [r7, #4]
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	4611      	mov	r1, r2
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff ffa4 	bl	8001d50 <ST7789H2_SetCursor>
  
  /* Read RGB888 data from LCD RAM */
  rgb888 = ST7789H2_ReadPixel_rgb888(Xpos, Ypos);
 8001e08:	88ba      	ldrh	r2, [r7, #4]
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	4611      	mov	r1, r2
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f000 f9be 	bl	8002190 <ST7789H2_ReadPixel_rgb888>
 8001e14:	4603      	mov	r3, r0
 8001e16:	461a      	mov	r2, r3
 8001e18:	733a      	strb	r2, [r7, #12]
 8001e1a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001e1e:	737a      	strb	r2, [r7, #13]
 8001e20:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8001e24:	73bb      	strb	r3, [r7, #14]
  
  /* Convert RGB888 to RGB565 */
  r = ((rgb888.red & 0xF8) >> 3);    /* Extract the red component 5 most significant bits */
 8001e26:	7b3b      	ldrb	r3, [r7, #12]
 8001e28:	08db      	lsrs	r3, r3, #3
 8001e2a:	75fb      	strb	r3, [r7, #23]
  g = ((rgb888.green & 0xFC) >> 2);  /* Extract the green component 6 most significant bits */
 8001e2c:	7b7b      	ldrb	r3, [r7, #13]
 8001e2e:	089b      	lsrs	r3, r3, #2
 8001e30:	75bb      	strb	r3, [r7, #22]
  b = ((rgb888.blue & 0xF8) >> 3);   /* Extract the blue component 5 most significant bits */
 8001e32:	7bbb      	ldrb	r3, [r7, #14]
 8001e34:	08db      	lsrs	r3, r3, #3
 8001e36:	757b      	strb	r3, [r7, #21]

  rgb565 = ((uint16_t)(r) << 11) + ((uint16_t)(g) << 5) + ((uint16_t)(b) << 0);
 8001e38:	7dfb      	ldrb	r3, [r7, #23]
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	02db      	lsls	r3, r3, #11
 8001e3e:	b29a      	uxth	r2, r3
 8001e40:	7dbb      	ldrb	r3, [r7, #22]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	015b      	lsls	r3, r3, #5
 8001e46:	b29b      	uxth	r3, r3
 8001e48:	4413      	add	r3, r2
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	7d7b      	ldrb	r3, [r7, #21]
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	4413      	add	r3, r2
 8001e52:	827b      	strh	r3, [r7, #18]
  
  return (rgb565);
 8001e54:	8a7b      	ldrh	r3, [r7, #18]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3718      	adds	r7, #24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <ST7789H2_WriteReg>:
  * @param  Parameters: pointer on parameters value (if command uses one or several parameters).
  * @param  NbParameters: number of command parameters (0 if no parameter)
  * @retval None
  */
void ST7789H2_WriteReg(uint8_t Command, uint8_t *Parameters, uint8_t NbParameters)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b084      	sub	sp, #16
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	4603      	mov	r3, r0
 8001e66:	6039      	str	r1, [r7, #0]
 8001e68:	71fb      	strb	r3, [r7, #7]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	71bb      	strb	r3, [r7, #6]
  uint8_t   i;

  /* Send command */
  LCD_IO_WriteReg(Command);
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f000 fb30 	bl	80024d6 <LCD_IO_WriteReg>
  
  /* Send command's parameters if any */
  for (i=0; i<NbParameters; i++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	73fb      	strb	r3, [r7, #15]
 8001e7a:	e009      	b.n	8001e90 <ST7789H2_WriteReg+0x32>
  {
    LCD_IO_WriteData(Parameters[i]);
 8001e7c:	7bfb      	ldrb	r3, [r7, #15]
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	4413      	add	r3, r2
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f000 fb19 	bl	80024bc <LCD_IO_WriteData>
  for (i=0; i<NbParameters; i++)
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	73fb      	strb	r3, [r7, #15]
 8001e90:	7bfa      	ldrb	r2, [r7, #15]
 8001e92:	79bb      	ldrb	r3, [r7, #6]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d3f1      	bcc.n	8001e7c <ST7789H2_WriteReg+0x1e>
  }
}
 8001e98:	bf00      	nop
 8001e9a:	bf00      	nop
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <ST7789H2_ReadReg>:
  * @brief  Reads the selected LCD Register.
  * @param  Command: command value (or register address as named in st7789h2 doc).
  * @retval Register Value.
  */
uint8_t ST7789H2_ReadReg(uint8_t Command)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b082      	sub	sp, #8
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	71fb      	strb	r3, [r7, #7]
  /* Send command */
  LCD_IO_WriteReg(Command);
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 fb11 	bl	80024d6 <LCD_IO_WriteReg>

  /* Read dummy data */
  LCD_IO_ReadData();
 8001eb4:	f000 fb1c 	bl	80024f0 <LCD_IO_ReadData>
  
  /* Read register value */
  return (LCD_IO_ReadData());
 8001eb8:	f000 fb1a 	bl	80024f0 <LCD_IO_ReadData>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	b2db      	uxtb	r3, r3
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <ST7789H2_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ST7789H2_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001ec8:	b490      	push	{r4, r7}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4604      	mov	r4, r0
 8001ed0:	4608      	mov	r0, r1
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4623      	mov	r3, r4
 8001ed8:	80fb      	strh	r3, [r7, #6]
 8001eda:	4603      	mov	r3, r0
 8001edc:	80bb      	strh	r3, [r7, #4]
 8001ede:	460b      	mov	r3, r1
 8001ee0:	807b      	strh	r3, [r7, #2]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	803b      	strh	r3, [r7, #0]
  if (Xpos < ST7789H2_LCD_PIXEL_WIDTH)
 8001ee6:	88fb      	ldrh	r3, [r7, #6]
 8001ee8:	2bef      	cmp	r3, #239	@ 0xef
 8001eea:	d803      	bhi.n	8001ef4 <ST7789H2_SetDisplayWindow+0x2c>
  {
    WindowsXstart = Xpos;
 8001eec:	4a1b      	ldr	r2, [pc, #108]	@ (8001f5c <ST7789H2_SetDisplayWindow+0x94>)
 8001eee:	88fb      	ldrh	r3, [r7, #6]
 8001ef0:	8013      	strh	r3, [r2, #0]
 8001ef2:	e002      	b.n	8001efa <ST7789H2_SetDisplayWindow+0x32>
  }
  else
  {
    WindowsXstart = 0;
 8001ef4:	4b19      	ldr	r3, [pc, #100]	@ (8001f5c <ST7789H2_SetDisplayWindow+0x94>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	801a      	strh	r2, [r3, #0]
  }

  if (Ypos < ST7789H2_LCD_PIXEL_HEIGHT)
 8001efa:	88bb      	ldrh	r3, [r7, #4]
 8001efc:	2bef      	cmp	r3, #239	@ 0xef
 8001efe:	d803      	bhi.n	8001f08 <ST7789H2_SetDisplayWindow+0x40>
  {
    WindowsYstart = Ypos;
 8001f00:	4a17      	ldr	r2, [pc, #92]	@ (8001f60 <ST7789H2_SetDisplayWindow+0x98>)
 8001f02:	88bb      	ldrh	r3, [r7, #4]
 8001f04:	8013      	strh	r3, [r2, #0]
 8001f06:	e002      	b.n	8001f0e <ST7789H2_SetDisplayWindow+0x46>
  }
  else
  {
    WindowsYstart = 0;
 8001f08:	4b15      	ldr	r3, [pc, #84]	@ (8001f60 <ST7789H2_SetDisplayWindow+0x98>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	801a      	strh	r2, [r3, #0]
  }

  if (Width  + Xpos <= ST7789H2_LCD_PIXEL_WIDTH)
 8001f0e:	887a      	ldrh	r2, [r7, #2]
 8001f10:	88fb      	ldrh	r3, [r7, #6]
 8001f12:	4413      	add	r3, r2
 8001f14:	2bf0      	cmp	r3, #240	@ 0xf0
 8001f16:	dc08      	bgt.n	8001f2a <ST7789H2_SetDisplayWindow+0x62>
  {
    WindowsXend = Width  + Xpos - 1;
 8001f18:	887a      	ldrh	r2, [r7, #2]
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	3b01      	subs	r3, #1
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	4b0f      	ldr	r3, [pc, #60]	@ (8001f64 <ST7789H2_SetDisplayWindow+0x9c>)
 8001f26:	801a      	strh	r2, [r3, #0]
 8001f28:	e002      	b.n	8001f30 <ST7789H2_SetDisplayWindow+0x68>
  }
  else
  {
    WindowsXend = ST7789H2_LCD_PIXEL_WIDTH - 1;
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f64 <ST7789H2_SetDisplayWindow+0x9c>)
 8001f2c:	22ef      	movs	r2, #239	@ 0xef
 8001f2e:	801a      	strh	r2, [r3, #0]
  }

  if (Height + Ypos <= ST7789H2_LCD_PIXEL_HEIGHT)
 8001f30:	883a      	ldrh	r2, [r7, #0]
 8001f32:	88bb      	ldrh	r3, [r7, #4]
 8001f34:	4413      	add	r3, r2
 8001f36:	2bf0      	cmp	r3, #240	@ 0xf0
 8001f38:	dc08      	bgt.n	8001f4c <ST7789H2_SetDisplayWindow+0x84>
  {
    WindowsYend = Height + Ypos - 1;
 8001f3a:	883a      	ldrh	r2, [r7, #0]
 8001f3c:	88bb      	ldrh	r3, [r7, #4]
 8001f3e:	4413      	add	r3, r2
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	3b01      	subs	r3, #1
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <ST7789H2_SetDisplayWindow+0xa0>)
 8001f48:	801a      	strh	r2, [r3, #0]
  }
  else
  {
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
  }
}
 8001f4a:	e002      	b.n	8001f52 <ST7789H2_SetDisplayWindow+0x8a>
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
 8001f4c:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <ST7789H2_SetDisplayWindow+0xa0>)
 8001f4e:	22ef      	movs	r2, #239	@ 0xef
 8001f50:	801a      	strh	r2, [r3, #0]
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc90      	pop	{r4, r7}
 8001f5a:	4770      	bx	lr
 8001f5c:	200001a8 	.word	0x200001a8
 8001f60:	200001aa 	.word	0x200001aa
 8001f64:	20000078 	.word	0x20000078
 8001f68:	2000007a 	.word	0x2000007a

08001f6c <ST7789H2_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001f6c:	b590      	push	{r4, r7, lr}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4604      	mov	r4, r0
 8001f74:	4608      	mov	r0, r1
 8001f76:	4611      	mov	r1, r2
 8001f78:	461a      	mov	r2, r3
 8001f7a:	4623      	mov	r3, r4
 8001f7c:	80fb      	strh	r3, [r7, #6]
 8001f7e:	4603      	mov	r3, r0
 8001f80:	80bb      	strh	r3, [r7, #4]
 8001f82:	460b      	mov	r3, r1
 8001f84:	807b      	strh	r3, [r7, #2]
 8001f86:	4613      	mov	r3, r2
 8001f88:	803b      	strh	r3, [r7, #0]
  uint16_t counter;
  
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos); 
 8001f8a:	887a      	ldrh	r2, [r7, #2]
 8001f8c:	88bb      	ldrh	r3, [r7, #4]
 8001f8e:	4611      	mov	r1, r2
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff fedd 	bl	8001d50 <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8001f96:	2200      	movs	r2, #0
 8001f98:	2100      	movs	r1, #0
 8001f9a:	202c      	movs	r0, #44	@ 0x2c
 8001f9c:	f7ff ff5f 	bl	8001e5e <ST7789H2_WriteReg>
  
  /* Sent a complete line */
  for(counter = 0; counter < Length; counter++)
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	81fb      	strh	r3, [r7, #14]
 8001fa4:	e006      	b.n	8001fb4 <ST7789H2_DrawHLine+0x48>
  {
    LCD_IO_WriteData(RGBCode);
 8001fa6:	88fb      	ldrh	r3, [r7, #6]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f000 fa87 	bl	80024bc <LCD_IO_WriteData>
  for(counter = 0; counter < Length; counter++)
 8001fae:	89fb      	ldrh	r3, [r7, #14]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	81fb      	strh	r3, [r7, #14]
 8001fb4:	89fa      	ldrh	r2, [r7, #14]
 8001fb6:	883b      	ldrh	r3, [r7, #0]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d3f4      	bcc.n	8001fa6 <ST7789H2_DrawHLine+0x3a>
  }  
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	3714      	adds	r7, #20
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd90      	pop	{r4, r7, pc}

08001fc6 <ST7789H2_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001fc6:	b590      	push	{r4, r7, lr}
 8001fc8:	b085      	sub	sp, #20
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	4604      	mov	r4, r0
 8001fce:	4608      	mov	r0, r1
 8001fd0:	4611      	mov	r1, r2
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4623      	mov	r3, r4
 8001fd6:	80fb      	strh	r3, [r7, #6]
 8001fd8:	4603      	mov	r3, r0
 8001fda:	80bb      	strh	r3, [r7, #4]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	807b      	strh	r3, [r7, #2]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	803b      	strh	r3, [r7, #0]
  uint16_t counter;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8001fe4:	887a      	ldrh	r2, [r7, #2]
 8001fe6:	88bb      	ldrh	r3, [r7, #4]
 8001fe8:	4611      	mov	r1, r2
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff feb0 	bl	8001d50 <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	202c      	movs	r0, #44	@ 0x2c
 8001ff6:	f7ff ff32 	bl	8001e5e <ST7789H2_WriteReg>

  /* Fill a complete vertical line */
  for(counter = 0; counter < Length; counter++)
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	81fb      	strh	r3, [r7, #14]
 8001ffe:	e00b      	b.n	8002018 <ST7789H2_DrawVLine+0x52>
  {
    ST7789H2_WritePixel(Xpos, Ypos + counter, RGBCode);
 8002000:	887a      	ldrh	r2, [r7, #2]
 8002002:	89fb      	ldrh	r3, [r7, #14]
 8002004:	4413      	add	r3, r2
 8002006:	b299      	uxth	r1, r3
 8002008:	88fa      	ldrh	r2, [r7, #6]
 800200a:	88bb      	ldrh	r3, [r7, #4]
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff fed1 	bl	8001db4 <ST7789H2_WritePixel>
  for(counter = 0; counter < Length; counter++)
 8002012:	89fb      	ldrh	r3, [r7, #14]
 8002014:	3301      	adds	r3, #1
 8002016:	81fb      	strh	r3, [r7, #14]
 8002018:	89fa      	ldrh	r2, [r7, #14]
 800201a:	883b      	ldrh	r3, [r7, #0]
 800201c:	429a      	cmp	r2, r3
 800201e:	d3ef      	bcc.n	8002000 <ST7789H2_DrawVLine+0x3a>
  }
}
 8002020:	bf00      	nop
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	bd90      	pop	{r4, r7, pc}
	...

0800202c <ST7789H2_DrawBitmap>:
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD    
  * @retval None
  */
void ST7789H2_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b088      	sub	sp, #32
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	603a      	str	r2, [r7, #0]
 8002036:	80fb      	strh	r3, [r7, #6]
 8002038:	460b      	mov	r3, r1
 800203a:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]
 8002040:	2300      	movs	r3, #0
 8002042:	613b      	str	r3, [r7, #16]
  uint32_t posY;
  uint32_t nb_line = 0;
 8002044:	2300      	movs	r3, #0
 8002046:	61bb      	str	r3, [r7, #24]
  uint16_t Xsize = WindowsXend - WindowsXstart + 1;
 8002048:	4b30      	ldr	r3, [pc, #192]	@ (800210c <ST7789H2_DrawBitmap+0xe0>)
 800204a:	881a      	ldrh	r2, [r3, #0]
 800204c:	4b30      	ldr	r3, [pc, #192]	@ (8002110 <ST7789H2_DrawBitmap+0xe4>)
 800204e:	881b      	ldrh	r3, [r3, #0]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	b29b      	uxth	r3, r3
 8002054:	3301      	adds	r3, #1
 8002056:	81fb      	strh	r3, [r7, #14]
  uint16_t Ysize = WindowsYend - WindowsYstart + 1;
 8002058:	4b2e      	ldr	r3, [pc, #184]	@ (8002114 <ST7789H2_DrawBitmap+0xe8>)
 800205a:	881a      	ldrh	r2, [r3, #0]
 800205c:	4b2e      	ldr	r3, [pc, #184]	@ (8002118 <ST7789H2_DrawBitmap+0xec>)
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	b29b      	uxth	r3, r3
 8002064:	3301      	adds	r3, #1
 8002066:	81bb      	strh	r3, [r7, #12]

  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	3302      	adds	r3, #2
 800206c:	881b      	ldrh	r3, [r3, #0]
 800206e:	b29b      	uxth	r3, r3
 8002070:	613b      	str	r3, [r7, #16]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	3304      	adds	r3, #4
 8002076:	881b      	ldrh	r3, [r3, #0]
 8002078:	b29b      	uxth	r3, r3
 800207a:	041b      	lsls	r3, r3, #16
 800207c:	461a      	mov	r2, r3
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	4313      	orrs	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	330a      	adds	r3, #10
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	b29b      	uxth	r3, r3
 800208c:	617b      	str	r3, [r7, #20]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	330c      	adds	r3, #12
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	b29b      	uxth	r3, r3
 8002096:	041b      	lsls	r3, r3, #16
 8002098:	461a      	mov	r2, r3
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	4313      	orrs	r3, r2
 800209e:	617b      	str	r3, [r7, #20]
  size = (size - index)/2;
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	085b      	lsrs	r3, r3, #1
 80020a8:	613b      	str	r3, [r7, #16]
  pbmp += index;
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	4413      	add	r3, r2
 80020b0:	603b      	str	r3, [r7, #0]

  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 80020b2:	88ba      	ldrh	r2, [r7, #4]
 80020b4:	89bb      	ldrh	r3, [r7, #12]
 80020b6:	4413      	add	r3, r2
 80020b8:	61fb      	str	r3, [r7, #28]
 80020ba:	e01d      	b.n	80020f8 <ST7789H2_DrawBitmap+0xcc>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY - 1);
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	b29b      	uxth	r3, r3
 80020c0:	3b01      	subs	r3, #1
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	88fb      	ldrh	r3, [r7, #6]
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff fe41 	bl	8001d50 <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY - 1, Xsize, (pbmp + (nb_line * Xsize * 2)));
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	3b01      	subs	r3, #1
 80020d4:	b299      	uxth	r1, r3
 80020d6:	89fb      	ldrh	r3, [r7, #14]
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	fb02 f303 	mul.w	r3, r2, r3
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	4413      	add	r3, r2
 80020e4:	89fa      	ldrh	r2, [r7, #14]
 80020e6:	88f8      	ldrh	r0, [r7, #6]
 80020e8:	f000 f89c 	bl	8002224 <ST7789H2_DrawRGBHLine>
    nb_line++;
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	3301      	adds	r3, #1
 80020f0:	61bb      	str	r3, [r7, #24]
  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	3b01      	subs	r3, #1
 80020f6:	61fb      	str	r3, [r7, #28]
 80020f8:	88bb      	ldrh	r3, [r7, #4]
 80020fa:	69fa      	ldr	r2, [r7, #28]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d8dd      	bhi.n	80020bc <ST7789H2_DrawBitmap+0x90>
  }
}
 8002100:	bf00      	nop
 8002102:	bf00      	nop
 8002104:	3720      	adds	r7, #32
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	20000078 	.word	0x20000078
 8002110:	200001a8 	.word	0x200001a8
 8002114:	2000007a 	.word	0x2000007a
 8002118:	200001aa 	.word	0x200001aa

0800211c <ST7789H2_DrawRGBImage>:
  * @param  Xsize: Image X size in the LCD
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  */
void ST7789H2_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 800211c:	b590      	push	{r4, r7, lr}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	4604      	mov	r4, r0
 8002124:	4608      	mov	r0, r1
 8002126:	4611      	mov	r1, r2
 8002128:	461a      	mov	r2, r3
 800212a:	4623      	mov	r3, r4
 800212c:	80fb      	strh	r3, [r7, #6]
 800212e:	4603      	mov	r3, r0
 8002130:	80bb      	strh	r3, [r7, #4]
 8002132:	460b      	mov	r3, r1
 8002134:	807b      	strh	r3, [r7, #2]
 8002136:	4613      	mov	r3, r2
 8002138:	803b      	strh	r3, [r7, #0]
  uint32_t posY;
  uint32_t nb_line = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	60bb      	str	r3, [r7, #8]

  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 800213e:	88bb      	ldrh	r3, [r7, #4]
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	e019      	b.n	8002178 <ST7789H2_DrawRGBImage+0x5c>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	b29a      	uxth	r2, r3
 8002148:	88fb      	ldrh	r3, [r7, #6]
 800214a:	4611      	mov	r1, r2
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fdff 	bl	8001d50 <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY, Xsize, (pdata + (nb_line * Xsize * 2)));
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	b299      	uxth	r1, r3
 8002156:	887b      	ldrh	r3, [r7, #2]
 8002158:	68ba      	ldr	r2, [r7, #8]
 800215a:	fb02 f303 	mul.w	r3, r2, r3
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	6a3a      	ldr	r2, [r7, #32]
 8002162:	4413      	add	r3, r2
 8002164:	887a      	ldrh	r2, [r7, #2]
 8002166:	88f8      	ldrh	r0, [r7, #6]
 8002168:	f000 f85c 	bl	8002224 <ST7789H2_DrawRGBHLine>
    nb_line++;
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	3301      	adds	r3, #1
 8002170:	60bb      	str	r3, [r7, #8]
  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	3301      	adds	r3, #1
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	88ba      	ldrh	r2, [r7, #4]
 800217a:	883b      	ldrh	r3, [r7, #0]
 800217c:	4413      	add	r3, r2
 800217e:	461a      	mov	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	4293      	cmp	r3, r2
 8002184:	d3de      	bcc.n	8002144 <ST7789H2_DrawRGBImage+0x28>
  }
}
 8002186:	bf00      	nop
 8002188:	bf00      	nop
 800218a:	3714      	adds	r7, #20
 800218c:	46bd      	mov	sp, r7
 800218e:	bd90      	pop	{r4, r7, pc}

08002190 <ST7789H2_ReadPixel_rgb888>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval Each RGB pixel color components in a structure
  */
static ST7789H2_Rgb888 ST7789H2_ReadPixel_rgb888(uint16_t Xpos, uint16_t Ypos)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	460a      	mov	r2, r1
 800219a:	80fb      	strh	r3, [r7, #6]
 800219c:	4613      	mov	r3, r2
 800219e:	80bb      	strh	r3, [r7, #4]
   * address 1 :    blue pixel 0    X  X  |     red pixel 1   X  X
   * address 2 :   green pixel 1    X  X  |    blue pixel 1   X  X
   */

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 80021a0:	88ba      	ldrh	r2, [r7, #4]
 80021a2:	88fb      	ldrh	r3, [r7, #6]
 80021a4:	4611      	mov	r1, r2
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7ff fdd2 	bl	8001d50 <ST7789H2_SetCursor>
  /* Prepare to read LCD RAM */
  ST7789H2_WriteReg(ST7789H2_READ_RAM, (uint8_t*)NULL, 0);   /* RAM read data command */
 80021ac:	2200      	movs	r2, #0
 80021ae:	2100      	movs	r1, #0
 80021b0:	202e      	movs	r0, #46	@ 0x2e
 80021b2:	f7ff fe54 	bl	8001e5e <ST7789H2_WriteReg>
  /* Dummy read */
  LCD_IO_ReadData();
 80021b6:	f000 f99b 	bl	80024f0 <LCD_IO_ReadData>
  /* Read first part of the RGB888 data */
  rgb888_part1 = LCD_IO_ReadData();
 80021ba:	f000 f999 	bl	80024f0 <LCD_IO_ReadData>
 80021be:	4603      	mov	r3, r0
 80021c0:	82fb      	strh	r3, [r7, #22]
  /* Read first part of the RGB888 data */
  rgb888_part2 = LCD_IO_ReadData();
 80021c2:	f000 f995 	bl	80024f0 <LCD_IO_ReadData>
 80021c6:	4603      	mov	r3, r0
 80021c8:	82bb      	strh	r3, [r7, #20]

  /* red component */
  rgb888.red   = (rgb888_part1 & 0xFC00) >> 8;
 80021ca:	8afb      	ldrh	r3, [r7, #22]
 80021cc:	121b      	asrs	r3, r3, #8
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	f023 0303 	bic.w	r3, r3, #3
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	733b      	strb	r3, [r7, #12]
  /* green component */
  rgb888.green = (rgb888_part1 & 0x00FC) >> 0;
 80021d8:	8afb      	ldrh	r3, [r7, #22]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	f023 0303 	bic.w	r3, r3, #3
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	737b      	strb	r3, [r7, #13]
  /* blue component */
  rgb888.blue  = (rgb888_part2 & 0xFC00) >> 8;
 80021e4:	8abb      	ldrh	r3, [r7, #20]
 80021e6:	121b      	asrs	r3, r3, #8
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	f023 0303 	bic.w	r3, r3, #3
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	73bb      	strb	r3, [r7, #14]

  return rgb888;
 80021f2:	f107 0310 	add.w	r3, r7, #16
 80021f6:	f107 020c 	add.w	r2, r7, #12
 80021fa:	6812      	ldr	r2, [r2, #0]
 80021fc:	4611      	mov	r1, r2
 80021fe:	8019      	strh	r1, [r3, #0]
 8002200:	3302      	adds	r3, #2
 8002202:	0c12      	lsrs	r2, r2, #16
 8002204:	701a      	strb	r2, [r3, #0]
 8002206:	2300      	movs	r3, #0
 8002208:	7c3a      	ldrb	r2, [r7, #16]
 800220a:	f362 0307 	bfi	r3, r2, #0, #8
 800220e:	7c7a      	ldrb	r2, [r7, #17]
 8002210:	f362 230f 	bfi	r3, r2, #8, #8
 8002214:	7cba      	ldrb	r2, [r7, #18]
 8002216:	f362 4317 	bfi	r3, r2, #16, #8
}
 800221a:	4618      	mov	r0, r3
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
	...

08002224 <ST7789H2_DrawRGBHLine>:
  * @param  Ypos: Image Y position in the LCD
  * @param  Xsize: Image X size in the LCD
  * @retval None
  */
static void ST7789H2_DrawRGBHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint8_t *pdata)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b088      	sub	sp, #32
 8002228:	af00      	add	r7, sp, #0
 800222a:	607b      	str	r3, [r7, #4]
 800222c:	4603      	mov	r3, r0
 800222e:	81fb      	strh	r3, [r7, #14]
 8002230:	460b      	mov	r3, r1
 8002232:	81bb      	strh	r3, [r7, #12]
 8002234:	4613      	mov	r3, r2
 8002236:	817b      	strh	r3, [r7, #10]
  uint32_t i = 0;
 8002238:	2300      	movs	r3, #0
 800223a:	61fb      	str	r3, [r7, #28]
  uint32_t posX;
  uint16_t *rgb565 = (uint16_t*)pdata;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	617b      	str	r3, [r7, #20]
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8002240:	2200      	movs	r2, #0
 8002242:	2100      	movs	r1, #0
 8002244:	202c      	movs	r0, #44	@ 0x2c
 8002246:	f7ff fe0a 	bl	8001e5e <ST7789H2_WriteReg>
  
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 800224a:	89fb      	ldrh	r3, [r7, #14]
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	e029      	b.n	80022a4 <ST7789H2_DrawRGBHLine+0x80>
  {
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 8002250:	4b1a      	ldr	r3, [pc, #104]	@ (80022bc <ST7789H2_DrawRGBHLine+0x98>)
 8002252:	881b      	ldrh	r3, [r3, #0]
 8002254:	461a      	mov	r2, r3
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	4293      	cmp	r3, r2
 800225a:	d320      	bcc.n	800229e <ST7789H2_DrawRGBHLine+0x7a>
 800225c:	4b18      	ldr	r3, [pc, #96]	@ (80022c0 <ST7789H2_DrawRGBHLine+0x9c>)
 800225e:	881b      	ldrh	r3, [r3, #0]
 8002260:	89ba      	ldrh	r2, [r7, #12]
 8002262:	429a      	cmp	r2, r3
 8002264:	d31b      	bcc.n	800229e <ST7789H2_DrawRGBHLine+0x7a>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8002266:	4b17      	ldr	r3, [pc, #92]	@ (80022c4 <ST7789H2_DrawRGBHLine+0xa0>)
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	461a      	mov	r2, r3
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	4293      	cmp	r3, r2
 8002270:	d815      	bhi.n	800229e <ST7789H2_DrawRGBHLine+0x7a>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8002272:	4b15      	ldr	r3, [pc, #84]	@ (80022c8 <ST7789H2_DrawRGBHLine+0xa4>)
 8002274:	881b      	ldrh	r3, [r3, #0]
 8002276:	89ba      	ldrh	r2, [r7, #12]
 8002278:	429a      	cmp	r2, r3
 800227a:	d810      	bhi.n	800229e <ST7789H2_DrawRGBHLine+0x7a>
    {
      if (posX != (Xsize + Xpos))     /* When writing last pixel when size is odd, the third part is not written */
 800227c:	897a      	ldrh	r2, [r7, #10]
 800227e:	89fb      	ldrh	r3, [r7, #14]
 8002280:	441a      	add	r2, r3
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	429a      	cmp	r2, r3
 8002286:	d007      	beq.n	8002298 <ST7789H2_DrawRGBHLine+0x74>
      {
        LCD_IO_WriteData(rgb565[i]);        
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	697a      	ldr	r2, [r7, #20]
 800228e:	4413      	add	r3, r2
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	4618      	mov	r0, r3
 8002294:	f000 f912 	bl	80024bc <LCD_IO_WriteData>
      }      
      i++;
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	3301      	adds	r3, #1
 800229c:	61fb      	str	r3, [r7, #28]
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 800229e:	69bb      	ldr	r3, [r7, #24]
 80022a0:	3301      	adds	r3, #1
 80022a2:	61bb      	str	r3, [r7, #24]
 80022a4:	897a      	ldrh	r2, [r7, #10]
 80022a6:	89fb      	ldrh	r3, [r7, #14]
 80022a8:	4413      	add	r3, r2
 80022aa:	461a      	mov	r2, r3
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d3ce      	bcc.n	8002250 <ST7789H2_DrawRGBHLine+0x2c>
    }
  }
}
 80022b2:	bf00      	nop
 80022b4:	bf00      	nop
 80022b6:	3720      	adds	r7, #32
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	200001a8 	.word	0x200001a8
 80022c0:	200001aa 	.word	0x200001aa
 80022c4:	20000078 	.word	0x20000078
 80022c8:	2000007a 	.word	0x2000007a

080022cc <FMC_BANK1_MspInit>:
/*************************** FMC Routines ************************************/
/**
  * @brief  Initializes FMC_BANK1 MSP.
  */
static void FMC_BANK1_MspInit(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b08a      	sub	sp, #40	@ 0x28
 80022d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;
    
  /* Enable FSMC clock */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80022d2:	2300      	movs	r3, #0
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	4b2e      	ldr	r3, [pc, #184]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 80022d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022da:	4a2d      	ldr	r2, [pc, #180]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 80022dc:	f043 0301 	orr.w	r3, r3, #1
 80022e0:	6393      	str	r3, [r2, #56]	@ 0x38
 80022e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 80022e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	613b      	str	r3, [r7, #16]
 80022ec:	693b      	ldr	r3, [r7, #16]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	4b27      	ldr	r3, [pc, #156]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	4a26      	ldr	r2, [pc, #152]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 80022f8:	f043 0308 	orr.w	r3, r3, #8
 80022fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fe:	4b24      	ldr	r3, [pc, #144]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	f003 0308 	and.w	r3, r3, #8
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	4b20      	ldr	r3, [pc, #128]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	4a1f      	ldr	r2, [pc, #124]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 8002314:	f043 0310 	orr.w	r3, r3, #16
 8002318:	6313      	str	r3, [r2, #48]	@ 0x30
 800231a:	4b1d      	ldr	r3, [pc, #116]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	f003 0310 	and.w	r3, r3, #16
 8002322:	60bb      	str	r3, [r7, #8]
 8002324:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	607b      	str	r3, [r7, #4]
 800232a:	4b19      	ldr	r3, [pc, #100]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	4a18      	ldr	r2, [pc, #96]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 8002330:	f043 0320 	orr.w	r3, r3, #32
 8002334:	6313      	str	r3, [r2, #48]	@ 0x30
 8002336:	4b16      	ldr	r3, [pc, #88]	@ (8002390 <FMC_BANK1_MspInit+0xc4>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233a:	f003 0320 	and.w	r3, r3, #32
 800233e:	607b      	str	r3, [r7, #4]
 8002340:	687b      	ldr	r3, [r7, #4]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002342:	2302      	movs	r3, #2
 8002344:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002346:	2301      	movs	r3, #1
 8002348:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800234a:	2303      	movs	r3, #3
 800234c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = GPIO_AF12_FSMC;
 800234e:	230c      	movs	r3, #12
 8002350:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* GPIOD configuration */ /* GPIO_PIN_7 is  FMC_NE1 */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 |\
 8002352:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8002356:	617b      	str	r3, [r7, #20]
                              GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_7;
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8002358:	f107 0314 	add.w	r3, r7, #20
 800235c:	4619      	mov	r1, r3
 800235e:	480d      	ldr	r0, [pc, #52]	@ (8002394 <FMC_BANK1_MspInit+0xc8>)
 8002360:	f000 fc2c 	bl	8002bbc <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 |\
 8002364:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8002368:	617b      	str	r3, [r7, #20]
                              GPIO_PIN_12 |GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800236a:	f107 0314 	add.w	r3, r7, #20
 800236e:	4619      	mov	r1, r3
 8002370:	4809      	ldr	r0, [pc, #36]	@ (8002398 <FMC_BANK1_MspInit+0xcc>)
 8002372:	f000 fc23 	bl	8002bbc <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 ;  
 8002376:	2301      	movs	r3, #1
 8002378:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800237a:	f107 0314 	add.w	r3, r7, #20
 800237e:	4619      	mov	r1, r3
 8002380:	4806      	ldr	r0, [pc, #24]	@ (800239c <FMC_BANK1_MspInit+0xd0>)
 8002382:	f000 fc1b 	bl	8002bbc <HAL_GPIO_Init>
}
 8002386:	bf00      	nop
 8002388:	3728      	adds	r7, #40	@ 0x28
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	40023800 	.word	0x40023800
 8002394:	40020c00 	.word	0x40020c00
 8002398:	40021000 	.word	0x40021000
 800239c:	40021400 	.word	0x40021400

080023a0 <FMC_BANK1_Init>:

/**
  * @brief  Initializes LCD IO.
  */ 
static void FMC_BANK1_Init(void) 
{  
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b0a2      	sub	sp, #136	@ 0x88
 80023a4:	af00      	add	r7, sp, #0
  FMC_NORSRAM_TimingTypeDef sram_timing;
  FMC_NORSRAM_TimingTypeDef sram_timing_write;

  /*** Configure the SRAM Bank 1 ***/
  /* Configure IPs */
  hsram.Instance  = FSMC_NORSRAM_DEVICE;
 80023a6:	f04f 4320 	mov.w	r3, #2684354560	@ 0xa0000000
 80023aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  hsram.Extended  = FSMC_NORSRAM_EXTENDED_DEVICE;
 80023ac:	4b27      	ldr	r3, [pc, #156]	@ (800244c <FMC_BANK1_Init+0xac>)
 80023ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* Timing for READING */
  sram_timing.AddressSetupTime      = 9;
 80023b0:	2309      	movs	r3, #9
 80023b2:	61fb      	str	r3, [r7, #28]
  sram_timing.AddressHoldTime       = 1;
 80023b4:	2301      	movs	r3, #1
 80023b6:	623b      	str	r3, [r7, #32]
  sram_timing.DataSetupTime         = 36;
 80023b8:	2324      	movs	r3, #36	@ 0x24
 80023ba:	627b      	str	r3, [r7, #36]	@ 0x24
  sram_timing.BusTurnAroundDuration = 1;
 80023bc:	2301      	movs	r3, #1
 80023be:	62bb      	str	r3, [r7, #40]	@ 0x28
  sram_timing.CLKDivision           = 2;
 80023c0:	2302      	movs	r3, #2
 80023c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sram_timing.DataLatency           = 2;
 80023c4:	2302      	movs	r3, #2
 80023c6:	633b      	str	r3, [r7, #48]	@ 0x30
  sram_timing.AccessMode            = FSMC_ACCESS_MODE_A;
 80023c8:	2300      	movs	r3, #0
 80023ca:	637b      	str	r3, [r7, #52]	@ 0x34
  
  /* Timing for WRITING*/
  sram_timing_write.AddressSetupTime      = 1;
 80023cc:	2301      	movs	r3, #1
 80023ce:	603b      	str	r3, [r7, #0]
  sram_timing_write.AddressHoldTime       = 1;
 80023d0:	2301      	movs	r3, #1
 80023d2:	607b      	str	r3, [r7, #4]
  sram_timing_write.DataSetupTime         = 7;
 80023d4:	2307      	movs	r3, #7
 80023d6:	60bb      	str	r3, [r7, #8]
  sram_timing_write.BusTurnAroundDuration = 0;
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]
  sram_timing_write.CLKDivision           = 2;
 80023dc:	2302      	movs	r3, #2
 80023de:	613b      	str	r3, [r7, #16]
  sram_timing_write.DataLatency           = 2;
 80023e0:	2302      	movs	r3, #2
 80023e2:	617b      	str	r3, [r7, #20]
  sram_timing_write.AccessMode            = FSMC_ACCESS_MODE_A;
 80023e4:	2300      	movs	r3, #0
 80023e6:	61bb      	str	r3, [r7, #24]
  
  hsram.Init.NSBank             = FSMC_NORSRAM_BANK1;
 80023e8:	2300      	movs	r3, #0
 80023ea:	643b      	str	r3, [r7, #64]	@ 0x40
  hsram.Init.DataAddressMux     = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80023ec:	2300      	movs	r3, #0
 80023ee:	647b      	str	r3, [r7, #68]	@ 0x44
  hsram.Init.MemoryType         = FSMC_MEMORY_TYPE_SRAM;
 80023f0:	2300      	movs	r3, #0
 80023f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  hsram.Init.MemoryDataWidth    = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80023f4:	2310      	movs	r3, #16
 80023f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  hsram.Init.BurstAccessMode    = FSMC_BURST_ACCESS_MODE_DISABLE;
 80023f8:	2300      	movs	r3, #0
 80023fa:	653b      	str	r3, [r7, #80]	@ 0x50
  hsram.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80023fc:	2300      	movs	r3, #0
 80023fe:	657b      	str	r3, [r7, #84]	@ 0x54
  hsram.Init.WrapMode           = FSMC_WRAP_MODE_DISABLE;
 8002400:	2300      	movs	r3, #0
 8002402:	65bb      	str	r3, [r7, #88]	@ 0x58
  hsram.Init.WaitSignalActive   = FSMC_WAIT_TIMING_BEFORE_WS;
 8002404:	2300      	movs	r3, #0
 8002406:	65fb      	str	r3, [r7, #92]	@ 0x5c
  hsram.Init.WriteOperation     = FSMC_WRITE_OPERATION_ENABLE;
 8002408:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800240c:	663b      	str	r3, [r7, #96]	@ 0x60
  hsram.Init.WaitSignal         = FSMC_WAIT_SIGNAL_DISABLE;
 800240e:	2300      	movs	r3, #0
 8002410:	667b      	str	r3, [r7, #100]	@ 0x64
  hsram.Init.ExtendedMode       = FSMC_EXTENDED_MODE_ENABLE;
 8002412:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002416:	66bb      	str	r3, [r7, #104]	@ 0x68
  hsram.Init.AsynchronousWait   = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002418:	2300      	movs	r3, #0
 800241a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  hsram.Init.WriteBurst         = FSMC_WRITE_BURST_DISABLE;
 800241c:	2300      	movs	r3, #0
 800241e:	673b      	str	r3, [r7, #112]	@ 0x70
  hsram.Init.WriteFifo          = FSMC_WRITE_FIFO_DISABLE;
 8002420:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002424:	67bb      	str	r3, [r7, #120]	@ 0x78
  hsram.Init.PageSize           = FSMC_PAGE_SIZE_NONE;
 8002426:	2300      	movs	r3, #0
 8002428:	67fb      	str	r3, [r7, #124]	@ 0x7c
  hsram.Init.ContinuousClock    = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 800242a:	2300      	movs	r3, #0
 800242c:	677b      	str	r3, [r7, #116]	@ 0x74
  
  /* Initialize the SRAM controller */
  FMC_BANK1_MspInit();
 800242e:	f7ff ff4d 	bl	80022cc <FMC_BANK1_MspInit>
  HAL_SRAM_Init(&hsram, &sram_timing, &sram_timing_write);
 8002432:	463a      	mov	r2, r7
 8002434:	f107 011c 	add.w	r1, r7, #28
 8002438:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800243c:	4618      	mov	r0, r3
 800243e:	f003 fffd 	bl	800643c <HAL_SRAM_Init>
}
 8002442:	bf00      	nop
 8002444:	3788      	adds	r7, #136	@ 0x88
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	a0000104 	.word	0xa0000104

08002450 <FMC_BANK1_WriteData>:
/**
  * @brief  Writes register value.
  * @param  Data: Data to be written 
  */
static void FMC_BANK1_WriteData(uint16_t Data) 
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	4603      	mov	r3, r0
 8002458:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  FMC_BANK1->RAM = Data;
 800245a:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 800245e:	88fb      	ldrh	r3, [r7, #6]
 8002460:	8053      	strh	r3, [r2, #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002462:	f3bf 8f4f 	dsb	sy
}
 8002466:	bf00      	nop
  __DSB();
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <FMC_BANK1_WriteReg>:
/**
  * @brief  Writes register address.
  * @param  Reg: Register to be written
  */
static void FMC_BANK1_WriteReg(uint8_t Reg) 
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then write register */
  FMC_BANK1->REG = Reg;
 800247e:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8002482:	79fa      	ldrb	r2, [r7, #7]
 8002484:	b292      	uxth	r2, r2
 8002486:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002488:	f3bf 8f4f 	dsb	sy
}
 800248c:	bf00      	nop
  __DSB();
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <FMC_BANK1_ReadData>:
/**
  * @brief  Reads register value.
  * @retval Read value
  */
static uint16_t FMC_BANK1_ReadData(void) 
{
 800249a:	b480      	push	{r7}
 800249c:	af00      	add	r7, sp, #0
  return FMC_BANK1->RAM;
 800249e:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 80024a2:	885b      	ldrh	r3, [r3, #2]
 80024a4:	b29b      	uxth	r3, r3
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <LCD_IO_Init>:

/**
  * @brief  Initializes LCD low level.
  */
void LCD_IO_Init(void) 
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  FMC_BANK1_Init();
 80024b4:	f7ff ff74 	bl	80023a0 <FMC_BANK1_Init>
}
 80024b8:	bf00      	nop
 80024ba:	bd80      	pop	{r7, pc}

080024bc <LCD_IO_WriteData>:
/**
  * @brief  Writes data on LCD data register.
  * @param  RegValue: Data to be written
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  FMC_BANK1_WriteData(RegValue);
 80024c6:	88fb      	ldrh	r3, [r7, #6]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7ff ffc1 	bl	8002450 <FMC_BANK1_WriteData>
}
 80024ce:	bf00      	nop
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <LCD_IO_WriteReg>:
/**
  * @brief  Writes register on LCD register.
  * @param  Reg: Register to be written
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b082      	sub	sp, #8
 80024da:	af00      	add	r7, sp, #0
 80024dc:	4603      	mov	r3, r0
 80024de:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then Write Reg */
  FMC_BANK1_WriteReg(Reg);
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff ffc6 	bl	8002474 <FMC_BANK1_WriteReg>
}
 80024e8:	bf00      	nop
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <LCD_IO_ReadData>:
/**
  * @brief  Reads data from LCD data register.
  * @retval Read data.
  */
uint16_t LCD_IO_ReadData(void) 
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  return FMC_BANK1_ReadData();
 80024f4:	f7ff ffd1 	bl	800249a <FMC_BANK1_ReadData>
 80024f8:	4603      	mov	r3, r0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	bd80      	pop	{r7, pc}

080024fe <LCD_IO_Delay>:
/**
  * @brief  LCD delay
  * @param  Delay: Delay in ms
  */
void LCD_IO_Delay(uint32_t Delay)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 fa4e 	bl	80029a8 <HAL_Delay>
}
 800250c:	bf00      	nop
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
 return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8002518:	2001      	movs	r0, #1
 800251a:	f000 f803 	bl	8002524 <BSP_LCD_InitEx>
 800251e:	4603      	mov	r3, r0
}
 8002520:	4618      	mov	r0, r3
 8002522:	bd80      	pop	{r7, pc}

08002524 <BSP_LCD_InitEx>:
  * @brief  Initializes the LCD with a given orientation.
  * @param  orientation: LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(uint32_t orientation)
{ 
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint8_t ret = LCD_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	73fb      	strb	r3, [r7, #15]

  /* Default value for draw propriety */
  DrawProp.BackColor = 0xFFFF;
 8002530:	4b37      	ldr	r3, [pc, #220]	@ (8002610 <BSP_LCD_InitEx+0xec>)
 8002532:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002536:	605a      	str	r2, [r3, #4]
  DrawProp.pFont     = &Font24;
 8002538:	4b35      	ldr	r3, [pc, #212]	@ (8002610 <BSP_LCD_InitEx+0xec>)
 800253a:	4a36      	ldr	r2, [pc, #216]	@ (8002614 <BSP_LCD_InitEx+0xf0>)
 800253c:	609a      	str	r2, [r3, #8]
  DrawProp.TextColor = 0x0000;
 800253e:	4b34      	ldr	r3, [pc, #208]	@ (8002610 <BSP_LCD_InitEx+0xec>)
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
  
  /* Initialize LCD special pins GPIOs */
  BSP_LCD_MspInit();
 8002544:	f000 f962 	bl	800280c <BSP_LCD_MspInit>
  
  /* Backlight control signal assertion */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002548:	2201      	movs	r2, #1
 800254a:	2120      	movs	r1, #32
 800254c:	4832      	ldr	r0, [pc, #200]	@ (8002618 <BSP_LCD_InitEx+0xf4>)
 800254e:	f000 fcc9 	bl	8002ee4 <HAL_GPIO_WritePin>
  
  /* Apply hardware reset according to procedure indicated in FRD154BP2901 documentation */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_RESET);
 8002552:	2200      	movs	r2, #0
 8002554:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002558:	4830      	ldr	r0, [pc, #192]	@ (800261c <BSP_LCD_InitEx+0xf8>)
 800255a:	f000 fcc3 	bl	8002ee4 <HAL_GPIO_WritePin>
  HAL_Delay(5);   /* Reset signal asserted during 5ms  */
 800255e:	2005      	movs	r0, #5
 8002560:	f000 fa22 	bl	80029a8 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_SET);
 8002564:	2201      	movs	r2, #1
 8002566:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800256a:	482c      	ldr	r0, [pc, #176]	@ (800261c <BSP_LCD_InitEx+0xf8>)
 800256c:	f000 fcba 	bl	8002ee4 <HAL_GPIO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 8002570:	200a      	movs	r0, #10
 8002572:	f000 fa19 	bl	80029a8 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_RESET);
 8002576:	2200      	movs	r2, #0
 8002578:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800257c:	4827      	ldr	r0, [pc, #156]	@ (800261c <BSP_LCD_InitEx+0xf8>)
 800257e:	f000 fcb1 	bl	8002ee4 <HAL_GPIO_WritePin>
  HAL_Delay(20);  /* Reset signal asserted during 20ms */
 8002582:	2014      	movs	r0, #20
 8002584:	f000 fa10 	bl	80029a8 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_SET);
 8002588:	2201      	movs	r2, #1
 800258a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800258e:	4823      	ldr	r0, [pc, #140]	@ (800261c <BSP_LCD_InitEx+0xf8>)
 8002590:	f000 fca8 	bl	8002ee4 <HAL_GPIO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 8002594:	200a      	movs	r0, #10
 8002596:	f000 fa07 	bl	80029a8 <HAL_Delay>
  
  if(ST7789H2_drv.ReadID() == ST7789H2_ID)
 800259a:	4b21      	ldr	r3, [pc, #132]	@ (8002620 <BSP_LCD_InitEx+0xfc>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	4798      	blx	r3
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b85      	cmp	r3, #133	@ 0x85
 80025a4:	d119      	bne.n	80025da <BSP_LCD_InitEx+0xb6>
  {    
    LcdDrv = &ST7789H2_drv;
 80025a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002624 <BSP_LCD_InitEx+0x100>)
 80025a8:	4a1d      	ldr	r2, [pc, #116]	@ (8002620 <BSP_LCD_InitEx+0xfc>)
 80025aa:	601a      	str	r2, [r3, #0]
    
    /* LCD Init */   
    LcdDrv->Init();
 80025ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002624 <BSP_LCD_InitEx+0x100>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4798      	blx	r3
    
    if(orientation == LCD_ORIENTATION_PORTRAIT)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d103      	bne.n	80025c2 <BSP_LCD_InitEx+0x9e>
    {
      ST7789H2_SetOrientation(ST7789H2_ORIENTATION_PORTRAIT); 
 80025ba:	2000      	movs	r0, #0
 80025bc:	f7ff fb4e 	bl	8001c5c <ST7789H2_SetOrientation>
 80025c0:	e005      	b.n	80025ce <BSP_LCD_InitEx+0xaa>
    }
    else if(orientation == LCD_ORIENTATION_LANDSCAPE_ROT180)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d102      	bne.n	80025ce <BSP_LCD_InitEx+0xaa>
    {
      ST7789H2_SetOrientation(ST7789H2_ORIENTATION_LANDSCAPE_ROT180);
 80025c8:	2002      	movs	r0, #2
 80025ca:	f7ff fb47 	bl	8001c5c <ST7789H2_SetOrientation>
    {
      /* Default landscape orientation is selected */
    }

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80025ce:	4816      	ldr	r0, [pc, #88]	@ (8002628 <BSP_LCD_InitEx+0x104>)
 80025d0:	f000 f856 	bl	8002680 <BSP_LCD_SetFont>
    
    ret = LCD_OK;   
 80025d4:	2300      	movs	r3, #0
 80025d6:	73fb      	strb	r3, [r7, #15]
 80025d8:	e014      	b.n	8002604 <BSP_LCD_InitEx+0xe0>
  }
  else if(ls016b8uy_drv.ReadID() == LS016B8UY_ID)
 80025da:	4b14      	ldr	r3, [pc, #80]	@ (800262c <BSP_LCD_InitEx+0x108>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	4798      	blx	r3
 80025e0:	4603      	mov	r3, r0
 80025e2:	461a      	mov	r2, r3
 80025e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d10b      	bne.n	8002604 <BSP_LCD_InitEx+0xe0>
  {
    LcdDrv = &ls016b8uy_drv;
 80025ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002624 <BSP_LCD_InitEx+0x100>)
 80025ee:	4a0f      	ldr	r2, [pc, #60]	@ (800262c <BSP_LCD_InitEx+0x108>)
 80025f0:	601a      	str	r2, [r3, #0]
    
    /* LCD Init */   
    LcdDrv->Init();
 80025f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002624 <BSP_LCD_InitEx+0x100>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4798      	blx	r3
    
    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80025fa:	480b      	ldr	r0, [pc, #44]	@ (8002628 <BSP_LCD_InitEx+0x104>)
 80025fc:	f000 f840 	bl	8002680 <BSP_LCD_SetFont>
    
    ret = LCD_OK;
 8002600:	2300      	movs	r3, #0
 8002602:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8002604:	7bfb      	ldrb	r3, [r7, #15]
}
 8002606:	4618      	mov	r0, r3
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	200001ac 	.word	0x200001ac
 8002614:	2000007c 	.word	0x2000007c
 8002618:	40021400 	.word	0x40021400
 800261c:	40020c00 	.word	0x40020c00
 8002620:	20000040 	.word	0x20000040
 8002624:	200001b8 	.word	0x200001b8
 8002628:	20000084 	.word	0x20000084
 800262c:	20000004 	.word	0x20000004

08002630 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.   
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  return(LcdDrv->GetLcdPixelWidth());
 8002634:	4b03      	ldr	r3, [pc, #12]	@ (8002644 <BSP_LCD_GetXSize+0x14>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800263a:	4798      	blx	r3
 800263c:	4603      	mov	r3, r0
}
 800263e:	4618      	mov	r0, r3
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	200001b8 	.word	0x200001b8

08002648 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  return(LcdDrv->GetLcdPixelHeight());
 800264c:	4b03      	ldr	r3, [pc, #12]	@ (800265c <BSP_LCD_GetYSize+0x14>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002652:	4798      	blx	r3
 8002654:	4603      	mov	r3, r0
}
 8002656:	4618      	mov	r0, r3
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	200001b8 	.word	0x200001b8

08002660 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code RGB(5-6-5)
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 800266a:	88fb      	ldrh	r3, [r7, #6]
 800266c:	4a03      	ldr	r2, [pc, #12]	@ (800267c <BSP_LCD_SetTextColor+0x1c>)
 800266e:	6013      	str	r3, [r2, #0]
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	200001ac 	.word	0x200001ac

08002680 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = fonts;
 8002688:	4a04      	ldr	r2, [pc, #16]	@ (800269c <BSP_LCD_SetFont+0x1c>)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6093      	str	r3, [r2, #8]
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	200001ac 	.word	0x200001ac

080026a0 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint16_t Color)
{ 
 80026a0:	b590      	push	{r4, r7, lr}
 80026a2:	b087      	sub	sp, #28
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
  uint32_t y_size = 0;
 80026ae:	2300      	movs	r3, #0
 80026b0:	613b      	str	r3, [r7, #16]
  uint32_t color_backup = DrawProp.TextColor; 
 80026b2:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <BSP_LCD_Clear+0x68>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	60fb      	str	r3, [r7, #12]

  DrawProp.TextColor = Color;
 80026b8:	88fb      	ldrh	r3, [r7, #6]
 80026ba:	4a13      	ldr	r2, [pc, #76]	@ (8002708 <BSP_LCD_Clear+0x68>)
 80026bc:	6013      	str	r3, [r2, #0]
  y_size =  BSP_LCD_GetYSize();
 80026be:	f7ff ffc3 	bl	8002648 <BSP_LCD_GetYSize>
 80026c2:	6138      	str	r0, [r7, #16]
  
  for(counter = 0; counter < y_size; counter++)
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
 80026c8:	e00d      	b.n	80026e6 <BSP_LCD_Clear+0x46>
  {
    BSP_LCD_DrawHLine(0, counter, BSP_LCD_GetXSize());
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	b29c      	uxth	r4, r3
 80026ce:	f7ff ffaf 	bl	8002630 <BSP_LCD_GetXSize>
 80026d2:	4603      	mov	r3, r0
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	461a      	mov	r2, r3
 80026d8:	4621      	mov	r1, r4
 80026da:	2000      	movs	r0, #0
 80026dc:	f000 f832 	bl	8002744 <BSP_LCD_DrawHLine>
  for(counter = 0; counter < y_size; counter++)
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	3301      	adds	r3, #1
 80026e4:	617b      	str	r3, [r7, #20]
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d3ed      	bcc.n	80026ca <BSP_LCD_Clear+0x2a>
  }
  DrawProp.TextColor = color_backup; 
 80026ee:	4a06      	ldr	r2, [pc, #24]	@ (8002708 <BSP_LCD_Clear+0x68>)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6013      	str	r3, [r2, #0]
  BSP_LCD_SetTextColor(DrawProp.TextColor);
 80026f4:	4b04      	ldr	r3, [pc, #16]	@ (8002708 <BSP_LCD_Clear+0x68>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff ffb0 	bl	8002660 <BSP_LCD_SetTextColor>
}
 8002700:	bf00      	nop
 8002702:	371c      	adds	r7, #28
 8002704:	46bd      	mov	sp, r7
 8002706:	bd90      	pop	{r4, r7, pc}
 8002708:	200001ac 	.word	0x200001ac

0800270c <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position 
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	4603      	mov	r3, r0
 8002714:	80fb      	strh	r3, [r7, #6]
 8002716:	460b      	mov	r3, r1
 8002718:	80bb      	strh	r3, [r7, #4]
 800271a:	4613      	mov	r3, r2
 800271c:	807b      	strh	r3, [r7, #2]
  if(LcdDrv->WritePixel != NULL)
 800271e:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <BSP_LCD_DrawPixel+0x34>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d006      	beq.n	8002736 <BSP_LCD_DrawPixel+0x2a>
  {
    LcdDrv->WritePixel(Xpos, Ypos, RGB_Code);
 8002728:	4b05      	ldr	r3, [pc, #20]	@ (8002740 <BSP_LCD_DrawPixel+0x34>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	887a      	ldrh	r2, [r7, #2]
 8002730:	88b9      	ldrh	r1, [r7, #4]
 8002732:	88f8      	ldrh	r0, [r7, #6]
 8002734:	4798      	blx	r3
  }
}
 8002736:	bf00      	nop
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	200001b8 	.word	0x200001b8

08002744 <BSP_LCD_DrawHLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002744:	b590      	push	{r4, r7, lr}
 8002746:	b085      	sub	sp, #20
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	80fb      	strh	r3, [r7, #6]
 800274e:	460b      	mov	r3, r1
 8002750:	80bb      	strh	r3, [r7, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 8002756:	2300      	movs	r3, #0
 8002758:	60fb      	str	r3, [r7, #12]
  
  if(LcdDrv->DrawHLine != NULL)
 800275a:	4b15      	ldr	r3, [pc, #84]	@ (80027b0 <BSP_LCD_DrawHLine+0x6c>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00a      	beq.n	800277a <BSP_LCD_DrawHLine+0x36>
  {
    LcdDrv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 8002764:	4b12      	ldr	r3, [pc, #72]	@ (80027b0 <BSP_LCD_DrawHLine+0x6c>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6a1c      	ldr	r4, [r3, #32]
 800276a:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <BSP_LCD_DrawHLine+0x70>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	b298      	uxth	r0, r3
 8002770:	887b      	ldrh	r3, [r7, #2]
 8002772:	88ba      	ldrh	r2, [r7, #4]
 8002774:	88f9      	ldrh	r1, [r7, #6]
 8002776:	47a0      	blx	r4
    for(index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
    }
  }
}
 8002778:	e015      	b.n	80027a6 <BSP_LCD_DrawHLine+0x62>
    for(index = 0; index < Length; index++)
 800277a:	2300      	movs	r3, #0
 800277c:	60fb      	str	r3, [r7, #12]
 800277e:	e00e      	b.n	800279e <BSP_LCD_DrawHLine+0x5a>
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	b29a      	uxth	r2, r3
 8002784:	88fb      	ldrh	r3, [r7, #6]
 8002786:	4413      	add	r3, r2
 8002788:	b29b      	uxth	r3, r3
 800278a:	4a0a      	ldr	r2, [pc, #40]	@ (80027b4 <BSP_LCD_DrawHLine+0x70>)
 800278c:	6812      	ldr	r2, [r2, #0]
 800278e:	b292      	uxth	r2, r2
 8002790:	88b9      	ldrh	r1, [r7, #4]
 8002792:	4618      	mov	r0, r3
 8002794:	f7ff ffba 	bl	800270c <BSP_LCD_DrawPixel>
    for(index = 0; index < Length; index++)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	3301      	adds	r3, #1
 800279c:	60fb      	str	r3, [r7, #12]
 800279e:	887b      	ldrh	r3, [r7, #2]
 80027a0:	68fa      	ldr	r2, [r7, #12]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d3ec      	bcc.n	8002780 <BSP_LCD_DrawHLine+0x3c>
}
 80027a6:	bf00      	nop
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd90      	pop	{r4, r7, pc}
 80027ae:	bf00      	nop
 80027b0:	200001b8 	.word	0x200001b8
 80027b4:	200001ac 	.word	0x200001ac

080027b8 <BSP_LCD_FillRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80027b8:	b590      	push	{r4, r7, lr}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	4604      	mov	r4, r0
 80027c0:	4608      	mov	r0, r1
 80027c2:	4611      	mov	r1, r2
 80027c4:	461a      	mov	r2, r3
 80027c6:	4623      	mov	r3, r4
 80027c8:	80fb      	strh	r3, [r7, #6]
 80027ca:	4603      	mov	r3, r0
 80027cc:	80bb      	strh	r3, [r7, #4]
 80027ce:	460b      	mov	r3, r1
 80027d0:	807b      	strh	r3, [r7, #2]
 80027d2:	4613      	mov	r3, r2
 80027d4:	803b      	strh	r3, [r7, #0]
  BSP_LCD_SetTextColor(DrawProp.TextColor);
 80027d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002808 <BSP_LCD_FillRect+0x50>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	b29b      	uxth	r3, r3
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff ff3f 	bl	8002660 <BSP_LCD_SetTextColor>
  do
  {
    BSP_LCD_DrawHLine(Xpos, Ypos++, Width);    
 80027e2:	88bb      	ldrh	r3, [r7, #4]
 80027e4:	1c5a      	adds	r2, r3, #1
 80027e6:	80ba      	strh	r2, [r7, #4]
 80027e8:	887a      	ldrh	r2, [r7, #2]
 80027ea:	88f8      	ldrh	r0, [r7, #6]
 80027ec:	4619      	mov	r1, r3
 80027ee:	f7ff ffa9 	bl	8002744 <BSP_LCD_DrawHLine>
  }
  while(Height--);
 80027f2:	883b      	ldrh	r3, [r7, #0]
 80027f4:	1e5a      	subs	r2, r3, #1
 80027f6:	803a      	strh	r2, [r7, #0]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1f2      	bne.n	80027e2 <BSP_LCD_FillRect+0x2a>
}
 80027fc:	bf00      	nop
 80027fe:	bf00      	nop
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	bd90      	pop	{r4, r7, pc}
 8002806:	bf00      	nop
 8002808:	200001ac 	.word	0x200001ac

0800280c <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LCD GPIO special pins MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b088      	sub	sp, #32
 8002810:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIOs clock */
  LCD_RESET_GPIO_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	60bb      	str	r3, [r7, #8]
 8002816:	4b27      	ldr	r3, [pc, #156]	@ (80028b4 <BSP_LCD_MspInit+0xa8>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	4a26      	ldr	r2, [pc, #152]	@ (80028b4 <BSP_LCD_MspInit+0xa8>)
 800281c:	f043 0308 	orr.w	r3, r3, #8
 8002820:	6313      	str	r3, [r2, #48]	@ 0x30
 8002822:	4b24      	ldr	r3, [pc, #144]	@ (80028b4 <BSP_LCD_MspInit+0xa8>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	f003 0308 	and.w	r3, r3, #8
 800282a:	60bb      	str	r3, [r7, #8]
 800282c:	68bb      	ldr	r3, [r7, #8]
  LCD_TE_GPIO_CLK_ENABLE();
 800282e:	2300      	movs	r3, #0
 8002830:	607b      	str	r3, [r7, #4]
 8002832:	4b20      	ldr	r3, [pc, #128]	@ (80028b4 <BSP_LCD_MspInit+0xa8>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002836:	4a1f      	ldr	r2, [pc, #124]	@ (80028b4 <BSP_LCD_MspInit+0xa8>)
 8002838:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800283c:	6313      	str	r3, [r2, #48]	@ 0x30
 800283e:	4b1d      	ldr	r3, [pc, #116]	@ (80028b4 <BSP_LCD_MspInit+0xa8>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002846:	607b      	str	r3, [r7, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	603b      	str	r3, [r7, #0]
 800284e:	4b19      	ldr	r3, [pc, #100]	@ (80028b4 <BSP_LCD_MspInit+0xa8>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002852:	4a18      	ldr	r2, [pc, #96]	@ (80028b4 <BSP_LCD_MspInit+0xa8>)
 8002854:	f043 0320 	orr.w	r3, r3, #32
 8002858:	6313      	str	r3, [r2, #48]	@ 0x30
 800285a:	4b16      	ldr	r3, [pc, #88]	@ (80028b4 <BSP_LCD_MspInit+0xa8>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285e:	f003 0320 	and.w	r3, r3, #32
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	683b      	ldr	r3, [r7, #0]

  /* LCD_RESET GPIO configuration */
  gpio_init_structure.Pin       = LCD_RESET_PIN;     /* LCD_RESET pin has to be manually controlled */
 8002866:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800286a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800286c:	2300      	movs	r3, #0
 800286e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8002870:	2302      	movs	r3, #2
 8002872:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002874:	2301      	movs	r3, #1
 8002876:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT, &gpio_init_structure);
 8002878:	f107 030c 	add.w	r3, r7, #12
 800287c:	4619      	mov	r1, r3
 800287e:	480e      	ldr	r0, [pc, #56]	@ (80028b8 <BSP_LCD_MspInit+0xac>)
 8002880:	f000 f99c 	bl	8002bbc <HAL_GPIO_Init>

  /* LCD_TE GPIO configuration */
  gpio_init_structure.Pin       = LCD_TE_PIN;        /* LCD_TE pin has to be manually managed */
 8002884:	2310      	movs	r3, #16
 8002886:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 8002888:	2300      	movs	r3, #0
 800288a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_TE_GPIO_PORT, &gpio_init_structure);
 800288c:	f107 030c 	add.w	r3, r7, #12
 8002890:	4619      	mov	r1, r3
 8002892:	480a      	ldr	r0, [pc, #40]	@ (80028bc <BSP_LCD_MspInit+0xb0>)
 8002894:	f000 f992 	bl	8002bbc <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;   /* LCD_BL_CTRL pin has to be manually controlled */
 8002898:	2320      	movs	r3, #32
 800289a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800289c:	2301      	movs	r3, #1
 800289e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80028a0:	f107 030c 	add.w	r3, r7, #12
 80028a4:	4619      	mov	r1, r3
 80028a6:	4806      	ldr	r0, [pc, #24]	@ (80028c0 <BSP_LCD_MspInit+0xb4>)
 80028a8:	f000 f988 	bl	8002bbc <HAL_GPIO_Init>
}
 80028ac:	bf00      	nop
 80028ae:	3720      	adds	r7, #32
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40023800 	.word	0x40023800
 80028b8:	40020c00 	.word	0x40020c00
 80028bc:	40021800 	.word	0x40021800
 80028c0:	40021400 	.word	0x40021400

080028c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002904 <HAL_Init+0x40>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002904 <HAL_Init+0x40>)
 80028ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002904 <HAL_Init+0x40>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002904 <HAL_Init+0x40>)
 80028da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028e0:	4b08      	ldr	r3, [pc, #32]	@ (8002904 <HAL_Init+0x40>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a07      	ldr	r2, [pc, #28]	@ (8002904 <HAL_Init+0x40>)
 80028e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028ec:	2003      	movs	r0, #3
 80028ee:	f000 f931 	bl	8002b54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028f2:	2000      	movs	r0, #0
 80028f4:	f000 f808 	bl	8002908 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028f8:	f7fe f8b2 	bl	8000a60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	40023c00 	.word	0x40023c00

08002908 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002910:	4b12      	ldr	r3, [pc, #72]	@ (800295c <HAL_InitTick+0x54>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4b12      	ldr	r3, [pc, #72]	@ (8002960 <HAL_InitTick+0x58>)
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	4619      	mov	r1, r3
 800291a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800291e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002922:	fbb2 f3f3 	udiv	r3, r2, r3
 8002926:	4618      	mov	r0, r3
 8002928:	f000 f93b 	bl	8002ba2 <HAL_SYSTICK_Config>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e00e      	b.n	8002954 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2b0f      	cmp	r3, #15
 800293a:	d80a      	bhi.n	8002952 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800293c:	2200      	movs	r2, #0
 800293e:	6879      	ldr	r1, [r7, #4]
 8002940:	f04f 30ff 	mov.w	r0, #4294967295
 8002944:	f000 f911 	bl	8002b6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002948:	4a06      	ldr	r2, [pc, #24]	@ (8002964 <HAL_InitTick+0x5c>)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	e000      	b.n	8002954 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
}
 8002954:	4618      	mov	r0, r3
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	20000000 	.word	0x20000000
 8002960:	20000090 	.word	0x20000090
 8002964:	2000008c 	.word	0x2000008c

08002968 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800296c:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <HAL_IncTick+0x20>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	461a      	mov	r2, r3
 8002972:	4b06      	ldr	r3, [pc, #24]	@ (800298c <HAL_IncTick+0x24>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4413      	add	r3, r2
 8002978:	4a04      	ldr	r2, [pc, #16]	@ (800298c <HAL_IncTick+0x24>)
 800297a:	6013      	str	r3, [r2, #0]
}
 800297c:	bf00      	nop
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	20000090 	.word	0x20000090
 800298c:	200001bc 	.word	0x200001bc

08002990 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  return uwTick;
 8002994:	4b03      	ldr	r3, [pc, #12]	@ (80029a4 <HAL_GetTick+0x14>)
 8002996:	681b      	ldr	r3, [r3, #0]
}
 8002998:	4618      	mov	r0, r3
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	200001bc 	.word	0x200001bc

080029a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029b0:	f7ff ffee 	bl	8002990 <HAL_GetTick>
 80029b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c0:	d005      	beq.n	80029ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029c2:	4b0a      	ldr	r3, [pc, #40]	@ (80029ec <HAL_Delay+0x44>)
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	461a      	mov	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4413      	add	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029ce:	bf00      	nop
 80029d0:	f7ff ffde 	bl	8002990 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	68fa      	ldr	r2, [r7, #12]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d8f7      	bhi.n	80029d0 <HAL_Delay+0x28>
  {
  }
}
 80029e0:	bf00      	nop
 80029e2:	bf00      	nop
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	20000090 	.word	0x20000090

080029f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f003 0307 	and.w	r3, r3, #7
 80029fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a00:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <__NVIC_SetPriorityGrouping+0x44>)
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a06:	68ba      	ldr	r2, [r7, #8]
 8002a08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a22:	4a04      	ldr	r2, [pc, #16]	@ (8002a34 <__NVIC_SetPriorityGrouping+0x44>)
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	60d3      	str	r3, [r2, #12]
}
 8002a28:	bf00      	nop
 8002a2a:	3714      	adds	r7, #20
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	e000ed00 	.word	0xe000ed00

08002a38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a3c:	4b04      	ldr	r3, [pc, #16]	@ (8002a50 <__NVIC_GetPriorityGrouping+0x18>)
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	0a1b      	lsrs	r3, r3, #8
 8002a42:	f003 0307 	and.w	r3, r3, #7
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr
 8002a50:	e000ed00 	.word	0xe000ed00

08002a54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	6039      	str	r1, [r7, #0]
 8002a5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	db0a      	blt.n	8002a7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	b2da      	uxtb	r2, r3
 8002a6c:	490c      	ldr	r1, [pc, #48]	@ (8002aa0 <__NVIC_SetPriority+0x4c>)
 8002a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a72:	0112      	lsls	r2, r2, #4
 8002a74:	b2d2      	uxtb	r2, r2
 8002a76:	440b      	add	r3, r1
 8002a78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a7c:	e00a      	b.n	8002a94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	4908      	ldr	r1, [pc, #32]	@ (8002aa4 <__NVIC_SetPriority+0x50>)
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	3b04      	subs	r3, #4
 8002a8c:	0112      	lsls	r2, r2, #4
 8002a8e:	b2d2      	uxtb	r2, r2
 8002a90:	440b      	add	r3, r1
 8002a92:	761a      	strb	r2, [r3, #24]
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	e000e100 	.word	0xe000e100
 8002aa4:	e000ed00 	.word	0xe000ed00

08002aa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b089      	sub	sp, #36	@ 0x24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f003 0307 	and.w	r3, r3, #7
 8002aba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	f1c3 0307 	rsb	r3, r3, #7
 8002ac2:	2b04      	cmp	r3, #4
 8002ac4:	bf28      	it	cs
 8002ac6:	2304      	movcs	r3, #4
 8002ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	3304      	adds	r3, #4
 8002ace:	2b06      	cmp	r3, #6
 8002ad0:	d902      	bls.n	8002ad8 <NVIC_EncodePriority+0x30>
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	3b03      	subs	r3, #3
 8002ad6:	e000      	b.n	8002ada <NVIC_EncodePriority+0x32>
 8002ad8:	2300      	movs	r3, #0
 8002ada:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002adc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43da      	mvns	r2, r3
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	401a      	ands	r2, r3
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002af0:	f04f 31ff 	mov.w	r1, #4294967295
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	fa01 f303 	lsl.w	r3, r1, r3
 8002afa:	43d9      	mvns	r1, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b00:	4313      	orrs	r3, r2
         );
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3724      	adds	r7, #36	@ 0x24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
	...

08002b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b20:	d301      	bcc.n	8002b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b22:	2301      	movs	r3, #1
 8002b24:	e00f      	b.n	8002b46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b26:	4a0a      	ldr	r2, [pc, #40]	@ (8002b50 <SysTick_Config+0x40>)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b2e:	210f      	movs	r1, #15
 8002b30:	f04f 30ff 	mov.w	r0, #4294967295
 8002b34:	f7ff ff8e 	bl	8002a54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b38:	4b05      	ldr	r3, [pc, #20]	@ (8002b50 <SysTick_Config+0x40>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b3e:	4b04      	ldr	r3, [pc, #16]	@ (8002b50 <SysTick_Config+0x40>)
 8002b40:	2207      	movs	r2, #7
 8002b42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	e000e010 	.word	0xe000e010

08002b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f7ff ff47 	bl	80029f0 <__NVIC_SetPriorityGrouping>
}
 8002b62:	bf00      	nop
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b086      	sub	sp, #24
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	4603      	mov	r3, r0
 8002b72:	60b9      	str	r1, [r7, #8]
 8002b74:	607a      	str	r2, [r7, #4]
 8002b76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b7c:	f7ff ff5c 	bl	8002a38 <__NVIC_GetPriorityGrouping>
 8002b80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	68b9      	ldr	r1, [r7, #8]
 8002b86:	6978      	ldr	r0, [r7, #20]
 8002b88:	f7ff ff8e 	bl	8002aa8 <NVIC_EncodePriority>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b92:	4611      	mov	r1, r2
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff ff5d 	bl	8002a54 <__NVIC_SetPriority>
}
 8002b9a:	bf00      	nop
 8002b9c:	3718      	adds	r7, #24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b082      	sub	sp, #8
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f7ff ffb0 	bl	8002b10 <SysTick_Config>
 8002bb0:	4603      	mov	r3, r0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
	...

08002bbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b089      	sub	sp, #36	@ 0x24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61fb      	str	r3, [r7, #28]
 8002bd6:	e165      	b.n	8002ea4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bd8:	2201      	movs	r2, #1
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	4013      	ands	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	f040 8154 	bne.w	8002e9e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d005      	beq.n	8002c0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d130      	bne.n	8002c70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	2203      	movs	r2, #3
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	4013      	ands	r3, r2
 8002c24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	68da      	ldr	r2, [r3, #12]
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c44:	2201      	movs	r2, #1
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	4013      	ands	r3, r2
 8002c52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	091b      	lsrs	r3, r3, #4
 8002c5a:	f003 0201 	and.w	r2, r3, #1
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f003 0303 	and.w	r3, r3, #3
 8002c78:	2b03      	cmp	r3, #3
 8002c7a:	d017      	beq.n	8002cac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	2203      	movs	r2, #3
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	4013      	ands	r3, r2
 8002c92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f003 0303 	and.w	r3, r3, #3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d123      	bne.n	8002d00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	08da      	lsrs	r2, r3, #3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3208      	adds	r2, #8
 8002cc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	220f      	movs	r2, #15
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	691a      	ldr	r2, [r3, #16]
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	08da      	lsrs	r2, r3, #3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	3208      	adds	r2, #8
 8002cfa:	69b9      	ldr	r1, [r7, #24]
 8002cfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4013      	ands	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f003 0203 	and.w	r2, r3, #3
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	f000 80ae 	beq.w	8002e9e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	4b5d      	ldr	r3, [pc, #372]	@ (8002ebc <HAL_GPIO_Init+0x300>)
 8002d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4a:	4a5c      	ldr	r2, [pc, #368]	@ (8002ebc <HAL_GPIO_Init+0x300>)
 8002d4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d52:	4b5a      	ldr	r3, [pc, #360]	@ (8002ebc <HAL_GPIO_Init+0x300>)
 8002d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d5e:	4a58      	ldr	r2, [pc, #352]	@ (8002ec0 <HAL_GPIO_Init+0x304>)
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	089b      	lsrs	r3, r3, #2
 8002d64:	3302      	adds	r3, #2
 8002d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f003 0303 	and.w	r3, r3, #3
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	220f      	movs	r2, #15
 8002d76:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7a:	43db      	mvns	r3, r3
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a4f      	ldr	r2, [pc, #316]	@ (8002ec4 <HAL_GPIO_Init+0x308>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d025      	beq.n	8002dd6 <HAL_GPIO_Init+0x21a>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a4e      	ldr	r2, [pc, #312]	@ (8002ec8 <HAL_GPIO_Init+0x30c>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d01f      	beq.n	8002dd2 <HAL_GPIO_Init+0x216>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a4d      	ldr	r2, [pc, #308]	@ (8002ecc <HAL_GPIO_Init+0x310>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d019      	beq.n	8002dce <HAL_GPIO_Init+0x212>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a4c      	ldr	r2, [pc, #304]	@ (8002ed0 <HAL_GPIO_Init+0x314>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d013      	beq.n	8002dca <HAL_GPIO_Init+0x20e>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a4b      	ldr	r2, [pc, #300]	@ (8002ed4 <HAL_GPIO_Init+0x318>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d00d      	beq.n	8002dc6 <HAL_GPIO_Init+0x20a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a4a      	ldr	r2, [pc, #296]	@ (8002ed8 <HAL_GPIO_Init+0x31c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d007      	beq.n	8002dc2 <HAL_GPIO_Init+0x206>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a49      	ldr	r2, [pc, #292]	@ (8002edc <HAL_GPIO_Init+0x320>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d101      	bne.n	8002dbe <HAL_GPIO_Init+0x202>
 8002dba:	2306      	movs	r3, #6
 8002dbc:	e00c      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dbe:	2307      	movs	r3, #7
 8002dc0:	e00a      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dc2:	2305      	movs	r3, #5
 8002dc4:	e008      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dc6:	2304      	movs	r3, #4
 8002dc8:	e006      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e004      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dce:	2302      	movs	r3, #2
 8002dd0:	e002      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e000      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	69fa      	ldr	r2, [r7, #28]
 8002dda:	f002 0203 	and.w	r2, r2, #3
 8002dde:	0092      	lsls	r2, r2, #2
 8002de0:	4093      	lsls	r3, r2
 8002de2:	69ba      	ldr	r2, [r7, #24]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002de8:	4935      	ldr	r1, [pc, #212]	@ (8002ec0 <HAL_GPIO_Init+0x304>)
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	089b      	lsrs	r3, r3, #2
 8002dee:	3302      	adds	r3, #2
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002df6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ee0 <HAL_GPIO_Init+0x324>)
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	4013      	ands	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e1a:	4a31      	ldr	r2, [pc, #196]	@ (8002ee0 <HAL_GPIO_Init+0x324>)
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e20:	4b2f      	ldr	r3, [pc, #188]	@ (8002ee0 <HAL_GPIO_Init+0x324>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	69ba      	ldr	r2, [r7, #24]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d003      	beq.n	8002e44 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e44:	4a26      	ldr	r2, [pc, #152]	@ (8002ee0 <HAL_GPIO_Init+0x324>)
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e4a:	4b25      	ldr	r3, [pc, #148]	@ (8002ee0 <HAL_GPIO_Init+0x324>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	43db      	mvns	r3, r3
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4013      	ands	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ee0 <HAL_GPIO_Init+0x324>)
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e74:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee0 <HAL_GPIO_Init+0x324>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4013      	ands	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e98:	4a11      	ldr	r2, [pc, #68]	@ (8002ee0 <HAL_GPIO_Init+0x324>)
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	61fb      	str	r3, [r7, #28]
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	2b0f      	cmp	r3, #15
 8002ea8:	f67f ae96 	bls.w	8002bd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002eac:	bf00      	nop
 8002eae:	bf00      	nop
 8002eb0:	3724      	adds	r7, #36	@ 0x24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	40023800 	.word	0x40023800
 8002ec0:	40013800 	.word	0x40013800
 8002ec4:	40020000 	.word	0x40020000
 8002ec8:	40020400 	.word	0x40020400
 8002ecc:	40020800 	.word	0x40020800
 8002ed0:	40020c00 	.word	0x40020c00
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	40021400 	.word	0x40021400
 8002edc:	40021800 	.word	0x40021800
 8002ee0:	40013c00 	.word	0x40013c00

08002ee4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	460b      	mov	r3, r1
 8002eee:	807b      	strh	r3, [r7, #2]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ef4:	787b      	ldrb	r3, [r7, #1]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d003      	beq.n	8002f02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002efa:	887a      	ldrh	r2, [r7, #2]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f00:	e003      	b.n	8002f0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f02:	887b      	ldrh	r3, [r7, #2]
 8002f04:	041a      	lsls	r2, r3, #16
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	619a      	str	r2, [r3, #24]
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b086      	sub	sp, #24
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f003 ffb7 	bl	8006ea0 <USB_GetMode>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	f040 80fb 	bne.w	8003130 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f003 ff7a 	bl	8006e38 <USB_ReadInterrupts>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f000 80f1 	beq.w	800312e <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f003 ff71 	bl	8006e38 <USB_ReadInterrupts>
 8002f56:	4603      	mov	r3, r0
 8002f58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f60:	d104      	bne.n	8002f6c <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002f6a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f003 ff61 	bl	8006e38 <USB_ReadInterrupts>
 8002f76:	4603      	mov	r3, r0
 8002f78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f80:	d104      	bne.n	8002f8c <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002f8a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4618      	mov	r0, r3
 8002f92:	f003 ff51 	bl	8006e38 <USB_ReadInterrupts>
 8002f96:	4603      	mov	r3, r0
 8002f98:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f9c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fa0:	d104      	bne.n	8002fac <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002faa:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f003 ff41 	bl	8006e38 <USB_ReadInterrupts>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d103      	bne.n	8002fc8 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2202      	movs	r2, #2
 8002fc6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f003 ff33 	bl	8006e38 <USB_ReadInterrupts>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002fd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002fdc:	d120      	bne.n	8003020 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002fe6:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d113      	bne.n	8003020 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002ff8:	2110      	movs	r1, #16
 8002ffa:	6938      	ldr	r0, [r7, #16]
 8002ffc:	f003 fe64 	bl	8006cc8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003000:	6938      	ldr	r0, [r7, #16]
 8003002:	f003 fe93 	bl	8006d2c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	7a5b      	ldrb	r3, [r3, #9]
 800300a:	2b02      	cmp	r3, #2
 800300c:	d105      	bne.n	800301a <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2101      	movs	r1, #1
 8003014:	4618      	mov	r0, r3
 8003016:	f003 ff51 	bl	8006ebc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f004 fa09 	bl	8007432 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4618      	mov	r0, r3
 8003026:	f003 ff07 	bl	8006e38 <USB_ReadInterrupts>
 800302a:	4603      	mov	r3, r0
 800302c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003030:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003034:	d102      	bne.n	800303c <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f001 fc87 	bl	800494a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4618      	mov	r0, r3
 8003042:	f003 fef9 	bl	8006e38 <USB_ReadInterrupts>
 8003046:	4603      	mov	r3, r0
 8003048:	f003 0308 	and.w	r3, r3, #8
 800304c:	2b08      	cmp	r3, #8
 800304e:	d106      	bne.n	800305e <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f004 f9d2 	bl	80073fa <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2208      	movs	r2, #8
 800305c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f003 fee8 	bl	8006e38 <USB_ReadInterrupts>
 8003068:	4603      	mov	r3, r0
 800306a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800306e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003072:	d139      	bne.n	80030e8 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f003 ff5c 	bl	8006f36 <USB_HC_ReadInterrupt>
 800307e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	e025      	b.n	80030d2 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	f003 030f 	and.w	r3, r3, #15
 800308c:	68ba      	ldr	r2, [r7, #8]
 800308e:	fa22 f303 	lsr.w	r3, r2, r3
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d018      	beq.n	80030cc <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	015a      	lsls	r2, r3, #5
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4413      	add	r3, r2
 80030a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030b0:	d106      	bne.n	80030c0 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	4619      	mov	r1, r3
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f000 f859 	bl	8003170 <HCD_HC_IN_IRQHandler>
 80030be:	e005      	b.n	80030cc <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	4619      	mov	r1, r3
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 febb 	bl	8003e42 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	3301      	adds	r3, #1
 80030d0:	617b      	str	r3, [r7, #20]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	795b      	ldrb	r3, [r3, #5]
 80030d6:	461a      	mov	r2, r3
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	4293      	cmp	r3, r2
 80030dc:	d3d3      	bcc.n	8003086 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f003 fea3 	bl	8006e38 <USB_ReadInterrupts>
 80030f2:	4603      	mov	r3, r0
 80030f4:	f003 0310 	and.w	r3, r3, #16
 80030f8:	2b10      	cmp	r3, #16
 80030fa:	d101      	bne.n	8003100 <HAL_HCD_IRQHandler+0x1ea>
 80030fc:	2301      	movs	r3, #1
 80030fe:	e000      	b.n	8003102 <HAL_HCD_IRQHandler+0x1ec>
 8003100:	2300      	movs	r3, #0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d014      	beq.n	8003130 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	699a      	ldr	r2, [r3, #24]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f022 0210 	bic.w	r2, r2, #16
 8003114:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f001 fb38 	bl	800478c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	699a      	ldr	r2, [r3, #24]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0210 	orr.w	r2, r2, #16
 800312a:	619a      	str	r2, [r3, #24]
 800312c:	e000      	b.n	8003130 <HAL_HCD_IRQHandler+0x21a>
      return;
 800312e:	bf00      	nop
    }
  }
}
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b082      	sub	sp, #8
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003144:	2b01      	cmp	r3, #1
 8003146:	d101      	bne.n	800314c <HAL_HCD_Stop+0x16>
 8003148:	2302      	movs	r3, #2
 800314a:	e00d      	b.n	8003168 <HAL_HCD_Stop+0x32>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f004 f81d 	bl	8007198 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	3708      	adds	r7, #8
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	460b      	mov	r3, r1
 800317a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	78fa      	ldrb	r2, [r7, #3]
 800318c:	4611      	mov	r1, r2
 800318e:	4618      	mov	r0, r3
 8003190:	f003 fe65 	bl	8006e5e <USB_ReadChInterrupts>
 8003194:	4603      	mov	r3, r0
 8003196:	f003 0304 	and.w	r3, r3, #4
 800319a:	2b04      	cmp	r3, #4
 800319c:	d11a      	bne.n	80031d4 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800319e:	78fb      	ldrb	r3, [r7, #3]
 80031a0:	015a      	lsls	r2, r3, #5
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	4413      	add	r3, r2
 80031a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031aa:	461a      	mov	r2, r3
 80031ac:	2304      	movs	r3, #4
 80031ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80031b0:	78fa      	ldrb	r2, [r7, #3]
 80031b2:	6879      	ldr	r1, [r7, #4]
 80031b4:	4613      	mov	r3, r2
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	1a9b      	subs	r3, r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	440b      	add	r3, r1
 80031be:	334d      	adds	r3, #77	@ 0x4d
 80031c0:	2207      	movs	r2, #7
 80031c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	78fa      	ldrb	r2, [r7, #3]
 80031ca:	4611      	mov	r1, r2
 80031cc:	4618      	mov	r0, r3
 80031ce:	f003 fec3 	bl	8006f58 <USB_HC_Halt>
 80031d2:	e09e      	b.n	8003312 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	78fa      	ldrb	r2, [r7, #3]
 80031da:	4611      	mov	r1, r2
 80031dc:	4618      	mov	r0, r3
 80031de:	f003 fe3e 	bl	8006e5e <USB_ReadChInterrupts>
 80031e2:	4603      	mov	r3, r0
 80031e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031ec:	d11b      	bne.n	8003226 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80031ee:	78fb      	ldrb	r3, [r7, #3]
 80031f0:	015a      	lsls	r2, r3, #5
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	4413      	add	r3, r2
 80031f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031fa:	461a      	mov	r2, r3
 80031fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003200:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003202:	78fa      	ldrb	r2, [r7, #3]
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	4613      	mov	r3, r2
 8003208:	011b      	lsls	r3, r3, #4
 800320a:	1a9b      	subs	r3, r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	440b      	add	r3, r1
 8003210:	334d      	adds	r3, #77	@ 0x4d
 8003212:	2208      	movs	r2, #8
 8003214:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	78fa      	ldrb	r2, [r7, #3]
 800321c:	4611      	mov	r1, r2
 800321e:	4618      	mov	r0, r3
 8003220:	f003 fe9a 	bl	8006f58 <USB_HC_Halt>
 8003224:	e075      	b.n	8003312 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	78fa      	ldrb	r2, [r7, #3]
 800322c:	4611      	mov	r1, r2
 800322e:	4618      	mov	r0, r3
 8003230:	f003 fe15 	bl	8006e5e <USB_ReadChInterrupts>
 8003234:	4603      	mov	r3, r0
 8003236:	f003 0308 	and.w	r3, r3, #8
 800323a:	2b08      	cmp	r3, #8
 800323c:	d11a      	bne.n	8003274 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800323e:	78fb      	ldrb	r3, [r7, #3]
 8003240:	015a      	lsls	r2, r3, #5
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	4413      	add	r3, r2
 8003246:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800324a:	461a      	mov	r2, r3
 800324c:	2308      	movs	r3, #8
 800324e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003250:	78fa      	ldrb	r2, [r7, #3]
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	011b      	lsls	r3, r3, #4
 8003258:	1a9b      	subs	r3, r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	334d      	adds	r3, #77	@ 0x4d
 8003260:	2206      	movs	r2, #6
 8003262:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	78fa      	ldrb	r2, [r7, #3]
 800326a:	4611      	mov	r1, r2
 800326c:	4618      	mov	r0, r3
 800326e:	f003 fe73 	bl	8006f58 <USB_HC_Halt>
 8003272:	e04e      	b.n	8003312 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	78fa      	ldrb	r2, [r7, #3]
 800327a:	4611      	mov	r1, r2
 800327c:	4618      	mov	r0, r3
 800327e:	f003 fdee 	bl	8006e5e <USB_ReadChInterrupts>
 8003282:	4603      	mov	r3, r0
 8003284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003288:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800328c:	d11b      	bne.n	80032c6 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800328e:	78fb      	ldrb	r3, [r7, #3]
 8003290:	015a      	lsls	r2, r3, #5
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	4413      	add	r3, r2
 8003296:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800329a:	461a      	mov	r2, r3
 800329c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032a0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80032a2:	78fa      	ldrb	r2, [r7, #3]
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	4613      	mov	r3, r2
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	1a9b      	subs	r3, r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	440b      	add	r3, r1
 80032b0:	334d      	adds	r3, #77	@ 0x4d
 80032b2:	2209      	movs	r2, #9
 80032b4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	78fa      	ldrb	r2, [r7, #3]
 80032bc:	4611      	mov	r1, r2
 80032be:	4618      	mov	r0, r3
 80032c0:	f003 fe4a 	bl	8006f58 <USB_HC_Halt>
 80032c4:	e025      	b.n	8003312 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	4611      	mov	r1, r2
 80032ce:	4618      	mov	r0, r3
 80032d0:	f003 fdc5 	bl	8006e5e <USB_ReadChInterrupts>
 80032d4:	4603      	mov	r3, r0
 80032d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032da:	2b80      	cmp	r3, #128	@ 0x80
 80032dc:	d119      	bne.n	8003312 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80032de:	78fb      	ldrb	r3, [r7, #3]
 80032e0:	015a      	lsls	r2, r3, #5
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	4413      	add	r3, r2
 80032e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032ea:	461a      	mov	r2, r3
 80032ec:	2380      	movs	r3, #128	@ 0x80
 80032ee:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80032f0:	78fa      	ldrb	r2, [r7, #3]
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	1a9b      	subs	r3, r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	334d      	adds	r3, #77	@ 0x4d
 8003300:	2207      	movs	r2, #7
 8003302:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	78fa      	ldrb	r2, [r7, #3]
 800330a:	4611      	mov	r1, r2
 800330c:	4618      	mov	r0, r3
 800330e:	f003 fe23 	bl	8006f58 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	78fa      	ldrb	r2, [r7, #3]
 8003318:	4611      	mov	r1, r2
 800331a:	4618      	mov	r0, r3
 800331c:	f003 fd9f 	bl	8006e5e <USB_ReadChInterrupts>
 8003320:	4603      	mov	r3, r0
 8003322:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003326:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800332a:	d112      	bne.n	8003352 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	78fa      	ldrb	r2, [r7, #3]
 8003332:	4611      	mov	r1, r2
 8003334:	4618      	mov	r0, r3
 8003336:	f003 fe0f 	bl	8006f58 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800333a:	78fb      	ldrb	r3, [r7, #3]
 800333c:	015a      	lsls	r2, r3, #5
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	4413      	add	r3, r2
 8003342:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003346:	461a      	mov	r2, r3
 8003348:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800334c:	6093      	str	r3, [r2, #8]
 800334e:	f000 bd75 	b.w	8003e3c <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	78fa      	ldrb	r2, [r7, #3]
 8003358:	4611      	mov	r1, r2
 800335a:	4618      	mov	r0, r3
 800335c:	f003 fd7f 	bl	8006e5e <USB_ReadChInterrupts>
 8003360:	4603      	mov	r3, r0
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	2b01      	cmp	r3, #1
 8003368:	f040 8128 	bne.w	80035bc <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800336c:	78fb      	ldrb	r3, [r7, #3]
 800336e:	015a      	lsls	r2, r3, #5
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	4413      	add	r3, r2
 8003374:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003378:	461a      	mov	r2, r3
 800337a:	2320      	movs	r3, #32
 800337c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800337e:	78fa      	ldrb	r2, [r7, #3]
 8003380:	6879      	ldr	r1, [r7, #4]
 8003382:	4613      	mov	r3, r2
 8003384:	011b      	lsls	r3, r3, #4
 8003386:	1a9b      	subs	r3, r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	440b      	add	r3, r1
 800338c:	331b      	adds	r3, #27
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d119      	bne.n	80033c8 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003394:	78fa      	ldrb	r2, [r7, #3]
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	4613      	mov	r3, r2
 800339a:	011b      	lsls	r3, r3, #4
 800339c:	1a9b      	subs	r3, r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	440b      	add	r3, r1
 80033a2:	331b      	adds	r3, #27
 80033a4:	2200      	movs	r2, #0
 80033a6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80033a8:	78fb      	ldrb	r3, [r7, #3]
 80033aa:	015a      	lsls	r2, r3, #5
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	4413      	add	r3, r2
 80033b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	78fa      	ldrb	r2, [r7, #3]
 80033b8:	0151      	lsls	r1, r2, #5
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	440a      	add	r2, r1
 80033be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033c6:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	799b      	ldrb	r3, [r3, #6]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d01b      	beq.n	8003408 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80033d0:	78fa      	ldrb	r2, [r7, #3]
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	4613      	mov	r3, r2
 80033d6:	011b      	lsls	r3, r3, #4
 80033d8:	1a9b      	subs	r3, r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	440b      	add	r3, r1
 80033de:	3330      	adds	r3, #48	@ 0x30
 80033e0:	6819      	ldr	r1, [r3, #0]
 80033e2:	78fb      	ldrb	r3, [r7, #3]
 80033e4:	015a      	lsls	r2, r3, #5
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	4413      	add	r3, r2
 80033ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033f4:	78fa      	ldrb	r2, [r7, #3]
 80033f6:	1ac9      	subs	r1, r1, r3
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4403      	add	r3, r0
 8003404:	3338      	adds	r3, #56	@ 0x38
 8003406:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003408:	78fa      	ldrb	r2, [r7, #3]
 800340a:	6879      	ldr	r1, [r7, #4]
 800340c:	4613      	mov	r3, r2
 800340e:	011b      	lsls	r3, r3, #4
 8003410:	1a9b      	subs	r3, r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	440b      	add	r3, r1
 8003416:	334d      	adds	r3, #77	@ 0x4d
 8003418:	2201      	movs	r2, #1
 800341a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800341c:	78fa      	ldrb	r2, [r7, #3]
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	4613      	mov	r3, r2
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	3344      	adds	r3, #68	@ 0x44
 800342c:	2200      	movs	r2, #0
 800342e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003430:	78fb      	ldrb	r3, [r7, #3]
 8003432:	015a      	lsls	r2, r3, #5
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	4413      	add	r3, r2
 8003438:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800343c:	461a      	mov	r2, r3
 800343e:	2301      	movs	r3, #1
 8003440:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003442:	78fa      	ldrb	r2, [r7, #3]
 8003444:	6879      	ldr	r1, [r7, #4]
 8003446:	4613      	mov	r3, r2
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	1a9b      	subs	r3, r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	440b      	add	r3, r1
 8003450:	3326      	adds	r3, #38	@ 0x26
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00a      	beq.n	800346e <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003458:	78fa      	ldrb	r2, [r7, #3]
 800345a:	6879      	ldr	r1, [r7, #4]
 800345c:	4613      	mov	r3, r2
 800345e:	011b      	lsls	r3, r3, #4
 8003460:	1a9b      	subs	r3, r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	440b      	add	r3, r1
 8003466:	3326      	adds	r3, #38	@ 0x26
 8003468:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800346a:	2b02      	cmp	r3, #2
 800346c:	d110      	bne.n	8003490 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	78fa      	ldrb	r2, [r7, #3]
 8003474:	4611      	mov	r1, r2
 8003476:	4618      	mov	r0, r3
 8003478:	f003 fd6e 	bl	8006f58 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800347c:	78fb      	ldrb	r3, [r7, #3]
 800347e:	015a      	lsls	r2, r3, #5
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	4413      	add	r3, r2
 8003484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003488:	461a      	mov	r2, r3
 800348a:	2310      	movs	r3, #16
 800348c:	6093      	str	r3, [r2, #8]
 800348e:	e03d      	b.n	800350c <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003490:	78fa      	ldrb	r2, [r7, #3]
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	4613      	mov	r3, r2
 8003496:	011b      	lsls	r3, r3, #4
 8003498:	1a9b      	subs	r3, r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	440b      	add	r3, r1
 800349e:	3326      	adds	r3, #38	@ 0x26
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	2b03      	cmp	r3, #3
 80034a4:	d00a      	beq.n	80034bc <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80034a6:	78fa      	ldrb	r2, [r7, #3]
 80034a8:	6879      	ldr	r1, [r7, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	011b      	lsls	r3, r3, #4
 80034ae:	1a9b      	subs	r3, r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	440b      	add	r3, r1
 80034b4:	3326      	adds	r3, #38	@ 0x26
 80034b6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d127      	bne.n	800350c <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80034bc:	78fb      	ldrb	r3, [r7, #3]
 80034be:	015a      	lsls	r2, r3, #5
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	4413      	add	r3, r2
 80034c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	78fa      	ldrb	r2, [r7, #3]
 80034cc:	0151      	lsls	r1, r2, #5
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	440a      	add	r2, r1
 80034d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80034d6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80034da:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80034dc:	78fa      	ldrb	r2, [r7, #3]
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	334c      	adds	r3, #76	@ 0x4c
 80034ec:	2201      	movs	r2, #1
 80034ee:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80034f0:	78fa      	ldrb	r2, [r7, #3]
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	1a9b      	subs	r3, r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	334c      	adds	r3, #76	@ 0x4c
 8003500:	781a      	ldrb	r2, [r3, #0]
 8003502:	78fb      	ldrb	r3, [r7, #3]
 8003504:	4619      	mov	r1, r3
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f003 ffa1 	bl	800744e <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	799b      	ldrb	r3, [r3, #6]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d13b      	bne.n	800358c <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003514:	78fa      	ldrb	r2, [r7, #3]
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	4613      	mov	r3, r2
 800351a:	011b      	lsls	r3, r3, #4
 800351c:	1a9b      	subs	r3, r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	440b      	add	r3, r1
 8003522:	3338      	adds	r3, #56	@ 0x38
 8003524:	6819      	ldr	r1, [r3, #0]
 8003526:	78fa      	ldrb	r2, [r7, #3]
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	4613      	mov	r3, r2
 800352c:	011b      	lsls	r3, r3, #4
 800352e:	1a9b      	subs	r3, r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4403      	add	r3, r0
 8003534:	3328      	adds	r3, #40	@ 0x28
 8003536:	881b      	ldrh	r3, [r3, #0]
 8003538:	440b      	add	r3, r1
 800353a:	1e59      	subs	r1, r3, #1
 800353c:	78fa      	ldrb	r2, [r7, #3]
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4403      	add	r3, r0
 800354a:	3328      	adds	r3, #40	@ 0x28
 800354c:	881b      	ldrh	r3, [r3, #0]
 800354e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 8470 	beq.w	8003e3c <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800355c:	78fa      	ldrb	r2, [r7, #3]
 800355e:	6879      	ldr	r1, [r7, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	011b      	lsls	r3, r3, #4
 8003564:	1a9b      	subs	r3, r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	440b      	add	r3, r1
 800356a:	333c      	adds	r3, #60	@ 0x3c
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	78fa      	ldrb	r2, [r7, #3]
 8003570:	f083 0301 	eor.w	r3, r3, #1
 8003574:	b2d8      	uxtb	r0, r3
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	4613      	mov	r3, r2
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	1a9b      	subs	r3, r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	440b      	add	r3, r1
 8003582:	333c      	adds	r3, #60	@ 0x3c
 8003584:	4602      	mov	r2, r0
 8003586:	701a      	strb	r2, [r3, #0]
 8003588:	f000 bc58 	b.w	8003e3c <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800358c:	78fa      	ldrb	r2, [r7, #3]
 800358e:	6879      	ldr	r1, [r7, #4]
 8003590:	4613      	mov	r3, r2
 8003592:	011b      	lsls	r3, r3, #4
 8003594:	1a9b      	subs	r3, r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	440b      	add	r3, r1
 800359a:	333c      	adds	r3, #60	@ 0x3c
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	78fa      	ldrb	r2, [r7, #3]
 80035a0:	f083 0301 	eor.w	r3, r3, #1
 80035a4:	b2d8      	uxtb	r0, r3
 80035a6:	6879      	ldr	r1, [r7, #4]
 80035a8:	4613      	mov	r3, r2
 80035aa:	011b      	lsls	r3, r3, #4
 80035ac:	1a9b      	subs	r3, r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	333c      	adds	r3, #60	@ 0x3c
 80035b4:	4602      	mov	r2, r0
 80035b6:	701a      	strb	r2, [r3, #0]
 80035b8:	f000 bc40 	b.w	8003e3c <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	78fa      	ldrb	r2, [r7, #3]
 80035c2:	4611      	mov	r1, r2
 80035c4:	4618      	mov	r0, r3
 80035c6:	f003 fc4a 	bl	8006e5e <USB_ReadChInterrupts>
 80035ca:	4603      	mov	r3, r0
 80035cc:	f003 0320 	and.w	r3, r3, #32
 80035d0:	2b20      	cmp	r3, #32
 80035d2:	d131      	bne.n	8003638 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80035d4:	78fb      	ldrb	r3, [r7, #3]
 80035d6:	015a      	lsls	r2, r3, #5
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	4413      	add	r3, r2
 80035dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035e0:	461a      	mov	r2, r3
 80035e2:	2320      	movs	r3, #32
 80035e4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80035e6:	78fa      	ldrb	r2, [r7, #3]
 80035e8:	6879      	ldr	r1, [r7, #4]
 80035ea:	4613      	mov	r3, r2
 80035ec:	011b      	lsls	r3, r3, #4
 80035ee:	1a9b      	subs	r3, r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	440b      	add	r3, r1
 80035f4:	331a      	adds	r3, #26
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	f040 841f 	bne.w	8003e3c <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80035fe:	78fa      	ldrb	r2, [r7, #3]
 8003600:	6879      	ldr	r1, [r7, #4]
 8003602:	4613      	mov	r3, r2
 8003604:	011b      	lsls	r3, r3, #4
 8003606:	1a9b      	subs	r3, r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	440b      	add	r3, r1
 800360c:	331b      	adds	r3, #27
 800360e:	2201      	movs	r2, #1
 8003610:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003612:	78fa      	ldrb	r2, [r7, #3]
 8003614:	6879      	ldr	r1, [r7, #4]
 8003616:	4613      	mov	r3, r2
 8003618:	011b      	lsls	r3, r3, #4
 800361a:	1a9b      	subs	r3, r3, r2
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	440b      	add	r3, r1
 8003620:	334d      	adds	r3, #77	@ 0x4d
 8003622:	2203      	movs	r2, #3
 8003624:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	78fa      	ldrb	r2, [r7, #3]
 800362c:	4611      	mov	r1, r2
 800362e:	4618      	mov	r0, r3
 8003630:	f003 fc92 	bl	8006f58 <USB_HC_Halt>
 8003634:	f000 bc02 	b.w	8003e3c <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	78fa      	ldrb	r2, [r7, #3]
 800363e:	4611      	mov	r1, r2
 8003640:	4618      	mov	r0, r3
 8003642:	f003 fc0c 	bl	8006e5e <USB_ReadChInterrupts>
 8003646:	4603      	mov	r3, r0
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b02      	cmp	r3, #2
 800364e:	f040 8305 	bne.w	8003c5c <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003652:	78fb      	ldrb	r3, [r7, #3]
 8003654:	015a      	lsls	r2, r3, #5
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	4413      	add	r3, r2
 800365a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800365e:	461a      	mov	r2, r3
 8003660:	2302      	movs	r3, #2
 8003662:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003664:	78fa      	ldrb	r2, [r7, #3]
 8003666:	6879      	ldr	r1, [r7, #4]
 8003668:	4613      	mov	r3, r2
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	1a9b      	subs	r3, r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	440b      	add	r3, r1
 8003672:	334d      	adds	r3, #77	@ 0x4d
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d114      	bne.n	80036a4 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800367a:	78fa      	ldrb	r2, [r7, #3]
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	4613      	mov	r3, r2
 8003680:	011b      	lsls	r3, r3, #4
 8003682:	1a9b      	subs	r3, r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	334d      	adds	r3, #77	@ 0x4d
 800368a:	2202      	movs	r2, #2
 800368c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800368e:	78fa      	ldrb	r2, [r7, #3]
 8003690:	6879      	ldr	r1, [r7, #4]
 8003692:	4613      	mov	r3, r2
 8003694:	011b      	lsls	r3, r3, #4
 8003696:	1a9b      	subs	r3, r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	440b      	add	r3, r1
 800369c:	334c      	adds	r3, #76	@ 0x4c
 800369e:	2201      	movs	r2, #1
 80036a0:	701a      	strb	r2, [r3, #0]
 80036a2:	e2cc      	b.n	8003c3e <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80036a4:	78fa      	ldrb	r2, [r7, #3]
 80036a6:	6879      	ldr	r1, [r7, #4]
 80036a8:	4613      	mov	r3, r2
 80036aa:	011b      	lsls	r3, r3, #4
 80036ac:	1a9b      	subs	r3, r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	440b      	add	r3, r1
 80036b2:	334d      	adds	r3, #77	@ 0x4d
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	2b06      	cmp	r3, #6
 80036b8:	d114      	bne.n	80036e4 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80036ba:	78fa      	ldrb	r2, [r7, #3]
 80036bc:	6879      	ldr	r1, [r7, #4]
 80036be:	4613      	mov	r3, r2
 80036c0:	011b      	lsls	r3, r3, #4
 80036c2:	1a9b      	subs	r3, r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	440b      	add	r3, r1
 80036c8:	334d      	adds	r3, #77	@ 0x4d
 80036ca:	2202      	movs	r2, #2
 80036cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80036ce:	78fa      	ldrb	r2, [r7, #3]
 80036d0:	6879      	ldr	r1, [r7, #4]
 80036d2:	4613      	mov	r3, r2
 80036d4:	011b      	lsls	r3, r3, #4
 80036d6:	1a9b      	subs	r3, r3, r2
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	440b      	add	r3, r1
 80036dc:	334c      	adds	r3, #76	@ 0x4c
 80036de:	2205      	movs	r2, #5
 80036e0:	701a      	strb	r2, [r3, #0]
 80036e2:	e2ac      	b.n	8003c3e <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80036e4:	78fa      	ldrb	r2, [r7, #3]
 80036e6:	6879      	ldr	r1, [r7, #4]
 80036e8:	4613      	mov	r3, r2
 80036ea:	011b      	lsls	r3, r3, #4
 80036ec:	1a9b      	subs	r3, r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	334d      	adds	r3, #77	@ 0x4d
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	2b07      	cmp	r3, #7
 80036f8:	d00b      	beq.n	8003712 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80036fa:	78fa      	ldrb	r2, [r7, #3]
 80036fc:	6879      	ldr	r1, [r7, #4]
 80036fe:	4613      	mov	r3, r2
 8003700:	011b      	lsls	r3, r3, #4
 8003702:	1a9b      	subs	r3, r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	440b      	add	r3, r1
 8003708:	334d      	adds	r3, #77	@ 0x4d
 800370a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800370c:	2b09      	cmp	r3, #9
 800370e:	f040 80a6 	bne.w	800385e <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003712:	78fa      	ldrb	r2, [r7, #3]
 8003714:	6879      	ldr	r1, [r7, #4]
 8003716:	4613      	mov	r3, r2
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	1a9b      	subs	r3, r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	440b      	add	r3, r1
 8003720:	334d      	adds	r3, #77	@ 0x4d
 8003722:	2202      	movs	r2, #2
 8003724:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003726:	78fa      	ldrb	r2, [r7, #3]
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	4613      	mov	r3, r2
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	1a9b      	subs	r3, r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	440b      	add	r3, r1
 8003734:	3344      	adds	r3, #68	@ 0x44
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	1c59      	adds	r1, r3, #1
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	4613      	mov	r3, r2
 800373e:	011b      	lsls	r3, r3, #4
 8003740:	1a9b      	subs	r3, r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4403      	add	r3, r0
 8003746:	3344      	adds	r3, #68	@ 0x44
 8003748:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800374a:	78fa      	ldrb	r2, [r7, #3]
 800374c:	6879      	ldr	r1, [r7, #4]
 800374e:	4613      	mov	r3, r2
 8003750:	011b      	lsls	r3, r3, #4
 8003752:	1a9b      	subs	r3, r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	440b      	add	r3, r1
 8003758:	3344      	adds	r3, #68	@ 0x44
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2b02      	cmp	r3, #2
 800375e:	d943      	bls.n	80037e8 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003760:	78fa      	ldrb	r2, [r7, #3]
 8003762:	6879      	ldr	r1, [r7, #4]
 8003764:	4613      	mov	r3, r2
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	1a9b      	subs	r3, r3, r2
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	440b      	add	r3, r1
 800376e:	3344      	adds	r3, #68	@ 0x44
 8003770:	2200      	movs	r2, #0
 8003772:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003774:	78fa      	ldrb	r2, [r7, #3]
 8003776:	6879      	ldr	r1, [r7, #4]
 8003778:	4613      	mov	r3, r2
 800377a:	011b      	lsls	r3, r3, #4
 800377c:	1a9b      	subs	r3, r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	331a      	adds	r3, #26
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d123      	bne.n	80037d2 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800378a:	78fa      	ldrb	r2, [r7, #3]
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	4613      	mov	r3, r2
 8003790:	011b      	lsls	r3, r3, #4
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	440b      	add	r3, r1
 8003798:	331b      	adds	r3, #27
 800379a:	2200      	movs	r2, #0
 800379c:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800379e:	78fa      	ldrb	r2, [r7, #3]
 80037a0:	6879      	ldr	r1, [r7, #4]
 80037a2:	4613      	mov	r3, r2
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	1a9b      	subs	r3, r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	440b      	add	r3, r1
 80037ac:	331c      	adds	r3, #28
 80037ae:	2200      	movs	r2, #0
 80037b0:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80037b2:	78fb      	ldrb	r3, [r7, #3]
 80037b4:	015a      	lsls	r2, r3, #5
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	4413      	add	r3, r2
 80037ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	78fa      	ldrb	r2, [r7, #3]
 80037c2:	0151      	lsls	r1, r2, #5
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	440a      	add	r2, r1
 80037c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80037cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037d0:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80037d2:	78fa      	ldrb	r2, [r7, #3]
 80037d4:	6879      	ldr	r1, [r7, #4]
 80037d6:	4613      	mov	r3, r2
 80037d8:	011b      	lsls	r3, r3, #4
 80037da:	1a9b      	subs	r3, r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	440b      	add	r3, r1
 80037e0:	334c      	adds	r3, #76	@ 0x4c
 80037e2:	2204      	movs	r2, #4
 80037e4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80037e6:	e229      	b.n	8003c3c <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80037e8:	78fa      	ldrb	r2, [r7, #3]
 80037ea:	6879      	ldr	r1, [r7, #4]
 80037ec:	4613      	mov	r3, r2
 80037ee:	011b      	lsls	r3, r3, #4
 80037f0:	1a9b      	subs	r3, r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	440b      	add	r3, r1
 80037f6:	334c      	adds	r3, #76	@ 0x4c
 80037f8:	2202      	movs	r2, #2
 80037fa:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037fc:	78fa      	ldrb	r2, [r7, #3]
 80037fe:	6879      	ldr	r1, [r7, #4]
 8003800:	4613      	mov	r3, r2
 8003802:	011b      	lsls	r3, r3, #4
 8003804:	1a9b      	subs	r3, r3, r2
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	440b      	add	r3, r1
 800380a:	3326      	adds	r3, #38	@ 0x26
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00b      	beq.n	800382a <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003812:	78fa      	ldrb	r2, [r7, #3]
 8003814:	6879      	ldr	r1, [r7, #4]
 8003816:	4613      	mov	r3, r2
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	1a9b      	subs	r3, r3, r2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	440b      	add	r3, r1
 8003820:	3326      	adds	r3, #38	@ 0x26
 8003822:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003824:	2b02      	cmp	r3, #2
 8003826:	f040 8209 	bne.w	8003c3c <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800382a:	78fb      	ldrb	r3, [r7, #3]
 800382c:	015a      	lsls	r2, r3, #5
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	4413      	add	r3, r2
 8003832:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003840:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003848:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800384a:	78fb      	ldrb	r3, [r7, #3]
 800384c:	015a      	lsls	r2, r3, #5
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	4413      	add	r3, r2
 8003852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003856:	461a      	mov	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800385c:	e1ee      	b.n	8003c3c <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800385e:	78fa      	ldrb	r2, [r7, #3]
 8003860:	6879      	ldr	r1, [r7, #4]
 8003862:	4613      	mov	r3, r2
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	1a9b      	subs	r3, r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	440b      	add	r3, r1
 800386c:	334d      	adds	r3, #77	@ 0x4d
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	2b05      	cmp	r3, #5
 8003872:	f040 80c8 	bne.w	8003a06 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003876:	78fa      	ldrb	r2, [r7, #3]
 8003878:	6879      	ldr	r1, [r7, #4]
 800387a:	4613      	mov	r3, r2
 800387c:	011b      	lsls	r3, r3, #4
 800387e:	1a9b      	subs	r3, r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	440b      	add	r3, r1
 8003884:	334d      	adds	r3, #77	@ 0x4d
 8003886:	2202      	movs	r2, #2
 8003888:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800388a:	78fa      	ldrb	r2, [r7, #3]
 800388c:	6879      	ldr	r1, [r7, #4]
 800388e:	4613      	mov	r3, r2
 8003890:	011b      	lsls	r3, r3, #4
 8003892:	1a9b      	subs	r3, r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	440b      	add	r3, r1
 8003898:	331b      	adds	r3, #27
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	2b01      	cmp	r3, #1
 800389e:	f040 81ce 	bne.w	8003c3e <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80038a2:	78fa      	ldrb	r2, [r7, #3]
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	4613      	mov	r3, r2
 80038a8:	011b      	lsls	r3, r3, #4
 80038aa:	1a9b      	subs	r3, r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	440b      	add	r3, r1
 80038b0:	3326      	adds	r3, #38	@ 0x26
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	2b03      	cmp	r3, #3
 80038b6:	d16b      	bne.n	8003990 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80038b8:	78fa      	ldrb	r2, [r7, #3]
 80038ba:	6879      	ldr	r1, [r7, #4]
 80038bc:	4613      	mov	r3, r2
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	1a9b      	subs	r3, r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	440b      	add	r3, r1
 80038c6:	3348      	adds	r3, #72	@ 0x48
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	1c59      	adds	r1, r3, #1
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	4613      	mov	r3, r2
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	1a9b      	subs	r3, r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	4403      	add	r3, r0
 80038d8:	3348      	adds	r3, #72	@ 0x48
 80038da:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80038dc:	78fa      	ldrb	r2, [r7, #3]
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	4613      	mov	r3, r2
 80038e2:	011b      	lsls	r3, r3, #4
 80038e4:	1a9b      	subs	r3, r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	440b      	add	r3, r1
 80038ea:	3348      	adds	r3, #72	@ 0x48
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d943      	bls.n	800397a <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80038f2:	78fa      	ldrb	r2, [r7, #3]
 80038f4:	6879      	ldr	r1, [r7, #4]
 80038f6:	4613      	mov	r3, r2
 80038f8:	011b      	lsls	r3, r3, #4
 80038fa:	1a9b      	subs	r3, r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	440b      	add	r3, r1
 8003900:	3348      	adds	r3, #72	@ 0x48
 8003902:	2200      	movs	r2, #0
 8003904:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003906:	78fa      	ldrb	r2, [r7, #3]
 8003908:	6879      	ldr	r1, [r7, #4]
 800390a:	4613      	mov	r3, r2
 800390c:	011b      	lsls	r3, r3, #4
 800390e:	1a9b      	subs	r3, r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	440b      	add	r3, r1
 8003914:	331b      	adds	r3, #27
 8003916:	2200      	movs	r2, #0
 8003918:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800391a:	78fa      	ldrb	r2, [r7, #3]
 800391c:	6879      	ldr	r1, [r7, #4]
 800391e:	4613      	mov	r3, r2
 8003920:	011b      	lsls	r3, r3, #4
 8003922:	1a9b      	subs	r3, r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	440b      	add	r3, r1
 8003928:	3344      	adds	r3, #68	@ 0x44
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2b02      	cmp	r3, #2
 800392e:	d809      	bhi.n	8003944 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003930:	78fa      	ldrb	r2, [r7, #3]
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	4613      	mov	r3, r2
 8003936:	011b      	lsls	r3, r3, #4
 8003938:	1a9b      	subs	r3, r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	440b      	add	r3, r1
 800393e:	331c      	adds	r3, #28
 8003940:	2201      	movs	r2, #1
 8003942:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003944:	78fb      	ldrb	r3, [r7, #3]
 8003946:	015a      	lsls	r2, r3, #5
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	4413      	add	r3, r2
 800394c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	78fa      	ldrb	r2, [r7, #3]
 8003954:	0151      	lsls	r1, r2, #5
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	440a      	add	r2, r1
 800395a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800395e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003962:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003964:	78fa      	ldrb	r2, [r7, #3]
 8003966:	6879      	ldr	r1, [r7, #4]
 8003968:	4613      	mov	r3, r2
 800396a:	011b      	lsls	r3, r3, #4
 800396c:	1a9b      	subs	r3, r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	440b      	add	r3, r1
 8003972:	334c      	adds	r3, #76	@ 0x4c
 8003974:	2204      	movs	r2, #4
 8003976:	701a      	strb	r2, [r3, #0]
 8003978:	e014      	b.n	80039a4 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800397a:	78fa      	ldrb	r2, [r7, #3]
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	4613      	mov	r3, r2
 8003980:	011b      	lsls	r3, r3, #4
 8003982:	1a9b      	subs	r3, r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	440b      	add	r3, r1
 8003988:	334c      	adds	r3, #76	@ 0x4c
 800398a:	2202      	movs	r2, #2
 800398c:	701a      	strb	r2, [r3, #0]
 800398e:	e009      	b.n	80039a4 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003990:	78fa      	ldrb	r2, [r7, #3]
 8003992:	6879      	ldr	r1, [r7, #4]
 8003994:	4613      	mov	r3, r2
 8003996:	011b      	lsls	r3, r3, #4
 8003998:	1a9b      	subs	r3, r3, r2
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	440b      	add	r3, r1
 800399e:	334c      	adds	r3, #76	@ 0x4c
 80039a0:	2202      	movs	r2, #2
 80039a2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039a4:	78fa      	ldrb	r2, [r7, #3]
 80039a6:	6879      	ldr	r1, [r7, #4]
 80039a8:	4613      	mov	r3, r2
 80039aa:	011b      	lsls	r3, r3, #4
 80039ac:	1a9b      	subs	r3, r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	440b      	add	r3, r1
 80039b2:	3326      	adds	r3, #38	@ 0x26
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00b      	beq.n	80039d2 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80039ba:	78fa      	ldrb	r2, [r7, #3]
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	011b      	lsls	r3, r3, #4
 80039c2:	1a9b      	subs	r3, r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	440b      	add	r3, r1
 80039c8:	3326      	adds	r3, #38	@ 0x26
 80039ca:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	f040 8136 	bne.w	8003c3e <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80039d2:	78fb      	ldrb	r3, [r7, #3]
 80039d4:	015a      	lsls	r2, r3, #5
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	4413      	add	r3, r2
 80039da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80039e8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80039f0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80039f2:	78fb      	ldrb	r3, [r7, #3]
 80039f4:	015a      	lsls	r2, r3, #5
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4413      	add	r3, r2
 80039fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039fe:	461a      	mov	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6013      	str	r3, [r2, #0]
 8003a04:	e11b      	b.n	8003c3e <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003a06:	78fa      	ldrb	r2, [r7, #3]
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	011b      	lsls	r3, r3, #4
 8003a0e:	1a9b      	subs	r3, r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	440b      	add	r3, r1
 8003a14:	334d      	adds	r3, #77	@ 0x4d
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	2b03      	cmp	r3, #3
 8003a1a:	f040 8081 	bne.w	8003b20 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a1e:	78fa      	ldrb	r2, [r7, #3]
 8003a20:	6879      	ldr	r1, [r7, #4]
 8003a22:	4613      	mov	r3, r2
 8003a24:	011b      	lsls	r3, r3, #4
 8003a26:	1a9b      	subs	r3, r3, r2
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	440b      	add	r3, r1
 8003a2c:	334d      	adds	r3, #77	@ 0x4d
 8003a2e:	2202      	movs	r2, #2
 8003a30:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	331b      	adds	r3, #27
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	f040 80fa 	bne.w	8003c3e <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a4a:	78fa      	ldrb	r2, [r7, #3]
 8003a4c:	6879      	ldr	r1, [r7, #4]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	011b      	lsls	r3, r3, #4
 8003a52:	1a9b      	subs	r3, r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	440b      	add	r3, r1
 8003a58:	334c      	adds	r3, #76	@ 0x4c
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003a5e:	78fb      	ldrb	r3, [r7, #3]
 8003a60:	015a      	lsls	r2, r3, #5
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	4413      	add	r3, r2
 8003a66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	78fa      	ldrb	r2, [r7, #3]
 8003a6e:	0151      	lsls	r1, r2, #5
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	440a      	add	r2, r1
 8003a74:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a7c:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003a7e:	78fb      	ldrb	r3, [r7, #3]
 8003a80:	015a      	lsls	r2, r3, #5
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	4413      	add	r3, r2
 8003a86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	78fa      	ldrb	r2, [r7, #3]
 8003a8e:	0151      	lsls	r1, r2, #5
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	440a      	add	r2, r1
 8003a94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a9c:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003a9e:	78fb      	ldrb	r3, [r7, #3]
 8003aa0:	015a      	lsls	r2, r3, #5
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	4413      	add	r3, r2
 8003aa6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	78fa      	ldrb	r2, [r7, #3]
 8003aae:	0151      	lsls	r1, r2, #5
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	440a      	add	r2, r1
 8003ab4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003ab8:	f023 0320 	bic.w	r3, r3, #32
 8003abc:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003abe:	78fa      	ldrb	r2, [r7, #3]
 8003ac0:	6879      	ldr	r1, [r7, #4]
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	1a9b      	subs	r3, r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	440b      	add	r3, r1
 8003acc:	3326      	adds	r3, #38	@ 0x26
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00b      	beq.n	8003aec <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ad4:	78fa      	ldrb	r2, [r7, #3]
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	1a9b      	subs	r3, r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	440b      	add	r3, r1
 8003ae2:	3326      	adds	r3, #38	@ 0x26
 8003ae4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	f040 80a9 	bne.w	8003c3e <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003aec:	78fb      	ldrb	r3, [r7, #3]
 8003aee:	015a      	lsls	r2, r3, #5
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	4413      	add	r3, r2
 8003af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003b02:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003b0a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003b0c:	78fb      	ldrb	r3, [r7, #3]
 8003b0e:	015a      	lsls	r2, r3, #5
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	4413      	add	r3, r2
 8003b14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b18:	461a      	mov	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6013      	str	r3, [r2, #0]
 8003b1e:	e08e      	b.n	8003c3e <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003b20:	78fa      	ldrb	r2, [r7, #3]
 8003b22:	6879      	ldr	r1, [r7, #4]
 8003b24:	4613      	mov	r3, r2
 8003b26:	011b      	lsls	r3, r3, #4
 8003b28:	1a9b      	subs	r3, r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	440b      	add	r3, r1
 8003b2e:	334d      	adds	r3, #77	@ 0x4d
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	2b04      	cmp	r3, #4
 8003b34:	d143      	bne.n	8003bbe <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b36:	78fa      	ldrb	r2, [r7, #3]
 8003b38:	6879      	ldr	r1, [r7, #4]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	011b      	lsls	r3, r3, #4
 8003b3e:	1a9b      	subs	r3, r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	440b      	add	r3, r1
 8003b44:	334d      	adds	r3, #77	@ 0x4d
 8003b46:	2202      	movs	r2, #2
 8003b48:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b4a:	78fa      	ldrb	r2, [r7, #3]
 8003b4c:	6879      	ldr	r1, [r7, #4]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	011b      	lsls	r3, r3, #4
 8003b52:	1a9b      	subs	r3, r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	440b      	add	r3, r1
 8003b58:	334c      	adds	r3, #76	@ 0x4c
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003b5e:	78fa      	ldrb	r2, [r7, #3]
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	4613      	mov	r3, r2
 8003b64:	011b      	lsls	r3, r3, #4
 8003b66:	1a9b      	subs	r3, r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	440b      	add	r3, r1
 8003b6c:	3326      	adds	r3, #38	@ 0x26
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00a      	beq.n	8003b8a <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003b74:	78fa      	ldrb	r2, [r7, #3]
 8003b76:	6879      	ldr	r1, [r7, #4]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	011b      	lsls	r3, r3, #4
 8003b7c:	1a9b      	subs	r3, r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	440b      	add	r3, r1
 8003b82:	3326      	adds	r3, #38	@ 0x26
 8003b84:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d159      	bne.n	8003c3e <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003b8a:	78fb      	ldrb	r3, [r7, #3]
 8003b8c:	015a      	lsls	r2, r3, #5
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	4413      	add	r3, r2
 8003b92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ba0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ba8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003baa:	78fb      	ldrb	r3, [r7, #3]
 8003bac:	015a      	lsls	r2, r3, #5
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6013      	str	r3, [r2, #0]
 8003bbc:	e03f      	b.n	8003c3e <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003bbe:	78fa      	ldrb	r2, [r7, #3]
 8003bc0:	6879      	ldr	r1, [r7, #4]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	1a9b      	subs	r3, r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	334d      	adds	r3, #77	@ 0x4d
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d126      	bne.n	8003c22 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003bd4:	78fa      	ldrb	r2, [r7, #3]
 8003bd6:	6879      	ldr	r1, [r7, #4]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	011b      	lsls	r3, r3, #4
 8003bdc:	1a9b      	subs	r3, r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	440b      	add	r3, r1
 8003be2:	334d      	adds	r3, #77	@ 0x4d
 8003be4:	2202      	movs	r2, #2
 8003be6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003be8:	78fa      	ldrb	r2, [r7, #3]
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	4613      	mov	r3, r2
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	3344      	adds	r3, #68	@ 0x44
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	1c59      	adds	r1, r3, #1
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	011b      	lsls	r3, r3, #4
 8003c02:	1a9b      	subs	r3, r3, r2
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	4403      	add	r3, r0
 8003c08:	3344      	adds	r3, #68	@ 0x44
 8003c0a:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003c0c:	78fa      	ldrb	r2, [r7, #3]
 8003c0e:	6879      	ldr	r1, [r7, #4]
 8003c10:	4613      	mov	r3, r2
 8003c12:	011b      	lsls	r3, r3, #4
 8003c14:	1a9b      	subs	r3, r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	440b      	add	r3, r1
 8003c1a:	334c      	adds	r3, #76	@ 0x4c
 8003c1c:	2204      	movs	r2, #4
 8003c1e:	701a      	strb	r2, [r3, #0]
 8003c20:	e00d      	b.n	8003c3e <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003c22:	78fa      	ldrb	r2, [r7, #3]
 8003c24:	6879      	ldr	r1, [r7, #4]
 8003c26:	4613      	mov	r3, r2
 8003c28:	011b      	lsls	r3, r3, #4
 8003c2a:	1a9b      	subs	r3, r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	440b      	add	r3, r1
 8003c30:	334d      	adds	r3, #77	@ 0x4d
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	f000 8100 	beq.w	8003e3a <HCD_HC_IN_IRQHandler+0xcca>
 8003c3a:	e000      	b.n	8003c3e <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003c3c:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003c3e:	78fa      	ldrb	r2, [r7, #3]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	1a9b      	subs	r3, r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	334c      	adds	r3, #76	@ 0x4c
 8003c4e:	781a      	ldrb	r2, [r3, #0]
 8003c50:	78fb      	ldrb	r3, [r7, #3]
 8003c52:	4619      	mov	r1, r3
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f003 fbfa 	bl	800744e <HAL_HCD_HC_NotifyURBChange_Callback>
 8003c5a:	e0ef      	b.n	8003e3c <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	78fa      	ldrb	r2, [r7, #3]
 8003c62:	4611      	mov	r1, r2
 8003c64:	4618      	mov	r0, r3
 8003c66:	f003 f8fa 	bl	8006e5e <USB_ReadChInterrupts>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c70:	2b40      	cmp	r3, #64	@ 0x40
 8003c72:	d12f      	bne.n	8003cd4 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003c74:	78fb      	ldrb	r3, [r7, #3]
 8003c76:	015a      	lsls	r2, r3, #5
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c80:	461a      	mov	r2, r3
 8003c82:	2340      	movs	r3, #64	@ 0x40
 8003c84:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003c86:	78fa      	ldrb	r2, [r7, #3]
 8003c88:	6879      	ldr	r1, [r7, #4]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	440b      	add	r3, r1
 8003c94:	334d      	adds	r3, #77	@ 0x4d
 8003c96:	2205      	movs	r2, #5
 8003c98:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003c9a:	78fa      	ldrb	r2, [r7, #3]
 8003c9c:	6879      	ldr	r1, [r7, #4]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	011b      	lsls	r3, r3, #4
 8003ca2:	1a9b      	subs	r3, r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	440b      	add	r3, r1
 8003ca8:	331a      	adds	r3, #26
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d109      	bne.n	8003cc4 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003cb0:	78fa      	ldrb	r2, [r7, #3]
 8003cb2:	6879      	ldr	r1, [r7, #4]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	011b      	lsls	r3, r3, #4
 8003cb8:	1a9b      	subs	r3, r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	440b      	add	r3, r1
 8003cbe:	3344      	adds	r3, #68	@ 0x44
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	78fa      	ldrb	r2, [r7, #3]
 8003cca:	4611      	mov	r1, r2
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f003 f943 	bl	8006f58 <USB_HC_Halt>
 8003cd2:	e0b3      	b.n	8003e3c <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	78fa      	ldrb	r2, [r7, #3]
 8003cda:	4611      	mov	r1, r2
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f003 f8be 	bl	8006e5e <USB_ReadChInterrupts>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	f003 0310 	and.w	r3, r3, #16
 8003ce8:	2b10      	cmp	r3, #16
 8003cea:	f040 80a7 	bne.w	8003e3c <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003cee:	78fa      	ldrb	r2, [r7, #3]
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	011b      	lsls	r3, r3, #4
 8003cf6:	1a9b      	subs	r3, r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	3326      	adds	r3, #38	@ 0x26
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b03      	cmp	r3, #3
 8003d02:	d11b      	bne.n	8003d3c <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003d04:	78fa      	ldrb	r2, [r7, #3]
 8003d06:	6879      	ldr	r1, [r7, #4]
 8003d08:	4613      	mov	r3, r2
 8003d0a:	011b      	lsls	r3, r3, #4
 8003d0c:	1a9b      	subs	r3, r3, r2
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	440b      	add	r3, r1
 8003d12:	3344      	adds	r3, #68	@ 0x44
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003d18:	78fa      	ldrb	r2, [r7, #3]
 8003d1a:	6879      	ldr	r1, [r7, #4]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	011b      	lsls	r3, r3, #4
 8003d20:	1a9b      	subs	r3, r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	440b      	add	r3, r1
 8003d26:	334d      	adds	r3, #77	@ 0x4d
 8003d28:	2204      	movs	r2, #4
 8003d2a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	78fa      	ldrb	r2, [r7, #3]
 8003d32:	4611      	mov	r1, r2
 8003d34:	4618      	mov	r0, r3
 8003d36:	f003 f90f 	bl	8006f58 <USB_HC_Halt>
 8003d3a:	e03f      	b.n	8003dbc <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d3c:	78fa      	ldrb	r2, [r7, #3]
 8003d3e:	6879      	ldr	r1, [r7, #4]
 8003d40:	4613      	mov	r3, r2
 8003d42:	011b      	lsls	r3, r3, #4
 8003d44:	1a9b      	subs	r3, r3, r2
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	440b      	add	r3, r1
 8003d4a:	3326      	adds	r3, #38	@ 0x26
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00a      	beq.n	8003d68 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003d52:	78fa      	ldrb	r2, [r7, #3]
 8003d54:	6879      	ldr	r1, [r7, #4]
 8003d56:	4613      	mov	r3, r2
 8003d58:	011b      	lsls	r3, r3, #4
 8003d5a:	1a9b      	subs	r3, r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	440b      	add	r3, r1
 8003d60:	3326      	adds	r3, #38	@ 0x26
 8003d62:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d129      	bne.n	8003dbc <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003d68:	78fa      	ldrb	r2, [r7, #3]
 8003d6a:	6879      	ldr	r1, [r7, #4]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	011b      	lsls	r3, r3, #4
 8003d70:	1a9b      	subs	r3, r3, r2
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	440b      	add	r3, r1
 8003d76:	3344      	adds	r3, #68	@ 0x44
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	799b      	ldrb	r3, [r3, #6]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00a      	beq.n	8003d9a <HCD_HC_IN_IRQHandler+0xc2a>
 8003d84:	78fa      	ldrb	r2, [r7, #3]
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	011b      	lsls	r3, r3, #4
 8003d8c:	1a9b      	subs	r3, r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	331b      	adds	r3, #27
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d110      	bne.n	8003dbc <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003d9a:	78fa      	ldrb	r2, [r7, #3]
 8003d9c:	6879      	ldr	r1, [r7, #4]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	011b      	lsls	r3, r3, #4
 8003da2:	1a9b      	subs	r3, r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	440b      	add	r3, r1
 8003da8:	334d      	adds	r3, #77	@ 0x4d
 8003daa:	2204      	movs	r2, #4
 8003dac:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	78fa      	ldrb	r2, [r7, #3]
 8003db4:	4611      	mov	r1, r2
 8003db6:	4618      	mov	r0, r3
 8003db8:	f003 f8ce 	bl	8006f58 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003dbc:	78fa      	ldrb	r2, [r7, #3]
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	011b      	lsls	r3, r3, #4
 8003dc4:	1a9b      	subs	r3, r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	440b      	add	r3, r1
 8003dca:	331b      	adds	r3, #27
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d129      	bne.n	8003e26 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003dd2:	78fa      	ldrb	r2, [r7, #3]
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	1a9b      	subs	r3, r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	440b      	add	r3, r1
 8003de0:	331b      	adds	r3, #27
 8003de2:	2200      	movs	r2, #0
 8003de4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003de6:	78fb      	ldrb	r3, [r7, #3]
 8003de8:	015a      	lsls	r2, r3, #5
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	4413      	add	r3, r2
 8003dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	78fa      	ldrb	r2, [r7, #3]
 8003df6:	0151      	lsls	r1, r2, #5
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	440a      	add	r2, r1
 8003dfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e04:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003e06:	78fb      	ldrb	r3, [r7, #3]
 8003e08:	015a      	lsls	r2, r3, #5
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	4413      	add	r3, r2
 8003e0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	78fa      	ldrb	r2, [r7, #3]
 8003e16:	0151      	lsls	r1, r2, #5
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	440a      	add	r2, r1
 8003e1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e20:	f043 0320 	orr.w	r3, r3, #32
 8003e24:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003e26:	78fb      	ldrb	r3, [r7, #3]
 8003e28:	015a      	lsls	r2, r3, #5
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	4413      	add	r3, r2
 8003e2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e32:	461a      	mov	r2, r3
 8003e34:	2310      	movs	r3, #16
 8003e36:	6093      	str	r3, [r2, #8]
 8003e38:	e000      	b.n	8003e3c <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003e3a:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003e3c:	3718      	adds	r7, #24
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b086      	sub	sp, #24
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	78fa      	ldrb	r2, [r7, #3]
 8003e5e:	4611      	mov	r1, r2
 8003e60:	4618      	mov	r0, r3
 8003e62:	f002 fffc 	bl	8006e5e <USB_ReadChInterrupts>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f003 0304 	and.w	r3, r3, #4
 8003e6c:	2b04      	cmp	r3, #4
 8003e6e:	d11b      	bne.n	8003ea8 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003e70:	78fb      	ldrb	r3, [r7, #3]
 8003e72:	015a      	lsls	r2, r3, #5
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	4413      	add	r3, r2
 8003e78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	2304      	movs	r3, #4
 8003e80:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003e82:	78fa      	ldrb	r2, [r7, #3]
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	4613      	mov	r3, r2
 8003e88:	011b      	lsls	r3, r3, #4
 8003e8a:	1a9b      	subs	r3, r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	440b      	add	r3, r1
 8003e90:	334d      	adds	r3, #77	@ 0x4d
 8003e92:	2207      	movs	r2, #7
 8003e94:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	78fa      	ldrb	r2, [r7, #3]
 8003e9c:	4611      	mov	r1, r2
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f003 f85a 	bl	8006f58 <USB_HC_Halt>
 8003ea4:	f000 bc6f 	b.w	8004786 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	78fa      	ldrb	r2, [r7, #3]
 8003eae:	4611      	mov	r1, r2
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f002 ffd4 	bl	8006e5e <USB_ReadChInterrupts>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	f003 0320 	and.w	r3, r3, #32
 8003ebc:	2b20      	cmp	r3, #32
 8003ebe:	f040 8082 	bne.w	8003fc6 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003ec2:	78fb      	ldrb	r3, [r7, #3]
 8003ec4:	015a      	lsls	r2, r3, #5
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	4413      	add	r3, r2
 8003eca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ece:	461a      	mov	r2, r3
 8003ed0:	2320      	movs	r3, #32
 8003ed2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003ed4:	78fa      	ldrb	r2, [r7, #3]
 8003ed6:	6879      	ldr	r1, [r7, #4]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	011b      	lsls	r3, r3, #4
 8003edc:	1a9b      	subs	r3, r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	3319      	adds	r3, #25
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d124      	bne.n	8003f34 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003eea:	78fa      	ldrb	r2, [r7, #3]
 8003eec:	6879      	ldr	r1, [r7, #4]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	1a9b      	subs	r3, r3, r2
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	440b      	add	r3, r1
 8003ef8:	3319      	adds	r3, #25
 8003efa:	2200      	movs	r2, #0
 8003efc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003efe:	78fa      	ldrb	r2, [r7, #3]
 8003f00:	6879      	ldr	r1, [r7, #4]
 8003f02:	4613      	mov	r3, r2
 8003f04:	011b      	lsls	r3, r3, #4
 8003f06:	1a9b      	subs	r3, r3, r2
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	440b      	add	r3, r1
 8003f0c:	334c      	adds	r3, #76	@ 0x4c
 8003f0e:	2202      	movs	r2, #2
 8003f10:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003f12:	78fa      	ldrb	r2, [r7, #3]
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	4613      	mov	r3, r2
 8003f18:	011b      	lsls	r3, r3, #4
 8003f1a:	1a9b      	subs	r3, r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	440b      	add	r3, r1
 8003f20:	334d      	adds	r3, #77	@ 0x4d
 8003f22:	2203      	movs	r2, #3
 8003f24:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	78fa      	ldrb	r2, [r7, #3]
 8003f2c:	4611      	mov	r1, r2
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f003 f812 	bl	8006f58 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003f34:	78fa      	ldrb	r2, [r7, #3]
 8003f36:	6879      	ldr	r1, [r7, #4]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	1a9b      	subs	r3, r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	331a      	adds	r3, #26
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	f040 841d 	bne.w	8004786 <HCD_HC_OUT_IRQHandler+0x944>
 8003f4c:	78fa      	ldrb	r2, [r7, #3]
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	4613      	mov	r3, r2
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	1a9b      	subs	r3, r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	440b      	add	r3, r1
 8003f5a:	331b      	adds	r3, #27
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f040 8411 	bne.w	8004786 <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003f64:	78fa      	ldrb	r2, [r7, #3]
 8003f66:	6879      	ldr	r1, [r7, #4]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	1a9b      	subs	r3, r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	3326      	adds	r3, #38	@ 0x26
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d009      	beq.n	8003f8e <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003f7a:	78fa      	ldrb	r2, [r7, #3]
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	440b      	add	r3, r1
 8003f88:	331b      	adds	r3, #27
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003f8e:	78fa      	ldrb	r2, [r7, #3]
 8003f90:	6879      	ldr	r1, [r7, #4]
 8003f92:	4613      	mov	r3, r2
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	1a9b      	subs	r3, r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	440b      	add	r3, r1
 8003f9c:	334d      	adds	r3, #77	@ 0x4d
 8003f9e:	2203      	movs	r2, #3
 8003fa0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	78fa      	ldrb	r2, [r7, #3]
 8003fa8:	4611      	mov	r1, r2
 8003faa:	4618      	mov	r0, r3
 8003fac:	f002 ffd4 	bl	8006f58 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003fb0:	78fa      	ldrb	r2, [r7, #3]
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	011b      	lsls	r3, r3, #4
 8003fb8:	1a9b      	subs	r3, r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	3344      	adds	r3, #68	@ 0x44
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	e3df      	b.n	8004786 <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	78fa      	ldrb	r2, [r7, #3]
 8003fcc:	4611      	mov	r1, r2
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f002 ff45 	bl	8006e5e <USB_ReadChInterrupts>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fde:	d111      	bne.n	8004004 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003fe0:	78fb      	ldrb	r3, [r7, #3]
 8003fe2:	015a      	lsls	r2, r3, #5
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fec:	461a      	mov	r2, r3
 8003fee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ff2:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	78fa      	ldrb	r2, [r7, #3]
 8003ffa:	4611      	mov	r1, r2
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f002 ffab 	bl	8006f58 <USB_HC_Halt>
 8004002:	e3c0      	b.n	8004786 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	78fa      	ldrb	r2, [r7, #3]
 800400a:	4611      	mov	r1, r2
 800400c:	4618      	mov	r0, r3
 800400e:	f002 ff26 	bl	8006e5e <USB_ReadChInterrupts>
 8004012:	4603      	mov	r3, r0
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	2b01      	cmp	r3, #1
 800401a:	d168      	bne.n	80040ee <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800401c:	78fa      	ldrb	r2, [r7, #3]
 800401e:	6879      	ldr	r1, [r7, #4]
 8004020:	4613      	mov	r3, r2
 8004022:	011b      	lsls	r3, r3, #4
 8004024:	1a9b      	subs	r3, r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	440b      	add	r3, r1
 800402a:	3344      	adds	r3, #68	@ 0x44
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	78fa      	ldrb	r2, [r7, #3]
 8004036:	4611      	mov	r1, r2
 8004038:	4618      	mov	r0, r3
 800403a:	f002 ff10 	bl	8006e5e <USB_ReadChInterrupts>
 800403e:	4603      	mov	r3, r0
 8004040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004044:	2b40      	cmp	r3, #64	@ 0x40
 8004046:	d112      	bne.n	800406e <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004048:	78fa      	ldrb	r2, [r7, #3]
 800404a:	6879      	ldr	r1, [r7, #4]
 800404c:	4613      	mov	r3, r2
 800404e:	011b      	lsls	r3, r3, #4
 8004050:	1a9b      	subs	r3, r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	440b      	add	r3, r1
 8004056:	3319      	adds	r3, #25
 8004058:	2201      	movs	r2, #1
 800405a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800405c:	78fb      	ldrb	r3, [r7, #3]
 800405e:	015a      	lsls	r2, r3, #5
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	4413      	add	r3, r2
 8004064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004068:	461a      	mov	r2, r3
 800406a:	2340      	movs	r3, #64	@ 0x40
 800406c:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800406e:	78fa      	ldrb	r2, [r7, #3]
 8004070:	6879      	ldr	r1, [r7, #4]
 8004072:	4613      	mov	r3, r2
 8004074:	011b      	lsls	r3, r3, #4
 8004076:	1a9b      	subs	r3, r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	440b      	add	r3, r1
 800407c:	331b      	adds	r3, #27
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d019      	beq.n	80040b8 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004084:	78fa      	ldrb	r2, [r7, #3]
 8004086:	6879      	ldr	r1, [r7, #4]
 8004088:	4613      	mov	r3, r2
 800408a:	011b      	lsls	r3, r3, #4
 800408c:	1a9b      	subs	r3, r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	440b      	add	r3, r1
 8004092:	331b      	adds	r3, #27
 8004094:	2200      	movs	r2, #0
 8004096:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004098:	78fb      	ldrb	r3, [r7, #3]
 800409a:	015a      	lsls	r2, r3, #5
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	78fa      	ldrb	r2, [r7, #3]
 80040a8:	0151      	lsls	r1, r2, #5
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	440a      	add	r2, r1
 80040ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80040b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040b6:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80040b8:	78fb      	ldrb	r3, [r7, #3]
 80040ba:	015a      	lsls	r2, r3, #5
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	4413      	add	r3, r2
 80040c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040c4:	461a      	mov	r2, r3
 80040c6:	2301      	movs	r3, #1
 80040c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80040ca:	78fa      	ldrb	r2, [r7, #3]
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	4613      	mov	r3, r2
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	1a9b      	subs	r3, r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	440b      	add	r3, r1
 80040d8:	334d      	adds	r3, #77	@ 0x4d
 80040da:	2201      	movs	r2, #1
 80040dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	78fa      	ldrb	r2, [r7, #3]
 80040e4:	4611      	mov	r1, r2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f002 ff36 	bl	8006f58 <USB_HC_Halt>
 80040ec:	e34b      	b.n	8004786 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	78fa      	ldrb	r2, [r7, #3]
 80040f4:	4611      	mov	r1, r2
 80040f6:	4618      	mov	r0, r3
 80040f8:	f002 feb1 	bl	8006e5e <USB_ReadChInterrupts>
 80040fc:	4603      	mov	r3, r0
 80040fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004102:	2b40      	cmp	r3, #64	@ 0x40
 8004104:	d139      	bne.n	800417a <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004106:	78fa      	ldrb	r2, [r7, #3]
 8004108:	6879      	ldr	r1, [r7, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	440b      	add	r3, r1
 8004114:	334d      	adds	r3, #77	@ 0x4d
 8004116:	2205      	movs	r2, #5
 8004118:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800411a:	78fa      	ldrb	r2, [r7, #3]
 800411c:	6879      	ldr	r1, [r7, #4]
 800411e:	4613      	mov	r3, r2
 8004120:	011b      	lsls	r3, r3, #4
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	440b      	add	r3, r1
 8004128:	331a      	adds	r3, #26
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d109      	bne.n	8004144 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004130:	78fa      	ldrb	r2, [r7, #3]
 8004132:	6879      	ldr	r1, [r7, #4]
 8004134:	4613      	mov	r3, r2
 8004136:	011b      	lsls	r3, r3, #4
 8004138:	1a9b      	subs	r3, r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	440b      	add	r3, r1
 800413e:	3319      	adds	r3, #25
 8004140:	2201      	movs	r2, #1
 8004142:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004144:	78fa      	ldrb	r2, [r7, #3]
 8004146:	6879      	ldr	r1, [r7, #4]
 8004148:	4613      	mov	r3, r2
 800414a:	011b      	lsls	r3, r3, #4
 800414c:	1a9b      	subs	r3, r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	440b      	add	r3, r1
 8004152:	3344      	adds	r3, #68	@ 0x44
 8004154:	2200      	movs	r2, #0
 8004156:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	78fa      	ldrb	r2, [r7, #3]
 800415e:	4611      	mov	r1, r2
 8004160:	4618      	mov	r0, r3
 8004162:	f002 fef9 	bl	8006f58 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004166:	78fb      	ldrb	r3, [r7, #3]
 8004168:	015a      	lsls	r2, r3, #5
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	4413      	add	r3, r2
 800416e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004172:	461a      	mov	r2, r3
 8004174:	2340      	movs	r3, #64	@ 0x40
 8004176:	6093      	str	r3, [r2, #8]
 8004178:	e305      	b.n	8004786 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	78fa      	ldrb	r2, [r7, #3]
 8004180:	4611      	mov	r1, r2
 8004182:	4618      	mov	r0, r3
 8004184:	f002 fe6b 	bl	8006e5e <USB_ReadChInterrupts>
 8004188:	4603      	mov	r3, r0
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b08      	cmp	r3, #8
 8004190:	d11a      	bne.n	80041c8 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004192:	78fb      	ldrb	r3, [r7, #3]
 8004194:	015a      	lsls	r2, r3, #5
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	4413      	add	r3, r2
 800419a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800419e:	461a      	mov	r2, r3
 80041a0:	2308      	movs	r3, #8
 80041a2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80041a4:	78fa      	ldrb	r2, [r7, #3]
 80041a6:	6879      	ldr	r1, [r7, #4]
 80041a8:	4613      	mov	r3, r2
 80041aa:	011b      	lsls	r3, r3, #4
 80041ac:	1a9b      	subs	r3, r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	440b      	add	r3, r1
 80041b2:	334d      	adds	r3, #77	@ 0x4d
 80041b4:	2206      	movs	r2, #6
 80041b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	78fa      	ldrb	r2, [r7, #3]
 80041be:	4611      	mov	r1, r2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f002 fec9 	bl	8006f58 <USB_HC_Halt>
 80041c6:	e2de      	b.n	8004786 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	78fa      	ldrb	r2, [r7, #3]
 80041ce:	4611      	mov	r1, r2
 80041d0:	4618      	mov	r0, r3
 80041d2:	f002 fe44 	bl	8006e5e <USB_ReadChInterrupts>
 80041d6:	4603      	mov	r3, r0
 80041d8:	f003 0310 	and.w	r3, r3, #16
 80041dc:	2b10      	cmp	r3, #16
 80041de:	d144      	bne.n	800426a <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80041e0:	78fa      	ldrb	r2, [r7, #3]
 80041e2:	6879      	ldr	r1, [r7, #4]
 80041e4:	4613      	mov	r3, r2
 80041e6:	011b      	lsls	r3, r3, #4
 80041e8:	1a9b      	subs	r3, r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	440b      	add	r3, r1
 80041ee:	3344      	adds	r3, #68	@ 0x44
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80041f4:	78fa      	ldrb	r2, [r7, #3]
 80041f6:	6879      	ldr	r1, [r7, #4]
 80041f8:	4613      	mov	r3, r2
 80041fa:	011b      	lsls	r3, r3, #4
 80041fc:	1a9b      	subs	r3, r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	440b      	add	r3, r1
 8004202:	334d      	adds	r3, #77	@ 0x4d
 8004204:	2204      	movs	r2, #4
 8004206:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004208:	78fa      	ldrb	r2, [r7, #3]
 800420a:	6879      	ldr	r1, [r7, #4]
 800420c:	4613      	mov	r3, r2
 800420e:	011b      	lsls	r3, r3, #4
 8004210:	1a9b      	subs	r3, r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	440b      	add	r3, r1
 8004216:	3319      	adds	r3, #25
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d114      	bne.n	8004248 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800421e:	78fa      	ldrb	r2, [r7, #3]
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	4613      	mov	r3, r2
 8004224:	011b      	lsls	r3, r3, #4
 8004226:	1a9b      	subs	r3, r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	440b      	add	r3, r1
 800422c:	3318      	adds	r3, #24
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d109      	bne.n	8004248 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004234:	78fa      	ldrb	r2, [r7, #3]
 8004236:	6879      	ldr	r1, [r7, #4]
 8004238:	4613      	mov	r3, r2
 800423a:	011b      	lsls	r3, r3, #4
 800423c:	1a9b      	subs	r3, r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	440b      	add	r3, r1
 8004242:	3319      	adds	r3, #25
 8004244:	2201      	movs	r2, #1
 8004246:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	78fa      	ldrb	r2, [r7, #3]
 800424e:	4611      	mov	r1, r2
 8004250:	4618      	mov	r0, r3
 8004252:	f002 fe81 	bl	8006f58 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004256:	78fb      	ldrb	r3, [r7, #3]
 8004258:	015a      	lsls	r2, r3, #5
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	4413      	add	r3, r2
 800425e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004262:	461a      	mov	r2, r3
 8004264:	2310      	movs	r3, #16
 8004266:	6093      	str	r3, [r2, #8]
 8004268:	e28d      	b.n	8004786 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	78fa      	ldrb	r2, [r7, #3]
 8004270:	4611      	mov	r1, r2
 8004272:	4618      	mov	r0, r3
 8004274:	f002 fdf3 	bl	8006e5e <USB_ReadChInterrupts>
 8004278:	4603      	mov	r3, r0
 800427a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800427e:	2b80      	cmp	r3, #128	@ 0x80
 8004280:	d169      	bne.n	8004356 <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	799b      	ldrb	r3, [r3, #6]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d111      	bne.n	80042ae <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800428a:	78fa      	ldrb	r2, [r7, #3]
 800428c:	6879      	ldr	r1, [r7, #4]
 800428e:	4613      	mov	r3, r2
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	1a9b      	subs	r3, r3, r2
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	440b      	add	r3, r1
 8004298:	334d      	adds	r3, #77	@ 0x4d
 800429a:	2207      	movs	r2, #7
 800429c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	78fa      	ldrb	r2, [r7, #3]
 80042a4:	4611      	mov	r1, r2
 80042a6:	4618      	mov	r0, r3
 80042a8:	f002 fe56 	bl	8006f58 <USB_HC_Halt>
 80042ac:	e049      	b.n	8004342 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80042ae:	78fa      	ldrb	r2, [r7, #3]
 80042b0:	6879      	ldr	r1, [r7, #4]
 80042b2:	4613      	mov	r3, r2
 80042b4:	011b      	lsls	r3, r3, #4
 80042b6:	1a9b      	subs	r3, r3, r2
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	440b      	add	r3, r1
 80042bc:	3344      	adds	r3, #68	@ 0x44
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	1c59      	adds	r1, r3, #1
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	4613      	mov	r3, r2
 80042c6:	011b      	lsls	r3, r3, #4
 80042c8:	1a9b      	subs	r3, r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	4403      	add	r3, r0
 80042ce:	3344      	adds	r3, #68	@ 0x44
 80042d0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80042d2:	78fa      	ldrb	r2, [r7, #3]
 80042d4:	6879      	ldr	r1, [r7, #4]
 80042d6:	4613      	mov	r3, r2
 80042d8:	011b      	lsls	r3, r3, #4
 80042da:	1a9b      	subs	r3, r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	440b      	add	r3, r1
 80042e0:	3344      	adds	r3, #68	@ 0x44
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d922      	bls.n	800432e <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80042e8:	78fa      	ldrb	r2, [r7, #3]
 80042ea:	6879      	ldr	r1, [r7, #4]
 80042ec:	4613      	mov	r3, r2
 80042ee:	011b      	lsls	r3, r3, #4
 80042f0:	1a9b      	subs	r3, r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	440b      	add	r3, r1
 80042f6:	3344      	adds	r3, #68	@ 0x44
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80042fc:	78fa      	ldrb	r2, [r7, #3]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4613      	mov	r3, r2
 8004302:	011b      	lsls	r3, r3, #4
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	334c      	adds	r3, #76	@ 0x4c
 800430c:	2204      	movs	r2, #4
 800430e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004310:	78fa      	ldrb	r2, [r7, #3]
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	4613      	mov	r3, r2
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	1a9b      	subs	r3, r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	440b      	add	r3, r1
 800431e:	334c      	adds	r3, #76	@ 0x4c
 8004320:	781a      	ldrb	r2, [r3, #0]
 8004322:	78fb      	ldrb	r3, [r7, #3]
 8004324:	4619      	mov	r1, r3
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f003 f891 	bl	800744e <HAL_HCD_HC_NotifyURBChange_Callback>
 800432c:	e009      	b.n	8004342 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800432e:	78fa      	ldrb	r2, [r7, #3]
 8004330:	6879      	ldr	r1, [r7, #4]
 8004332:	4613      	mov	r3, r2
 8004334:	011b      	lsls	r3, r3, #4
 8004336:	1a9b      	subs	r3, r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	440b      	add	r3, r1
 800433c:	334c      	adds	r3, #76	@ 0x4c
 800433e:	2202      	movs	r2, #2
 8004340:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004342:	78fb      	ldrb	r3, [r7, #3]
 8004344:	015a      	lsls	r2, r3, #5
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	4413      	add	r3, r2
 800434a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800434e:	461a      	mov	r2, r3
 8004350:	2380      	movs	r3, #128	@ 0x80
 8004352:	6093      	str	r3, [r2, #8]
 8004354:	e217      	b.n	8004786 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	78fa      	ldrb	r2, [r7, #3]
 800435c:	4611      	mov	r1, r2
 800435e:	4618      	mov	r0, r3
 8004360:	f002 fd7d 	bl	8006e5e <USB_ReadChInterrupts>
 8004364:	4603      	mov	r3, r0
 8004366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800436a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800436e:	d11b      	bne.n	80043a8 <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004370:	78fa      	ldrb	r2, [r7, #3]
 8004372:	6879      	ldr	r1, [r7, #4]
 8004374:	4613      	mov	r3, r2
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	1a9b      	subs	r3, r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	334d      	adds	r3, #77	@ 0x4d
 8004380:	2209      	movs	r2, #9
 8004382:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	78fa      	ldrb	r2, [r7, #3]
 800438a:	4611      	mov	r1, r2
 800438c:	4618      	mov	r0, r3
 800438e:	f002 fde3 	bl	8006f58 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004392:	78fb      	ldrb	r3, [r7, #3]
 8004394:	015a      	lsls	r2, r3, #5
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	4413      	add	r3, r2
 800439a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800439e:	461a      	mov	r2, r3
 80043a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043a4:	6093      	str	r3, [r2, #8]
 80043a6:	e1ee      	b.n	8004786 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	78fa      	ldrb	r2, [r7, #3]
 80043ae:	4611      	mov	r1, r2
 80043b0:	4618      	mov	r0, r3
 80043b2:	f002 fd54 	bl	8006e5e <USB_ReadChInterrupts>
 80043b6:	4603      	mov	r3, r0
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b02      	cmp	r3, #2
 80043be:	f040 81df 	bne.w	8004780 <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80043c2:	78fb      	ldrb	r3, [r7, #3]
 80043c4:	015a      	lsls	r2, r3, #5
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	4413      	add	r3, r2
 80043ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043ce:	461a      	mov	r2, r3
 80043d0:	2302      	movs	r3, #2
 80043d2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80043d4:	78fa      	ldrb	r2, [r7, #3]
 80043d6:	6879      	ldr	r1, [r7, #4]
 80043d8:	4613      	mov	r3, r2
 80043da:	011b      	lsls	r3, r3, #4
 80043dc:	1a9b      	subs	r3, r3, r2
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	440b      	add	r3, r1
 80043e2:	334d      	adds	r3, #77	@ 0x4d
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	f040 8093 	bne.w	8004512 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043ec:	78fa      	ldrb	r2, [r7, #3]
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	4613      	mov	r3, r2
 80043f2:	011b      	lsls	r3, r3, #4
 80043f4:	1a9b      	subs	r3, r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	440b      	add	r3, r1
 80043fa:	334d      	adds	r3, #77	@ 0x4d
 80043fc:	2202      	movs	r2, #2
 80043fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004400:	78fa      	ldrb	r2, [r7, #3]
 8004402:	6879      	ldr	r1, [r7, #4]
 8004404:	4613      	mov	r3, r2
 8004406:	011b      	lsls	r3, r3, #4
 8004408:	1a9b      	subs	r3, r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	440b      	add	r3, r1
 800440e:	334c      	adds	r3, #76	@ 0x4c
 8004410:	2201      	movs	r2, #1
 8004412:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004414:	78fa      	ldrb	r2, [r7, #3]
 8004416:	6879      	ldr	r1, [r7, #4]
 8004418:	4613      	mov	r3, r2
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	1a9b      	subs	r3, r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	440b      	add	r3, r1
 8004422:	3326      	adds	r3, #38	@ 0x26
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	2b02      	cmp	r3, #2
 8004428:	d00b      	beq.n	8004442 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800442a:	78fa      	ldrb	r2, [r7, #3]
 800442c:	6879      	ldr	r1, [r7, #4]
 800442e:	4613      	mov	r3, r2
 8004430:	011b      	lsls	r3, r3, #4
 8004432:	1a9b      	subs	r3, r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	440b      	add	r3, r1
 8004438:	3326      	adds	r3, #38	@ 0x26
 800443a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800443c:	2b03      	cmp	r3, #3
 800443e:	f040 8190 	bne.w	8004762 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	799b      	ldrb	r3, [r3, #6]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d115      	bne.n	8004476 <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800444a:	78fa      	ldrb	r2, [r7, #3]
 800444c:	6879      	ldr	r1, [r7, #4]
 800444e:	4613      	mov	r3, r2
 8004450:	011b      	lsls	r3, r3, #4
 8004452:	1a9b      	subs	r3, r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	440b      	add	r3, r1
 8004458:	333d      	adds	r3, #61	@ 0x3d
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	78fa      	ldrb	r2, [r7, #3]
 800445e:	f083 0301 	eor.w	r3, r3, #1
 8004462:	b2d8      	uxtb	r0, r3
 8004464:	6879      	ldr	r1, [r7, #4]
 8004466:	4613      	mov	r3, r2
 8004468:	011b      	lsls	r3, r3, #4
 800446a:	1a9b      	subs	r3, r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	440b      	add	r3, r1
 8004470:	333d      	adds	r3, #61	@ 0x3d
 8004472:	4602      	mov	r2, r0
 8004474:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	799b      	ldrb	r3, [r3, #6]
 800447a:	2b01      	cmp	r3, #1
 800447c:	f040 8171 	bne.w	8004762 <HCD_HC_OUT_IRQHandler+0x920>
 8004480:	78fa      	ldrb	r2, [r7, #3]
 8004482:	6879      	ldr	r1, [r7, #4]
 8004484:	4613      	mov	r3, r2
 8004486:	011b      	lsls	r3, r3, #4
 8004488:	1a9b      	subs	r3, r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	440b      	add	r3, r1
 800448e:	3334      	adds	r3, #52	@ 0x34
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	f000 8165 	beq.w	8004762 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004498:	78fa      	ldrb	r2, [r7, #3]
 800449a:	6879      	ldr	r1, [r7, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	011b      	lsls	r3, r3, #4
 80044a0:	1a9b      	subs	r3, r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	440b      	add	r3, r1
 80044a6:	3334      	adds	r3, #52	@ 0x34
 80044a8:	6819      	ldr	r1, [r3, #0]
 80044aa:	78fa      	ldrb	r2, [r7, #3]
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	4613      	mov	r3, r2
 80044b0:	011b      	lsls	r3, r3, #4
 80044b2:	1a9b      	subs	r3, r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	4403      	add	r3, r0
 80044b8:	3328      	adds	r3, #40	@ 0x28
 80044ba:	881b      	ldrh	r3, [r3, #0]
 80044bc:	440b      	add	r3, r1
 80044be:	1e59      	subs	r1, r3, #1
 80044c0:	78fa      	ldrb	r2, [r7, #3]
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	4613      	mov	r3, r2
 80044c6:	011b      	lsls	r3, r3, #4
 80044c8:	1a9b      	subs	r3, r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	4403      	add	r3, r0
 80044ce:	3328      	adds	r3, #40	@ 0x28
 80044d0:	881b      	ldrh	r3, [r3, #0]
 80044d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80044d6:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	2b00      	cmp	r3, #0
 80044e0:	f000 813f 	beq.w	8004762 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80044e4:	78fa      	ldrb	r2, [r7, #3]
 80044e6:	6879      	ldr	r1, [r7, #4]
 80044e8:	4613      	mov	r3, r2
 80044ea:	011b      	lsls	r3, r3, #4
 80044ec:	1a9b      	subs	r3, r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	440b      	add	r3, r1
 80044f2:	333d      	adds	r3, #61	@ 0x3d
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	78fa      	ldrb	r2, [r7, #3]
 80044f8:	f083 0301 	eor.w	r3, r3, #1
 80044fc:	b2d8      	uxtb	r0, r3
 80044fe:	6879      	ldr	r1, [r7, #4]
 8004500:	4613      	mov	r3, r2
 8004502:	011b      	lsls	r3, r3, #4
 8004504:	1a9b      	subs	r3, r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	440b      	add	r3, r1
 800450a:	333d      	adds	r3, #61	@ 0x3d
 800450c:	4602      	mov	r2, r0
 800450e:	701a      	strb	r2, [r3, #0]
 8004510:	e127      	b.n	8004762 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004512:	78fa      	ldrb	r2, [r7, #3]
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	4613      	mov	r3, r2
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	1a9b      	subs	r3, r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	334d      	adds	r3, #77	@ 0x4d
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	2b03      	cmp	r3, #3
 8004526:	d120      	bne.n	800456a <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004528:	78fa      	ldrb	r2, [r7, #3]
 800452a:	6879      	ldr	r1, [r7, #4]
 800452c:	4613      	mov	r3, r2
 800452e:	011b      	lsls	r3, r3, #4
 8004530:	1a9b      	subs	r3, r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	334d      	adds	r3, #77	@ 0x4d
 8004538:	2202      	movs	r2, #2
 800453a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800453c:	78fa      	ldrb	r2, [r7, #3]
 800453e:	6879      	ldr	r1, [r7, #4]
 8004540:	4613      	mov	r3, r2
 8004542:	011b      	lsls	r3, r3, #4
 8004544:	1a9b      	subs	r3, r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	440b      	add	r3, r1
 800454a:	331b      	adds	r3, #27
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	2b01      	cmp	r3, #1
 8004550:	f040 8107 	bne.w	8004762 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004554:	78fa      	ldrb	r2, [r7, #3]
 8004556:	6879      	ldr	r1, [r7, #4]
 8004558:	4613      	mov	r3, r2
 800455a:	011b      	lsls	r3, r3, #4
 800455c:	1a9b      	subs	r3, r3, r2
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	440b      	add	r3, r1
 8004562:	334c      	adds	r3, #76	@ 0x4c
 8004564:	2202      	movs	r2, #2
 8004566:	701a      	strb	r2, [r3, #0]
 8004568:	e0fb      	b.n	8004762 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800456a:	78fa      	ldrb	r2, [r7, #3]
 800456c:	6879      	ldr	r1, [r7, #4]
 800456e:	4613      	mov	r3, r2
 8004570:	011b      	lsls	r3, r3, #4
 8004572:	1a9b      	subs	r3, r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	440b      	add	r3, r1
 8004578:	334d      	adds	r3, #77	@ 0x4d
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	2b04      	cmp	r3, #4
 800457e:	d13a      	bne.n	80045f6 <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004580:	78fa      	ldrb	r2, [r7, #3]
 8004582:	6879      	ldr	r1, [r7, #4]
 8004584:	4613      	mov	r3, r2
 8004586:	011b      	lsls	r3, r3, #4
 8004588:	1a9b      	subs	r3, r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	440b      	add	r3, r1
 800458e:	334d      	adds	r3, #77	@ 0x4d
 8004590:	2202      	movs	r2, #2
 8004592:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004594:	78fa      	ldrb	r2, [r7, #3]
 8004596:	6879      	ldr	r1, [r7, #4]
 8004598:	4613      	mov	r3, r2
 800459a:	011b      	lsls	r3, r3, #4
 800459c:	1a9b      	subs	r3, r3, r2
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	440b      	add	r3, r1
 80045a2:	334c      	adds	r3, #76	@ 0x4c
 80045a4:	2202      	movs	r2, #2
 80045a6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80045a8:	78fa      	ldrb	r2, [r7, #3]
 80045aa:	6879      	ldr	r1, [r7, #4]
 80045ac:	4613      	mov	r3, r2
 80045ae:	011b      	lsls	r3, r3, #4
 80045b0:	1a9b      	subs	r3, r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	331b      	adds	r3, #27
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	f040 80d1 	bne.w	8004762 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80045c0:	78fa      	ldrb	r2, [r7, #3]
 80045c2:	6879      	ldr	r1, [r7, #4]
 80045c4:	4613      	mov	r3, r2
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	1a9b      	subs	r3, r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	440b      	add	r3, r1
 80045ce:	331b      	adds	r3, #27
 80045d0:	2200      	movs	r2, #0
 80045d2:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80045d4:	78fb      	ldrb	r3, [r7, #3]
 80045d6:	015a      	lsls	r2, r3, #5
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	4413      	add	r3, r2
 80045dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	78fa      	ldrb	r2, [r7, #3]
 80045e4:	0151      	lsls	r1, r2, #5
 80045e6:	693a      	ldr	r2, [r7, #16]
 80045e8:	440a      	add	r2, r1
 80045ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80045ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045f2:	6053      	str	r3, [r2, #4]
 80045f4:	e0b5      	b.n	8004762 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80045f6:	78fa      	ldrb	r2, [r7, #3]
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	4613      	mov	r3, r2
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	1a9b      	subs	r3, r3, r2
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	440b      	add	r3, r1
 8004604:	334d      	adds	r3, #77	@ 0x4d
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	2b05      	cmp	r3, #5
 800460a:	d114      	bne.n	8004636 <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800460c:	78fa      	ldrb	r2, [r7, #3]
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	4613      	mov	r3, r2
 8004612:	011b      	lsls	r3, r3, #4
 8004614:	1a9b      	subs	r3, r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	440b      	add	r3, r1
 800461a:	334d      	adds	r3, #77	@ 0x4d
 800461c:	2202      	movs	r2, #2
 800461e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004620:	78fa      	ldrb	r2, [r7, #3]
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	4613      	mov	r3, r2
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	1a9b      	subs	r3, r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	334c      	adds	r3, #76	@ 0x4c
 8004630:	2202      	movs	r2, #2
 8004632:	701a      	strb	r2, [r3, #0]
 8004634:	e095      	b.n	8004762 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004636:	78fa      	ldrb	r2, [r7, #3]
 8004638:	6879      	ldr	r1, [r7, #4]
 800463a:	4613      	mov	r3, r2
 800463c:	011b      	lsls	r3, r3, #4
 800463e:	1a9b      	subs	r3, r3, r2
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	440b      	add	r3, r1
 8004644:	334d      	adds	r3, #77	@ 0x4d
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	2b06      	cmp	r3, #6
 800464a:	d114      	bne.n	8004676 <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800464c:	78fa      	ldrb	r2, [r7, #3]
 800464e:	6879      	ldr	r1, [r7, #4]
 8004650:	4613      	mov	r3, r2
 8004652:	011b      	lsls	r3, r3, #4
 8004654:	1a9b      	subs	r3, r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	440b      	add	r3, r1
 800465a:	334d      	adds	r3, #77	@ 0x4d
 800465c:	2202      	movs	r2, #2
 800465e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004660:	78fa      	ldrb	r2, [r7, #3]
 8004662:	6879      	ldr	r1, [r7, #4]
 8004664:	4613      	mov	r3, r2
 8004666:	011b      	lsls	r3, r3, #4
 8004668:	1a9b      	subs	r3, r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	440b      	add	r3, r1
 800466e:	334c      	adds	r3, #76	@ 0x4c
 8004670:	2205      	movs	r2, #5
 8004672:	701a      	strb	r2, [r3, #0]
 8004674:	e075      	b.n	8004762 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004676:	78fa      	ldrb	r2, [r7, #3]
 8004678:	6879      	ldr	r1, [r7, #4]
 800467a:	4613      	mov	r3, r2
 800467c:	011b      	lsls	r3, r3, #4
 800467e:	1a9b      	subs	r3, r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	440b      	add	r3, r1
 8004684:	334d      	adds	r3, #77	@ 0x4d
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	2b07      	cmp	r3, #7
 800468a:	d00a      	beq.n	80046a2 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800468c:	78fa      	ldrb	r2, [r7, #3]
 800468e:	6879      	ldr	r1, [r7, #4]
 8004690:	4613      	mov	r3, r2
 8004692:	011b      	lsls	r3, r3, #4
 8004694:	1a9b      	subs	r3, r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	440b      	add	r3, r1
 800469a:	334d      	adds	r3, #77	@ 0x4d
 800469c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800469e:	2b09      	cmp	r3, #9
 80046a0:	d170      	bne.n	8004784 <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80046a2:	78fa      	ldrb	r2, [r7, #3]
 80046a4:	6879      	ldr	r1, [r7, #4]
 80046a6:	4613      	mov	r3, r2
 80046a8:	011b      	lsls	r3, r3, #4
 80046aa:	1a9b      	subs	r3, r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	440b      	add	r3, r1
 80046b0:	334d      	adds	r3, #77	@ 0x4d
 80046b2:	2202      	movs	r2, #2
 80046b4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80046b6:	78fa      	ldrb	r2, [r7, #3]
 80046b8:	6879      	ldr	r1, [r7, #4]
 80046ba:	4613      	mov	r3, r2
 80046bc:	011b      	lsls	r3, r3, #4
 80046be:	1a9b      	subs	r3, r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	440b      	add	r3, r1
 80046c4:	3344      	adds	r3, #68	@ 0x44
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	1c59      	adds	r1, r3, #1
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	4613      	mov	r3, r2
 80046ce:	011b      	lsls	r3, r3, #4
 80046d0:	1a9b      	subs	r3, r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	4403      	add	r3, r0
 80046d6:	3344      	adds	r3, #68	@ 0x44
 80046d8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80046da:	78fa      	ldrb	r2, [r7, #3]
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	4613      	mov	r3, r2
 80046e0:	011b      	lsls	r3, r3, #4
 80046e2:	1a9b      	subs	r3, r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	440b      	add	r3, r1
 80046e8:	3344      	adds	r3, #68	@ 0x44
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d914      	bls.n	800471a <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80046f0:	78fa      	ldrb	r2, [r7, #3]
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	4613      	mov	r3, r2
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	1a9b      	subs	r3, r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	440b      	add	r3, r1
 80046fe:	3344      	adds	r3, #68	@ 0x44
 8004700:	2200      	movs	r2, #0
 8004702:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004704:	78fa      	ldrb	r2, [r7, #3]
 8004706:	6879      	ldr	r1, [r7, #4]
 8004708:	4613      	mov	r3, r2
 800470a:	011b      	lsls	r3, r3, #4
 800470c:	1a9b      	subs	r3, r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	440b      	add	r3, r1
 8004712:	334c      	adds	r3, #76	@ 0x4c
 8004714:	2204      	movs	r2, #4
 8004716:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004718:	e022      	b.n	8004760 <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800471a:	78fa      	ldrb	r2, [r7, #3]
 800471c:	6879      	ldr	r1, [r7, #4]
 800471e:	4613      	mov	r3, r2
 8004720:	011b      	lsls	r3, r3, #4
 8004722:	1a9b      	subs	r3, r3, r2
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	440b      	add	r3, r1
 8004728:	334c      	adds	r3, #76	@ 0x4c
 800472a:	2202      	movs	r2, #2
 800472c:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800472e:	78fb      	ldrb	r3, [r7, #3]
 8004730:	015a      	lsls	r2, r3, #5
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	4413      	add	r3, r2
 8004736:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004744:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800474c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800474e:	78fb      	ldrb	r3, [r7, #3]
 8004750:	015a      	lsls	r2, r3, #5
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	4413      	add	r3, r2
 8004756:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800475a:	461a      	mov	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004760:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004762:	78fa      	ldrb	r2, [r7, #3]
 8004764:	6879      	ldr	r1, [r7, #4]
 8004766:	4613      	mov	r3, r2
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	1a9b      	subs	r3, r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	440b      	add	r3, r1
 8004770:	334c      	adds	r3, #76	@ 0x4c
 8004772:	781a      	ldrb	r2, [r3, #0]
 8004774:	78fb      	ldrb	r3, [r7, #3]
 8004776:	4619      	mov	r1, r3
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f002 fe68 	bl	800744e <HAL_HCD_HC_NotifyURBChange_Callback>
 800477e:	e002      	b.n	8004786 <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004780:	bf00      	nop
 8004782:	e000      	b.n	8004786 <HCD_HC_OUT_IRQHandler+0x944>
      return;
 8004784:	bf00      	nop
  }
}
 8004786:	3718      	adds	r7, #24
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b08a      	sub	sp, #40	@ 0x28
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800479a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	6a1b      	ldr	r3, [r3, #32]
 80047a4:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	f003 030f 	and.w	r3, r3, #15
 80047ac:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	0c5b      	lsrs	r3, r3, #17
 80047b2:	f003 030f 	and.w	r3, r3, #15
 80047b6:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	091b      	lsrs	r3, r3, #4
 80047bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047c0:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d004      	beq.n	80047d2 <HCD_RXQLVL_IRQHandler+0x46>
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	2b05      	cmp	r3, #5
 80047cc:	f000 80b6 	beq.w	800493c <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80047d0:	e0b7      	b.n	8004942 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 80b3 	beq.w	8004940 <HCD_RXQLVL_IRQHandler+0x1b4>
 80047da:	6879      	ldr	r1, [r7, #4]
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	4613      	mov	r3, r2
 80047e0:	011b      	lsls	r3, r3, #4
 80047e2:	1a9b      	subs	r3, r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	440b      	add	r3, r1
 80047e8:	332c      	adds	r3, #44	@ 0x2c
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f000 80a7 	beq.w	8004940 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80047f2:	6879      	ldr	r1, [r7, #4]
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	4613      	mov	r3, r2
 80047f8:	011b      	lsls	r3, r3, #4
 80047fa:	1a9b      	subs	r3, r3, r2
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	440b      	add	r3, r1
 8004800:	3338      	adds	r3, #56	@ 0x38
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	18d1      	adds	r1, r2, r3
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	69ba      	ldr	r2, [r7, #24]
 800480c:	4613      	mov	r3, r2
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	1a9b      	subs	r3, r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4403      	add	r3, r0
 8004816:	3334      	adds	r3, #52	@ 0x34
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4299      	cmp	r1, r3
 800481c:	f200 8083 	bhi.w	8004926 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6818      	ldr	r0, [r3, #0]
 8004824:	6879      	ldr	r1, [r7, #4]
 8004826:	69ba      	ldr	r2, [r7, #24]
 8004828:	4613      	mov	r3, r2
 800482a:	011b      	lsls	r3, r3, #4
 800482c:	1a9b      	subs	r3, r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	332c      	adds	r3, #44	@ 0x2c
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	b292      	uxth	r2, r2
 800483a:	4619      	mov	r1, r3
 800483c:	f002 faa4 	bl	8006d88 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	69ba      	ldr	r2, [r7, #24]
 8004844:	4613      	mov	r3, r2
 8004846:	011b      	lsls	r3, r3, #4
 8004848:	1a9b      	subs	r3, r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	440b      	add	r3, r1
 800484e:	332c      	adds	r3, #44	@ 0x2c
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	18d1      	adds	r1, r2, r3
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	4613      	mov	r3, r2
 800485c:	011b      	lsls	r3, r3, #4
 800485e:	1a9b      	subs	r3, r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	4403      	add	r3, r0
 8004864:	332c      	adds	r3, #44	@ 0x2c
 8004866:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	69ba      	ldr	r2, [r7, #24]
 800486c:	4613      	mov	r3, r2
 800486e:	011b      	lsls	r3, r3, #4
 8004870:	1a9b      	subs	r3, r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	440b      	add	r3, r1
 8004876:	3338      	adds	r3, #56	@ 0x38
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	18d1      	adds	r1, r2, r3
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	69ba      	ldr	r2, [r7, #24]
 8004882:	4613      	mov	r3, r2
 8004884:	011b      	lsls	r3, r3, #4
 8004886:	1a9b      	subs	r3, r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	4403      	add	r3, r0
 800488c:	3338      	adds	r3, #56	@ 0x38
 800488e:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	015a      	lsls	r2, r3, #5
 8004894:	6a3b      	ldr	r3, [r7, #32]
 8004896:	4413      	add	r3, r2
 8004898:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	0cdb      	lsrs	r3, r3, #19
 80048a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048a4:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80048a6:	6879      	ldr	r1, [r7, #4]
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	4613      	mov	r3, r2
 80048ac:	011b      	lsls	r3, r3, #4
 80048ae:	1a9b      	subs	r3, r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	440b      	add	r3, r1
 80048b4:	3328      	adds	r3, #40	@ 0x28
 80048b6:	881b      	ldrh	r3, [r3, #0]
 80048b8:	461a      	mov	r2, r3
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	4293      	cmp	r3, r2
 80048be:	d13f      	bne.n	8004940 <HCD_RXQLVL_IRQHandler+0x1b4>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d03c      	beq.n	8004940 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	015a      	lsls	r2, r3, #5
 80048ca:	6a3b      	ldr	r3, [r7, #32]
 80048cc:	4413      	add	r3, r2
 80048ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80048dc:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80048e4:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	015a      	lsls	r2, r3, #5
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	4413      	add	r3, r2
 80048ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048f2:	461a      	mov	r2, r3
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80048f8:	6879      	ldr	r1, [r7, #4]
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	4613      	mov	r3, r2
 80048fe:	011b      	lsls	r3, r3, #4
 8004900:	1a9b      	subs	r3, r3, r2
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	440b      	add	r3, r1
 8004906:	333c      	adds	r3, #60	@ 0x3c
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	f083 0301 	eor.w	r3, r3, #1
 800490e:	b2d8      	uxtb	r0, r3
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	69ba      	ldr	r2, [r7, #24]
 8004914:	4613      	mov	r3, r2
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	1a9b      	subs	r3, r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	333c      	adds	r3, #60	@ 0x3c
 8004920:	4602      	mov	r2, r0
 8004922:	701a      	strb	r2, [r3, #0]
      break;
 8004924:	e00c      	b.n	8004940 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004926:	6879      	ldr	r1, [r7, #4]
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	4613      	mov	r3, r2
 800492c:	011b      	lsls	r3, r3, #4
 800492e:	1a9b      	subs	r3, r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	440b      	add	r3, r1
 8004934:	334c      	adds	r3, #76	@ 0x4c
 8004936:	2204      	movs	r2, #4
 8004938:	701a      	strb	r2, [r3, #0]
      break;
 800493a:	e001      	b.n	8004940 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800493c:	bf00      	nop
 800493e:	e000      	b.n	8004942 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004940:	bf00      	nop
  }
}
 8004942:	bf00      	nop
 8004944:	3728      	adds	r7, #40	@ 0x28
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b086      	sub	sp, #24
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004976:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b02      	cmp	r3, #2
 8004980:	d10b      	bne.n	800499a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	2b01      	cmp	r3, #1
 800498a:	d102      	bne.n	8004992 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f002 fd42 	bl	8007416 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	f043 0302 	orr.w	r3, r3, #2
 8004998:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f003 0308 	and.w	r3, r3, #8
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d132      	bne.n	8004a0a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	f043 0308 	orr.w	r3, r3, #8
 80049aa:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f003 0304 	and.w	r3, r3, #4
 80049b2:	2b04      	cmp	r3, #4
 80049b4:	d126      	bne.n	8004a04 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	7a5b      	ldrb	r3, [r3, #9]
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d113      	bne.n	80049e6 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80049c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049c8:	d106      	bne.n	80049d8 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2102      	movs	r1, #2
 80049d0:	4618      	mov	r0, r3
 80049d2:	f002 fa73 	bl	8006ebc <USB_InitFSLSPClkSel>
 80049d6:	e011      	b.n	80049fc <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2101      	movs	r1, #1
 80049de:	4618      	mov	r0, r3
 80049e0:	f002 fa6c 	bl	8006ebc <USB_InitFSLSPClkSel>
 80049e4:	e00a      	b.n	80049fc <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	79db      	ldrb	r3, [r3, #7]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d106      	bne.n	80049fc <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80049f4:	461a      	mov	r2, r3
 80049f6:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80049fa:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f002 fd34 	bl	800746a <HAL_HCD_PortEnabled_Callback>
 8004a02:	e002      	b.n	8004a0a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f002 fd3e 	bl	8007486 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f003 0320 	and.w	r3, r3, #32
 8004a10:	2b20      	cmp	r3, #32
 8004a12:	d103      	bne.n	8004a1c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f043 0320 	orr.w	r3, r3, #32
 8004a1a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004a22:	461a      	mov	r2, r3
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	6013      	str	r3, [r2, #0]
}
 8004a28:	bf00      	nop
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d101      	bne.n	8004a42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e12b      	b.n	8004c9a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d106      	bne.n	8004a5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7fc f82a 	bl	8000ab0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2224      	movs	r2, #36	@ 0x24
 8004a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 0201 	bic.w	r2, r2, #1
 8004a72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a94:	f001 fa26 	bl	8005ee4 <HAL_RCC_GetPCLK1Freq>
 8004a98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	4a81      	ldr	r2, [pc, #516]	@ (8004ca4 <HAL_I2C_Init+0x274>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d807      	bhi.n	8004ab4 <HAL_I2C_Init+0x84>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	4a80      	ldr	r2, [pc, #512]	@ (8004ca8 <HAL_I2C_Init+0x278>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	bf94      	ite	ls
 8004aac:	2301      	movls	r3, #1
 8004aae:	2300      	movhi	r3, #0
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	e006      	b.n	8004ac2 <HAL_I2C_Init+0x92>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	4a7d      	ldr	r2, [pc, #500]	@ (8004cac <HAL_I2C_Init+0x27c>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	bf94      	ite	ls
 8004abc:	2301      	movls	r3, #1
 8004abe:	2300      	movhi	r3, #0
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e0e7      	b.n	8004c9a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	4a78      	ldr	r2, [pc, #480]	@ (8004cb0 <HAL_I2C_Init+0x280>)
 8004ace:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad2:	0c9b      	lsrs	r3, r3, #18
 8004ad4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	6a1b      	ldr	r3, [r3, #32]
 8004af0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	4a6a      	ldr	r2, [pc, #424]	@ (8004ca4 <HAL_I2C_Init+0x274>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d802      	bhi.n	8004b04 <HAL_I2C_Init+0xd4>
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	3301      	adds	r3, #1
 8004b02:	e009      	b.n	8004b18 <HAL_I2C_Init+0xe8>
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004b0a:	fb02 f303 	mul.w	r3, r2, r3
 8004b0e:	4a69      	ldr	r2, [pc, #420]	@ (8004cb4 <HAL_I2C_Init+0x284>)
 8004b10:	fba2 2303 	umull	r2, r3, r2, r3
 8004b14:	099b      	lsrs	r3, r3, #6
 8004b16:	3301      	adds	r3, #1
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6812      	ldr	r2, [r2, #0]
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004b2a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	495c      	ldr	r1, [pc, #368]	@ (8004ca4 <HAL_I2C_Init+0x274>)
 8004b34:	428b      	cmp	r3, r1
 8004b36:	d819      	bhi.n	8004b6c <HAL_I2C_Init+0x13c>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	1e59      	subs	r1, r3, #1
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b46:	1c59      	adds	r1, r3, #1
 8004b48:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004b4c:	400b      	ands	r3, r1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00a      	beq.n	8004b68 <HAL_I2C_Init+0x138>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	1e59      	subs	r1, r3, #1
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b60:	3301      	adds	r3, #1
 8004b62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b66:	e051      	b.n	8004c0c <HAL_I2C_Init+0x1dc>
 8004b68:	2304      	movs	r3, #4
 8004b6a:	e04f      	b.n	8004c0c <HAL_I2C_Init+0x1dc>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d111      	bne.n	8004b98 <HAL_I2C_Init+0x168>
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	1e58      	subs	r0, r3, #1
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6859      	ldr	r1, [r3, #4]
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	005b      	lsls	r3, r3, #1
 8004b80:	440b      	add	r3, r1
 8004b82:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b86:	3301      	adds	r3, #1
 8004b88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	bf0c      	ite	eq
 8004b90:	2301      	moveq	r3, #1
 8004b92:	2300      	movne	r3, #0
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	e012      	b.n	8004bbe <HAL_I2C_Init+0x18e>
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	1e58      	subs	r0, r3, #1
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6859      	ldr	r1, [r3, #4]
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	440b      	add	r3, r1
 8004ba6:	0099      	lsls	r1, r3, #2
 8004ba8:	440b      	add	r3, r1
 8004baa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bae:	3301      	adds	r3, #1
 8004bb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	bf0c      	ite	eq
 8004bb8:	2301      	moveq	r3, #1
 8004bba:	2300      	movne	r3, #0
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d001      	beq.n	8004bc6 <HAL_I2C_Init+0x196>
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e022      	b.n	8004c0c <HAL_I2C_Init+0x1dc>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d10e      	bne.n	8004bec <HAL_I2C_Init+0x1bc>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	1e58      	subs	r0, r3, #1
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6859      	ldr	r1, [r3, #4]
 8004bd6:	460b      	mov	r3, r1
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	440b      	add	r3, r1
 8004bdc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004be0:	3301      	adds	r3, #1
 8004be2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004be6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004bea:	e00f      	b.n	8004c0c <HAL_I2C_Init+0x1dc>
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	1e58      	subs	r0, r3, #1
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6859      	ldr	r1, [r3, #4]
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	440b      	add	r3, r1
 8004bfa:	0099      	lsls	r1, r3, #2
 8004bfc:	440b      	add	r3, r1
 8004bfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c02:	3301      	adds	r3, #1
 8004c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004c0c:	6879      	ldr	r1, [r7, #4]
 8004c0e:	6809      	ldr	r1, [r1, #0]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	69da      	ldr	r2, [r3, #28]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	431a      	orrs	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004c3a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6911      	ldr	r1, [r2, #16]
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	68d2      	ldr	r2, [r2, #12]
 8004c46:	4311      	orrs	r1, r2
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	6812      	ldr	r2, [r2, #0]
 8004c4c:	430b      	orrs	r3, r1
 8004c4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	695a      	ldr	r2, [r3, #20]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	431a      	orrs	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f042 0201 	orr.w	r2, r2, #1
 8004c7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2220      	movs	r2, #32
 8004c86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	000186a0 	.word	0x000186a0
 8004ca8:	001e847f 	.word	0x001e847f
 8004cac:	003d08ff 	.word	0x003d08ff
 8004cb0:	431bde83 	.word	0x431bde83
 8004cb4:	10624dd3 	.word	0x10624dd3

08004cb8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b088      	sub	sp, #32
 8004cbc:	af02      	add	r7, sp, #8
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	607a      	str	r2, [r7, #4]
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	817b      	strh	r3, [r7, #10]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ccc:	f7fd fe60 	bl	8002990 <HAL_GetTick>
 8004cd0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b20      	cmp	r3, #32
 8004cdc:	f040 80e0 	bne.w	8004ea0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	2319      	movs	r3, #25
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	4970      	ldr	r1, [pc, #448]	@ (8004eac <HAL_I2C_Master_Transmit+0x1f4>)
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 fc64 	bl	80055b8 <I2C_WaitOnFlagUntilTimeout>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	e0d3      	b.n	8004ea2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d101      	bne.n	8004d08 <HAL_I2C_Master_Transmit+0x50>
 8004d04:	2302      	movs	r3, #2
 8004d06:	e0cc      	b.n	8004ea2 <HAL_I2C_Master_Transmit+0x1ea>
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0301 	and.w	r3, r3, #1
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d007      	beq.n	8004d2e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f042 0201 	orr.w	r2, r2, #1
 8004d2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2221      	movs	r2, #33	@ 0x21
 8004d42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2210      	movs	r2, #16
 8004d4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	893a      	ldrh	r2, [r7, #8]
 8004d5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d64:	b29a      	uxth	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	4a50      	ldr	r2, [pc, #320]	@ (8004eb0 <HAL_I2C_Master_Transmit+0x1f8>)
 8004d6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d70:	8979      	ldrh	r1, [r7, #10]
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	6a3a      	ldr	r2, [r7, #32]
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f000 face 	bl	8005318 <I2C_MasterRequestWrite>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d001      	beq.n	8004d86 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e08d      	b.n	8004ea2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d86:	2300      	movs	r3, #0
 8004d88:	613b      	str	r3, [r7, #16]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	695b      	ldr	r3, [r3, #20]
 8004d90:	613b      	str	r3, [r7, #16]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	613b      	str	r3, [r7, #16]
 8004d9a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004d9c:	e066      	b.n	8004e6c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	6a39      	ldr	r1, [r7, #32]
 8004da2:	68f8      	ldr	r0, [r7, #12]
 8004da4:	f000 fd22 	bl	80057ec <I2C_WaitOnTXEFlagUntilTimeout>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00d      	beq.n	8004dca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db2:	2b04      	cmp	r3, #4
 8004db4:	d107      	bne.n	8004dc6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dc4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e06b      	b.n	8004ea2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dce:	781a      	ldrb	r2, [r3, #0]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dda:	1c5a      	adds	r2, r3, #1
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	3b01      	subs	r3, #1
 8004de8:	b29a      	uxth	r2, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	695b      	ldr	r3, [r3, #20]
 8004e00:	f003 0304 	and.w	r3, r3, #4
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d11b      	bne.n	8004e40 <HAL_I2C_Master_Transmit+0x188>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d017      	beq.n	8004e40 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e14:	781a      	ldrb	r2, [r3, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e20:	1c5a      	adds	r2, r3, #1
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e40:	697a      	ldr	r2, [r7, #20]
 8004e42:	6a39      	ldr	r1, [r7, #32]
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f000 fd19 	bl	800587c <I2C_WaitOnBTFFlagUntilTimeout>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00d      	beq.n	8004e6c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e54:	2b04      	cmp	r3, #4
 8004e56:	d107      	bne.n	8004e68 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e66:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e01a      	b.n	8004ea2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d194      	bne.n	8004d9e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2220      	movs	r2, #32
 8004e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	e000      	b.n	8004ea2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004ea0:	2302      	movs	r3, #2
  }
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3718      	adds	r7, #24
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	00100002 	.word	0x00100002
 8004eb0:	ffff0000 	.word	0xffff0000

08004eb4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b08c      	sub	sp, #48	@ 0x30
 8004eb8:	af02      	add	r7, sp, #8
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	607a      	str	r2, [r7, #4]
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	817b      	strh	r3, [r7, #10]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ec8:	f7fd fd62 	bl	8002990 <HAL_GetTick>
 8004ecc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b20      	cmp	r3, #32
 8004ed8:	f040 8217 	bne.w	800530a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	2319      	movs	r3, #25
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	497c      	ldr	r1, [pc, #496]	@ (80050d8 <HAL_I2C_Master_Receive+0x224>)
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 fb66 	bl	80055b8 <I2C_WaitOnFlagUntilTimeout>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d001      	beq.n	8004ef6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	e20a      	b.n	800530c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d101      	bne.n	8004f04 <HAL_I2C_Master_Receive+0x50>
 8004f00:	2302      	movs	r3, #2
 8004f02:	e203      	b.n	800530c <HAL_I2C_Master_Receive+0x458>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d007      	beq.n	8004f2a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f042 0201 	orr.w	r2, r2, #1
 8004f28:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f38:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2222      	movs	r2, #34	@ 0x22
 8004f3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2210      	movs	r2, #16
 8004f46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	893a      	ldrh	r2, [r7, #8]
 8004f5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	4a5c      	ldr	r2, [pc, #368]	@ (80050dc <HAL_I2C_Master_Receive+0x228>)
 8004f6a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f6c:	8979      	ldrh	r1, [r7, #10]
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f72:	68f8      	ldr	r0, [r7, #12]
 8004f74:	f000 fa52 	bl	800541c <I2C_MasterRequestRead>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d001      	beq.n	8004f82 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e1c4      	b.n	800530c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d113      	bne.n	8004fb2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	623b      	str	r3, [r7, #32]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	695b      	ldr	r3, [r3, #20]
 8004f94:	623b      	str	r3, [r7, #32]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	623b      	str	r3, [r7, #32]
 8004f9e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fae:	601a      	str	r2, [r3, #0]
 8004fb0:	e198      	b.n	80052e4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d11b      	bne.n	8004ff2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fca:	2300      	movs	r3, #0
 8004fcc:	61fb      	str	r3, [r7, #28]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	695b      	ldr	r3, [r3, #20]
 8004fd4:	61fb      	str	r3, [r7, #28]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	699b      	ldr	r3, [r3, #24]
 8004fdc:	61fb      	str	r3, [r7, #28]
 8004fde:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fee:	601a      	str	r2, [r3, #0]
 8004ff0:	e178      	b.n	80052e4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff6:	2b02      	cmp	r3, #2
 8004ff8:	d11b      	bne.n	8005032 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005008:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005018:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800501a:	2300      	movs	r3, #0
 800501c:	61bb      	str	r3, [r7, #24]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	61bb      	str	r3, [r7, #24]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	61bb      	str	r3, [r7, #24]
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	e158      	b.n	80052e4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005040:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005042:	2300      	movs	r3, #0
 8005044:	617b      	str	r3, [r7, #20]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	695b      	ldr	r3, [r3, #20]
 800504c:	617b      	str	r3, [r7, #20]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	617b      	str	r3, [r7, #20]
 8005056:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005058:	e144      	b.n	80052e4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800505e:	2b03      	cmp	r3, #3
 8005060:	f200 80f1 	bhi.w	8005246 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005068:	2b01      	cmp	r3, #1
 800506a:	d123      	bne.n	80050b4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800506c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800506e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f000 fc4b 	bl	800590c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d001      	beq.n	8005080 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e145      	b.n	800530c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	691a      	ldr	r2, [r3, #16]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508a:	b2d2      	uxtb	r2, r2
 800508c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005092:	1c5a      	adds	r2, r3, #1
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509c:	3b01      	subs	r3, #1
 800509e:	b29a      	uxth	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	3b01      	subs	r3, #1
 80050ac:	b29a      	uxth	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050b2:	e117      	b.n	80052e4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d14e      	bne.n	800515a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c2:	2200      	movs	r2, #0
 80050c4:	4906      	ldr	r1, [pc, #24]	@ (80050e0 <HAL_I2C_Master_Receive+0x22c>)
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f000 fa76 	bl	80055b8 <I2C_WaitOnFlagUntilTimeout>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d008      	beq.n	80050e4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e11a      	b.n	800530c <HAL_I2C_Master_Receive+0x458>
 80050d6:	bf00      	nop
 80050d8:	00100002 	.word	0x00100002
 80050dc:	ffff0000 	.word	0xffff0000
 80050e0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	691a      	ldr	r2, [r3, #16]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fe:	b2d2      	uxtb	r2, r2
 8005100:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005106:	1c5a      	adds	r2, r3, #1
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005110:	3b01      	subs	r3, #1
 8005112:	b29a      	uxth	r2, r3
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800511c:	b29b      	uxth	r3, r3
 800511e:	3b01      	subs	r3, #1
 8005120:	b29a      	uxth	r2, r3
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	691a      	ldr	r2, [r3, #16]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005130:	b2d2      	uxtb	r2, r2
 8005132:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005138:	1c5a      	adds	r2, r3, #1
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005142:	3b01      	subs	r3, #1
 8005144:	b29a      	uxth	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800514e:	b29b      	uxth	r3, r3
 8005150:	3b01      	subs	r3, #1
 8005152:	b29a      	uxth	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005158:	e0c4      	b.n	80052e4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800515a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005160:	2200      	movs	r2, #0
 8005162:	496c      	ldr	r1, [pc, #432]	@ (8005314 <HAL_I2C_Master_Receive+0x460>)
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f000 fa27 	bl	80055b8 <I2C_WaitOnFlagUntilTimeout>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d001      	beq.n	8005174 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e0cb      	b.n	800530c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005182:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	691a      	ldr	r2, [r3, #16]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518e:	b2d2      	uxtb	r2, r2
 8005190:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005196:	1c5a      	adds	r2, r3, #1
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	3b01      	subs	r3, #1
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b8:	9300      	str	r3, [sp, #0]
 80051ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051bc:	2200      	movs	r2, #0
 80051be:	4955      	ldr	r1, [pc, #340]	@ (8005314 <HAL_I2C_Master_Receive+0x460>)
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f000 f9f9 	bl	80055b8 <I2C_WaitOnFlagUntilTimeout>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d001      	beq.n	80051d0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e09d      	b.n	800530c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	691a      	ldr	r2, [r3, #16]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ea:	b2d2      	uxtb	r2, r2
 80051ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f2:	1c5a      	adds	r2, r3, #1
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051fc:	3b01      	subs	r3, #1
 80051fe:	b29a      	uxth	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005208:	b29b      	uxth	r3, r3
 800520a:	3b01      	subs	r3, #1
 800520c:	b29a      	uxth	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	691a      	ldr	r2, [r3, #16]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521c:	b2d2      	uxtb	r2, r2
 800521e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005224:	1c5a      	adds	r2, r3, #1
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800522e:	3b01      	subs	r3, #1
 8005230:	b29a      	uxth	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800523a:	b29b      	uxth	r3, r3
 800523c:	3b01      	subs	r3, #1
 800523e:	b29a      	uxth	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005244:	e04e      	b.n	80052e4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005248:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 fb5e 	bl	800590c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d001      	beq.n	800525a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e058      	b.n	800530c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	691a      	ldr	r2, [r3, #16]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005264:	b2d2      	uxtb	r2, r2
 8005266:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800526c:	1c5a      	adds	r2, r3, #1
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005276:	3b01      	subs	r3, #1
 8005278:	b29a      	uxth	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005282:	b29b      	uxth	r3, r3
 8005284:	3b01      	subs	r3, #1
 8005286:	b29a      	uxth	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	f003 0304 	and.w	r3, r3, #4
 8005296:	2b04      	cmp	r3, #4
 8005298:	d124      	bne.n	80052e4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800529e:	2b03      	cmp	r3, #3
 80052a0:	d107      	bne.n	80052b2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052b0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	691a      	ldr	r2, [r3, #16]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052bc:	b2d2      	uxtb	r2, r2
 80052be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c4:	1c5a      	adds	r2, r3, #1
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052da:	b29b      	uxth	r3, r3
 80052dc:	3b01      	subs	r3, #1
 80052de:	b29a      	uxth	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f47f aeb6 	bne.w	800505a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2220      	movs	r2, #32
 80052f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005306:	2300      	movs	r3, #0
 8005308:	e000      	b.n	800530c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800530a:	2302      	movs	r3, #2
  }
}
 800530c:	4618      	mov	r0, r3
 800530e:	3728      	adds	r7, #40	@ 0x28
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}
 8005314:	00010004 	.word	0x00010004

08005318 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b088      	sub	sp, #32
 800531c:	af02      	add	r7, sp, #8
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	607a      	str	r2, [r7, #4]
 8005322:	603b      	str	r3, [r7, #0]
 8005324:	460b      	mov	r3, r1
 8005326:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800532c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2b08      	cmp	r3, #8
 8005332:	d006      	beq.n	8005342 <I2C_MasterRequestWrite+0x2a>
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	2b01      	cmp	r3, #1
 8005338:	d003      	beq.n	8005342 <I2C_MasterRequestWrite+0x2a>
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005340:	d108      	bne.n	8005354 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005350:	601a      	str	r2, [r3, #0]
 8005352:	e00b      	b.n	800536c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005358:	2b12      	cmp	r3, #18
 800535a:	d107      	bne.n	800536c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800536a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	9300      	str	r3, [sp, #0]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005378:	68f8      	ldr	r0, [r7, #12]
 800537a:	f000 f91d 	bl	80055b8 <I2C_WaitOnFlagUntilTimeout>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d00d      	beq.n	80053a0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800538e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005392:	d103      	bne.n	800539c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800539a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e035      	b.n	800540c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053a8:	d108      	bne.n	80053bc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053aa:	897b      	ldrh	r3, [r7, #10]
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	461a      	mov	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80053b8:	611a      	str	r2, [r3, #16]
 80053ba:	e01b      	b.n	80053f4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80053bc:	897b      	ldrh	r3, [r7, #10]
 80053be:	11db      	asrs	r3, r3, #7
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	f003 0306 	and.w	r3, r3, #6
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	f063 030f 	orn	r3, r3, #15
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	490e      	ldr	r1, [pc, #56]	@ (8005414 <I2C_MasterRequestWrite+0xfc>)
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f000 f966 	bl	80056ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e010      	b.n	800540c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80053ea:	897b      	ldrh	r3, [r7, #10]
 80053ec:	b2da      	uxtb	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	4907      	ldr	r1, [pc, #28]	@ (8005418 <I2C_MasterRequestWrite+0x100>)
 80053fa:	68f8      	ldr	r0, [r7, #12]
 80053fc:	f000 f956 	bl	80056ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e000      	b.n	800540c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3718      	adds	r7, #24
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	00010008 	.word	0x00010008
 8005418:	00010002 	.word	0x00010002

0800541c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b088      	sub	sp, #32
 8005420:	af02      	add	r7, sp, #8
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	607a      	str	r2, [r7, #4]
 8005426:	603b      	str	r3, [r7, #0]
 8005428:	460b      	mov	r3, r1
 800542a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005430:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005440:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	2b08      	cmp	r3, #8
 8005446:	d006      	beq.n	8005456 <I2C_MasterRequestRead+0x3a>
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	2b01      	cmp	r3, #1
 800544c:	d003      	beq.n	8005456 <I2C_MasterRequestRead+0x3a>
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005454:	d108      	bne.n	8005468 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005464:	601a      	str	r2, [r3, #0]
 8005466:	e00b      	b.n	8005480 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800546c:	2b11      	cmp	r3, #17
 800546e:	d107      	bne.n	8005480 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800547e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	9300      	str	r3, [sp, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	f000 f893 	bl	80055b8 <I2C_WaitOnFlagUntilTimeout>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d00d      	beq.n	80054b4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054a6:	d103      	bne.n	80054b0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e079      	b.n	80055a8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054bc:	d108      	bne.n	80054d0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80054be:	897b      	ldrh	r3, [r7, #10]
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	f043 0301 	orr.w	r3, r3, #1
 80054c6:	b2da      	uxtb	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	611a      	str	r2, [r3, #16]
 80054ce:	e05f      	b.n	8005590 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80054d0:	897b      	ldrh	r3, [r7, #10]
 80054d2:	11db      	asrs	r3, r3, #7
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	f003 0306 	and.w	r3, r3, #6
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	f063 030f 	orn	r3, r3, #15
 80054e0:	b2da      	uxtb	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	4930      	ldr	r1, [pc, #192]	@ (80055b0 <I2C_MasterRequestRead+0x194>)
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f000 f8dc 	bl	80056ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e054      	b.n	80055a8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80054fe:	897b      	ldrh	r3, [r7, #10]
 8005500:	b2da      	uxtb	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	4929      	ldr	r1, [pc, #164]	@ (80055b4 <I2C_MasterRequestRead+0x198>)
 800550e:	68f8      	ldr	r0, [r7, #12]
 8005510:	f000 f8cc 	bl	80056ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005514:	4603      	mov	r3, r0
 8005516:	2b00      	cmp	r3, #0
 8005518:	d001      	beq.n	800551e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e044      	b.n	80055a8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800551e:	2300      	movs	r3, #0
 8005520:	613b      	str	r3, [r7, #16]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	695b      	ldr	r3, [r3, #20]
 8005528:	613b      	str	r3, [r7, #16]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	699b      	ldr	r3, [r3, #24]
 8005530:	613b      	str	r3, [r7, #16]
 8005532:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005542:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005550:	68f8      	ldr	r0, [r7, #12]
 8005552:	f000 f831 	bl	80055b8 <I2C_WaitOnFlagUntilTimeout>
 8005556:	4603      	mov	r3, r0
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00d      	beq.n	8005578 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005566:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800556a:	d103      	bne.n	8005574 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005572:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e017      	b.n	80055a8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005578:	897b      	ldrh	r3, [r7, #10]
 800557a:	11db      	asrs	r3, r3, #7
 800557c:	b2db      	uxtb	r3, r3
 800557e:	f003 0306 	and.w	r3, r3, #6
 8005582:	b2db      	uxtb	r3, r3
 8005584:	f063 030e 	orn	r3, r3, #14
 8005588:	b2da      	uxtb	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	4907      	ldr	r1, [pc, #28]	@ (80055b4 <I2C_MasterRequestRead+0x198>)
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 f888 	bl	80056ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e000      	b.n	80055a8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3718      	adds	r7, #24
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	00010008 	.word	0x00010008
 80055b4:	00010002 	.word	0x00010002

080055b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	603b      	str	r3, [r7, #0]
 80055c4:	4613      	mov	r3, r2
 80055c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055c8:	e048      	b.n	800565c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d0:	d044      	beq.n	800565c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055d2:	f7fd f9dd 	bl	8002990 <HAL_GetTick>
 80055d6:	4602      	mov	r2, r0
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d302      	bcc.n	80055e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d139      	bne.n	800565c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	0c1b      	lsrs	r3, r3, #16
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d10d      	bne.n	800560e <I2C_WaitOnFlagUntilTimeout+0x56>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	695b      	ldr	r3, [r3, #20]
 80055f8:	43da      	mvns	r2, r3
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	4013      	ands	r3, r2
 80055fe:	b29b      	uxth	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	bf0c      	ite	eq
 8005604:	2301      	moveq	r3, #1
 8005606:	2300      	movne	r3, #0
 8005608:	b2db      	uxtb	r3, r3
 800560a:	461a      	mov	r2, r3
 800560c:	e00c      	b.n	8005628 <I2C_WaitOnFlagUntilTimeout+0x70>
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	43da      	mvns	r2, r3
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	4013      	ands	r3, r2
 800561a:	b29b      	uxth	r3, r3
 800561c:	2b00      	cmp	r3, #0
 800561e:	bf0c      	ite	eq
 8005620:	2301      	moveq	r3, #1
 8005622:	2300      	movne	r3, #0
 8005624:	b2db      	uxtb	r3, r3
 8005626:	461a      	mov	r2, r3
 8005628:	79fb      	ldrb	r3, [r7, #7]
 800562a:	429a      	cmp	r2, r3
 800562c:	d116      	bne.n	800565c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2220      	movs	r2, #32
 8005638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005648:	f043 0220 	orr.w	r2, r3, #32
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e023      	b.n	80056a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	0c1b      	lsrs	r3, r3, #16
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b01      	cmp	r3, #1
 8005664:	d10d      	bne.n	8005682 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	43da      	mvns	r2, r3
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	4013      	ands	r3, r2
 8005672:	b29b      	uxth	r3, r3
 8005674:	2b00      	cmp	r3, #0
 8005676:	bf0c      	ite	eq
 8005678:	2301      	moveq	r3, #1
 800567a:	2300      	movne	r3, #0
 800567c:	b2db      	uxtb	r3, r3
 800567e:	461a      	mov	r2, r3
 8005680:	e00c      	b.n	800569c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	43da      	mvns	r2, r3
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	4013      	ands	r3, r2
 800568e:	b29b      	uxth	r3, r3
 8005690:	2b00      	cmp	r3, #0
 8005692:	bf0c      	ite	eq
 8005694:	2301      	moveq	r3, #1
 8005696:	2300      	movne	r3, #0
 8005698:	b2db      	uxtb	r3, r3
 800569a:	461a      	mov	r2, r3
 800569c:	79fb      	ldrb	r3, [r7, #7]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d093      	beq.n	80055ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3710      	adds	r7, #16
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	607a      	str	r2, [r7, #4]
 80056b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80056ba:	e071      	b.n	80057a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ca:	d123      	bne.n	8005714 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2220      	movs	r2, #32
 80056f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005700:	f043 0204 	orr.w	r2, r3, #4
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e067      	b.n	80057e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571a:	d041      	beq.n	80057a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800571c:	f7fd f938 	bl	8002990 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	429a      	cmp	r2, r3
 800572a:	d302      	bcc.n	8005732 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d136      	bne.n	80057a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	0c1b      	lsrs	r3, r3, #16
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b01      	cmp	r3, #1
 800573a:	d10c      	bne.n	8005756 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	43da      	mvns	r2, r3
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	4013      	ands	r3, r2
 8005748:	b29b      	uxth	r3, r3
 800574a:	2b00      	cmp	r3, #0
 800574c:	bf14      	ite	ne
 800574e:	2301      	movne	r3, #1
 8005750:	2300      	moveq	r3, #0
 8005752:	b2db      	uxtb	r3, r3
 8005754:	e00b      	b.n	800576e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	43da      	mvns	r2, r3
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	4013      	ands	r3, r2
 8005762:	b29b      	uxth	r3, r3
 8005764:	2b00      	cmp	r3, #0
 8005766:	bf14      	ite	ne
 8005768:	2301      	movne	r3, #1
 800576a:	2300      	moveq	r3, #0
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d016      	beq.n	80057a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2220      	movs	r2, #32
 800577c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578c:	f043 0220 	orr.w	r2, r3, #32
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	e021      	b.n	80057e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	0c1b      	lsrs	r3, r3, #16
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d10c      	bne.n	80057c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	695b      	ldr	r3, [r3, #20]
 80057b0:	43da      	mvns	r2, r3
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	4013      	ands	r3, r2
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	bf14      	ite	ne
 80057bc:	2301      	movne	r3, #1
 80057be:	2300      	moveq	r3, #0
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	e00b      	b.n	80057dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	43da      	mvns	r2, r3
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	4013      	ands	r3, r2
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	bf14      	ite	ne
 80057d6:	2301      	movne	r3, #1
 80057d8:	2300      	moveq	r3, #0
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f47f af6d 	bne.w	80056bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057f8:	e034      	b.n	8005864 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80057fa:	68f8      	ldr	r0, [r7, #12]
 80057fc:	f000 f8e3 	bl	80059c6 <I2C_IsAcknowledgeFailed>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d001      	beq.n	800580a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e034      	b.n	8005874 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005810:	d028      	beq.n	8005864 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005812:	f7fd f8bd 	bl	8002990 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	429a      	cmp	r2, r3
 8005820:	d302      	bcc.n	8005828 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d11d      	bne.n	8005864 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	695b      	ldr	r3, [r3, #20]
 800582e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005832:	2b80      	cmp	r3, #128	@ 0x80
 8005834:	d016      	beq.n	8005864 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2220      	movs	r2, #32
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2200      	movs	r2, #0
 8005848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005850:	f043 0220 	orr.w	r2, r3, #32
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e007      	b.n	8005874 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800586e:	2b80      	cmp	r3, #128	@ 0x80
 8005870:	d1c3      	bne.n	80057fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	60f8      	str	r0, [r7, #12]
 8005884:	60b9      	str	r1, [r7, #8]
 8005886:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005888:	e034      	b.n	80058f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 f89b 	bl	80059c6 <I2C_IsAcknowledgeFailed>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e034      	b.n	8005904 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a0:	d028      	beq.n	80058f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058a2:	f7fd f875 	bl	8002990 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d302      	bcc.n	80058b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d11d      	bne.n	80058f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	f003 0304 	and.w	r3, r3, #4
 80058c2:	2b04      	cmp	r3, #4
 80058c4:	d016      	beq.n	80058f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2220      	movs	r2, #32
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e0:	f043 0220 	orr.w	r2, r3, #32
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e007      	b.n	8005904 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	f003 0304 	and.w	r3, r3, #4
 80058fe:	2b04      	cmp	r3, #4
 8005900:	d1c3      	bne.n	800588a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3710      	adds	r7, #16
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005918:	e049      	b.n	80059ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	695b      	ldr	r3, [r3, #20]
 8005920:	f003 0310 	and.w	r3, r3, #16
 8005924:	2b10      	cmp	r3, #16
 8005926:	d119      	bne.n	800595c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f06f 0210 	mvn.w	r2, #16
 8005930:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e030      	b.n	80059be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800595c:	f7fd f818 	bl	8002990 <HAL_GetTick>
 8005960:	4602      	mov	r2, r0
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	68ba      	ldr	r2, [r7, #8]
 8005968:	429a      	cmp	r2, r3
 800596a:	d302      	bcc.n	8005972 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d11d      	bne.n	80059ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	695b      	ldr	r3, [r3, #20]
 8005978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800597c:	2b40      	cmp	r3, #64	@ 0x40
 800597e:	d016      	beq.n	80059ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2220      	movs	r2, #32
 800598a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800599a:	f043 0220 	orr.w	r2, r3, #32
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e007      	b.n	80059be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059b8:	2b40      	cmp	r3, #64	@ 0x40
 80059ba:	d1ae      	bne.n	800591a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}

080059c6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b083      	sub	sp, #12
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	695b      	ldr	r3, [r3, #20]
 80059d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059dc:	d11b      	bne.n	8005a16 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059e6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2220      	movs	r2, #32
 80059f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a02:	f043 0204 	orr.w	r2, r3, #4
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e000      	b.n	8005a18 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d101      	bne.n	8005a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e0cc      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a38:	4b68      	ldr	r3, [pc, #416]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0307 	and.w	r3, r3, #7
 8005a40:	683a      	ldr	r2, [r7, #0]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d90c      	bls.n	8005a60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a46:	4b65      	ldr	r3, [pc, #404]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	b2d2      	uxtb	r2, r2
 8005a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a4e:	4b63      	ldr	r3, [pc, #396]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0307 	and.w	r3, r3, #7
 8005a56:	683a      	ldr	r2, [r7, #0]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d001      	beq.n	8005a60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e0b8      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0302 	and.w	r3, r3, #2
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d020      	beq.n	8005aae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d005      	beq.n	8005a84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a78:	4b59      	ldr	r3, [pc, #356]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	4a58      	ldr	r2, [pc, #352]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a82:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0308 	and.w	r3, r3, #8
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d005      	beq.n	8005a9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a90:	4b53      	ldr	r3, [pc, #332]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	4a52      	ldr	r2, [pc, #328]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a96:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005a9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a9c:	4b50      	ldr	r3, [pc, #320]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	494d      	ldr	r1, [pc, #308]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 0301 	and.w	r3, r3, #1
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d044      	beq.n	8005b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d107      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ac2:	4b47      	ldr	r3, [pc, #284]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d119      	bne.n	8005b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e07f      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	2b02      	cmp	r3, #2
 8005ad8:	d003      	beq.n	8005ae2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ade:	2b03      	cmp	r3, #3
 8005ae0:	d107      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ae2:	4b3f      	ldr	r3, [pc, #252]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d109      	bne.n	8005b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e06f      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005af2:	4b3b      	ldr	r3, [pc, #236]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e067      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b02:	4b37      	ldr	r3, [pc, #220]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f023 0203 	bic.w	r2, r3, #3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	4934      	ldr	r1, [pc, #208]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b14:	f7fc ff3c 	bl	8002990 <HAL_GetTick>
 8005b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b1a:	e00a      	b.n	8005b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b1c:	f7fc ff38 	bl	8002990 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d901      	bls.n	8005b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e04f      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b32:	4b2b      	ldr	r3, [pc, #172]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f003 020c 	and.w	r2, r3, #12
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d1eb      	bne.n	8005b1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b44:	4b25      	ldr	r3, [pc, #148]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0307 	and.w	r3, r3, #7
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d20c      	bcs.n	8005b6c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b52:	4b22      	ldr	r3, [pc, #136]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005b54:	683a      	ldr	r2, [r7, #0]
 8005b56:	b2d2      	uxtb	r2, r2
 8005b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b5a:	4b20      	ldr	r3, [pc, #128]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0307 	and.w	r3, r3, #7
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d001      	beq.n	8005b6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e032      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0304 	and.w	r3, r3, #4
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d008      	beq.n	8005b8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b78:	4b19      	ldr	r3, [pc, #100]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	4916      	ldr	r1, [pc, #88]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0308 	and.w	r3, r3, #8
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d009      	beq.n	8005baa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b96:	4b12      	ldr	r3, [pc, #72]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	00db      	lsls	r3, r3, #3
 8005ba4:	490e      	ldr	r1, [pc, #56]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005baa:	f000 f889 	bl	8005cc0 <HAL_RCC_GetSysClockFreq>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	091b      	lsrs	r3, r3, #4
 8005bb6:	f003 030f 	and.w	r3, r3, #15
 8005bba:	490a      	ldr	r1, [pc, #40]	@ (8005be4 <HAL_RCC_ClockConfig+0x1c0>)
 8005bbc:	5ccb      	ldrb	r3, [r1, r3]
 8005bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8005bc2:	4a09      	ldr	r2, [pc, #36]	@ (8005be8 <HAL_RCC_ClockConfig+0x1c4>)
 8005bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005bc6:	4b09      	ldr	r3, [pc, #36]	@ (8005bec <HAL_RCC_ClockConfig+0x1c8>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f7fc fe9c 	bl	8002908 <HAL_InitTick>

  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	40023c00 	.word	0x40023c00
 8005be0:	40023800 	.word	0x40023800
 8005be4:	080075a0 	.word	0x080075a0
 8005be8:	20000000 	.word	0x20000000
 8005bec:	2000008c 	.word	0x2000008c

08005bf0 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b08c      	sub	sp, #48	@ 0x30
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d129      	bne.n	8005c56 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8005c02:	2300      	movs	r3, #0
 8005c04:	61bb      	str	r3, [r7, #24]
 8005c06:	4b2b      	ldr	r3, [pc, #172]	@ (8005cb4 <HAL_RCC_MCOConfig+0xc4>)
 8005c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c0a:	4a2a      	ldr	r2, [pc, #168]	@ (8005cb4 <HAL_RCC_MCOConfig+0xc4>)
 8005c0c:	f043 0301 	orr.w	r3, r3, #1
 8005c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c12:	4b28      	ldr	r3, [pc, #160]	@ (8005cb4 <HAL_RCC_MCOConfig+0xc4>)
 8005c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c16:	f003 0301 	and.w	r3, r3, #1
 8005c1a:	61bb      	str	r3, [r7, #24]
 8005c1c:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8005c1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c24:	2302      	movs	r3, #2
 8005c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005c30:	2300      	movs	r3, #0
 8005c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005c34:	f107 031c 	add.w	r3, r7, #28
 8005c38:	4619      	mov	r1, r3
 8005c3a:	481f      	ldr	r0, [pc, #124]	@ (8005cb8 <HAL_RCC_MCOConfig+0xc8>)
 8005c3c:	f7fc ffbe 	bl	8002bbc <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8005c40:	4b1c      	ldr	r3, [pc, #112]	@ (8005cb4 <HAL_RCC_MCOConfig+0xc4>)
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 8005c48:	68b9      	ldr	r1, [r7, #8]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	430b      	orrs	r3, r1
 8005c4e:	4919      	ldr	r1, [pc, #100]	@ (8005cb4 <HAL_RCC_MCOConfig+0xc4>)
 8005c50:	4313      	orrs	r3, r2
 8005c52:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8005c54:	e029      	b.n	8005caa <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8005c56:	2300      	movs	r3, #0
 8005c58:	617b      	str	r3, [r7, #20]
 8005c5a:	4b16      	ldr	r3, [pc, #88]	@ (8005cb4 <HAL_RCC_MCOConfig+0xc4>)
 8005c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c5e:	4a15      	ldr	r2, [pc, #84]	@ (8005cb4 <HAL_RCC_MCOConfig+0xc4>)
 8005c60:	f043 0304 	orr.w	r3, r3, #4
 8005c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c66:	4b13      	ldr	r3, [pc, #76]	@ (8005cb4 <HAL_RCC_MCOConfig+0xc4>)
 8005c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6a:	f003 0304 	and.w	r3, r3, #4
 8005c6e:	617b      	str	r3, [r7, #20]
 8005c70:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8005c72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c78:	2302      	movs	r3, #2
 8005c7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c80:	2300      	movs	r3, #0
 8005c82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005c84:	2300      	movs	r3, #0
 8005c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8005c88:	f107 031c 	add.w	r3, r7, #28
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	480b      	ldr	r0, [pc, #44]	@ (8005cbc <HAL_RCC_MCOConfig+0xcc>)
 8005c90:	f7fc ff94 	bl	8002bbc <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8005c94:	4b07      	ldr	r3, [pc, #28]	@ (8005cb4 <HAL_RCC_MCOConfig+0xc4>)
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	00d9      	lsls	r1, r3, #3
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	430b      	orrs	r3, r1
 8005ca4:	4903      	ldr	r1, [pc, #12]	@ (8005cb4 <HAL_RCC_MCOConfig+0xc4>)
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	608b      	str	r3, [r1, #8]
}
 8005caa:	bf00      	nop
 8005cac:	3730      	adds	r7, #48	@ 0x30
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	40023800 	.word	0x40023800
 8005cb8:	40020000 	.word	0x40020000
 8005cbc:	40020800 	.word	0x40020800

08005cc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cc4:	b094      	sub	sp, #80	@ 0x50
 8005cc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ccc:	2300      	movs	r3, #0
 8005cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cd8:	4b79      	ldr	r3, [pc, #484]	@ (8005ec0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f003 030c 	and.w	r3, r3, #12
 8005ce0:	2b08      	cmp	r3, #8
 8005ce2:	d00d      	beq.n	8005d00 <HAL_RCC_GetSysClockFreq+0x40>
 8005ce4:	2b08      	cmp	r3, #8
 8005ce6:	f200 80e1 	bhi.w	8005eac <HAL_RCC_GetSysClockFreq+0x1ec>
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d002      	beq.n	8005cf4 <HAL_RCC_GetSysClockFreq+0x34>
 8005cee:	2b04      	cmp	r3, #4
 8005cf0:	d003      	beq.n	8005cfa <HAL_RCC_GetSysClockFreq+0x3a>
 8005cf2:	e0db      	b.n	8005eac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005cf4:	4b73      	ldr	r3, [pc, #460]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005cf6:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8005cf8:	e0db      	b.n	8005eb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005cfa:	4b73      	ldr	r3, [pc, #460]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x208>)
 8005cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005cfe:	e0d8      	b.n	8005eb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d00:	4b6f      	ldr	r3, [pc, #444]	@ (8005ec0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d08:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d0a:	4b6d      	ldr	r3, [pc, #436]	@ (8005ec0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d063      	beq.n	8005dde <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d16:	4b6a      	ldr	r3, [pc, #424]	@ (8005ec0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	099b      	lsrs	r3, r3, #6
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d28:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005d32:	4622      	mov	r2, r4
 8005d34:	462b      	mov	r3, r5
 8005d36:	f04f 0000 	mov.w	r0, #0
 8005d3a:	f04f 0100 	mov.w	r1, #0
 8005d3e:	0159      	lsls	r1, r3, #5
 8005d40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d44:	0150      	lsls	r0, r2, #5
 8005d46:	4602      	mov	r2, r0
 8005d48:	460b      	mov	r3, r1
 8005d4a:	4621      	mov	r1, r4
 8005d4c:	1a51      	subs	r1, r2, r1
 8005d4e:	6139      	str	r1, [r7, #16]
 8005d50:	4629      	mov	r1, r5
 8005d52:	eb63 0301 	sbc.w	r3, r3, r1
 8005d56:	617b      	str	r3, [r7, #20]
 8005d58:	f04f 0200 	mov.w	r2, #0
 8005d5c:	f04f 0300 	mov.w	r3, #0
 8005d60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d64:	4659      	mov	r1, fp
 8005d66:	018b      	lsls	r3, r1, #6
 8005d68:	4651      	mov	r1, sl
 8005d6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005d6e:	4651      	mov	r1, sl
 8005d70:	018a      	lsls	r2, r1, #6
 8005d72:	4651      	mov	r1, sl
 8005d74:	ebb2 0801 	subs.w	r8, r2, r1
 8005d78:	4659      	mov	r1, fp
 8005d7a:	eb63 0901 	sbc.w	r9, r3, r1
 8005d7e:	f04f 0200 	mov.w	r2, #0
 8005d82:	f04f 0300 	mov.w	r3, #0
 8005d86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d92:	4690      	mov	r8, r2
 8005d94:	4699      	mov	r9, r3
 8005d96:	4623      	mov	r3, r4
 8005d98:	eb18 0303 	adds.w	r3, r8, r3
 8005d9c:	60bb      	str	r3, [r7, #8]
 8005d9e:	462b      	mov	r3, r5
 8005da0:	eb49 0303 	adc.w	r3, r9, r3
 8005da4:	60fb      	str	r3, [r7, #12]
 8005da6:	f04f 0200 	mov.w	r2, #0
 8005daa:	f04f 0300 	mov.w	r3, #0
 8005dae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005db2:	4629      	mov	r1, r5
 8005db4:	024b      	lsls	r3, r1, #9
 8005db6:	4621      	mov	r1, r4
 8005db8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005dbc:	4621      	mov	r1, r4
 8005dbe:	024a      	lsls	r2, r1, #9
 8005dc0:	4610      	mov	r0, r2
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dcc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005dd0:	f7fa fa18 	bl	8000204 <__aeabi_uldivmod>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	4613      	mov	r3, r2
 8005dda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ddc:	e058      	b.n	8005e90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dde:	4b38      	ldr	r3, [pc, #224]	@ (8005ec0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	099b      	lsrs	r3, r3, #6
 8005de4:	2200      	movs	r2, #0
 8005de6:	4618      	mov	r0, r3
 8005de8:	4611      	mov	r1, r2
 8005dea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005dee:	623b      	str	r3, [r7, #32]
 8005df0:	2300      	movs	r3, #0
 8005df2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005df4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005df8:	4642      	mov	r2, r8
 8005dfa:	464b      	mov	r3, r9
 8005dfc:	f04f 0000 	mov.w	r0, #0
 8005e00:	f04f 0100 	mov.w	r1, #0
 8005e04:	0159      	lsls	r1, r3, #5
 8005e06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e0a:	0150      	lsls	r0, r2, #5
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	460b      	mov	r3, r1
 8005e10:	4641      	mov	r1, r8
 8005e12:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e16:	4649      	mov	r1, r9
 8005e18:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e1c:	f04f 0200 	mov.w	r2, #0
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005e28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005e2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005e30:	ebb2 040a 	subs.w	r4, r2, sl
 8005e34:	eb63 050b 	sbc.w	r5, r3, fp
 8005e38:	f04f 0200 	mov.w	r2, #0
 8005e3c:	f04f 0300 	mov.w	r3, #0
 8005e40:	00eb      	lsls	r3, r5, #3
 8005e42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e46:	00e2      	lsls	r2, r4, #3
 8005e48:	4614      	mov	r4, r2
 8005e4a:	461d      	mov	r5, r3
 8005e4c:	4643      	mov	r3, r8
 8005e4e:	18e3      	adds	r3, r4, r3
 8005e50:	603b      	str	r3, [r7, #0]
 8005e52:	464b      	mov	r3, r9
 8005e54:	eb45 0303 	adc.w	r3, r5, r3
 8005e58:	607b      	str	r3, [r7, #4]
 8005e5a:	f04f 0200 	mov.w	r2, #0
 8005e5e:	f04f 0300 	mov.w	r3, #0
 8005e62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e66:	4629      	mov	r1, r5
 8005e68:	028b      	lsls	r3, r1, #10
 8005e6a:	4621      	mov	r1, r4
 8005e6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005e70:	4621      	mov	r1, r4
 8005e72:	028a      	lsls	r2, r1, #10
 8005e74:	4610      	mov	r0, r2
 8005e76:	4619      	mov	r1, r3
 8005e78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	61bb      	str	r3, [r7, #24]
 8005e7e:	61fa      	str	r2, [r7, #28]
 8005e80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e84:	f7fa f9be 	bl	8000204 <__aeabi_uldivmod>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005e90:	4b0b      	ldr	r3, [pc, #44]	@ (8005ec0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	0c1b      	lsrs	r3, r3, #16
 8005e96:	f003 0303 	and.w	r3, r3, #3
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	005b      	lsls	r3, r3, #1
 8005e9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8005ea0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ea2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005eaa:	e002      	b.n	8005eb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005eac:	4b05      	ldr	r3, [pc, #20]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005eae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005eb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005eb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3750      	adds	r7, #80	@ 0x50
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ebe:	bf00      	nop
 8005ec0:	40023800 	.word	0x40023800
 8005ec4:	00f42400 	.word	0x00f42400
 8005ec8:	007a1200 	.word	0x007a1200

08005ecc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ed0:	4b03      	ldr	r3, [pc, #12]	@ (8005ee0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	20000000 	.word	0x20000000

08005ee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ee8:	f7ff fff0 	bl	8005ecc <HAL_RCC_GetHCLKFreq>
 8005eec:	4602      	mov	r2, r0
 8005eee:	4b05      	ldr	r3, [pc, #20]	@ (8005f04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	0a9b      	lsrs	r3, r3, #10
 8005ef4:	f003 0307 	and.w	r3, r3, #7
 8005ef8:	4903      	ldr	r1, [pc, #12]	@ (8005f08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005efa:	5ccb      	ldrb	r3, [r1, r3]
 8005efc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	40023800 	.word	0x40023800
 8005f08:	080075b0 	.word	0x080075b0

08005f0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f10:	f7ff ffdc 	bl	8005ecc <HAL_RCC_GetHCLKFreq>
 8005f14:	4602      	mov	r2, r0
 8005f16:	4b05      	ldr	r3, [pc, #20]	@ (8005f2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	0b5b      	lsrs	r3, r3, #13
 8005f1c:	f003 0307 	and.w	r3, r3, #7
 8005f20:	4903      	ldr	r1, [pc, #12]	@ (8005f30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f22:	5ccb      	ldrb	r3, [r1, r3]
 8005f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	40023800 	.word	0x40023800
 8005f30:	080075b0 	.word	0x080075b0

08005f34 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b086      	sub	sp, #24
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d101      	bne.n	8005f46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e273      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0301 	and.w	r3, r3, #1
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d075      	beq.n	800603e <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005f52:	4b88      	ldr	r3, [pc, #544]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	f003 030c 	and.w	r3, r3, #12
 8005f5a:	2b04      	cmp	r3, #4
 8005f5c:	d00c      	beq.n	8005f78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f5e:	4b85      	ldr	r3, [pc, #532]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005f66:	2b08      	cmp	r3, #8
 8005f68:	d112      	bne.n	8005f90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f6a:	4b82      	ldr	r3, [pc, #520]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f76:	d10b      	bne.n	8005f90 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f78:	4b7e      	ldr	r3, [pc, #504]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d05b      	beq.n	800603c <HAL_RCC_OscConfig+0x108>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d157      	bne.n	800603c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e24e      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f98:	d106      	bne.n	8005fa8 <HAL_RCC_OscConfig+0x74>
 8005f9a:	4b76      	ldr	r3, [pc, #472]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a75      	ldr	r2, [pc, #468]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fa4:	6013      	str	r3, [r2, #0]
 8005fa6:	e01d      	b.n	8005fe4 <HAL_RCC_OscConfig+0xb0>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005fb0:	d10c      	bne.n	8005fcc <HAL_RCC_OscConfig+0x98>
 8005fb2:	4b70      	ldr	r3, [pc, #448]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a6f      	ldr	r2, [pc, #444]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005fb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	4b6d      	ldr	r3, [pc, #436]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a6c      	ldr	r2, [pc, #432]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005fc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fc8:	6013      	str	r3, [r2, #0]
 8005fca:	e00b      	b.n	8005fe4 <HAL_RCC_OscConfig+0xb0>
 8005fcc:	4b69      	ldr	r3, [pc, #420]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a68      	ldr	r2, [pc, #416]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005fd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fd6:	6013      	str	r3, [r2, #0]
 8005fd8:	4b66      	ldr	r3, [pc, #408]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a65      	ldr	r2, [pc, #404]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8005fde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fe2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d013      	beq.n	8006014 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fec:	f7fc fcd0 	bl	8002990 <HAL_GetTick>
 8005ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ff2:	e008      	b.n	8006006 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ff4:	f7fc fccc 	bl	8002990 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	2b64      	cmp	r3, #100	@ 0x64
 8006000:	d901      	bls.n	8006006 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006002:	2303      	movs	r3, #3
 8006004:	e213      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006006:	4b5b      	ldr	r3, [pc, #364]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d0f0      	beq.n	8005ff4 <HAL_RCC_OscConfig+0xc0>
 8006012:	e014      	b.n	800603e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006014:	f7fc fcbc 	bl	8002990 <HAL_GetTick>
 8006018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800601a:	e008      	b.n	800602e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800601c:	f7fc fcb8 	bl	8002990 <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	2b64      	cmp	r3, #100	@ 0x64
 8006028:	d901      	bls.n	800602e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e1ff      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800602e:	4b51      	ldr	r3, [pc, #324]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1f0      	bne.n	800601c <HAL_RCC_OscConfig+0xe8>
 800603a:	e000      	b.n	800603e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800603c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 0302 	and.w	r3, r3, #2
 8006046:	2b00      	cmp	r3, #0
 8006048:	d063      	beq.n	8006112 <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800604a:	4b4a      	ldr	r3, [pc, #296]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f003 030c 	and.w	r3, r3, #12
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00b      	beq.n	800606e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006056:	4b47      	ldr	r3, [pc, #284]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800605e:	2b08      	cmp	r3, #8
 8006060:	d11c      	bne.n	800609c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006062:	4b44      	ldr	r3, [pc, #272]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d116      	bne.n	800609c <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800606e:	4b41      	ldr	r3, [pc, #260]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 0302 	and.w	r3, r3, #2
 8006076:	2b00      	cmp	r3, #0
 8006078:	d005      	beq.n	8006086 <HAL_RCC_OscConfig+0x152>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d001      	beq.n	8006086 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e1d3      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006086:	4b3b      	ldr	r3, [pc, #236]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	00db      	lsls	r3, r3, #3
 8006094:	4937      	ldr	r1, [pc, #220]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8006096:	4313      	orrs	r3, r2
 8006098:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800609a:	e03a      	b.n	8006112 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d020      	beq.n	80060e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060a4:	4b34      	ldr	r3, [pc, #208]	@ (8006178 <HAL_RCC_OscConfig+0x244>)
 80060a6:	2201      	movs	r2, #1
 80060a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060aa:	f7fc fc71 	bl	8002990 <HAL_GetTick>
 80060ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060b0:	e008      	b.n	80060c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060b2:	f7fc fc6d 	bl	8002990 <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d901      	bls.n	80060c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e1b4      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060c4:	4b2b      	ldr	r3, [pc, #172]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0302 	and.w	r3, r3, #2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d0f0      	beq.n	80060b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060d0:	4b28      	ldr	r3, [pc, #160]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	691b      	ldr	r3, [r3, #16]
 80060dc:	00db      	lsls	r3, r3, #3
 80060de:	4925      	ldr	r1, [pc, #148]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 80060e0:	4313      	orrs	r3, r2
 80060e2:	600b      	str	r3, [r1, #0]
 80060e4:	e015      	b.n	8006112 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060e6:	4b24      	ldr	r3, [pc, #144]	@ (8006178 <HAL_RCC_OscConfig+0x244>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ec:	f7fc fc50 	bl	8002990 <HAL_GetTick>
 80060f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060f2:	e008      	b.n	8006106 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060f4:	f7fc fc4c 	bl	8002990 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d901      	bls.n	8006106 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e193      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006106:	4b1b      	ldr	r3, [pc, #108]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0302 	and.w	r3, r3, #2
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1f0      	bne.n	80060f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0308 	and.w	r3, r3, #8
 800611a:	2b00      	cmp	r3, #0
 800611c:	d036      	beq.n	800618c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d016      	beq.n	8006154 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006126:	4b15      	ldr	r3, [pc, #84]	@ (800617c <HAL_RCC_OscConfig+0x248>)
 8006128:	2201      	movs	r2, #1
 800612a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800612c:	f7fc fc30 	bl	8002990 <HAL_GetTick>
 8006130:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006132:	e008      	b.n	8006146 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006134:	f7fc fc2c 	bl	8002990 <HAL_GetTick>
 8006138:	4602      	mov	r2, r0
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	2b02      	cmp	r3, #2
 8006140:	d901      	bls.n	8006146 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e173      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006146:	4b0b      	ldr	r3, [pc, #44]	@ (8006174 <HAL_RCC_OscConfig+0x240>)
 8006148:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800614a:	f003 0302 	and.w	r3, r3, #2
 800614e:	2b00      	cmp	r3, #0
 8006150:	d0f0      	beq.n	8006134 <HAL_RCC_OscConfig+0x200>
 8006152:	e01b      	b.n	800618c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006154:	4b09      	ldr	r3, [pc, #36]	@ (800617c <HAL_RCC_OscConfig+0x248>)
 8006156:	2200      	movs	r2, #0
 8006158:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800615a:	f7fc fc19 	bl	8002990 <HAL_GetTick>
 800615e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006160:	e00e      	b.n	8006180 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006162:	f7fc fc15 	bl	8002990 <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	2b02      	cmp	r3, #2
 800616e:	d907      	bls.n	8006180 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e15c      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
 8006174:	40023800 	.word	0x40023800
 8006178:	42470000 	.word	0x42470000
 800617c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006180:	4b8a      	ldr	r3, [pc, #552]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006182:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006184:	f003 0302 	and.w	r3, r3, #2
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1ea      	bne.n	8006162 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0304 	and.w	r3, r3, #4
 8006194:	2b00      	cmp	r3, #0
 8006196:	f000 8097 	beq.w	80062c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800619a:	2300      	movs	r3, #0
 800619c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800619e:	4b83      	ldr	r3, [pc, #524]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 80061a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10f      	bne.n	80061ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061aa:	2300      	movs	r3, #0
 80061ac:	60bb      	str	r3, [r7, #8]
 80061ae:	4b7f      	ldr	r3, [pc, #508]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 80061b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b2:	4a7e      	ldr	r2, [pc, #504]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 80061b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80061ba:	4b7c      	ldr	r3, [pc, #496]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 80061bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061c2:	60bb      	str	r3, [r7, #8]
 80061c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061c6:	2301      	movs	r3, #1
 80061c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061ca:	4b79      	ldr	r3, [pc, #484]	@ (80063b0 <HAL_RCC_OscConfig+0x47c>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d118      	bne.n	8006208 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061d6:	4b76      	ldr	r3, [pc, #472]	@ (80063b0 <HAL_RCC_OscConfig+0x47c>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a75      	ldr	r2, [pc, #468]	@ (80063b0 <HAL_RCC_OscConfig+0x47c>)
 80061dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061e2:	f7fc fbd5 	bl	8002990 <HAL_GetTick>
 80061e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061e8:	e008      	b.n	80061fc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061ea:	f7fc fbd1 	bl	8002990 <HAL_GetTick>
 80061ee:	4602      	mov	r2, r0
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	d901      	bls.n	80061fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80061f8:	2303      	movs	r3, #3
 80061fa:	e118      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061fc:	4b6c      	ldr	r3, [pc, #432]	@ (80063b0 <HAL_RCC_OscConfig+0x47c>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006204:	2b00      	cmp	r3, #0
 8006206:	d0f0      	beq.n	80061ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	2b01      	cmp	r3, #1
 800620e:	d106      	bne.n	800621e <HAL_RCC_OscConfig+0x2ea>
 8006210:	4b66      	ldr	r3, [pc, #408]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006214:	4a65      	ldr	r2, [pc, #404]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006216:	f043 0301 	orr.w	r3, r3, #1
 800621a:	6713      	str	r3, [r2, #112]	@ 0x70
 800621c:	e01c      	b.n	8006258 <HAL_RCC_OscConfig+0x324>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	2b05      	cmp	r3, #5
 8006224:	d10c      	bne.n	8006240 <HAL_RCC_OscConfig+0x30c>
 8006226:	4b61      	ldr	r3, [pc, #388]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006228:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800622a:	4a60      	ldr	r2, [pc, #384]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 800622c:	f043 0304 	orr.w	r3, r3, #4
 8006230:	6713      	str	r3, [r2, #112]	@ 0x70
 8006232:	4b5e      	ldr	r3, [pc, #376]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006236:	4a5d      	ldr	r2, [pc, #372]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006238:	f043 0301 	orr.w	r3, r3, #1
 800623c:	6713      	str	r3, [r2, #112]	@ 0x70
 800623e:	e00b      	b.n	8006258 <HAL_RCC_OscConfig+0x324>
 8006240:	4b5a      	ldr	r3, [pc, #360]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006244:	4a59      	ldr	r2, [pc, #356]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006246:	f023 0301 	bic.w	r3, r3, #1
 800624a:	6713      	str	r3, [r2, #112]	@ 0x70
 800624c:	4b57      	ldr	r3, [pc, #348]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 800624e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006250:	4a56      	ldr	r2, [pc, #344]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006252:	f023 0304 	bic.w	r3, r3, #4
 8006256:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d015      	beq.n	800628c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006260:	f7fc fb96 	bl	8002990 <HAL_GetTick>
 8006264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006266:	e00a      	b.n	800627e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006268:	f7fc fb92 	bl	8002990 <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006276:	4293      	cmp	r3, r2
 8006278:	d901      	bls.n	800627e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e0d7      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800627e:	4b4b      	ldr	r3, [pc, #300]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006282:	f003 0302 	and.w	r3, r3, #2
 8006286:	2b00      	cmp	r3, #0
 8006288:	d0ee      	beq.n	8006268 <HAL_RCC_OscConfig+0x334>
 800628a:	e014      	b.n	80062b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800628c:	f7fc fb80 	bl	8002990 <HAL_GetTick>
 8006290:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006292:	e00a      	b.n	80062aa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006294:	f7fc fb7c 	bl	8002990 <HAL_GetTick>
 8006298:	4602      	mov	r2, r0
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	1ad3      	subs	r3, r2, r3
 800629e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d901      	bls.n	80062aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e0c1      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062aa:	4b40      	ldr	r3, [pc, #256]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 80062ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062ae:	f003 0302 	and.w	r3, r3, #2
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1ee      	bne.n	8006294 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062b6:	7dfb      	ldrb	r3, [r7, #23]
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d105      	bne.n	80062c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062bc:	4b3b      	ldr	r3, [pc, #236]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 80062be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c0:	4a3a      	ldr	r2, [pc, #232]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 80062c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 80ad 	beq.w	800642c <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80062d2:	4b36      	ldr	r3, [pc, #216]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	f003 030c 	and.w	r3, r3, #12
 80062da:	2b08      	cmp	r3, #8
 80062dc:	d060      	beq.n	80063a0 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	699b      	ldr	r3, [r3, #24]
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	d145      	bne.n	8006372 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062e6:	4b33      	ldr	r3, [pc, #204]	@ (80063b4 <HAL_RCC_OscConfig+0x480>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ec:	f7fc fb50 	bl	8002990 <HAL_GetTick>
 80062f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062f2:	e008      	b.n	8006306 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062f4:	f7fc fb4c 	bl	8002990 <HAL_GetTick>
 80062f8:	4602      	mov	r2, r0
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	2b02      	cmp	r3, #2
 8006300:	d901      	bls.n	8006306 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006302:	2303      	movs	r3, #3
 8006304:	e093      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006306:	4b29      	ldr	r3, [pc, #164]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1f0      	bne.n	80062f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	69da      	ldr	r2, [r3, #28]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	431a      	orrs	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006320:	019b      	lsls	r3, r3, #6
 8006322:	431a      	orrs	r2, r3
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006328:	085b      	lsrs	r3, r3, #1
 800632a:	3b01      	subs	r3, #1
 800632c:	041b      	lsls	r3, r3, #16
 800632e:	431a      	orrs	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006334:	061b      	lsls	r3, r3, #24
 8006336:	431a      	orrs	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800633c:	071b      	lsls	r3, r3, #28
 800633e:	491b      	ldr	r1, [pc, #108]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006340:	4313      	orrs	r3, r2
 8006342:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006344:	4b1b      	ldr	r3, [pc, #108]	@ (80063b4 <HAL_RCC_OscConfig+0x480>)
 8006346:	2201      	movs	r2, #1
 8006348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800634a:	f7fc fb21 	bl	8002990 <HAL_GetTick>
 800634e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006350:	e008      	b.n	8006364 <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006352:	f7fc fb1d 	bl	8002990 <HAL_GetTick>
 8006356:	4602      	mov	r2, r0
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	1ad3      	subs	r3, r2, r3
 800635c:	2b02      	cmp	r3, #2
 800635e:	d901      	bls.n	8006364 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8006360:	2303      	movs	r3, #3
 8006362:	e064      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006364:	4b11      	ldr	r3, [pc, #68]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800636c:	2b00      	cmp	r3, #0
 800636e:	d0f0      	beq.n	8006352 <HAL_RCC_OscConfig+0x41e>
 8006370:	e05c      	b.n	800642c <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006372:	4b10      	ldr	r3, [pc, #64]	@ (80063b4 <HAL_RCC_OscConfig+0x480>)
 8006374:	2200      	movs	r2, #0
 8006376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006378:	f7fc fb0a 	bl	8002990 <HAL_GetTick>
 800637c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800637e:	e008      	b.n	8006392 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006380:	f7fc fb06 	bl	8002990 <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	2b02      	cmp	r3, #2
 800638c:	d901      	bls.n	8006392 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e04d      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006392:	4b06      	ldr	r3, [pc, #24]	@ (80063ac <HAL_RCC_OscConfig+0x478>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1f0      	bne.n	8006380 <HAL_RCC_OscConfig+0x44c>
 800639e:	e045      	b.n	800642c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d107      	bne.n	80063b8 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e040      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
 80063ac:	40023800 	.word	0x40023800
 80063b0:	40007000 	.word	0x40007000
 80063b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80063b8:	4b1f      	ldr	r3, [pc, #124]	@ (8006438 <HAL_RCC_OscConfig+0x504>)
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	699b      	ldr	r3, [r3, #24]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d030      	beq.n	8006428 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d129      	bne.n	8006428 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063de:	429a      	cmp	r2, r3
 80063e0:	d122      	bne.n	8006428 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80063e8:	4013      	ands	r3, r2
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80063ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d119      	bne.n	8006428 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063fe:	085b      	lsrs	r3, r3, #1
 8006400:	3b01      	subs	r3, #1
 8006402:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006404:	429a      	cmp	r2, r3
 8006406:	d10f      	bne.n	8006428 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006412:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006414:	429a      	cmp	r2, r3
 8006416:	d107      	bne.n	8006428 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006422:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006424:	429a      	cmp	r2, r3
 8006426:	d001      	beq.n	800642c <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	e000      	b.n	800642e <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3718      	adds	r7, #24
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	40023800 	.word	0x40023800

0800643c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e038      	b.n	80064c4 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b00      	cmp	r3, #0
 800645c:	d106      	bne.n	800646c <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006466:	68f8      	ldr	r0, [r7, #12]
 8006468:	f7fa fc56 	bl	8000d18 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	3308      	adds	r3, #8
 8006474:	4619      	mov	r1, r3
 8006476:	4610      	mov	r0, r2
 8006478:	f000 faec 	bl	8006a54 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6818      	ldr	r0, [r3, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	461a      	mov	r2, r3
 8006486:	68b9      	ldr	r1, [r7, #8]
 8006488:	f000 fb74 	bl	8006b74 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6858      	ldr	r0, [r3, #4]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	689a      	ldr	r2, [r3, #8]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006498:	6879      	ldr	r1, [r7, #4]
 800649a:	f000 fbbb 	bl	8006c14 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	6892      	ldr	r2, [r2, #8]
 80064a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	68fa      	ldr	r2, [r7, #12]
 80064b0:	6892      	ldr	r2, [r2, #8]
 80064b2:	f041 0101 	orr.w	r1, r1, #1
 80064b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2201      	movs	r2, #1
 80064be:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3710      	adds	r7, #16
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d101      	bne.n	80064de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e042      	b.n	8006564 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d106      	bne.n	80064f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f7fa fb6a 	bl	8000bcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2224      	movs	r2, #36	@ 0x24
 80064fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68da      	ldr	r2, [r3, #12]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800650e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 f82b 	bl	800656c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	691a      	ldr	r2, [r3, #16]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006524:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	695a      	ldr	r2, [r3, #20]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006534:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68da      	ldr	r2, [r3, #12]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006544:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2220      	movs	r2, #32
 8006550:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2220      	movs	r2, #32
 8006558:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	4618      	mov	r0, r3
 8006566:	3708      	adds	r7, #8
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}

0800656c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800656c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006570:	b0c0      	sub	sp, #256	@ 0x100
 8006572:	af00      	add	r7, sp, #0
 8006574:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	691b      	ldr	r3, [r3, #16]
 8006580:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006588:	68d9      	ldr	r1, [r3, #12]
 800658a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	ea40 0301 	orr.w	r3, r0, r1
 8006594:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800659a:	689a      	ldr	r2, [r3, #8]
 800659c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	431a      	orrs	r2, r3
 80065a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	431a      	orrs	r2, r3
 80065ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b0:	69db      	ldr	r3, [r3, #28]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80065b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80065c4:	f021 010c 	bic.w	r1, r1, #12
 80065c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80065d2:	430b      	orrs	r3, r1
 80065d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80065d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	695b      	ldr	r3, [r3, #20]
 80065de:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80065e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e6:	6999      	ldr	r1, [r3, #24]
 80065e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	ea40 0301 	orr.w	r3, r0, r1
 80065f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80065f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	4b8f      	ldr	r3, [pc, #572]	@ (8006838 <UART_SetConfig+0x2cc>)
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d005      	beq.n	800660c <UART_SetConfig+0xa0>
 8006600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	4b8d      	ldr	r3, [pc, #564]	@ (800683c <UART_SetConfig+0x2d0>)
 8006608:	429a      	cmp	r2, r3
 800660a:	d104      	bne.n	8006616 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800660c:	f7ff fc7e 	bl	8005f0c <HAL_RCC_GetPCLK2Freq>
 8006610:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006614:	e003      	b.n	800661e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006616:	f7ff fc65 	bl	8005ee4 <HAL_RCC_GetPCLK1Freq>
 800661a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800661e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006622:	69db      	ldr	r3, [r3, #28]
 8006624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006628:	f040 810c 	bne.w	8006844 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800662c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006630:	2200      	movs	r2, #0
 8006632:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006636:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800663a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800663e:	4622      	mov	r2, r4
 8006640:	462b      	mov	r3, r5
 8006642:	1891      	adds	r1, r2, r2
 8006644:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006646:	415b      	adcs	r3, r3
 8006648:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800664a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800664e:	4621      	mov	r1, r4
 8006650:	eb12 0801 	adds.w	r8, r2, r1
 8006654:	4629      	mov	r1, r5
 8006656:	eb43 0901 	adc.w	r9, r3, r1
 800665a:	f04f 0200 	mov.w	r2, #0
 800665e:	f04f 0300 	mov.w	r3, #0
 8006662:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006666:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800666a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800666e:	4690      	mov	r8, r2
 8006670:	4699      	mov	r9, r3
 8006672:	4623      	mov	r3, r4
 8006674:	eb18 0303 	adds.w	r3, r8, r3
 8006678:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800667c:	462b      	mov	r3, r5
 800667e:	eb49 0303 	adc.w	r3, r9, r3
 8006682:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006692:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006696:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800669a:	460b      	mov	r3, r1
 800669c:	18db      	adds	r3, r3, r3
 800669e:	653b      	str	r3, [r7, #80]	@ 0x50
 80066a0:	4613      	mov	r3, r2
 80066a2:	eb42 0303 	adc.w	r3, r2, r3
 80066a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80066a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80066ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80066b0:	f7f9 fda8 	bl	8000204 <__aeabi_uldivmod>
 80066b4:	4602      	mov	r2, r0
 80066b6:	460b      	mov	r3, r1
 80066b8:	4b61      	ldr	r3, [pc, #388]	@ (8006840 <UART_SetConfig+0x2d4>)
 80066ba:	fba3 2302 	umull	r2, r3, r3, r2
 80066be:	095b      	lsrs	r3, r3, #5
 80066c0:	011c      	lsls	r4, r3, #4
 80066c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066c6:	2200      	movs	r2, #0
 80066c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80066d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80066d4:	4642      	mov	r2, r8
 80066d6:	464b      	mov	r3, r9
 80066d8:	1891      	adds	r1, r2, r2
 80066da:	64b9      	str	r1, [r7, #72]	@ 0x48
 80066dc:	415b      	adcs	r3, r3
 80066de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80066e4:	4641      	mov	r1, r8
 80066e6:	eb12 0a01 	adds.w	sl, r2, r1
 80066ea:	4649      	mov	r1, r9
 80066ec:	eb43 0b01 	adc.w	fp, r3, r1
 80066f0:	f04f 0200 	mov.w	r2, #0
 80066f4:	f04f 0300 	mov.w	r3, #0
 80066f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80066fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006700:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006704:	4692      	mov	sl, r2
 8006706:	469b      	mov	fp, r3
 8006708:	4643      	mov	r3, r8
 800670a:	eb1a 0303 	adds.w	r3, sl, r3
 800670e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006712:	464b      	mov	r3, r9
 8006714:	eb4b 0303 	adc.w	r3, fp, r3
 8006718:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800671c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006728:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800672c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006730:	460b      	mov	r3, r1
 8006732:	18db      	adds	r3, r3, r3
 8006734:	643b      	str	r3, [r7, #64]	@ 0x40
 8006736:	4613      	mov	r3, r2
 8006738:	eb42 0303 	adc.w	r3, r2, r3
 800673c:	647b      	str	r3, [r7, #68]	@ 0x44
 800673e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006742:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006746:	f7f9 fd5d 	bl	8000204 <__aeabi_uldivmod>
 800674a:	4602      	mov	r2, r0
 800674c:	460b      	mov	r3, r1
 800674e:	4611      	mov	r1, r2
 8006750:	4b3b      	ldr	r3, [pc, #236]	@ (8006840 <UART_SetConfig+0x2d4>)
 8006752:	fba3 2301 	umull	r2, r3, r3, r1
 8006756:	095b      	lsrs	r3, r3, #5
 8006758:	2264      	movs	r2, #100	@ 0x64
 800675a:	fb02 f303 	mul.w	r3, r2, r3
 800675e:	1acb      	subs	r3, r1, r3
 8006760:	00db      	lsls	r3, r3, #3
 8006762:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006766:	4b36      	ldr	r3, [pc, #216]	@ (8006840 <UART_SetConfig+0x2d4>)
 8006768:	fba3 2302 	umull	r2, r3, r3, r2
 800676c:	095b      	lsrs	r3, r3, #5
 800676e:	005b      	lsls	r3, r3, #1
 8006770:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006774:	441c      	add	r4, r3
 8006776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800677a:	2200      	movs	r2, #0
 800677c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006780:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006784:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006788:	4642      	mov	r2, r8
 800678a:	464b      	mov	r3, r9
 800678c:	1891      	adds	r1, r2, r2
 800678e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006790:	415b      	adcs	r3, r3
 8006792:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006794:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006798:	4641      	mov	r1, r8
 800679a:	1851      	adds	r1, r2, r1
 800679c:	6339      	str	r1, [r7, #48]	@ 0x30
 800679e:	4649      	mov	r1, r9
 80067a0:	414b      	adcs	r3, r1
 80067a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80067a4:	f04f 0200 	mov.w	r2, #0
 80067a8:	f04f 0300 	mov.w	r3, #0
 80067ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80067b0:	4659      	mov	r1, fp
 80067b2:	00cb      	lsls	r3, r1, #3
 80067b4:	4651      	mov	r1, sl
 80067b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067ba:	4651      	mov	r1, sl
 80067bc:	00ca      	lsls	r2, r1, #3
 80067be:	4610      	mov	r0, r2
 80067c0:	4619      	mov	r1, r3
 80067c2:	4603      	mov	r3, r0
 80067c4:	4642      	mov	r2, r8
 80067c6:	189b      	adds	r3, r3, r2
 80067c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80067cc:	464b      	mov	r3, r9
 80067ce:	460a      	mov	r2, r1
 80067d0:	eb42 0303 	adc.w	r3, r2, r3
 80067d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80067d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80067e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80067e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80067ec:	460b      	mov	r3, r1
 80067ee:	18db      	adds	r3, r3, r3
 80067f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067f2:	4613      	mov	r3, r2
 80067f4:	eb42 0303 	adc.w	r3, r2, r3
 80067f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80067fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006802:	f7f9 fcff 	bl	8000204 <__aeabi_uldivmod>
 8006806:	4602      	mov	r2, r0
 8006808:	460b      	mov	r3, r1
 800680a:	4b0d      	ldr	r3, [pc, #52]	@ (8006840 <UART_SetConfig+0x2d4>)
 800680c:	fba3 1302 	umull	r1, r3, r3, r2
 8006810:	095b      	lsrs	r3, r3, #5
 8006812:	2164      	movs	r1, #100	@ 0x64
 8006814:	fb01 f303 	mul.w	r3, r1, r3
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	00db      	lsls	r3, r3, #3
 800681c:	3332      	adds	r3, #50	@ 0x32
 800681e:	4a08      	ldr	r2, [pc, #32]	@ (8006840 <UART_SetConfig+0x2d4>)
 8006820:	fba2 2303 	umull	r2, r3, r2, r3
 8006824:	095b      	lsrs	r3, r3, #5
 8006826:	f003 0207 	and.w	r2, r3, #7
 800682a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4422      	add	r2, r4
 8006832:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006834:	e106      	b.n	8006a44 <UART_SetConfig+0x4d8>
 8006836:	bf00      	nop
 8006838:	40011000 	.word	0x40011000
 800683c:	40011400 	.word	0x40011400
 8006840:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006844:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006848:	2200      	movs	r2, #0
 800684a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800684e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006852:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006856:	4642      	mov	r2, r8
 8006858:	464b      	mov	r3, r9
 800685a:	1891      	adds	r1, r2, r2
 800685c:	6239      	str	r1, [r7, #32]
 800685e:	415b      	adcs	r3, r3
 8006860:	627b      	str	r3, [r7, #36]	@ 0x24
 8006862:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006866:	4641      	mov	r1, r8
 8006868:	1854      	adds	r4, r2, r1
 800686a:	4649      	mov	r1, r9
 800686c:	eb43 0501 	adc.w	r5, r3, r1
 8006870:	f04f 0200 	mov.w	r2, #0
 8006874:	f04f 0300 	mov.w	r3, #0
 8006878:	00eb      	lsls	r3, r5, #3
 800687a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800687e:	00e2      	lsls	r2, r4, #3
 8006880:	4614      	mov	r4, r2
 8006882:	461d      	mov	r5, r3
 8006884:	4643      	mov	r3, r8
 8006886:	18e3      	adds	r3, r4, r3
 8006888:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800688c:	464b      	mov	r3, r9
 800688e:	eb45 0303 	adc.w	r3, r5, r3
 8006892:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80068a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80068a6:	f04f 0200 	mov.w	r2, #0
 80068aa:	f04f 0300 	mov.w	r3, #0
 80068ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80068b2:	4629      	mov	r1, r5
 80068b4:	008b      	lsls	r3, r1, #2
 80068b6:	4621      	mov	r1, r4
 80068b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068bc:	4621      	mov	r1, r4
 80068be:	008a      	lsls	r2, r1, #2
 80068c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80068c4:	f7f9 fc9e 	bl	8000204 <__aeabi_uldivmod>
 80068c8:	4602      	mov	r2, r0
 80068ca:	460b      	mov	r3, r1
 80068cc:	4b60      	ldr	r3, [pc, #384]	@ (8006a50 <UART_SetConfig+0x4e4>)
 80068ce:	fba3 2302 	umull	r2, r3, r3, r2
 80068d2:	095b      	lsrs	r3, r3, #5
 80068d4:	011c      	lsls	r4, r3, #4
 80068d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068da:	2200      	movs	r2, #0
 80068dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80068e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80068e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80068e8:	4642      	mov	r2, r8
 80068ea:	464b      	mov	r3, r9
 80068ec:	1891      	adds	r1, r2, r2
 80068ee:	61b9      	str	r1, [r7, #24]
 80068f0:	415b      	adcs	r3, r3
 80068f2:	61fb      	str	r3, [r7, #28]
 80068f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068f8:	4641      	mov	r1, r8
 80068fa:	1851      	adds	r1, r2, r1
 80068fc:	6139      	str	r1, [r7, #16]
 80068fe:	4649      	mov	r1, r9
 8006900:	414b      	adcs	r3, r1
 8006902:	617b      	str	r3, [r7, #20]
 8006904:	f04f 0200 	mov.w	r2, #0
 8006908:	f04f 0300 	mov.w	r3, #0
 800690c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006910:	4659      	mov	r1, fp
 8006912:	00cb      	lsls	r3, r1, #3
 8006914:	4651      	mov	r1, sl
 8006916:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800691a:	4651      	mov	r1, sl
 800691c:	00ca      	lsls	r2, r1, #3
 800691e:	4610      	mov	r0, r2
 8006920:	4619      	mov	r1, r3
 8006922:	4603      	mov	r3, r0
 8006924:	4642      	mov	r2, r8
 8006926:	189b      	adds	r3, r3, r2
 8006928:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800692c:	464b      	mov	r3, r9
 800692e:	460a      	mov	r2, r1
 8006930:	eb42 0303 	adc.w	r3, r2, r3
 8006934:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006942:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006944:	f04f 0200 	mov.w	r2, #0
 8006948:	f04f 0300 	mov.w	r3, #0
 800694c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006950:	4649      	mov	r1, r9
 8006952:	008b      	lsls	r3, r1, #2
 8006954:	4641      	mov	r1, r8
 8006956:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800695a:	4641      	mov	r1, r8
 800695c:	008a      	lsls	r2, r1, #2
 800695e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006962:	f7f9 fc4f 	bl	8000204 <__aeabi_uldivmod>
 8006966:	4602      	mov	r2, r0
 8006968:	460b      	mov	r3, r1
 800696a:	4611      	mov	r1, r2
 800696c:	4b38      	ldr	r3, [pc, #224]	@ (8006a50 <UART_SetConfig+0x4e4>)
 800696e:	fba3 2301 	umull	r2, r3, r3, r1
 8006972:	095b      	lsrs	r3, r3, #5
 8006974:	2264      	movs	r2, #100	@ 0x64
 8006976:	fb02 f303 	mul.w	r3, r2, r3
 800697a:	1acb      	subs	r3, r1, r3
 800697c:	011b      	lsls	r3, r3, #4
 800697e:	3332      	adds	r3, #50	@ 0x32
 8006980:	4a33      	ldr	r2, [pc, #204]	@ (8006a50 <UART_SetConfig+0x4e4>)
 8006982:	fba2 2303 	umull	r2, r3, r2, r3
 8006986:	095b      	lsrs	r3, r3, #5
 8006988:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800698c:	441c      	add	r4, r3
 800698e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006992:	2200      	movs	r2, #0
 8006994:	673b      	str	r3, [r7, #112]	@ 0x70
 8006996:	677a      	str	r2, [r7, #116]	@ 0x74
 8006998:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800699c:	4642      	mov	r2, r8
 800699e:	464b      	mov	r3, r9
 80069a0:	1891      	adds	r1, r2, r2
 80069a2:	60b9      	str	r1, [r7, #8]
 80069a4:	415b      	adcs	r3, r3
 80069a6:	60fb      	str	r3, [r7, #12]
 80069a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069ac:	4641      	mov	r1, r8
 80069ae:	1851      	adds	r1, r2, r1
 80069b0:	6039      	str	r1, [r7, #0]
 80069b2:	4649      	mov	r1, r9
 80069b4:	414b      	adcs	r3, r1
 80069b6:	607b      	str	r3, [r7, #4]
 80069b8:	f04f 0200 	mov.w	r2, #0
 80069bc:	f04f 0300 	mov.w	r3, #0
 80069c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80069c4:	4659      	mov	r1, fp
 80069c6:	00cb      	lsls	r3, r1, #3
 80069c8:	4651      	mov	r1, sl
 80069ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069ce:	4651      	mov	r1, sl
 80069d0:	00ca      	lsls	r2, r1, #3
 80069d2:	4610      	mov	r0, r2
 80069d4:	4619      	mov	r1, r3
 80069d6:	4603      	mov	r3, r0
 80069d8:	4642      	mov	r2, r8
 80069da:	189b      	adds	r3, r3, r2
 80069dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069de:	464b      	mov	r3, r9
 80069e0:	460a      	mov	r2, r1
 80069e2:	eb42 0303 	adc.w	r3, r2, r3
 80069e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80069e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80069f2:	667a      	str	r2, [r7, #100]	@ 0x64
 80069f4:	f04f 0200 	mov.w	r2, #0
 80069f8:	f04f 0300 	mov.w	r3, #0
 80069fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006a00:	4649      	mov	r1, r9
 8006a02:	008b      	lsls	r3, r1, #2
 8006a04:	4641      	mov	r1, r8
 8006a06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a0a:	4641      	mov	r1, r8
 8006a0c:	008a      	lsls	r2, r1, #2
 8006a0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006a12:	f7f9 fbf7 	bl	8000204 <__aeabi_uldivmod>
 8006a16:	4602      	mov	r2, r0
 8006a18:	460b      	mov	r3, r1
 8006a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a50 <UART_SetConfig+0x4e4>)
 8006a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8006a20:	095b      	lsrs	r3, r3, #5
 8006a22:	2164      	movs	r1, #100	@ 0x64
 8006a24:	fb01 f303 	mul.w	r3, r1, r3
 8006a28:	1ad3      	subs	r3, r2, r3
 8006a2a:	011b      	lsls	r3, r3, #4
 8006a2c:	3332      	adds	r3, #50	@ 0x32
 8006a2e:	4a08      	ldr	r2, [pc, #32]	@ (8006a50 <UART_SetConfig+0x4e4>)
 8006a30:	fba2 2303 	umull	r2, r3, r2, r3
 8006a34:	095b      	lsrs	r3, r3, #5
 8006a36:	f003 020f 	and.w	r2, r3, #15
 8006a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4422      	add	r2, r4
 8006a42:	609a      	str	r2, [r3, #8]
}
 8006a44:	bf00      	nop
 8006a46:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a50:	51eb851f 	.word	0x51eb851f

08006a54 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b087      	sub	sp, #28
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	6812      	ldr	r2, [r2, #0]
 8006a6c:	f023 0101 	bic.w	r1, r3, #1
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	2b08      	cmp	r3, #8
 8006a7c:	d102      	bne.n	8006a84 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8006a7e:	2340      	movs	r3, #64	@ 0x40
 8006a80:	617b      	str	r3, [r7, #20]
 8006a82:	e001      	b.n	8006a88 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8006a84:	2300      	movs	r3, #0
 8006a86:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8006a94:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8006a9a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8006aa0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8006aa6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8006aac:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8006ab2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8006ab8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8006abe:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8006ac4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8006aca:	4313      	orrs	r3, r2
 8006acc:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
#endif /* FSMC_BCR1_WRAPMOD */
#if defined(FSMC_BCR1_CCLKEN)
  btcr_reg |= Init->ContinuousClock;
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ad2:	693a      	ldr	r2, [r7, #16]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	613b      	str	r3, [r7, #16]
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006adc:	693a      	ldr	r2, [r7, #16]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	613b      	str	r3, [r7, #16]
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ae6:	693a      	ldr	r2, [r7, #16]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8006aec:	4b20      	ldr	r3, [pc, #128]	@ (8006b70 <FSMC_NORSRAM_Init+0x11c>)
 8006aee:	60fb      	str	r3, [r7, #12]

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
#endif /* FSMC_BCR1_WRAPMOD */
#if defined(FSMC_BCR1_CCLKEN)
  mask |= FSMC_BCR1_CCLKEN;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006af6:	60fb      	str	r3, [r7, #12]
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006afe:	60fb      	str	r3, [r7, #12]
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8006b06:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	43db      	mvns	r3, r3
 8006b16:	ea02 0103 	and.w	r1, r2, r3
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	4319      	orrs	r1, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(FSMC_BCR1_CCLKEN)
  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FSMC_NORSRAM_BANK1))
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b30:	d10c      	bne.n	8006b4c <FSMC_NORSRAM_Init+0xf8>
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d008      	beq.n	8006b4c <FSMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN, Init->ContinuousClock);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b46:	431a      	orrs	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	601a      	str	r2, [r3, #0]
  }
#endif
#if defined(FSMC_BCR1_WFDIS)

  if (Init->NSBank != FSMC_NORSRAM_BANK1)
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d006      	beq.n	8006b62 <FSMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5c:	431a      	orrs	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	601a      	str	r2, [r3, #0]
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	371c      	adds	r7, #28
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr
 8006b70:	0008fb7f 	.word	0x0008fb7f

08006b74 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b087      	sub	sp, #28
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	60b9      	str	r1, [r7, #8]
 8006b7e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	1c5a      	adds	r2, r3, #1
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b8a:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	011b      	lsls	r3, r3, #4
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	021b      	lsls	r3, r3, #8
 8006ba0:	431a      	orrs	r2, r3
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	041b      	lsls	r3, r3, #16
 8006ba8:	431a      	orrs	r2, r3
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	691b      	ldr	r3, [r3, #16]
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	051b      	lsls	r3, r3, #20
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	695b      	ldr	r3, [r3, #20]
 8006bb8:	3b02      	subs	r3, #2
 8006bba:	061b      	lsls	r3, r3, #24
 8006bbc:	431a      	orrs	r2, r3
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	3201      	adds	r2, #1
 8006bc8:	4319      	orrs	r1, r3
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTR1_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

#if defined(FSMC_BCR1_CCLKEN)
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bdc:	d113      	bne.n	8006c06 <FSMC_NORSRAM_Timing_Init+0x92>
  {
    tmpr = (uint32_t)(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FSMC_BTR1_CLKDIV_Pos));
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006be6:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	691b      	ldr	r3, [r3, #16]
 8006bec:	3b01      	subs	r3, #1
 8006bee:	051b      	lsls	r3, r3, #20
 8006bf0:	697a      	ldr	r2, [r7, #20]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	431a      	orrs	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	605a      	str	r2, [r3, #4]
  }

#endif
  return HAL_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	371c      	adds	r7, #28
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b085      	sub	sp, #20
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
 8006c20:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c28:	d11d      	bne.n	8006c66 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006c32:	4b13      	ldr	r3, [pc, #76]	@ (8006c80 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8006c34:	4013      	ands	r3, r2
 8006c36:	68ba      	ldr	r2, [r7, #8]
 8006c38:	6811      	ldr	r1, [r2, #0]
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	6852      	ldr	r2, [r2, #4]
 8006c3e:	0112      	lsls	r2, r2, #4
 8006c40:	4311      	orrs	r1, r2
 8006c42:	68ba      	ldr	r2, [r7, #8]
 8006c44:	6892      	ldr	r2, [r2, #8]
 8006c46:	0212      	lsls	r2, r2, #8
 8006c48:	4311      	orrs	r1, r2
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	6992      	ldr	r2, [r2, #24]
 8006c4e:	4311      	orrs	r1, r2
 8006c50:	68ba      	ldr	r2, [r7, #8]
 8006c52:	68d2      	ldr	r2, [r2, #12]
 8006c54:	0412      	lsls	r2, r2, #16
 8006c56:	430a      	orrs	r2, r1
 8006c58:	ea43 0102 	orr.w	r1, r3, r2
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006c64:	e005      	b.n	8006c72 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8006c6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr
 8006c80:	cff00000 	.word	0xcff00000

08006c84 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	f043 0201 	orr.w	r2, r3, #1
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c98:	2300      	movs	r3, #0
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	370c      	adds	r7, #12
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr

08006ca6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b083      	sub	sp, #12
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	f023 0201 	bic.w	r2, r3, #1
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	370c      	adds	r7, #12
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ce2:	d901      	bls.n	8006ce8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006ce4:	2303      	movs	r3, #3
 8006ce6:	e01b      	b.n	8006d20 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	691b      	ldr	r3, [r3, #16]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	daf2      	bge.n	8006cd6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	019b      	lsls	r3, r3, #6
 8006cf8:	f043 0220 	orr.w	r2, r3, #32
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	3301      	adds	r3, #1
 8006d04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d0c:	d901      	bls.n	8006d12 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e006      	b.n	8006d20 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	f003 0320 	and.w	r3, r3, #32
 8006d1a:	2b20      	cmp	r3, #32
 8006d1c:	d0f0      	beq.n	8006d00 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b085      	sub	sp, #20
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d34:	2300      	movs	r3, #0
 8006d36:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d44:	d901      	bls.n	8006d4a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006d46:	2303      	movs	r3, #3
 8006d48:	e018      	b.n	8006d7c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	daf2      	bge.n	8006d38 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006d52:	2300      	movs	r3, #0
 8006d54:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2210      	movs	r2, #16
 8006d5a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	3301      	adds	r3, #1
 8006d60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d68:	d901      	bls.n	8006d6e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e006      	b.n	8006d7c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	f003 0310 	and.w	r3, r3, #16
 8006d76:	2b10      	cmp	r3, #16
 8006d78:	d0f0      	beq.n	8006d5c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3714      	adds	r7, #20
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b08b      	sub	sp, #44	@ 0x2c
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	4613      	mov	r3, r2
 8006d94:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006d9e:	88fb      	ldrh	r3, [r7, #6]
 8006da0:	089b      	lsrs	r3, r3, #2
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006da6:	88fb      	ldrh	r3, [r7, #6]
 8006da8:	f003 0303 	and.w	r3, r3, #3
 8006dac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006dae:	2300      	movs	r3, #0
 8006db0:	623b      	str	r3, [r7, #32]
 8006db2:	e014      	b.n	8006dde <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dbe:	601a      	str	r2, [r3, #0]
    pDest++;
 8006dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc8:	3301      	adds	r3, #1
 8006dca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dce:	3301      	adds	r3, #1
 8006dd0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006dd8:	6a3b      	ldr	r3, [r7, #32]
 8006dda:	3301      	adds	r3, #1
 8006ddc:	623b      	str	r3, [r7, #32]
 8006dde:	6a3a      	ldr	r2, [r7, #32]
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d3e6      	bcc.n	8006db4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006de6:	8bfb      	ldrh	r3, [r7, #30]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d01e      	beq.n	8006e2a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006dec:	2300      	movs	r3, #0
 8006dee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006df6:	461a      	mov	r2, r3
 8006df8:	f107 0310 	add.w	r3, r7, #16
 8006dfc:	6812      	ldr	r2, [r2, #0]
 8006dfe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006e00:	693a      	ldr	r2, [r7, #16]
 8006e02:	6a3b      	ldr	r3, [r7, #32]
 8006e04:	b2db      	uxtb	r3, r3
 8006e06:	00db      	lsls	r3, r3, #3
 8006e08:	fa22 f303 	lsr.w	r3, r2, r3
 8006e0c:	b2da      	uxtb	r2, r3
 8006e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e10:	701a      	strb	r2, [r3, #0]
      i++;
 8006e12:	6a3b      	ldr	r3, [r7, #32]
 8006e14:	3301      	adds	r3, #1
 8006e16:	623b      	str	r3, [r7, #32]
      pDest++;
 8006e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006e1e:	8bfb      	ldrh	r3, [r7, #30]
 8006e20:	3b01      	subs	r3, #1
 8006e22:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006e24:	8bfb      	ldrh	r3, [r7, #30]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d1ea      	bne.n	8006e00 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	372c      	adds	r7, #44	@ 0x2c
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	699b      	ldr	r3, [r3, #24]
 8006e4a:	68fa      	ldr	r2, [r7, #12]
 8006e4c:	4013      	ands	r3, r2
 8006e4e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006e50:	68fb      	ldr	r3, [r7, #12]
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr

08006e5e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b085      	sub	sp, #20
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
 8006e66:	460b      	mov	r3, r1
 8006e68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006e6e:	78fb      	ldrb	r3, [r7, #3]
 8006e70:	015a      	lsls	r2, r3, #5
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	4413      	add	r3, r2
 8006e76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006e7e:	78fb      	ldrb	r3, [r7, #3]
 8006e80:	015a      	lsls	r2, r3, #5
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	4413      	add	r3, r2
 8006e86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	4013      	ands	r3, r2
 8006e90:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006e92:	68bb      	ldr	r3, [r7, #8]
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3714      	adds	r7, #20
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	695b      	ldr	r3, [r3, #20]
 8006eac:	f003 0301 	and.w	r3, r3, #1
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	370c      	adds	r7, #12
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr

08006ebc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b085      	sub	sp, #20
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006eda:	f023 0303 	bic.w	r3, r3, #3
 8006ede:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	78fb      	ldrb	r3, [r7, #3]
 8006eea:	f003 0303 	and.w	r3, r3, #3
 8006eee:	68f9      	ldr	r1, [r7, #12]
 8006ef0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006ef8:	78fb      	ldrb	r3, [r7, #3]
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d107      	bne.n	8006f0e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f04:	461a      	mov	r2, r3
 8006f06:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006f0a:	6053      	str	r3, [r2, #4]
 8006f0c:	e00c      	b.n	8006f28 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006f0e:	78fb      	ldrb	r3, [r7, #3]
 8006f10:	2b02      	cmp	r3, #2
 8006f12:	d107      	bne.n	8006f24 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006f20:	6053      	str	r3, [r2, #4]
 8006f22:	e001      	b.n	8006f28 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e000      	b.n	8006f2a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8006f28:	2300      	movs	r3, #0
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3714      	adds	r7, #20
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr

08006f36 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f36:	b480      	push	{r7}
 8006f38:	b085      	sub	sp, #20
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f48:	695b      	ldr	r3, [r3, #20]
 8006f4a:	b29b      	uxth	r3, r3
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3714      	adds	r7, #20
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr

08006f58 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b089      	sub	sp, #36	@ 0x24
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	460b      	mov	r3, r1
 8006f62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006f68:	78fb      	ldrb	r3, [r7, #3]
 8006f6a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	015a      	lsls	r2, r3, #5
 8006f74:	69fb      	ldr	r3, [r7, #28]
 8006f76:	4413      	add	r3, r2
 8006f78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	0c9b      	lsrs	r3, r3, #18
 8006f80:	f003 0303 	and.w	r3, r3, #3
 8006f84:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006f86:	69bb      	ldr	r3, [r7, #24]
 8006f88:	015a      	lsls	r2, r3, #5
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	0fdb      	lsrs	r3, r3, #31
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	015a      	lsls	r2, r3, #5
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	0fdb      	lsrs	r3, r3, #31
 8006fac:	f003 0301 	and.w	r3, r3, #1
 8006fb0:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	f003 0320 	and.w	r3, r3, #32
 8006fba:	2b20      	cmp	r3, #32
 8006fbc:	d10d      	bne.n	8006fda <USB_HC_Halt+0x82>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d10a      	bne.n	8006fda <USB_HC_Halt+0x82>
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d005      	beq.n	8006fd6 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d002      	beq.n	8006fd6 <USB_HC_Halt+0x7e>
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	2b03      	cmp	r3, #3
 8006fd4:	d101      	bne.n	8006fda <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	e0d8      	b.n	800718c <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d002      	beq.n	8006fe6 <USB_HC_Halt+0x8e>
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d173      	bne.n	80070ce <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006fe6:	69bb      	ldr	r3, [r7, #24]
 8006fe8:	015a      	lsls	r2, r3, #5
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	4413      	add	r3, r2
 8006fee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	69ba      	ldr	r2, [r7, #24]
 8006ff6:	0151      	lsls	r1, r2, #5
 8006ff8:	69fa      	ldr	r2, [r7, #28]
 8006ffa:	440a      	add	r2, r1
 8006ffc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007000:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007004:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f003 0320 	and.w	r3, r3, #32
 800700e:	2b00      	cmp	r3, #0
 8007010:	d14a      	bne.n	80070a8 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007016:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800701a:	2b00      	cmp	r3, #0
 800701c:	d133      	bne.n	8007086 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	4413      	add	r3, r2
 8007026:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	69ba      	ldr	r2, [r7, #24]
 800702e:	0151      	lsls	r1, r2, #5
 8007030:	69fa      	ldr	r2, [r7, #28]
 8007032:	440a      	add	r2, r1
 8007034:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007038:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800703c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800703e:	69bb      	ldr	r3, [r7, #24]
 8007040:	015a      	lsls	r2, r3, #5
 8007042:	69fb      	ldr	r3, [r7, #28]
 8007044:	4413      	add	r3, r2
 8007046:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	69ba      	ldr	r2, [r7, #24]
 800704e:	0151      	lsls	r1, r2, #5
 8007050:	69fa      	ldr	r2, [r7, #28]
 8007052:	440a      	add	r2, r1
 8007054:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007058:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800705c:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	3301      	adds	r3, #1
 8007062:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800706a:	d82e      	bhi.n	80070ca <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800706c:	69bb      	ldr	r3, [r7, #24]
 800706e:	015a      	lsls	r2, r3, #5
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	4413      	add	r3, r2
 8007074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800707e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007082:	d0ec      	beq.n	800705e <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007084:	e081      	b.n	800718a <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	015a      	lsls	r2, r3, #5
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	4413      	add	r3, r2
 800708e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	69ba      	ldr	r2, [r7, #24]
 8007096:	0151      	lsls	r1, r2, #5
 8007098:	69fa      	ldr	r2, [r7, #28]
 800709a:	440a      	add	r2, r1
 800709c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80070a4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80070a6:	e070      	b.n	800718a <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80070a8:	69bb      	ldr	r3, [r7, #24]
 80070aa:	015a      	lsls	r2, r3, #5
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	4413      	add	r3, r2
 80070b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	69ba      	ldr	r2, [r7, #24]
 80070b8:	0151      	lsls	r1, r2, #5
 80070ba:	69fa      	ldr	r2, [r7, #28]
 80070bc:	440a      	add	r2, r1
 80070be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80070c6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80070c8:	e05f      	b.n	800718a <USB_HC_Halt+0x232>
            break;
 80070ca:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80070cc:	e05d      	b.n	800718a <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	015a      	lsls	r2, r3, #5
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	4413      	add	r3, r2
 80070d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	69ba      	ldr	r2, [r7, #24]
 80070de:	0151      	lsls	r1, r2, #5
 80070e0:	69fa      	ldr	r2, [r7, #28]
 80070e2:	440a      	add	r2, r1
 80070e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070ec:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d133      	bne.n	8007166 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	015a      	lsls	r2, r3, #5
 8007102:	69fb      	ldr	r3, [r7, #28]
 8007104:	4413      	add	r3, r2
 8007106:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	69ba      	ldr	r2, [r7, #24]
 800710e:	0151      	lsls	r1, r2, #5
 8007110:	69fa      	ldr	r2, [r7, #28]
 8007112:	440a      	add	r2, r1
 8007114:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007118:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800711c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	015a      	lsls	r2, r3, #5
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	4413      	add	r3, r2
 8007126:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	69ba      	ldr	r2, [r7, #24]
 800712e:	0151      	lsls	r1, r2, #5
 8007130:	69fa      	ldr	r2, [r7, #28]
 8007132:	440a      	add	r2, r1
 8007134:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007138:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800713c:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	3301      	adds	r3, #1
 8007142:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800714a:	d81d      	bhi.n	8007188 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	015a      	lsls	r2, r3, #5
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	4413      	add	r3, r2
 8007154:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800715e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007162:	d0ec      	beq.n	800713e <USB_HC_Halt+0x1e6>
 8007164:	e011      	b.n	800718a <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	015a      	lsls	r2, r3, #5
 800716a:	69fb      	ldr	r3, [r7, #28]
 800716c:	4413      	add	r3, r2
 800716e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	69ba      	ldr	r2, [r7, #24]
 8007176:	0151      	lsls	r1, r2, #5
 8007178:	69fa      	ldr	r2, [r7, #28]
 800717a:	440a      	add	r2, r1
 800717c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007180:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007184:	6013      	str	r3, [r2, #0]
 8007186:	e000      	b.n	800718a <USB_HC_Halt+0x232>
          break;
 8007188:	bf00      	nop
    }
  }

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3724      	adds	r7, #36	@ 0x24
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b088      	sub	sp, #32
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80071a0:	2300      	movs	r3, #0
 80071a2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80071a8:	2300      	movs	r3, #0
 80071aa:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f7ff fd7a 	bl	8006ca6 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80071b2:	2110      	movs	r1, #16
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f7ff fd87 	bl	8006cc8 <USB_FlushTxFifo>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d001      	beq.n	80071c4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f7ff fdb1 	bl	8006d2c <USB_FlushRxFifo>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d001      	beq.n	80071d4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80071d4:	2300      	movs	r3, #0
 80071d6:	61bb      	str	r3, [r7, #24]
 80071d8:	e01f      	b.n	800721a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	015a      	lsls	r2, r3, #5
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	4413      	add	r3, r2
 80071e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80071f0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80071f8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007200:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	015a      	lsls	r2, r3, #5
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	4413      	add	r3, r2
 800720a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800720e:	461a      	mov	r2, r3
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	3301      	adds	r3, #1
 8007218:	61bb      	str	r3, [r7, #24]
 800721a:	69bb      	ldr	r3, [r7, #24]
 800721c:	2b0f      	cmp	r3, #15
 800721e:	d9dc      	bls.n	80071da <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007220:	2300      	movs	r3, #0
 8007222:	61bb      	str	r3, [r7, #24]
 8007224:	e034      	b.n	8007290 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	015a      	lsls	r2, r3, #5
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	4413      	add	r3, r2
 800722e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800723c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007244:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800724c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	015a      	lsls	r2, r3, #5
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	4413      	add	r3, r2
 8007256:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800725a:	461a      	mov	r2, r3
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	3301      	adds	r3, #1
 8007264:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800726c:	d80c      	bhi.n	8007288 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	015a      	lsls	r2, r3, #5
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	4413      	add	r3, r2
 8007276:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007280:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007284:	d0ec      	beq.n	8007260 <USB_StopHost+0xc8>
 8007286:	e000      	b.n	800728a <USB_StopHost+0xf2>
        break;
 8007288:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	3301      	adds	r3, #1
 800728e:	61bb      	str	r3, [r7, #24]
 8007290:	69bb      	ldr	r3, [r7, #24]
 8007292:	2b0f      	cmp	r3, #15
 8007294:	d9c7      	bls.n	8007226 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800729c:	461a      	mov	r2, r3
 800729e:	f04f 33ff 	mov.w	r3, #4294967295
 80072a2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f04f 32ff 	mov.w	r2, #4294967295
 80072aa:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f7ff fce9 	bl	8006c84 <USB_EnableGlobalInt>

  return ret;
 80072b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3720      	adds	r7, #32
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b082      	sub	sp, #8
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80072ca:	1c5a      	adds	r2, r3, #1
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f000 f804 	bl	80072e0 <USBH_HandleSof>
}
 80072d8:	bf00      	nop
 80072da:	3708      	adds	r7, #8
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	b2db      	uxtb	r3, r3
 80072ee:	2b0b      	cmp	r3, #11
 80072f0:	d10a      	bne.n	8007308 <USBH_HandleSof+0x28>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d005      	beq.n	8007308 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007302:	699b      	ldr	r3, [r3, #24]
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	4798      	blx	r3
  }
}
 8007308:	bf00      	nop
 800730a:	3708      	adds	r7, #8
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2201      	movs	r2, #1
 800731c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8007320:	bf00      	nop
}
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800733c:	bf00      	nop
}
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2200      	movs	r2, #0
 8007364:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	370c      	adds	r7, #12
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr

08007376 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b082      	sub	sp, #8
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 f883 	bl	80074a2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	791b      	ldrb	r3, [r3, #4]
 80073a0:	4619      	mov	r1, r3
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f80b 	bl	80073be <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	795b      	ldrb	r3, [r3, #5]
 80073ac:	4619      	mov	r1, r3
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f805 	bl	80073be <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3708      	adds	r7, #8
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}

080073be <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80073be:	b480      	push	{r7}
 80073c0:	b083      	sub	sp, #12
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
 80073c6:	460b      	mov	r3, r1
 80073c8:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80073ca:	78fb      	ldrb	r3, [r7, #3]
 80073cc:	2b0f      	cmp	r3, #15
 80073ce:	d80d      	bhi.n	80073ec <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80073d0:	78fb      	ldrb	r3, [r7, #3]
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	33e0      	adds	r3, #224	@ 0xe0
 80073d6:	009b      	lsls	r3, r3, #2
 80073d8:	4413      	add	r3, r2
 80073da:	685a      	ldr	r2, [r3, #4]
 80073dc:	78fb      	ldrb	r3, [r7, #3]
 80073de:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80073e2:	6879      	ldr	r1, [r7, #4]
 80073e4:	33e0      	adds	r3, #224	@ 0xe0
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	440b      	add	r3, r1
 80073ea:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	370c      	adds	r7, #12
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr

080073fa <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80073fa:	b580      	push	{r7, lr}
 80073fc:	b082      	sub	sp, #8
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8007408:	4618      	mov	r0, r3
 800740a:	f7ff ff57 	bl	80072bc <USBH_LL_IncTimer>
}
 800740e:	bf00      	nop
 8007410:	3708      	adds	r7, #8
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}

08007416 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b082      	sub	sp, #8
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8007424:	4618      	mov	r0, r3
 8007426:	f7ff ff8f 	bl	8007348 <USBH_LL_Connect>
}
 800742a:	bf00      	nop
 800742c:	3708      	adds	r7, #8
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007432:	b580      	push	{r7, lr}
 8007434:	b082      	sub	sp, #8
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8007440:	4618      	mov	r0, r3
 8007442:	f7ff ff98 	bl	8007376 <USBH_LL_Disconnect>
}
 8007446:	bf00      	nop
 8007448:	3708      	adds	r7, #8
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}

0800744e <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800744e:	b480      	push	{r7}
 8007450:	b083      	sub	sp, #12
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
 8007456:	460b      	mov	r3, r1
 8007458:	70fb      	strb	r3, [r7, #3]
 800745a:	4613      	mov	r3, r2
 800745c:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800745e:	bf00      	nop
 8007460:	370c      	adds	r7, #12
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr

0800746a <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800746a:	b580      	push	{r7, lr}
 800746c:	b082      	sub	sp, #8
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8007478:	4618      	mov	r0, r3
 800747a:	f7ff ff49 	bl	8007310 <USBH_LL_PortEnabled>
}
 800747e:	bf00      	nop
 8007480:	3708      	adds	r7, #8
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}

08007486 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	b082      	sub	sp, #8
 800748a:	af00      	add	r7, sp, #0
 800748c:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8007494:	4618      	mov	r0, r3
 8007496:	f7ff ff49 	bl	800732c <USBH_LL_PortDisabled>
}
 800749a:	bf00      	nop
 800749c:	3708      	adds	r7, #8
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b084      	sub	sp, #16
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80074aa:	2300      	movs	r3, #0
 80074ac:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80074ae:	2300      	movs	r3, #0
 80074b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7fb fe3c 	bl	8003136 <HAL_HCD_Stop>
 80074be:	4603      	mov	r3, r0
 80074c0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80074c2:	7bfb      	ldrb	r3, [r7, #15]
 80074c4:	4618      	mov	r0, r3
 80074c6:	f000 f807 	bl	80074d8 <USBH_Get_USB_Status>
 80074ca:	4603      	mov	r3, r0
 80074cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80074ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3710      	adds	r7, #16
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80074d8:	b480      	push	{r7}
 80074da:	b085      	sub	sp, #20
 80074dc:	af00      	add	r7, sp, #0
 80074de:	4603      	mov	r3, r0
 80074e0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80074e2:	2300      	movs	r3, #0
 80074e4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80074e6:	79fb      	ldrb	r3, [r7, #7]
 80074e8:	2b03      	cmp	r3, #3
 80074ea:	d817      	bhi.n	800751c <USBH_Get_USB_Status+0x44>
 80074ec:	a201      	add	r2, pc, #4	@ (adr r2, 80074f4 <USBH_Get_USB_Status+0x1c>)
 80074ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f2:	bf00      	nop
 80074f4:	08007505 	.word	0x08007505
 80074f8:	0800750b 	.word	0x0800750b
 80074fc:	08007511 	.word	0x08007511
 8007500:	08007517 	.word	0x08007517
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007504:	2300      	movs	r3, #0
 8007506:	73fb      	strb	r3, [r7, #15]
    break;
 8007508:	e00b      	b.n	8007522 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800750a:	2302      	movs	r3, #2
 800750c:	73fb      	strb	r3, [r7, #15]
    break;
 800750e:	e008      	b.n	8007522 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007510:	2301      	movs	r3, #1
 8007512:	73fb      	strb	r3, [r7, #15]
    break;
 8007514:	e005      	b.n	8007522 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007516:	2302      	movs	r3, #2
 8007518:	73fb      	strb	r3, [r7, #15]
    break;
 800751a:	e002      	b.n	8007522 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800751c:	2302      	movs	r3, #2
 800751e:	73fb      	strb	r3, [r7, #15]
    break;
 8007520:	bf00      	nop
  }
  return usb_status;
 8007522:	7bfb      	ldrb	r3, [r7, #15]
}
 8007524:	4618      	mov	r0, r3
 8007526:	3714      	adds	r7, #20
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <memset>:
 8007530:	4402      	add	r2, r0
 8007532:	4603      	mov	r3, r0
 8007534:	4293      	cmp	r3, r2
 8007536:	d100      	bne.n	800753a <memset+0xa>
 8007538:	4770      	bx	lr
 800753a:	f803 1b01 	strb.w	r1, [r3], #1
 800753e:	e7f9      	b.n	8007534 <memset+0x4>

08007540 <__libc_init_array>:
 8007540:	b570      	push	{r4, r5, r6, lr}
 8007542:	4d0d      	ldr	r5, [pc, #52]	@ (8007578 <__libc_init_array+0x38>)
 8007544:	4c0d      	ldr	r4, [pc, #52]	@ (800757c <__libc_init_array+0x3c>)
 8007546:	1b64      	subs	r4, r4, r5
 8007548:	10a4      	asrs	r4, r4, #2
 800754a:	2600      	movs	r6, #0
 800754c:	42a6      	cmp	r6, r4
 800754e:	d109      	bne.n	8007564 <__libc_init_array+0x24>
 8007550:	4d0b      	ldr	r5, [pc, #44]	@ (8007580 <__libc_init_array+0x40>)
 8007552:	4c0c      	ldr	r4, [pc, #48]	@ (8007584 <__libc_init_array+0x44>)
 8007554:	f000 f818 	bl	8007588 <_init>
 8007558:	1b64      	subs	r4, r4, r5
 800755a:	10a4      	asrs	r4, r4, #2
 800755c:	2600      	movs	r6, #0
 800755e:	42a6      	cmp	r6, r4
 8007560:	d105      	bne.n	800756e <__libc_init_array+0x2e>
 8007562:	bd70      	pop	{r4, r5, r6, pc}
 8007564:	f855 3b04 	ldr.w	r3, [r5], #4
 8007568:	4798      	blx	r3
 800756a:	3601      	adds	r6, #1
 800756c:	e7ee      	b.n	800754c <__libc_init_array+0xc>
 800756e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007572:	4798      	blx	r3
 8007574:	3601      	adds	r6, #1
 8007576:	e7f2      	b.n	800755e <__libc_init_array+0x1e>
 8007578:	080094ec 	.word	0x080094ec
 800757c:	080094ec 	.word	0x080094ec
 8007580:	080094ec 	.word	0x080094ec
 8007584:	080094f0 	.word	0x080094f0

08007588 <_init>:
 8007588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800758a:	bf00      	nop
 800758c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800758e:	bc08      	pop	{r3}
 8007590:	469e      	mov	lr, r3
 8007592:	4770      	bx	lr

08007594 <_fini>:
 8007594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007596:	bf00      	nop
 8007598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800759a:	bc08      	pop	{r3}
 800759c:	469e      	mov	lr, r3
 800759e:	4770      	bx	lr
