In this experiment, layout design platform feature is included with layout design rule check (DRC).  

1. To design transistor level physical layout of different circuits.  
2. To check design rule violations present in layout design.  
