

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 22:00:58 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_9 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   95|   95|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_216     |test_Pipeline_ARRAY_1_READ     |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_232     |test_Pipeline_ARRAY_2_READ     |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_test_Pipeline_VITIS_LOOP_56_5_fu_248  |test_Pipeline_VITIS_LOOP_56_5  |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_257      |test_Pipeline_ARRAY_WRITE      |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|   11805|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|  1168|    3786|    6139|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     343|    -|
|Register         |        -|     -|   10303|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|  1168|   14089|   18287|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    46|       2|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|   0|   246|   424|    0|
    |mem_m_axi_U                               |mem_m_axi                      |        8|   0|   884|   880|    0|
    |mul_64ns_64ns_128_1_1_U42                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U43                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U44                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U45                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U46                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U47                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U48                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U49                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U50                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U51                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U52                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U53                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U54                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U55                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U56                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U57                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U58                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U59                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U60                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U61                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U62                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U63                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U64                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U65                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U66                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U67                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U68                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U69                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U70                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U71                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U72                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U73                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U74                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U75                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U76                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U77                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U78                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U79                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U80                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U81                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U82                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U83                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U84                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U85                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U86                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U87                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U88                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U89                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U90                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U91                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U92                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U93                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U94                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U95                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U96                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U97                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U98                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U99                 |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U100                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U101                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U102                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U103                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U104                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U105                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U106                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U107                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U108                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U109                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U110                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U111                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U112                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U113                |mul_64ns_64ns_128_1_1          |        0|  16|     0|    46|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_216     |test_Pipeline_ARRAY_1_READ     |        0|   0|   587|    73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_232     |test_Pipeline_ARRAY_2_READ     |        0|   0|   589|    75|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_257      |test_Pipeline_ARRAY_WRITE      |        0|   0|    66|   122|    0|
    |grp_test_Pipeline_VITIS_LOOP_56_5_fu_248  |test_Pipeline_VITIS_LOOP_56_5  |        0|  16|  1414|  1253|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                     |                               |        8|1168|  3786|  6139|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln80_10_fu_1133_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_11_fu_1137_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_12_fu_1149_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_13_fu_1155_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_14_fu_975_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln80_15_fu_981_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln80_16_fu_1163_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_17_fu_1168_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_18_fu_1174_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_1_fu_1091_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln80_20_fu_1179_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_21_fu_1183_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_22_fu_1195_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_23_fu_1201_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_24_fu_991_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln80_25_fu_997_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln80_26_fu_1209_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_27_fu_1214_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_28_fu_1220_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_2_fu_1103_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln80_30_fu_1225_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_31_fu_1229_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_32_fu_1241_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_33_fu_1247_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_34_fu_1007_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_35_fu_1013_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_36_fu_1255_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_37_fu_1260_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_38_fu_1266_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_3_fu_1109_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln80_40_fu_1271_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_41_fu_1275_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_42_fu_1287_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_43_fu_1293_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_44_fu_1023_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_45_fu_1029_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_46_fu_1301_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_47_fu_1306_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_48_fu_1312_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_4_fu_959_p2    |         +|   0|  0|  128|         128|         128|
    |add_ln80_50_fu_1323_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_51_fu_1327_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_52_fu_1339_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_53_fu_1345_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_54_fu_1039_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_55_fu_1045_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_56_fu_1353_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_57_fu_1358_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_58_fu_1364_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_5_fu_965_p2    |         +|   0|  0|  128|         128|         128|
    |add_ln80_60_fu_1375_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_61_fu_1379_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_62_fu_1391_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_63_fu_1397_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_64_fu_1055_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_65_fu_1061_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_66_fu_1405_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_67_fu_1410_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_68_fu_1416_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_6_fu_1117_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln80_70_fu_1427_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_71_fu_1431_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_72_fu_1443_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_73_fu_1449_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_74_fu_1071_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_75_fu_1077_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln80_76_fu_1457_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln80_77_fu_1462_p2  |         +|   0|  0|   58|          58|          58|
    |add_ln80_78_fu_1468_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_7_fu_1122_p2   |         +|   0|  0|   65|          58|          58|
    |add_ln80_8_fu_1128_p2   |         +|   0|  0|   65|          58|          58|
    |add_ln80_fu_1087_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln87_1_fu_1519_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln87_2_fu_1539_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln87_3_fu_1653_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln87_4_fu_1673_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln87_5_fu_1693_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln87_6_fu_1713_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln87_7_fu_1733_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln87_8_fu_1479_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln87_fu_1499_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln88_1_fu_1571_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln88_2_fu_1555_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln88_fu_1771_p2     |         +|   0|  0|   79|          72|          72|
    |add_ln89_1_fu_1593_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln89_2_fu_1577_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln89_fu_1901_p2     |         +|   0|  0|   67|          60|          60|
    |add_ln90_fu_1599_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln91_fu_1787_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln92_fu_1796_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln93_fu_1816_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln94_fu_1836_p2     |         +|   0|  0|   58|          58|          58|
    |arr_1_fu_1638_p2        |         +|   0|  0|  128|         128|         128|
    |arr_2_fu_1642_p2        |         +|   0|  0|  128|         128|         128|
    |arr_3_fu_1646_p2        |         +|   0|  0|  128|         128|         128|
    |arr_4_fu_1317_p2        |         +|   0|  0|  128|         128|         128|
    |arr_5_fu_1369_p2        |         +|   0|  0|  128|         128|         128|
    |arr_6_fu_1421_p2        |         +|   0|  0|  128|         128|         128|
    |arr_7_fu_1473_p2        |         +|   0|  0|  128|         128|         128|
    |arr_fu_1634_p2          |         +|   0|  0|  128|         128|         128|
    |out1_w_1_fu_1892_p2     |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_1928_p2     |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_1615_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_4_fu_1791_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_5_fu_1810_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_6_fu_1830_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_7_fu_1850_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_8_fu_1870_p2     |         +|   0|  0|   64|          57|          57|
    |out1_w_fu_1749_p2       |         +|   0|  0|   65|          58|          58|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|11805|       11378|       11378|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  148|         32|    1|         32|
    |mem_ARADDR    |   31|          6|   64|        384|
    |mem_ARLEN     |   26|          5|   32|        160|
    |mem_ARVALID   |   26|          5|    1|          5|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   20|          4|    1|          4|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  343|         72|  201|        887|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln80_12_reg_2423                                   |  128|   0|  128|          0|
    |add_ln80_15_reg_2313                                   |  128|   0|  128|          0|
    |add_ln80_16_reg_2428                                   |  128|   0|  128|          0|
    |add_ln80_17_reg_2433                                   |   58|   0|   58|          0|
    |add_ln80_18_reg_2438                                   |   58|   0|   58|          0|
    |add_ln80_22_reg_2443                                   |  128|   0|  128|          0|
    |add_ln80_25_reg_2328                                   |  128|   0|  128|          0|
    |add_ln80_26_reg_2448                                   |  128|   0|  128|          0|
    |add_ln80_27_reg_2453                                   |   58|   0|   58|          0|
    |add_ln80_28_reg_2458                                   |   58|   0|   58|          0|
    |add_ln80_2_reg_2403                                    |  128|   0|  128|          0|
    |add_ln80_32_reg_2463                                   |  128|   0|  128|          0|
    |add_ln80_35_reg_2343                                   |  128|   0|  128|          0|
    |add_ln80_36_reg_2468                                   |  128|   0|  128|          0|
    |add_ln80_37_reg_2473                                   |   58|   0|   58|          0|
    |add_ln80_38_reg_2478                                   |   58|   0|   58|          0|
    |add_ln80_45_reg_2353                                   |  128|   0|  128|          0|
    |add_ln80_55_reg_2363                                   |  128|   0|  128|          0|
    |add_ln80_5_reg_2298                                    |  128|   0|  128|          0|
    |add_ln80_65_reg_2378                                   |  128|   0|  128|          0|
    |add_ln80_6_reg_2408                                    |  128|   0|  128|          0|
    |add_ln80_75_reg_2393                                   |  128|   0|  128|          0|
    |add_ln80_7_reg_2413                                    |   58|   0|   58|          0|
    |add_ln80_8_reg_2418                                    |   58|   0|   58|          0|
    |add_ln87_8_reg_2483                                    |   58|   0|   58|          0|
    |add_ln88_1_reg_2494                                    |   58|   0|   58|          0|
    |add_ln89_1_reg_2500                                    |   58|   0|   58|          0|
    |ap_CS_fsm                                              |   31|   0|   31|          0|
    |arg1_read_reg_1935                                     |   64|   0|   64|          0|
    |arg2_r_8_loc_fu_136                                    |   63|   0|   63|          0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_216_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_232_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_257_ap_start_reg      |    1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_56_5_fu_248_ap_start_reg  |    1|   0|    1|          0|
    |mul_ln49_10_reg_2113                                   |  128|   0|  128|          0|
    |mul_ln49_11_reg_2118                                   |  128|   0|  128|          0|
    |mul_ln49_13_reg_2123                                   |  128|   0|  128|          0|
    |mul_ln49_14_reg_2128                                   |  128|   0|  128|          0|
    |mul_ln49_16_reg_2133                                   |  128|   0|  128|          0|
    |mul_ln49_17_reg_2138                                   |  128|   0|  128|          0|
    |mul_ln49_1_reg_2083                                    |  128|   0|  128|          0|
    |mul_ln49_20_reg_2143                                   |  128|   0|  128|          0|
    |mul_ln49_21_reg_2148                                   |  128|   0|  128|          0|
    |mul_ln49_22_reg_2153                                   |  128|   0|  128|          0|
    |mul_ln49_23_reg_2158                                   |  128|   0|  128|          0|
    |mul_ln49_25_reg_2163                                   |  128|   0|  128|          0|
    |mul_ln49_26_reg_2168                                   |  128|   0|  128|          0|
    |mul_ln49_29_reg_2173                                   |  128|   0|  128|          0|
    |mul_ln49_2_reg_2088                                    |  128|   0|  128|          0|
    |mul_ln49_30_reg_2178                                   |  128|   0|  128|          0|
    |mul_ln49_31_reg_2183                                   |  128|   0|  128|          0|
    |mul_ln49_32_reg_2188                                   |  128|   0|  128|          0|
    |mul_ln49_35_reg_2193                                   |  128|   0|  128|          0|
    |mul_ln49_3_reg_2093                                    |  128|   0|  128|          0|
    |mul_ln49_5_reg_2098                                    |  128|   0|  128|          0|
    |mul_ln49_8_reg_2103                                    |  128|   0|  128|          0|
    |mul_ln49_9_reg_2108                                    |  128|   0|  128|          0|
    |mul_ln80_10_reg_2233                                   |  128|   0|  128|          0|
    |mul_ln80_13_reg_2238                                   |  128|   0|  128|          0|
    |mul_ln80_14_reg_2243                                   |  128|   0|  128|          0|
    |mul_ln80_15_reg_2248                                   |  128|   0|  128|          0|
    |mul_ln80_16_reg_2253                                   |  128|   0|  128|          0|
    |mul_ln80_19_reg_2258                                   |  128|   0|  128|          0|
    |mul_ln80_1_reg_2203                                    |  128|   0|  128|          0|
    |mul_ln80_20_reg_2263                                   |  128|   0|  128|          0|
    |mul_ln80_21_reg_2268                                   |  128|   0|  128|          0|
    |mul_ln80_22_reg_2273                                   |  128|   0|  128|          0|
    |mul_ln80_23_reg_2278                                   |  128|   0|  128|          0|
    |mul_ln80_26_reg_2283                                   |  128|   0|  128|          0|
    |mul_ln80_27_reg_2288                                   |  128|   0|  128|          0|
    |mul_ln80_28_reg_2293                                   |  128|   0|  128|          0|
    |mul_ln80_29_reg_2308                                   |  128|   0|  128|          0|
    |mul_ln80_2_reg_2208                                    |  128|   0|  128|          0|
    |mul_ln80_30_reg_2323                                   |  128|   0|  128|          0|
    |mul_ln80_31_reg_2338                                   |  128|   0|  128|          0|
    |mul_ln80_34_reg_2373                                   |  128|   0|  128|          0|
    |mul_ln80_35_reg_2388                                   |  128|   0|  128|          0|
    |mul_ln80_4_reg_2213                                    |  128|   0|  128|          0|
    |mul_ln80_5_reg_2218                                    |  128|   0|  128|          0|
    |mul_ln80_8_reg_2223                                    |  128|   0|  128|          0|
    |mul_ln80_9_reg_2228                                    |  128|   0|  128|          0|
    |mul_ln80_reg_2198                                      |  128|   0|  128|          0|
    |out1_w_1_reg_2556                                      |   58|   0|   58|          0|
    |out1_w_2_reg_2561                                      |   59|   0|   59|          0|
    |out1_w_3_reg_2505                                      |   58|   0|   58|          0|
    |out1_w_4_reg_2526                                      |   58|   0|   58|          0|
    |out1_w_5_reg_2531                                      |   58|   0|   58|          0|
    |out1_w_6_reg_2536                                      |   58|   0|   58|          0|
    |out1_w_7_reg_2541                                      |   58|   0|   58|          0|
    |out1_w_8_reg_2546                                      |   57|   0|   57|          0|
    |out1_w_reg_2515                                        |   58|   0|   58|          0|
    |trunc_ln22_1_reg_2054                                  |   61|   0|   61|          0|
    |trunc_ln29_1_reg_2060                                  |   61|   0|   61|          0|
    |trunc_ln5_reg_2510                                     |   58|   0|   58|          0|
    |trunc_ln80_11_reg_2333                                 |   58|   0|   58|          0|
    |trunc_ln80_15_reg_2348                                 |   58|   0|   58|          0|
    |trunc_ln80_19_reg_2358                                 |   58|   0|   58|          0|
    |trunc_ln80_23_reg_2368                                 |   58|   0|   58|          0|
    |trunc_ln80_27_reg_2383                                 |   58|   0|   58|          0|
    |trunc_ln80_31_reg_2398                                 |   58|   0|   58|          0|
    |trunc_ln80_3_reg_2303                                  |   58|   0|   58|          0|
    |trunc_ln80_7_reg_2318                                  |   58|   0|   58|          0|
    |trunc_ln87_4_reg_2489                                  |   70|   0|   70|          0|
    |trunc_ln88_1_reg_2520                                  |   14|   0|   14|          0|
    |trunc_ln99_1_reg_2067                                  |   61|   0|   61|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  |10303|   0|10303|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

