// Seed: 83287036
module module_0;
  union packed {
    logic id_1;
    logic id_2;
  } id_3;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input wand id_2,
    input supply1 id_3[1 : -1],
    input tri0 id_4,
    input uwire id_5,
    input wor id_6,
    output wand id_7,
    output tri id_8,
    input wire id_9#(
        .id_14(1),
        .id_15(1),
        .id_16(1),
        .id_17(1)
    ),
    input wand id_10,
    output tri0 id_11,
    output supply1 id_12
);
  module_0 modCall_1 ();
  initial id_0 = id_10;
endmodule
