# multi-stage_processor
Implementation of a multi-state processor with forwarding and multiplication functionality written in structural Verilog by Alvin Tan and YaNing Wang.
The main processor implementation is in pipelineProcessor.v, with various other modules as provided.
