Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date             : Tue Dec  9 13:20:51 2025
| Host             : cenglab01 running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.327        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.227        |
| Device Static (W)        | 0.101        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.028 |        5 |       --- |             --- |
| Slice Logic              |     0.017 |    19470 |       --- |             --- |
|   LUT as Logic           |     0.015 |     7853 |     63400 |           12.39 |
|   LUT as Distributed RAM |     0.001 |      620 |     19000 |            3.26 |
|   Register               |    <0.001 |     8149 |    126800 |            6.43 |
|   LUT as Shift Register  |    <0.001 |      149 |     19000 |            0.78 |
|   CARRY4                 |    <0.001 |       45 |     15850 |            0.28 |
|   F7/F8 Muxes            |    <0.001 |      349 |     63400 |            0.55 |
|   Others                 |     0.000 |     1096 |       --- |             --- |
| Signals                  |     0.023 |    12426 |       --- |             --- |
| Block RAM                |     0.037 |       61 |       135 |           45.19 |
| MMCM                     |     0.122 |        1 |         6 |           16.67 |
| I/O                      |    <0.001 |       34 |       210 |           16.19 |
| Static Power             |     0.101 |          |           |                 |
| Total                    |     0.327 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.119 |       0.102 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.086 |       0.067 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+-------------------------------------------------+-----------------+
| Clock                     | Domain                                          | Constraint (ns) |
+---------------------------+-------------------------------------------------+-----------------+
| clk_out1_system_clk_wiz_0 | system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0 |            13.3 |
| clkfbout_system_clk_wiz_0 | system_i/clk_wiz/inst/clkfbout_system_clk_wiz_0 |            40.0 |
| sys_clock                 | sys_clock                                       |            10.0 |
+---------------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system_wrapper           |     0.227 |
|   system_i               |     0.226 |
|     axi_bram_ctrl_0      |     0.001 |
|       U0                 |     0.001 |
|     axi_bram_ctrl_0_bram |     0.007 |
|       U0                 |     0.007 |
|     axi_bram_ctrl_1      |     0.002 |
|       U0                 |     0.002 |
|     blk_mem_gen_0        |     0.032 |
|       U0                 |     0.032 |
|     clk_wiz              |     0.122 |
|       inst               |     0.122 |
|     microprocessor_0     |     0.013 |
|       U0                 |     0.013 |
|     smartconnect_0       |     0.047 |
|       inst               |     0.047 |
+--------------------------+-----------+


