// Seed: 1742704450
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1;
  assign id_1 = 1;
  logic [7:0] id_2, id_3;
  assign id_3[1] = id_3[1];
  tri id_4 = 1;
  module_0(
      id_4, id_1, id_4, id_4
  );
  wire id_5;
  wire id_6;
  integer id_7 (
      .id_0(id_1),
      .id_1(1'b0),
      .id_2(id_6),
      .id_3('b0),
      .id_4(1)
  );
endmodule
