{
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "DESIGN_NAME": "adc_top",
    "VERILOG_FILES": "dir::src/*.v",
    "VERILOG_FILES_BLACKBOX": "dir::macros/*.v",
    "EXTRA_LEFS": "dir::macros/*.lef",
    "EXTRA_GDS_FILES": "dir::macros/*.gds",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
    "CLOCK_PORT": "clk_vcm",
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "RSZ_DONT_TOUCH_RX": ["analog"],
    "CLOCK_PERIOD": 30517,
    "CLOCK_TREE_SYNTH": 1,
    "SYNTH_STRATEGY": "DELAY 4",
    "FP_SIZING": "absolute",
    "DIE_AREA": [0, 0, 423.5, 403],
    "FP_PDN_VOFFSET": 12,
    "FP_PDN_HOFFSET": 24,
    "FP_PDN_VPITCH": 24,
    "FP_PDN_HPITCH": 24,
    "FP_TAP_HORIZONTAL_HALO": 4,
    "FP_TAP_VERTICAL_HALO": 4,
    "FP_PDN_HORIZONTAL_HALO": 4,
    "FP_PDN_VERTICAL_HALO": 4,
    "GRT_ADJUSTMENT": 0.1,
    "GRT_OBS": ["met1 295 10 395 169, met2 295 10 395 169, met3 295 10 395 169, met4 295 10 395 169, met1 295 228 395 389, met2 295 228 395 389, met3 295 228 395 389, met4 295 228 395 389"],
    "DIODE_INSERTION_STRATEGY": 4,
    "DESIGN_IS_CORE": 1,
    "FP_PDN_CORE_RING": 1,
    "RT_MAX_LAYER": "met4",
    "VDD_NETS": ["VDD"],
    "GND_NETS": ["VSS"],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.40,
    "PL_ROUTABILITY_DRIVEN": 1,
    "PL_TIME_DRIVEN": 0,
    "GRT_ALLOW_CONGESTION": 0,
    "ROUTING_CORES": 12,
    "MAGIC_EXT_USE_GDS": 1,
    "FP_PDN_MACRO_HOOKS": ["vcm VDD VSS VDD VSS, pmat VDD VSS VDD VSS, nmat VDD VSS VDD VSS, comp VDD VSS VDD VSS, cgen VDD VSS VDD VSS "]
}
