<div class="timeline-item">
    <div class="timeline-content">
        <button class="btn-close" onclick="toggleProject(this)">‚úï</button>

        <div class="project-image">
            <img src="assets/images/projects/parking_cover.png" alt="Smart Modular Parking System">
        </div>

        <div class="project-info">
            <h3>Smart Modular Parking (PSM)</h3>

            <p class="lang-text" data-lang="fr">
                Architecte syst√®me et Lead Power pour un parking IoT autonome. 
                Conception d'un BMS 100W USB-C PD et impl√©mentation d'un SoC RISC-V sur FPGA.
            </p>
            <p class="lang-text" data-lang="en" style="display: none;">
                System Architect & Power Lead for an autonomous IoT parking. 
                Designed a 100W USB-C PD BMS and implemented a RISC-V SoC on FPGA.
            </p>

            <div class="project-tags">
                <span class="tag">KiCad 7</span>
                <span class="tag">FPGA LiteX</span>
                <span class="tag">RISC-V</span>
                <span class="tag">Power Delivery</span>
                <span class="tag">System Arch</span>
            </div>

            <div class="award lang-text" data-lang="fr">
                üèÜ Projet le plus technique - <a href="#" target="_blank">CPE Lyon Majors 2026</a>
            </div>
            <div class="award lang-text" data-lang="en" style="display: none;">
                üèÜ Most Technical Project - <a href="#" target="_blank">CPE Lyon Majors 2026</a>
            </div>

            <div class="card-buttons">
                <button class="btn-expand" onclick="toggleProject(this)">
                    <span class="lang-text" data-lang="fr">Voir les preuves de comp√©tences ‚Üí</span>
                    <span class="lang-text" data-lang="en" style="display: none;">See skill evidence ‚Üí</span>
                </button>
                <a href="https://github.com/EnderCryme/5A-Projet-Parking" class="btn-github" target="_blank">
                    <svg class="icon"><use href="#icon-github"/></svg> GitHub
                </a>
                <a href="assets/docs/Technical_Report_PSM.pdf" class="btn-doc" target="_blank">
                    üìÑ Rapport
                </a>
            </div>

            <div class="project-details">
                
                <div class="detail-block">
                    <h4 class="lang-text" data-lang="fr">‚ö° Architecture de Puissance & BMS (KiCad)</h4>
                    <h4 class="lang-text" data-lang="en" style="display: none;">‚ö° Power Architecture & BMS (KiCad)</h4>
                    
                    <div class="evidence-container">
                        <div class="evidence-text">
                            <p class="lang-text" data-lang="fr">
                                <strong>Challenge :</strong> Alimenter un syst√®me h√©t√©rog√®ne (FPGA, Moteurs 20V, CPU IA) avec une autonomie de 2h en charge max (65W).<br><br>
                                <strong>R√©alisation :</strong> Conception compl√®te d'un BMS 4S3P avec USB-C PD 100W. J'ai choisi une architecture NVDC utilisant le trio TI (BQ25713, BQ40Z50, BQ296102) pilot√©e par un RP2350 pour le monitoring intelligent (calcul IPN).
                            </p>
                            <p class="lang-text" data-lang="en" style="display: none;">
                                <strong>Challenge:</strong> Powering a heterogeneous system (FPGA, 20V Motors, AI CPU) with 2h autonomy at max load (65W).<br><br>
                                <strong>Achievement:</strong> Full design of a 4S3P BMS with 100W USB-C PD. Selected an NVDC architecture using TI chips (BQ25713/40Z50) controlled by an RP2350 for smart monitoring.
                            </p>
                        </div>
                        <div class="evidence-image">
                            <img src="assets/images/projects/BMS_schem.png" alt="Sch√©ma √©lectronique du BMS KiCad">
                            <span class="caption">Architecture Hardware BMS & Distribution</span>
                        </div>
                    </div>
                </div>

                <div class="detail-block">
                    <h4 class="lang-text" data-lang="fr">üß† FPGA & SoC RISC-V (LiteX)</h4>
                    <h4 class="lang-text" data-lang="en" style="display: none;">üß† FPGA & RISC-V SoC (LiteX)</h4>

                    <div class="evidence-container">
                        <div class="evidence-text">
                            <p class="lang-text" data-lang="fr">
                                <strong>Challenge :</strong> Piloter des moteurs pas-√†-pas avec une pr√©cision temporelle stricte tout en tournant sous Linux.<br><br>
                                <strong>R√©alisation :</strong> Impl√©mentation d'un SoC VexRiscv (32-bit) sur FPGA Nexys A7 via LiteX. Cr√©ation d'un p√©riph√©rique mat√©riel custom mapp√© en m√©moire (`mmap`) pour le contr√¥le moteur, permettant au Kernel Linux embarqu√© (Buildroot) de piloter les barri√®res.
                            </p>
                            <p class="lang-text" data-lang="en" style="display: none;">
                                <strong>Challenge:</strong> Controlling stepper motors with strict timing precision while running Linux.<br><br>
                                <strong>Achievement:</strong> Implemented a VexRiscv SoC on Nexys A7 FPGA using LiteX. Created a custom memory-mapped hardware peripheral (`mmap`) for motor control, allowing the embedded Linux Kernel to drive barriers.
                            </p>
                        </div>
                        <div class="evidence-image">
                            <img src="assets/images/projects/fpga_soc_arch.png" alt="Architecture SoC LiteX RISC-V">
                            <span class="caption">Architecture du SoC Custom RISC-V</span>
                        </div>
                    </div>
                </div>

                <div class="detail-block">
                    <h4 class="lang-text" data-lang="fr">ü§ù Coordination & Architecture Syst√®me</h4>
                    <h4 class="lang-text" data-lang="en" style="display: none;">ü§ù Coordination & System Architecture</h4>

                    <div class="evidence-container">
                        <div class="evidence-text">
                            <p class="lang-text" data-lang="fr">
                                <strong>R√¥le :</strong> Lead Technique & Coordinateur.<br><br>
                                <strong>Action :</strong> D√©finition de l'architecture r√©seau distribu√©e (MQTT) reliant le "Cerveau" (BeagleY-AI), l'Interface (STM32) et la Puissance (FPGA). J'ai assur√© la coh√©rence des √©changes de donn√©es et aid√© au d√©veloppement de la Base de Donn√©es pour garantir la s√©curit√© des acc√®s.
                            </p>
                            <p class="lang-text" data-lang="en" style="display: none;">
                                <strong>Role:</strong> Technical Lead & Coordinator.<br><br>
                                <strong>Action:</strong> Defined the distributed network architecture (MQTT) linking the Brain (BeagleY-AI), Interface (STM32), and Power (FPGA). Ensured data consistency and assisted in Database development to guarantee access security.
                            </p>
                        </div>
                        <div class="evidence-image">
                            <img src="assets/images/projects/global_arch.png" alt="Architecture Distribu√©e MQTT">
                            <span class="caption">Synoptique Global du Syst√®me</span>
                        </div>
                    </div>
                </div>

            </div> </div>
    </div>

    <div class="timeline-date">
        <span class="date">2025 - 2026</span>
        <div class="timeline-dot"></div>
    </div>
</div>
