module pc(
    input clk,
    input reset,
    input [31:0]next_pc,
    output reg [31:0]pc_out
);

always @(posedge clk)
begin
    if(reset)
    pc_out <= 32'b0;
    else
    pc_out <= next_pc;
end

endmodule