#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 28 10:37:37 2021
# Process ID: 10132
# Current directory: C:/Users/hasan/Desktop/cs223Project/cs223Project_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11284 C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.xpr
# Log file: C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/vivado.log
# Journal file: C:/Users/hasan/Desktop/cs223Project/cs223Project_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.992 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DataPath_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/BitExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/DataMemExt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop3
INFO: [VRFC 10-311] analyzing module flipFlop4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/RegFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/RegFileExt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sim_1/new/DataPath_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
"xelab -wto c724e6326ec14bf2903953052856b7e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_testbench_behav xil_defaultlib.DataPath_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c724e6326ec14bf2903953052856b7e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_testbench_behav xil_defaultlib.DataPath_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flipFlop4
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataMemExt
Compiling module xil_defaultlib.flipFlop3
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RegFileExt
Compiling module xil_defaultlib.bitExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.DataPath_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_testbench_behav -key {Behavioral:sim_1:Functional:DataPath_testbench} -tclbatch {DataPath_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source DataPath_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DataPath_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/BitExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/DataMemExt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop3
INFO: [VRFC 10-311] analyzing module flipFlop4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/RegFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/RegFileExt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sim_1/new/DataPath_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
"xelab -wto c724e6326ec14bf2903953052856b7e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_testbench_behav xil_defaultlib.DataPath_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c724e6326ec14bf2903953052856b7e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_testbench_behav xil_defaultlib.DataPath_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flipFlop4
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataMemExt
Compiling module xil_defaultlib.flipFlop3
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RegFileExt
Compiling module xil_defaultlib.bitExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.DataPath_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_testbench_behav -key {Behavioral:sim_1:Functional:DataPath_testbench} -tclbatch {DataPath_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source DataPath_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DataPath_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/BitExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/DataMemExt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop3
INFO: [VRFC 10-311] analyzing module flipFlop4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/RegFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/RegFileExt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sim_1/new/DataPath_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
"xelab -wto c724e6326ec14bf2903953052856b7e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_testbench_behav xil_defaultlib.DataPath_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c724e6326ec14bf2903953052856b7e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_testbench_behav xil_defaultlib.DataPath_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flipFlop4
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataMemExt
Compiling module xil_defaultlib.flipFlop3
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RegFileExt
Compiling module xil_defaultlib.bitExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.DataPath_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_testbench_behav -key {Behavioral:sim_1:Functional:DataPath_testbench} -tclbatch {DataPath_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source DataPath_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DataPath_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/BitExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/DataMemExt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop3
INFO: [VRFC 10-311] analyzing module flipFlop4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/RegFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/RegFileExt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sim_1/new/DataPath_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
"xelab -wto c724e6326ec14bf2903953052856b7e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_testbench_behav xil_defaultlib.DataPath_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c724e6326ec14bf2903953052856b7e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_testbench_behav xil_defaultlib.DataPath_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flipFlop4
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataMemExt
Compiling module xil_defaultlib.flipFlop3
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RegFileExt
Compiling module xil_defaultlib.bitExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.DataPath_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_testbench_behav -key {Behavioral:sim_1:Functional:DataPath_testbench} -tclbatch {DataPath_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source DataPath_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1013.992 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sim_1/new/Mp_testbench.sv w ]
add_files -fileset sim_1 C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sim_1/new/Mp_testbench.sv
update_compile_order -fileset sim_1
set_property top MicroProcessor [current_fileset]
update_compile_order -fileset sources_1
set_property top Mp_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\Mp_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\DataPath_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\RegFileExt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Microprocessor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\ALU_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\FlipFlop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\Mp_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\DataPath_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\RegFileExt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Microprocessor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\ALU_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\FlipFlop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\Mp_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\DataPath_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\RegFileExt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Microprocessor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\ALU_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\FlipFlop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\Mp_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\DataPath_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\RegFileExt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Microprocessor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\ALU_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\FlipFlop.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\Mp_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\DataPath_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\RegFileExt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Microprocessor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\ALU_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\FlipFlop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\Mp_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\DataPath_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\RegFileExt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Microprocessor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\ALU_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\FlipFlop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\Mp_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\DataPath_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\RegFileExt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\Microprocessor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sim_1\new\ALU_testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hasan\Desktop\cs223Project\cs223Project_v2\cs223Project_v2.srcs\sources_1\new\FlipFlop.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Dosya baþka bir iþlem tarafýndan kullanýldýðýndan bu iþlem dosyaya eriþemiyor: "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mp_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mp_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/IRreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRreg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/Microprocessor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MicroProcessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCSelector
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.srcs/sim_1/new/Mp_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mp_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
"xelab -wto c724e6326ec14bf2903953052856b7e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mp_testbench_behav xil_defaultlib.Mp_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c724e6326ec14bf2903953052856b7e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mp_testbench_behav xil_defaultlib.Mp_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCSelector
Compiling module xil_defaultlib.PCreg
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IRreg
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.flipFlop4
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataMemExt
Compiling module xil_defaultlib.flipFlop3
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RegFileExt
Compiling module xil_defaultlib.bitExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.MicroProcessor
Compiling module xil_defaultlib.Mp_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mp_testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim/xsim.dir/Mp_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim/xsim.dir/Mp_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 28 11:55:51 2021. For additional details about this file, please refer to the WebTalk help file at C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 28 11:55:51 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1013.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/cs223Project/cs223Project_v2/cs223Project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mp_testbench_behav -key {Behavioral:sim_1:Functional:Mp_testbench} -tclbatch {Mp_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Mp_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mp_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.992 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 28 11:57:54 2021...
