 int_clock_instance_name                   gate_id  off  source  cycle  conditions
 ----------------------------------------  -------  ---  ------  -----  ---------------------
 occ_wclk/U2                                   133   0        0     0    839=1  (0,5)
                                                                    1    807=1  (0,6)
                                                                    2    798=1  (0,7)
                                                                    3    800=1  (0,8)
                                                                    4    802=1  (0,9)
                                                                    5    804=1  (0,10)
                                                                    6    806=1  (0,11)
                                                                    7    810=1  (0,12)
 occ_rclk/U2                                   139   0       12     0    927=1  (0,5)
                                                                    1    918=1  (0,6)
                                                                    2    909=1  (0,7)
                                                                    3    911=1  (0,8)
                                                                    4    913=1  (0,9)
                                                                    5    915=1  (0,10)
                                                                    6    917=1  (0,11)
                                                                    7    930=1  (0,12)
 --------------------------------------------------------------------------------------------
 PLL clock_off pattern:  1559=0  1560=0  1561=0  1562=0  1563=0  1564=0  1565=0  1566=0  1578=0  1579=0  1580=0  1581=0  1582=0  1583=0  1584=0  1585=0
 --------------------------------------------------------------------------------------------
 pll_clock_instance_name                   gate_id  off
 ----------------------------------------  -------  ---
 wclk                                            0   0
 rclk                                           12   0
 id#  clock_gate        type    0    1
 ---  ----------------  ----  ---  ---
   0           133      C     ---  -D-
   1           139      C     -D-  ---
 ------------------------------------------------------------------------------------------------
      clock 1            clock 2
 id# #masks #cells  id# #masks #cells   masked gates
 --- ------ ------  --- ------ ------   ---------------------------------------------------------
   0      5    161    1      5     32   1402 1403 1404 1405 1406 1410 1411 1412 ...
