#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1149-ge3c22348)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffbcf5dc90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffbcf11bd0 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale 0 0;
P_0x7fffbcf34500 .param/str "RAM_INIT_FILE" 0 3 56, "test1_ram.mem";
P_0x7fffbcf34540 .param/str "ROM_INIT_FILE" 0 3 55, "test0_rom.mem";
L_0x7fffbcfa5780 .functor AND 1, v0x7fffbcf89bb0_0, L_0x7fffbcfa5690, C4<1>, C4<1>;
v0x7fffbcf91c00_0 .net *"_ivl_1", 7 0, L_0x7fffbcfa4890;  1 drivers
v0x7fffbcf91d00_0 .net *"_ivl_12", 5 0, L_0x7fffbcfa4c40;  1 drivers
L_0x7ff0ccac0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf91de0_0 .net *"_ivl_14", 1 0, L_0x7ff0ccac0138;  1 drivers
v0x7fffbcf91ea0_0 .net *"_ivl_17", 23 0, L_0x7fffbcfa4eb0;  1 drivers
L_0x7ff0ccac0180 .functor BUFT 1, C4<101111111100000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf91f80_0 .net/2u *"_ivl_18", 23 0, L_0x7ff0ccac0180;  1 drivers
v0x7fffbcf92060_0 .net *"_ivl_20", 0 0, L_0x7fffbcfa4f50;  1 drivers
v0x7fffbcf92120_0 .net *"_ivl_22", 31 0, L_0x7fffbcfa50e0;  1 drivers
v0x7fffbcf92200_0 .net *"_ivl_24", 9 0, L_0x7fffbcfa5180;  1 drivers
L_0x7ff0ccac01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf922e0_0 .net *"_ivl_27", 1 0, L_0x7ff0ccac01c8;  1 drivers
L_0x7ff0ccac0210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf92450_0 .net *"_ivl_28", 31 0, L_0x7ff0ccac0210;  1 drivers
v0x7fffbcf92530_0 .net *"_ivl_33", 23 0, L_0x7fffbcfa54f0;  1 drivers
L_0x7ff0ccac0258 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf92610_0 .net/2u *"_ivl_34", 23 0, L_0x7ff0ccac0258;  1 drivers
v0x7fffbcf926f0_0 .net *"_ivl_36", 0 0, L_0x7fffbcfa5690;  1 drivers
v0x7fffbcf927b0_0 .net *"_ivl_39", 0 0, L_0x7fffbcfa5780;  1 drivers
v0x7fffbcf92870_0 .net *"_ivl_4", 5 0, L_0x7fffbcfa4930;  1 drivers
v0x7fffbcf92950_0 .net *"_ivl_40", 31 0, L_0x7fffbcfa5880;  1 drivers
v0x7fffbcf92a30_0 .net *"_ivl_42", 9 0, L_0x7fffbcfa59a0;  1 drivers
L_0x7ff0ccac02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf92c20_0 .net *"_ivl_45", 1 0, L_0x7ff0ccac02a0;  1 drivers
L_0x7ff0ccac02e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf92d00_0 .net *"_ivl_46", 31 0, L_0x7ff0ccac02e8;  1 drivers
L_0x7ff0ccac00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf92de0_0 .net *"_ivl_6", 1 0, L_0x7ff0ccac00f0;  1 drivers
v0x7fffbcf92ec0_0 .net *"_ivl_9", 7 0, L_0x7fffbcfa4b10;  1 drivers
v0x7fffbcf92fa0_0 .net "active", 0 0, v0x7fffbcf90b80_0;  1 drivers
v0x7fffbcf93040_0 .var "clk", 0 0;
v0x7fffbcf930e0_0 .var "clk_enable", 0 0;
v0x7fffbcf93180_0 .net "data_address", 31 0, L_0x7fffbcf5f720;  1 drivers
v0x7fffbcf93220_0 .net "data_read", 0 0, v0x7fffbcf89bb0_0;  1 drivers
v0x7fffbcf932c0_0 .net "data_readdata", 31 0, L_0x7fffbcfa5b30;  1 drivers
v0x7fffbcf933b0_0 .net "data_write", 0 0, v0x7fffbcf89c70_0;  1 drivers
v0x7fffbcf93450_0 .net "data_writedata", 31 0, L_0x7fffbcf3f5d0;  1 drivers
v0x7fffbcf93560_0 .net "instr_address", 31 0, v0x7fffbcf8b300_0;  1 drivers
v0x7fffbcf93620_0 .net "instr_readdata", 31 0, L_0x7fffbcfa5320;  1 drivers
v0x7fffbcf936e0 .array "ram", 255 0, 31 0;
v0x7fffbcf937a0_0 .net "ram_wordaddr", 7 0, L_0x7fffbcfa4d30;  1 drivers
v0x7fffbcf93880_0 .net "register_v0", 31 0, v0x7fffbcf91780_0;  1 drivers
v0x7fffbcf93940_0 .var "reset", 0 0;
v0x7fffbcf939e0 .array "rom", 255 0, 31 0;
v0x7fffbcf93a80_0 .net "rom_wordaddr", 7 0, L_0x7fffbcfa49d0;  1 drivers
E_0x7fffbcf21840 .event negedge, v0x7fffbcf8b510_0;
L_0x7fffbcfa4890 .part v0x7fffbcf8b300_0, 0, 8;
L_0x7fffbcfa4930 .part L_0x7fffbcfa4890, 2, 6;
L_0x7fffbcfa49d0 .concat [ 6 2 0 0], L_0x7fffbcfa4930, L_0x7ff0ccac00f0;
L_0x7fffbcfa4b10 .part L_0x7fffbcf5f720, 0, 8;
L_0x7fffbcfa4c40 .part L_0x7fffbcfa4b10, 2, 6;
L_0x7fffbcfa4d30 .concat [ 6 2 0 0], L_0x7fffbcfa4c40, L_0x7ff0ccac0138;
L_0x7fffbcfa4eb0 .part v0x7fffbcf8b300_0, 8, 24;
L_0x7fffbcfa4f50 .cmp/eq 24, L_0x7fffbcfa4eb0, L_0x7ff0ccac0180;
L_0x7fffbcfa50e0 .array/port v0x7fffbcf939e0, L_0x7fffbcfa5180;
L_0x7fffbcfa5180 .concat [ 8 2 0 0], L_0x7fffbcfa49d0, L_0x7ff0ccac01c8;
L_0x7fffbcfa5320 .functor MUXZ 32, L_0x7ff0ccac0210, L_0x7fffbcfa50e0, L_0x7fffbcfa4f50, C4<>;
L_0x7fffbcfa54f0 .part L_0x7fffbcf5f720, 8, 24;
L_0x7fffbcfa5690 .cmp/eq 24, L_0x7fffbcfa54f0, L_0x7ff0ccac0258;
L_0x7fffbcfa5880 .array/port v0x7fffbcf936e0, L_0x7fffbcfa59a0;
L_0x7fffbcfa59a0 .concat [ 8 2 0 0], L_0x7fffbcfa4d30, L_0x7ff0ccac02a0;
L_0x7fffbcfa5b30 .functor MUXZ 32, L_0x7ff0ccac02e8, L_0x7fffbcfa5880, L_0x7fffbcfa5780, C4<>;
S_0x7fffbcf6b600 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 60, 3 60 0, S_0x7fffbcf11bd0;
 .timescale 0 0;
v0x7fffbcf6f9a0_0 .var/i "i", 31 0;
S_0x7fffbcf89170 .scope module, "dut" "mips_cpu_harvard" 3 26, 4 1 0, S_0x7fffbcf11bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
v0x7fffbcf906d0_0 .net "ALUOp", 5 0, v0x7fffbcf70180_0;  1 drivers
v0x7fffbcf907b0_0 .net "ALUSrc", 0 0, v0x7fffbcf5f840_0;  1 drivers
v0x7fffbcf90870_0 .net "Branch", 0 0, v0x7fffbcef9aa0_0;  1 drivers
v0x7fffbcf90910_0 .net "MemtoReg", 0 0, v0x7fffbcf89d80_0;  1 drivers
v0x7fffbcf909b0_0 .net "RegDst", 0 0, v0x7fffbcf89e40_0;  1 drivers
v0x7fffbcf90a50_0 .net "RegWrite", 0 0, v0x7fffbcf89f00_0;  1 drivers
v0x7fffbcf90b80_0 .var "active", 0 0;
v0x7fffbcf90c20_0 .net "alu_immediate", 15 0, v0x7fffbcf8a610_0;  1 drivers
v0x7fffbcf90cc0_0 .net "clk", 0 0, v0x7fffbcf93040_0;  1 drivers
v0x7fffbcf90e80_0 .net "clk_enable", 0 0, v0x7fffbcf930e0_0;  1 drivers
v0x7fffbcf90f40_0 .net "data_address", 31 0, L_0x7fffbcf5f720;  alias, 1 drivers
v0x7fffbcf91000_0 .net "data_read", 0 0, v0x7fffbcf89bb0_0;  alias, 1 drivers
v0x7fffbcf910a0_0 .net "data_readdata", 31 0, L_0x7fffbcfa5b30;  alias, 1 drivers
v0x7fffbcf91140_0 .net "data_write", 0 0, v0x7fffbcf89c70_0;  alias, 1 drivers
v0x7fffbcf911e0_0 .net "data_writedata", 31 0, L_0x7fffbcf3f5d0;  alias, 1 drivers
v0x7fffbcf91280_0 .net "func_code", 5 0, v0x7fffbcf8a710_0;  1 drivers
v0x7fffbcf91320_0 .net "instr_address", 31 0, v0x7fffbcf8b300_0;  alias, 1 drivers
v0x7fffbcf914f0_0 .net "instr_readdata", 31 0, L_0x7fffbcfa5320;  alias, 1 drivers
v0x7fffbcf91600_0 .net "rd", 4 0, v0x7fffbcf8a910_0;  1 drivers
v0x7fffbcf916c0_0 .net "reg_read_data_0", 31 0, v0x7fffbcf8e020_0;  1 drivers
v0x7fffbcf91780_0 .var "register_v0", 31 0;
v0x7fffbcf91860_0 .net "reset", 0 0, v0x7fffbcf93940_0;  1 drivers
v0x7fffbcf91900_0 .net "rs", 4 0, v0x7fffbcf8ab20_0;  1 drivers
v0x7fffbcf919c0_0 .net "rt", 4 0, v0x7fffbcf8ac00_0;  1 drivers
S_0x7fffbcf89450 .scope module, "controlpathblock" "controlpath" 4 30, 5 1 0, S_0x7fffbcf89170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_read_data";
    .port_info 1 /INPUT 32 "reg_read_data_0";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 16 "alu_immediate";
    .port_info 5 /OUTPUT 5 "rs";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 5 "rt";
    .port_info 8 /OUTPUT 1 "RegDst";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 6 "ALUOp";
    .port_info 12 /OUTPUT 1 "ALUSrc";
    .port_info 13 /OUTPUT 1 "RegWrite";
    .port_info 14 /OUTPUT 32 "instr_read_addr";
    .port_info 15 /OUTPUT 6 "func_code";
    .port_info 16 /OUTPUT 1 "data_read";
    .port_info 17 /OUTPUT 1 "data_write";
v0x7fffbcf8b7e0_0 .net "ALUOp", 5 0, v0x7fffbcf70180_0;  alias, 1 drivers
v0x7fffbcf8b8c0_0 .net "ALUSrc", 0 0, v0x7fffbcf5f840_0;  alias, 1 drivers
v0x7fffbcf8b990_0 .net "Branch", 0 0, v0x7fffbcef9aa0_0;  alias, 1 drivers
v0x7fffbcf8bab0_0 .net "MemtoReg", 0 0, v0x7fffbcf89d80_0;  alias, 1 drivers
v0x7fffbcf8bb50_0 .net "RegDst", 0 0, v0x7fffbcf89e40_0;  alias, 1 drivers
v0x7fffbcf8bc40_0 .net "RegWrite", 0 0, v0x7fffbcf89f00_0;  alias, 1 drivers
v0x7fffbcf8bd10_0 .net "alu_immediate", 15 0, v0x7fffbcf8a610_0;  alias, 1 drivers
v0x7fffbcf8bde0_0 .net "clk", 0 0, v0x7fffbcf93040_0;  alias, 1 drivers
v0x7fffbcf8beb0_0 .net "data_read", 0 0, v0x7fffbcf89bb0_0;  alias, 1 drivers
v0x7fffbcf8bf80_0 .net "data_write", 0 0, v0x7fffbcf89c70_0;  alias, 1 drivers
v0x7fffbcf8c050_0 .net "func_code", 5 0, v0x7fffbcf8a710_0;  alias, 1 drivers
v0x7fffbcf8c0f0_0 .net "instr_read_addr", 31 0, v0x7fffbcf8b300_0;  alias, 1 drivers
v0x7fffbcf8c190_0 .net "instr_read_data", 31 0, L_0x7fffbcfa5320;  alias, 1 drivers
v0x7fffbcf8c260_0 .net "instruction_opcode", 5 0, v0x7fffbcf8a7d0_0;  1 drivers
v0x7fffbcf8c350_0 .net "instruction_word", 31 0, v0x7fffbcf8a870_0;  1 drivers
v0x7fffbcf8c3f0_0 .net "rd", 4 0, v0x7fffbcf8a910_0;  alias, 1 drivers
v0x7fffbcf8c4c0_0 .net "reg_read_data_0", 31 0, v0x7fffbcf8e020_0;  alias, 1 drivers
v0x7fffbcf8c590_0 .net "reset", 0 0, v0x7fffbcf93940_0;  alias, 1 drivers
v0x7fffbcf8c660_0 .net "rs", 4 0, v0x7fffbcf8ab20_0;  alias, 1 drivers
v0x7fffbcf8c730_0 .net "rt", 4 0, v0x7fffbcf8ac00_0;  alias, 1 drivers
S_0x7fffbcf897f0 .scope module, "controlblock" "control" 5 40, 6 1 0, S_0x7fffbcf89450;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instruction_opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 6 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
v0x7fffbcf70180_0 .var "ALUOp", 5 0;
v0x7fffbcf5f840_0 .var "ALUSrc", 0 0;
v0x7fffbcef9aa0_0 .var "Branch", 0 0;
v0x7fffbcf89bb0_0 .var "MemRead", 0 0;
v0x7fffbcf89c70_0 .var "MemWrite", 0 0;
v0x7fffbcf89d80_0 .var "MemtoReg", 0 0;
v0x7fffbcf89e40_0 .var "RegDst", 0 0;
v0x7fffbcf89f00_0 .var "RegWrite", 0 0;
v0x7fffbcf89fc0_0 .net "func_code", 5 0, v0x7fffbcf8a710_0;  alias, 1 drivers
v0x7fffbcf8a0a0_0 .net "instruction_opcode", 5 0, v0x7fffbcf8a7d0_0;  alias, 1 drivers
E_0x7fffbcee9280 .event anyedge, v0x7fffbcf8a0a0_0, v0x7fffbcf89fc0_0;
S_0x7fffbcf8a320 .scope module, "irblock" "ir" 5 21, 7 1 0, S_0x7fffbcf89450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data";
    .port_info 1 /OUTPUT 6 "instruction_opcode";
    .port_info 2 /OUTPUT 32 "instruction_word";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "rt";
    .port_info 6 /OUTPUT 16 "alu_immediate";
    .port_info 7 /OUTPUT 6 "func_code";
v0x7fffbcf8a610_0 .var "alu_immediate", 15 0;
v0x7fffbcf8a710_0 .var "func_code", 5 0;
v0x7fffbcf8a7d0_0 .var "instruction_opcode", 5 0;
v0x7fffbcf8a870_0 .var "instruction_word", 31 0;
v0x7fffbcf8a910_0 .var "rd", 4 0;
v0x7fffbcf8aa40_0 .net "read_data", 31 0, L_0x7fffbcfa5320;  alias, 1 drivers
v0x7fffbcf8ab20_0 .var "rs", 4 0;
v0x7fffbcf8ac00_0 .var "rt", 4 0;
E_0x7fffbcee9560 .event anyedge, v0x7fffbcf8aa40_0, v0x7fffbcf8a870_0;
S_0x7fffbcf8ae30 .scope module, "pcblock" "pc" 5 32, 8 1 0, S_0x7fffbcf89450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "immediate";
    .port_info 1 /INPUT 32 "Rd";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "addr";
v0x7fffbcf8b060_0 .net "Rd", 31 0, v0x7fffbcf8e020_0;  alias, 1 drivers
L_0x7ff0ccac0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf8b160_0 .net/2u *"_ivl_0", 31 0, L_0x7ff0ccac0018;  1 drivers
v0x7fffbcf8b240_0 .net *"_ivl_2", 31 0, L_0x7fffbcfa3b70;  1 drivers
v0x7fffbcf8b300_0 .var "addr", 31 0;
v0x7fffbcf8b3e0_0 .net "addr_next", 31 0, L_0x7fffbcfa3c10;  1 drivers
v0x7fffbcf8b510_0 .net "clk", 0 0, v0x7fffbcf93040_0;  alias, 1 drivers
v0x7fffbcf8b5d0_0 .net "immediate", 0 0, v0x7fffbcef9aa0_0;  alias, 1 drivers
v0x7fffbcf8b670_0 .net "reset", 0 0, v0x7fffbcf93940_0;  alias, 1 drivers
E_0x7fffbcf0c800 .event posedge, v0x7fffbcf8b510_0;
L_0x7fffbcfa3b70 .arith/sum 32, v0x7fffbcf8b300_0, L_0x7ff0ccac0018;
L_0x7fffbcfa3c10 .functor MUXZ 32, L_0x7fffbcfa3b70, v0x7fffbcf8e020_0, v0x7fffbcef9aa0_0, C4<>;
S_0x7fffbcf8c9e0 .scope module, "datapathblock" "datapath" 4 51, 9 1 0, S_0x7fffbcf89170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "MemtoReg";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 5 "rs";
    .port_info 7 /INPUT 5 "rt";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 6 "func_code";
    .port_info 10 /INPUT 6 "ALUOp";
    .port_info 11 /INPUT 16 "alu_immediate";
    .port_info 12 /INPUT 32 "data_readdata";
    .port_info 13 /OUTPUT 32 "data_address";
    .port_info 14 /OUTPUT 32 "data_writedata";
    .port_info 15 /OUTPUT 32 "reg_read_data_0";
L_0x7fffbcf6de10 .functor BUFZ 5, v0x7fffbcf8ab20_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffbcf70060 .functor BUFZ 5, v0x7fffbcf8ac00_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffbcf5f720 .functor BUFZ 32, v0x7fffbcf8d1c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffbcf3f5d0 .functor BUFZ 32, v0x7fffbcf8e0e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbcf8eb90_0 .net "ALUOp", 5 0, v0x7fffbcf70180_0;  alias, 1 drivers
v0x7fffbcf8ec70_0 .net "ALUSrc", 0 0, v0x7fffbcf5f840_0;  alias, 1 drivers
v0x7fffbcf8ed30_0 .net "MemtoReg", 0 0, v0x7fffbcf89d80_0;  alias, 1 drivers
v0x7fffbcf8ee20_0 .net "RegDst", 0 0, v0x7fffbcf89e40_0;  alias, 1 drivers
v0x7fffbcf8ef10_0 .net "RegWrite", 0 0, v0x7fffbcf89f00_0;  alias, 1 drivers
v0x7fffbcf8f000_0 .net *"_ivl_10", 31 0, L_0x7fffbcfa4200;  1 drivers
L_0x7ff0ccac00a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf8f0a0_0 .net/2u *"_ivl_12", 15 0, L_0x7ff0ccac00a8;  1 drivers
v0x7fffbcf8f180_0 .net *"_ivl_14", 31 0, L_0x7fffbcfa42a0;  1 drivers
v0x7fffbcf8f260_0 .net *"_ivl_7", 0 0, L_0x7fffbcfa40d0;  1 drivers
L_0x7ff0ccac0060 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fffbcf8f3d0_0 .net/2u *"_ivl_8", 15 0, L_0x7ff0ccac0060;  1 drivers
v0x7fffbcf8f4b0_0 .net "alu_immediate", 15 0, v0x7fffbcf8a610_0;  alias, 1 drivers
v0x7fffbcf8f570_0 .net "alu_out", 31 0, v0x7fffbcf8d1c0_0;  1 drivers
v0x7fffbcf8f630_0 .net "clk", 0 0, v0x7fffbcf93040_0;  alias, 1 drivers
v0x7fffbcf8f6d0_0 .net "data_address", 31 0, L_0x7fffbcf5f720;  alias, 1 drivers
v0x7fffbcf8f790_0 .net "data_readdata", 31 0, L_0x7fffbcfa5b30;  alias, 1 drivers
v0x7fffbcf8f870_0 .net "data_writedata", 31 0, L_0x7fffbcf3f5d0;  alias, 1 drivers
v0x7fffbcf8f950_0 .net "func_code", 5 0, v0x7fffbcf8a710_0;  alias, 1 drivers
v0x7fffbcf8fb20_0 .net "op2", 31 0, L_0x7fffbcfa44b0;  1 drivers
v0x7fffbcf8fbe0_0 .net "rd", 4 0, v0x7fffbcf8a910_0;  alias, 1 drivers
v0x7fffbcf8fc80_0 .net "reg_read_addr_0", 4 0, L_0x7fffbcf6de10;  1 drivers
v0x7fffbcf8fd40_0 .net "reg_read_addr_1", 4 0, L_0x7fffbcf70060;  1 drivers
v0x7fffbcf8fde0_0 .net "reg_read_data_0", 31 0, v0x7fffbcf8e020_0;  alias, 1 drivers
v0x7fffbcf8ff10_0 .net "reg_read_data_1", 31 0, v0x7fffbcf8e0e0_0;  1 drivers
v0x7fffbcf8ffd0_0 .net "reg_write_addr", 4 0, L_0x7fffbcfa3ed0;  1 drivers
v0x7fffbcf90070_0 .net "reg_write_data", 31 0, L_0x7fffbcfa4710;  1 drivers
v0x7fffbcf90110_0 .net "reset", 0 0, v0x7fffbcf93940_0;  alias, 1 drivers
v0x7fffbcf901b0_0 .net "rs", 4 0, v0x7fffbcf8ab20_0;  alias, 1 drivers
v0x7fffbcf90250_0 .net "rt", 4 0, v0x7fffbcf8ac00_0;  alias, 1 drivers
v0x7fffbcf90360_0 .net "sign_extended", 31 0, L_0x7fffbcfa4370;  1 drivers
L_0x7fffbcfa3ed0 .functor MUXZ 5, v0x7fffbcf8ac00_0, v0x7fffbcf8a910_0, v0x7fffbcf89e40_0, C4<>;
L_0x7fffbcfa40d0 .part v0x7fffbcf8a610_0, 15, 1;
L_0x7fffbcfa4200 .concat [ 16 16 0 0], v0x7fffbcf8a610_0, L_0x7ff0ccac0060;
L_0x7fffbcfa42a0 .concat [ 16 16 0 0], v0x7fffbcf8a610_0, L_0x7ff0ccac00a8;
L_0x7fffbcfa4370 .functor MUXZ 32, L_0x7fffbcfa42a0, L_0x7fffbcfa4200, L_0x7fffbcfa40d0, C4<>;
L_0x7fffbcfa44b0 .functor MUXZ 32, L_0x7fffbcfa4370, v0x7fffbcf8e0e0_0, v0x7fffbcf5f840_0, C4<>;
L_0x7fffbcfa4710 .functor MUXZ 32, v0x7fffbcf8d1c0_0, L_0x7fffbcfa5b30, v0x7fffbcf89d80_0, C4<>;
S_0x7fffbcf8cd70 .scope module, "alu_0" "alu" 9 40, 10 3 0, S_0x7fffbcf8c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 6 "ALUOp";
    .port_info 3 /INPUT 6 "func_code";
    .port_info 4 /OUTPUT 32 "alu_out";
v0x7fffbcf6fe60_0 .net "ALUOp", 5 0, v0x7fffbcf70180_0;  alias, 1 drivers
v0x7fffbcf8d0e0_0 .var "alu_control", 11 0;
v0x7fffbcf8d1c0_0 .var "alu_out", 31 0;
v0x7fffbcf8d280_0 .net "func_code", 5 0, v0x7fffbcf8a710_0;  alias, 1 drivers
v0x7fffbcf8d340_0 .net "op1", 31 0, v0x7fffbcf8e020_0;  alias, 1 drivers
v0x7fffbcf8d4a0_0 .net "op2", 31 0, L_0x7fffbcfa44b0;  alias, 1 drivers
E_0x7fffbcf70940 .event anyedge, v0x7fffbcf70180_0, v0x7fffbcf89fc0_0, v0x7fffbcf8b060_0, v0x7fffbcf8d4a0_0;
S_0x7fffbcf8d620 .scope module, "regfile_0" "regfile" 9 25, 11 1 0, S_0x7fffbcf8c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 5 "read_addr_0";
    .port_info 6 /INPUT 5 "read_addr_1";
    .port_info 7 /OUTPUT 32 "read_data_0";
    .port_info 8 /OUTPUT 32 "read_data_1";
v0x7fffbcf8dd70_0 .net "clk", 0 0, v0x7fffbcf93040_0;  alias, 1 drivers
v0x7fffbcf8de80_0 .net "read_addr_0", 4 0, L_0x7fffbcf6de10;  alias, 1 drivers
v0x7fffbcf8df60_0 .net "read_addr_1", 4 0, L_0x7fffbcf70060;  alias, 1 drivers
v0x7fffbcf8e020_0 .var "read_data_0", 31 0;
v0x7fffbcf8e0e0_0 .var "read_data_1", 31 0;
v0x7fffbcf8e210 .array "regs", 0 31, 31 0;
v0x7fffbcf8e6d0_0 .net "reset", 0 0, v0x7fffbcf93940_0;  alias, 1 drivers
v0x7fffbcf8e7c0_0 .net "wen", 0 0, v0x7fffbcf89f00_0;  alias, 1 drivers
v0x7fffbcf8e8b0_0 .net "write_addr", 4 0, L_0x7fffbcfa3ed0;  alias, 1 drivers
v0x7fffbcf8e990_0 .net "write_data", 31 0, L_0x7fffbcfa4710;  alias, 1 drivers
v0x7fffbcf8e210_0 .array/port v0x7fffbcf8e210, 0;
v0x7fffbcf8e210_1 .array/port v0x7fffbcf8e210, 1;
v0x7fffbcf8e210_2 .array/port v0x7fffbcf8e210, 2;
E_0x7fffbcf6fb60/0 .event anyedge, v0x7fffbcf8de80_0, v0x7fffbcf8e210_0, v0x7fffbcf8e210_1, v0x7fffbcf8e210_2;
v0x7fffbcf8e210_3 .array/port v0x7fffbcf8e210, 3;
v0x7fffbcf8e210_4 .array/port v0x7fffbcf8e210, 4;
v0x7fffbcf8e210_5 .array/port v0x7fffbcf8e210, 5;
v0x7fffbcf8e210_6 .array/port v0x7fffbcf8e210, 6;
E_0x7fffbcf6fb60/1 .event anyedge, v0x7fffbcf8e210_3, v0x7fffbcf8e210_4, v0x7fffbcf8e210_5, v0x7fffbcf8e210_6;
v0x7fffbcf8e210_7 .array/port v0x7fffbcf8e210, 7;
v0x7fffbcf8e210_8 .array/port v0x7fffbcf8e210, 8;
v0x7fffbcf8e210_9 .array/port v0x7fffbcf8e210, 9;
v0x7fffbcf8e210_10 .array/port v0x7fffbcf8e210, 10;
E_0x7fffbcf6fb60/2 .event anyedge, v0x7fffbcf8e210_7, v0x7fffbcf8e210_8, v0x7fffbcf8e210_9, v0x7fffbcf8e210_10;
v0x7fffbcf8e210_11 .array/port v0x7fffbcf8e210, 11;
v0x7fffbcf8e210_12 .array/port v0x7fffbcf8e210, 12;
v0x7fffbcf8e210_13 .array/port v0x7fffbcf8e210, 13;
v0x7fffbcf8e210_14 .array/port v0x7fffbcf8e210, 14;
E_0x7fffbcf6fb60/3 .event anyedge, v0x7fffbcf8e210_11, v0x7fffbcf8e210_12, v0x7fffbcf8e210_13, v0x7fffbcf8e210_14;
v0x7fffbcf8e210_15 .array/port v0x7fffbcf8e210, 15;
v0x7fffbcf8e210_16 .array/port v0x7fffbcf8e210, 16;
v0x7fffbcf8e210_17 .array/port v0x7fffbcf8e210, 17;
v0x7fffbcf8e210_18 .array/port v0x7fffbcf8e210, 18;
E_0x7fffbcf6fb60/4 .event anyedge, v0x7fffbcf8e210_15, v0x7fffbcf8e210_16, v0x7fffbcf8e210_17, v0x7fffbcf8e210_18;
v0x7fffbcf8e210_19 .array/port v0x7fffbcf8e210, 19;
v0x7fffbcf8e210_20 .array/port v0x7fffbcf8e210, 20;
v0x7fffbcf8e210_21 .array/port v0x7fffbcf8e210, 21;
v0x7fffbcf8e210_22 .array/port v0x7fffbcf8e210, 22;
E_0x7fffbcf6fb60/5 .event anyedge, v0x7fffbcf8e210_19, v0x7fffbcf8e210_20, v0x7fffbcf8e210_21, v0x7fffbcf8e210_22;
v0x7fffbcf8e210_23 .array/port v0x7fffbcf8e210, 23;
v0x7fffbcf8e210_24 .array/port v0x7fffbcf8e210, 24;
v0x7fffbcf8e210_25 .array/port v0x7fffbcf8e210, 25;
v0x7fffbcf8e210_26 .array/port v0x7fffbcf8e210, 26;
E_0x7fffbcf6fb60/6 .event anyedge, v0x7fffbcf8e210_23, v0x7fffbcf8e210_24, v0x7fffbcf8e210_25, v0x7fffbcf8e210_26;
v0x7fffbcf8e210_27 .array/port v0x7fffbcf8e210, 27;
v0x7fffbcf8e210_28 .array/port v0x7fffbcf8e210, 28;
v0x7fffbcf8e210_29 .array/port v0x7fffbcf8e210, 29;
v0x7fffbcf8e210_30 .array/port v0x7fffbcf8e210, 30;
E_0x7fffbcf6fb60/7 .event anyedge, v0x7fffbcf8e210_27, v0x7fffbcf8e210_28, v0x7fffbcf8e210_29, v0x7fffbcf8e210_30;
v0x7fffbcf8e210_31 .array/port v0x7fffbcf8e210, 31;
E_0x7fffbcf6fb60/8 .event anyedge, v0x7fffbcf8e210_31, v0x7fffbcf8df60_0;
E_0x7fffbcf6fb60 .event/or E_0x7fffbcf6fb60/0, E_0x7fffbcf6fb60/1, E_0x7fffbcf6fb60/2, E_0x7fffbcf6fb60/3, E_0x7fffbcf6fb60/4, E_0x7fffbcf6fb60/5, E_0x7fffbcf6fb60/6, E_0x7fffbcf6fb60/7, E_0x7fffbcf6fb60/8;
S_0x7fffbcf8da70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 13, 11 13 0, S_0x7fffbcf8d620;
 .timescale 0 0;
v0x7fffbcf8dc70_0 .var/i "i", 31 0;
    .scope S_0x7fffbcf8a320;
T_0 ;
    %wait E_0x7fffbcee9560;
    %load/vec4 v0x7fffbcf8aa40_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fffbcf8a7d0_0, 0, 6;
    %load/vec4 v0x7fffbcf8aa40_0;
    %store/vec4 v0x7fffbcf8a870_0, 0, 32;
    %load/vec4 v0x7fffbcf8a870_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fffbcf8ab20_0, 0, 5;
    %load/vec4 v0x7fffbcf8a870_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fffbcf8ac00_0, 0, 5;
    %load/vec4 v0x7fffbcf8a870_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7fffbcf8a610_0, 0, 16;
    %load/vec4 v0x7fffbcf8a870_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fffbcf8a710_0, 0, 6;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffbcf8ae30;
T_1 ;
    %wait E_0x7fffbcf0c800;
    %load/vec4 v0x7fffbcf8b670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fffbcf8b300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffbcf8b3e0_0;
    %assign/vec4 v0x7fffbcf8b300_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffbcf897f0;
T_2 ;
Ewait_0 .event/or E_0x7fffbcee9280, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fffbcf8a0a0_0;
    %store/vec4 v0x7fffbcf70180_0, 0, 6;
    %load/vec4 v0x7fffbcf8a0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf89e40_0, 0, 1;
    %load/vec4 v0x7fffbcf89fc0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %pad/s 1;
    %store/vec4 v0x7fffbcef9aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf5f840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf89f00_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffbcf8a0a0_0;
    %cmpi/e 2, 1, 6;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcef9aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf5f840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89f00_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf89e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcef9aa0_0, 0, 1;
    %load/vec4 v0x7fffbcf8a0a0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf5f840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf89f00_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fffbcf8a0a0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf89bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf89d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf5f840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf89f00_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf5f840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf89f00_0, 0, 1;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffbcf8d620;
T_3 ;
    %wait E_0x7fffbcf0c800;
    %load/vec4 v0x7fffbcf8e6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %fork t_1, S_0x7fffbcf8da70;
    %jmp t_0;
    .scope S_0x7fffbcf8da70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbcf8dc70_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fffbcf8dc70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbcf8dc70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbcf8e210, 0, 4;
    %load/vec4 v0x7fffbcf8dc70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbcf8dc70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x7fffbcf8d620;
t_0 %join;
T_3.0 ;
    %load/vec4 v0x7fffbcf8e7c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fffbcf8e8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x7fffbcf8e990_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %load/vec4 v0x7fffbcf8e8b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffbcf8e210, 4, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffbcf8d620;
T_4 ;
Ewait_1 .event/or E_0x7fffbcf6fb60, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fffbcf8de80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x7fffbcf8de80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffbcf8e210, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7fffbcf8e020_0, 0, 32;
    %load/vec4 v0x7fffbcf8df60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x7fffbcf8df60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffbcf8e210, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x7fffbcf8e0e0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffbcf8cd70;
T_5 ;
Ewait_2 .event/or E_0x7fffbcf70940, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fffbcf6fe60_0;
    %load/vec4 v0x7fffbcf8d280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffbcf8d0e0_0, 0, 12;
    %load/vec4 v0x7fffbcf8d0e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %pushi/vec4 4095, 4095, 32;
    %store/vec4 v0x7fffbcf8d1c0_0, 0, 32;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7fffbcf8d340_0;
    %load/vec4 v0x7fffbcf8d4a0_0;
    %add;
    %store/vec4 v0x7fffbcf8d1c0_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffbcf11bd0;
T_6 ;
    %vpi_call/w 3 42 "$dumpfile", "mips_cpu_harvard_tb.vcd" {0 0 0};
    %vpi_call/w 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffbcf11bd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf93040_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x7fffbcf93040_0;
    %nor/r;
    %store/vec4 v0x7fffbcf93040_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$fatal", 32'sb00000000000000000000000000000010, "Simulation ended in 100 clock cycles" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffbcf11bd0;
T_7 ;
    %fork t_3, S_0x7fffbcf6b600;
    %jmp t_2;
    .scope S_0x7fffbcf6b600;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbcf6f9a0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffbcf6f9a0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffbcf6f9a0_0;
    %store/vec4a v0x7fffbcf939e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffbcf6f9a0_0;
    %store/vec4a v0x7fffbcf936e0, 4, 0;
    %load/vec4 v0x7fffbcf6f9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbcf6f9a0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x7fffbcf11bd0;
t_2 %join;
    %vpi_call/w 3 66 "$display", "ROM : INIT : Loading RAM contents from %s", P_0x7fffbcf34540 {0 0 0};
    %vpi_call/w 3 67 "$readmemb", P_0x7fffbcf34540, v0x7fffbcf939e0 {0 0 0};
    %vpi_call/w 3 71 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fffbcf34500 {0 0 0};
    %vpi_call/w 3 72 "$readmemh", P_0x7fffbcf34500, v0x7fffbcf936e0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffbcf11bd0;
T_8 ;
    %wait E_0x7fffbcf0c800;
    %load/vec4 v0x7fffbcf933b0_0;
    %load/vec4 v0x7fffbcf93180_0;
    %parti/s 24, 8, 5;
    %pushi/vec4 0, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffbcf93450_0;
    %load/vec4 v0x7fffbcf93180_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbcf936e0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffbcf11bd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf93940_0, 0, 1;
    %vpi_call/w 3 94 "$monitor", "[ROM] PC: %h, WordADDR: %h, Instruction: %h", v0x7fffbcf93560_0, v0x7fffbcf93a80_0, v0x7fffbcf93620_0 {0 0 0};
    %wait E_0x7fffbcf21840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbcf93940_0, 0, 1;
    %wait E_0x7fffbcf21840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbcf93940_0, 0, 1;
    %wait E_0x7fffbcf21840;
    %delay 20, 0;
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard_tb.v";
    "mips_cpu_harvard.v";
    "controlpath.v";
    "control.v";
    "ir.v";
    "pc.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
