# (C) 2001-2013 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License Subscription 
# Agreement, Altera MegaCore Function License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


# TCL File Generated by Component Editor 12.0sp1
# Thu Apr 26 13:50:08 MYT 2012
# DO NOT MODIFY


# 
# configure_reconfig "configure_reconfig" v100.99.98.97
# null 2012.04.26.13:50:08
# 
# 

# 
# request TCL package from ACDS 12.0
# 
package require -exact qsys 12.0


# 
# module configure_reconfig
# 
set_module_property NAME configure_reconfig
set_module_property VERSION 100.99.98.97
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Interface Protocols/Ethernet"
set_module_property DISPLAY_NAME configure_reconfig
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL configure_reconfig
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file configure_reconfig.v VERILOG PATH configure_reconfig.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL configure_reconfig
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file configure_reconfig.v VERILOG PATH configure_reconfig.v

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL configure_reconfig
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file configure_reconfig.v VERILOG PATH configure_reconfig.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true

add_interface_port clock_sink mm_clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true

add_interface_port reset_sink mm_reset reset Input 1


# 
# connection point seq_start_rc
# 
add_interface seq_start_rc conduit end
set_interface_property seq_start_rc associatedClock clock_sink
set_interface_property seq_start_rc associatedReset reset_sink
set_interface_property seq_start_rc ENABLED true

add_interface_port seq_start_rc seq_start_rc export Output 1

# 
# connection point speed_sel
# 
add_interface speed_sel conduit end
set_interface_property speed_sel ENABLED true

add_interface_port speed_sel speed_sel export Output 1


# 
# connection point seq_pcs_mode
# 
add_interface seq_pcs_mode conduit start
set_interface_property seq_pcs_mode associatedClock clock_sink
set_interface_property seq_pcs_mode associatedReset reset_sink
set_interface_property seq_pcs_mode ENABLED true

add_interface_port seq_pcs_mode seq_pcs_mode export Output 6


# 
# connection point hdsk_rc_busy
# 
add_interface hdsk_rc_busy conduit end
set_interface_property hdsk_rc_busy associatedClock clock_sink
set_interface_property hdsk_rc_busy associatedReset reset_sink
set_interface_property hdsk_rc_busy ENABLED true

add_interface_port hdsk_rc_busy hdsk_rc_busy export Input 1


# 
# connection point avalon_slave
# 
add_interface avalon_slave avalon end
set_interface_property avalon_slave addressUnits WORDS
set_interface_property avalon_slave associatedClock clock_sink
set_interface_property avalon_slave associatedReset reset_sink
set_interface_property avalon_slave bitsPerSymbol 8
set_interface_property avalon_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_slave burstcountUnits WORDS
set_interface_property avalon_slave explicitAddressSpan 0
set_interface_property avalon_slave holdTime 0
set_interface_property avalon_slave linewrapBursts false
set_interface_property avalon_slave maximumPendingReadTransactions 0
set_interface_property avalon_slave readLatency 1
set_interface_property avalon_slave readWaitTime 0
set_interface_property avalon_slave setupTime 0
set_interface_property avalon_slave timingUnits Cycles
set_interface_property avalon_slave writeWaitTime 0
set_interface_property avalon_slave ENABLED true

add_interface_port avalon_slave address address Input 1
add_interface_port avalon_slave write write Input 1
add_interface_port avalon_slave read read Input 1
add_interface_port avalon_slave readdata readdata Output 32
add_interface_port avalon_slave writedata writedata Input 32
add_interface_port avalon_slave waitrequest waitrequest Output 1

