# Chapter 9.3: Built-In Self-Test (BIST)

## ğŸ“‹ Chapter Overview

**Built-In Self-Test (BIST)** embeds test pattern generation and response analysis on-chip, reducing dependence on external test equipment. This chapter covers LFSR-based pattern generation, response compaction, and memory BIST.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Design Linear Feedback Shift Registers (LFSR)
- Understand logic BIST architecture
- Apply Multiple Input Signature Register (MISR) for compaction
- Design memory BIST for RAM testing

---

## 9.3.1 BIST Fundamentals

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    BIST CONCEPT                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   External test (traditional):                                      â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚
â”‚   â”‚   ATE       â”‚   Patterns             â”‚    Chip     â”‚            â”‚
â”‚   â”‚ (Expensive) â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  (DUT)      â”‚            â”‚
â”‚   â”‚   Tester    â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤             â”‚            â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   Responses            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚
â”‚                                                                      â”‚
â”‚   Cost: $1M-$10M tester, slow data transfer                        â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   BIST (self-test):                                                 â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚   â”‚                        Chip                             â”‚       â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚       â”‚
â”‚   â”‚  â”‚  Pattern   â”œâ”€â”€â”€â–ºâ”‚   CUT    â”œâ”€â”€â”€â–ºâ”‚  Response  â”‚      â”‚       â”‚
â”‚   â”‚  â”‚ Generator  â”‚    â”‚ (Circuit â”‚    â”‚  Analyzer  â”‚      â”‚       â”‚
â”‚   â”‚  â”‚  (LFSR)    â”‚    â”‚  Under   â”‚    â”‚  (MISR)    â”‚      â”‚       â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚  Test)   â”‚    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜      â”‚       â”‚
â”‚   â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚            â”‚       â”‚
â”‚   â”‚                                     Pass/Fail          â”‚       â”‚
â”‚   â”‚                        BIST Controller â—„â”€â”€â”˜            â”‚       â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                                                                      â”‚
â”‚   Cost: Small area overhead, fast testing                          â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   BIST advantages:                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ â€¢ Reduced test cost (simpler tester)                        â”‚  â”‚
â”‚   â”‚ â€¢ At-speed testing (on-chip clock)                          â”‚  â”‚
â”‚   â”‚ â€¢ Field testing capability                                   â”‚  â”‚
â”‚   â”‚ â€¢ Parallel testing of multiple modules                      â”‚  â”‚
â”‚   â”‚ â€¢ No test data storage on tester                            â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   BIST disadvantages:                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ â€¢ Area overhead (5-20% for logic BIST)                      â”‚  â”‚
â”‚   â”‚ â€¢ Pseudo-random patterns may miss some faults               â”‚  â”‚
â”‚   â”‚ â€¢ Signature aliasing (faulty response = good signature)    â”‚  â”‚
â”‚   â”‚ â€¢ Design complexity                                         â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.3.2 Linear Feedback Shift Register (LFSR)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LFSR STRUCTURE                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   4-bit LFSR with polynomial $x^4 + x + 1$ (primitive):            â”‚
â”‚                                                                      â”‚
â”‚                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚                  â”‚                                   â”‚              â”‚
â”‚                  â–¼                                   â”‚              â”‚
â”‚              â”Œâ”€â”€â”€XORâ”€â”€â”€â”                             â”‚              â”‚
â”‚              â”‚         â”‚                             â”‚              â”‚
â”‚   â”Œâ”€â”€â”€â”    â”Œâ”€â”€â”€â”    â”Œâ”€â”€â”€â”    â”Œâ”€â”€â”€â”                  â”‚              â”‚
â”‚   â”‚ Q3â”‚â—„â”€â”€â”€â”‚ Q2â”‚â—„â”€â”€â”€â”‚ Q1â”‚â—„â”€â”€â”€â”‚ Q0â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚   â””â”€â”¬â”€â”˜    â””â”€â”€â”€â”˜    â””â”€â”€â”€â”˜    â””â”€â”¬â”€â”˜                                  â”‚
â”‚     â”‚                          â”‚                                    â”‚
â”‚     â–¼                          â”‚                                    â”‚
â”‚   Output                       â”‚                                    â”‚
â”‚   (pseudo-random)              â”‚                                    â”‚
â”‚                          Feedback from                              â”‚
â”‚                          tap positions                              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Sequence for 4-bit LFSR (seed = 0001):                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Clock â”‚ Q3 Q2 Q1 Q0 â”‚ Binary â”‚ Decimal                      â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚   0   â”‚  0  0  0  1 â”‚ 0001   â”‚    1                         â”‚  â”‚
â”‚   â”‚   1   â”‚  1  0  0  0 â”‚ 1000   â”‚    8                         â”‚  â”‚
â”‚   â”‚   2   â”‚  0  1  0  0 â”‚ 0100   â”‚    4                         â”‚  â”‚
â”‚   â”‚   3   â”‚  0  0  1  0 â”‚ 0010   â”‚    2                         â”‚  â”‚
â”‚   â”‚   4   â”‚  1  0  0  1 â”‚ 1001   â”‚    9                         â”‚  â”‚
â”‚   â”‚   5   â”‚  1  1  0  0 â”‚ 1100   â”‚   12                         â”‚  â”‚
â”‚   â”‚   6   â”‚  0  1  1  0 â”‚ 0110   â”‚    6                         â”‚  â”‚
â”‚   â”‚   7   â”‚  1  0  1  1 â”‚ 1011   â”‚   11                         â”‚  â”‚
â”‚   â”‚  ...  â”‚  ...        â”‚  ...   â”‚  ...                         â”‚  â”‚
â”‚   â”‚  15   â”‚  0  0  0  1 â”‚ 0001   â”‚    1  â† Repeats!             â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Period = $2^n - 1$ = 15 states (excludes all-zeros)              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Common primitive polynomials:                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ n    â”‚ Polynomial              â”‚ Period                     â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ 4    â”‚ $x^4 + x + 1$          â”‚ 15                         â”‚  â”‚
â”‚   â”‚ 8    â”‚ $x^8 + x^4 + x^3 + x^2 + 1$ â”‚ 255                    â”‚  â”‚
â”‚   â”‚ 16   â”‚ $x^{16} + x^{12} + x^3 + x + 1$ â”‚ 65535              â”‚  â”‚
â”‚   â”‚ 32   â”‚ $x^{32} + x^{22} + x^2 + x + 1$ â”‚ ~4 billion        â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Property: Covers all non-zero n-bit patterns exactly once!       â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.3.3 Multiple Input Signature Register (MISR)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RESPONSE COMPACTION                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Problem: Comparing millions of responses is impractical          â”‚
â”‚   Solution: Compress responses to "signature"                       â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   MISR Structure (4-bit with 4 inputs):                            â”‚
â”‚                                                                      â”‚
â”‚   Response inputs: R0    R1    R2    R3                            â”‚
â”‚                     â”‚     â”‚     â”‚     â”‚                             â”‚
â”‚                     â–¼     â–¼     â–¼     â–¼                             â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€XORâ”€â”€â”€XORâ”€â”€â”€XORâ”€â”€â”€XORâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚
â”‚              â”‚      â”‚     â”‚     â”‚     â”‚           â”‚                â”‚
â”‚              â”‚      â–¼     â–¼     â–¼     â–¼           â”‚                â”‚
â”‚              â”‚   â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â”         â”‚                â”‚
â”‚              â”‚   â”‚ S3â”‚â—„â”‚ S2â”‚â—„â”‚ S1â”‚â—„â”‚ S0â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚
â”‚              â”‚   â””â”€â”¬â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â””â”€â”¬â”€â”˜                           â”‚
â”‚              â”‚     â”‚                  â”‚                             â”‚
â”‚              â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€XORâ”€â”€â”€â”€â”€â”€â”€â”˜                             â”‚
â”‚                    â”‚                                                â”‚
â”‚                    â–¼                                                â”‚
â”‚              Final Signature (S3 S2 S1 S0)                         â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Operation:                                                        â”‚
â”‚   1. Initialize MISR to seed (e.g., 0000)                         â”‚
â”‚   2. Apply each test vector                                        â”‚
â”‚   3. XOR circuit responses into MISR and shift                    â”‚
â”‚   4. After all vectors, compare final signature to golden         â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Aliasing probability:                                             â”‚
â”‚                                                                      â”‚
â”‚   Aliasing = Faulty chip produces same signature as good chip      â”‚
â”‚                                                                      â”‚
â”‚   $P_{alias} = \frac{1}{2^n}$                                      â”‚
â”‚                                                                      â”‚
â”‚   For 32-bit MISR: P_alias = 1/(2^32) â‰ˆ 0.00000002%              â”‚
â”‚   Extremely unlikely to miss fault!                                â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Example signature evolution:                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Good chip:      0000 â†’ 0101 â†’ 1110 â†’ 0011 â†’ [Signature A]   â”‚  â”‚
â”‚   â”‚ Faulty chip:    0000 â†’ 0100 â†’ 1111 â†’ 0010 â†’ [Signature B]   â”‚  â”‚
â”‚   â”‚                           â†‘ fault affects response             â”‚  â”‚
â”‚   â”‚                                                              â”‚  â”‚
â”‚   â”‚ Compare: Signature A â‰  Signature B â†’ FAIL detected!        â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.3.4 Logic BIST Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LOGIC BIST (LBIST)                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Complete LBIST architecture:                                      â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                      BIST Controller                         â”‚   â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”‚
â”‚   â”‚  â”‚ Start    â”‚  â”‚ Pattern  â”‚  â”‚ Signatureâ”‚  â”‚ Pass/    â”‚   â”‚   â”‚
â”‚   â”‚  â”‚ Control  â”‚  â”‚ Counter  â”‚  â”‚ Compare  â”‚  â”‚ Fail     â”‚   â”‚   â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚          â”‚                                          â–²               â”‚
â”‚          â–¼                                          â”‚               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚   â”‚    LFSR     â”‚     Pseudo-random         â”‚    MISR     â”‚         â”‚
â”‚   â”‚  (Pattern   â”œâ”€â”€â”€â”€â–º patterns â”€â”€â”€â”€â–º       â”‚ (Signature  â”‚         â”‚
â”‚   â”‚ Generator)  â”‚                   â”‚       â”‚  Analyzer)  â”‚         â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                                     â”‚              â–²                â”‚
â”‚                                     â–¼              â”‚                â”‚
â”‚                           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚                â”‚
â”‚                           â”‚                 â”‚     â”‚                â”‚
â”‚                           â”‚    Circuit      â”œâ”€â”€â”€â”€â”€â”˜                â”‚
â”‚                           â”‚  Under Test     â”‚  Responses           â”‚
â”‚                           â”‚    (CUT)        â”‚                      â”‚
â”‚                           â”‚                 â”‚                      â”‚
â”‚                           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Test flow:                                                        â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                         â”‚
â”‚   1. BIST Start signal asserted                                    â”‚
â”‚   2. LFSR generates pseudo-random patterns                         â”‚
â”‚   3. Patterns applied to CUT through scan chains                   â”‚
â”‚   4. Responses captured in MISR                                    â”‚
â”‚   5. After N patterns, compare signature to golden                 â”‚
â”‚   6. Output Pass/Fail status                                       â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Typical parameters:                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Parameter              â”‚ Typical Value                       â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Pattern count          â”‚ 2^16 to 2^20 (64K to 1M)           â”‚  â”‚
â”‚   â”‚ LFSR size              â”‚ 16-32 bits                          â”‚  â”‚
â”‚   â”‚ MISR size              â”‚ 16-32 bits                          â”‚  â”‚
â”‚   â”‚ Fault coverage         â”‚ 95-99%                              â”‚  â”‚
â”‚   â”‚ Area overhead          â”‚ 5-15%                               â”‚  â”‚
â”‚   â”‚ Test time              â”‚ ms to seconds                       â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.3.5 Memory BIST (MBIST)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MEMORY BIST                                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Memories require special test algorithms (not random patterns):  â”‚
â”‚                                                                      â”‚
â”‚   MBIST Architecture:                                               â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                     MBIST Controller                         â”‚   â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”‚
â”‚   â”‚  â”‚ Address  â”‚  â”‚ Data     â”‚  â”‚ Command  â”‚  â”‚ Comparatorâ”‚   â”‚   â”‚
â”‚   â”‚  â”‚ Generatorâ”‚  â”‚ Generatorâ”‚  â”‚   FSM    â”‚  â”‚ (Expected â”‚   â”‚   â”‚
â”‚   â”‚  â”‚          â”‚  â”‚          â”‚  â”‚          â”‚  â”‚ vs Actual)â”‚   â”‚   â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜   â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚           â”‚             â”‚             â”‚              â”‚               â”‚
â”‚           â”‚   Address   â”‚    Data     â”‚   R/W        â”‚  Pass/Fail   â”‚
â”‚           â–¼             â–¼             â–¼              â–²               â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚      â”‚                                                â”‚             â”‚
â”‚      â”‚                 RAM Array                      â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚      â”‚               (Under Test)                     â”‚   Data out  â”‚
â”‚      â”‚                                                â”‚             â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Common memory fault types:                                        â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚
â”‚   â€¢ Stuck-at faults (cell stuck at 0 or 1)                        â”‚
â”‚   â€¢ Transition faults (cell cannot change 0â†’1 or 1â†’0)             â”‚
â”‚   â€¢ Coupling faults (writing cell A affects cell B)               â”‚
â”‚   â€¢ Address decoder faults (wrong cell accessed)                   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   March Test Algorithm (March C-):                                 â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                    â”‚
â”‚                                                                      â”‚
â”‚   Notation: â†‘ = ascending address, â†“ = descending                  â”‚
â”‚            w0 = write 0, w1 = write 1                              â”‚
â”‚            r0 = read 0, r1 = read 1                                â”‚
â”‚                                                                      â”‚
â”‚   March C- sequence:                                                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Step â”‚ Operation      â”‚ Detects                              â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚  M0  â”‚ â†•(w0)         â”‚ Initialize all to 0                   â”‚  â”‚
â”‚   â”‚  M1  â”‚ â†‘(r0,w1)      â”‚ Stuck-at-0, transition 0â†’1           â”‚  â”‚
â”‚   â”‚  M2  â”‚ â†‘(r1,w0)      â”‚ Stuck-at-1, transition 1â†’0           â”‚  â”‚
â”‚   â”‚  M3  â”‚ â†“(r0,w1)      â”‚ Coupling faults (â†“ direction)        â”‚  â”‚
â”‚   â”‚  M4  â”‚ â†“(r1,w0)      â”‚ Coupling faults (â†“ direction)        â”‚  â”‚
â”‚   â”‚  M5  â”‚ â†•(r0)         â”‚ Final verify all zeros                â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Complexity: O(10N) where N = memory size                         â”‚
â”‚   For 1MB RAM: ~10 million operations                              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Address sequence for March test:                                  â”‚
â”‚                                                                      â”‚
â”‚   â†‘ Ascending:  0 â†’ 1 â†’ 2 â†’ 3 â†’ ... â†’ N-1                         â”‚
â”‚   â†“ Descending: N-1 â†’ N-2 â†’ ... â†’ 1 â†’ 0                           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.3.6 BIST for Random Pattern Resistance

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    HANDLING HARD-TO-TEST FAULTS                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Problem: Some faults need specific patterns to detect            â”‚
â”‚   (Random patterns alone may not achieve 100% coverage)            â”‚
â”‚                                                                      â”‚
â”‚   Example hard-to-test fault:                                       â”‚
â”‚                                                                      â”‚
â”‚   A â”€â”€â”¬â”€â”€â–ºâ”‚ANDâ”œâ”€â”¬â”€â”€â–ºâ”‚ANDâ”œâ”€â”¬â”€â”€â–ºâ”‚ANDâ”œâ”€â”€â–ºâ”‚ANDâ”œâ”€â”€â–º Out                 â”‚
â”‚        â”‚       â”‚        â”‚        â”‚        â”‚                         â”‚
â”‚   B â”€â”€â”€â”˜       â”‚   C â”€â”€â”€â”˜        â”‚   D â”€â”€â”€â”˜                         â”‚
â”‚                â”‚                 â”‚                                   â”‚
â”‚   Stuck-at-0â”€â”€â”€â”˜                 â”‚                                   â”‚
â”‚                                                                      â”‚
â”‚   To detect: Need A=1, B=1, C=1, D=1 (output should be 1)          â”‚
â”‚   Probability: P = (1/2)^4 = 1/16 = 6.25%                          â”‚
â”‚                                                                      â”‚
â”‚   For deep AND tree (20 inputs):                                   â”‚
â”‚   P = (1/2)^20 = 0.0001%  â† Need ~1 million patterns!             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Solutions:                                                        â”‚
â”‚                                                                      â”‚
â”‚   1. WEIGHTED RANDOM PATTERNS                                      â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚
â”‚   Bias LFSR outputs to favor 1s or 0s where needed                â”‚
â”‚                                                                      â”‚
â”‚   LFSR â”€â”€â–ºâ”‚ANDâ”œâ”€â”€â–º Output (biased toward 0)                        â”‚
â”‚           â”‚                                                         â”‚
â”‚   Bias â”€â”€â”€â”˜                                                         â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2. TEST POINTS                                                   â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                     â”‚
â”‚   Add control points to break long dependency chains               â”‚
â”‚                                                                      â”‚
â”‚   A â”€â”€â”¬â”€â”€â–ºâ”‚ANDâ”œâ”€â”¬â”€â”€â–ºâ”‚ORâ”œâ”€â”€â–ºâ”‚ANDâ”œâ”€â”€â–º Out                            â”‚
â”‚        â”‚       â”‚    â”‚       â”‚                                       â”‚
â”‚   B â”€â”€â”€â”˜       â”‚    â”‚       â”‚                                       â”‚
â”‚           TP â”€â”€â”˜    â”‚       â”‚   â† Test point forces 1             â”‚
â”‚                     â”‚       â”‚                                       â”‚
â”‚                     C â”€â”€â”€â”€â”€â”€â”˜                                       â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   3. DETERMINISTIC PATTERN INSERTION                               â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                â”‚
â”‚   Supplement random patterns with specific ATPG patterns           â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Phase 1: Random patterns (10K)  â†’ ~95% coverage              â”‚  â”‚
â”‚   â”‚ Phase 2: Deterministic (100)    â†’ +4% coverage               â”‚  â”‚
â”‚   â”‚ Total: ~99% fault coverage                                   â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Component | Function | Typical Size |
|-----------|----------|--------------|
| LFSR | Pattern generation | 16-32 bits |
| MISR | Response compaction | 16-32 bits |
| LBIST controller | Test sequencing | ~1K gates |
| MBIST controller | Memory test FSM | ~5K gates |
| March test | Memory algorithm | O(10N) operations |

---

## â“ Quick Revision Questions

1. **What is the period of a 16-bit LFSR with a primitive polynomial?**

2. **How does MISR compress millions of responses into a single signature?**

3. **What is aliasing in MISR and what is its probability for 32-bit MISR?**

4. **Explain the March C- algorithm. What faults does each step detect?**

5. **Why do some faults require millions of random patterns to detect?**

6. **What are three methods to improve random pattern testability?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Scan Design](02-scan-design.md) | [Unit 9 Home](README.md) | [Fault Models â†’](04-fault-models.md) |
