
dsp12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce00  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00014d88  0800cfa0  0800cfa0  0000dfa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08021d28  08021d28  000231ec  2**0
                  CONTENTS
  4 .ARM          00000008  08021d28  08021d28  00022d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08021d30  08021d30  000231ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08021d30  08021d30  00022d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08021d34  08021d34  00022d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08021d38  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005540  200001ec  08021f24  000231ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000572c  08021f24  0002372c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000231ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000136a2  00000000  00000000  0002321c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d86  00000000  00000000  000368be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001178  00000000  00000000  00039648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d54  00000000  00000000  0003a7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dbe8  00000000  00000000  0003b514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018444  00000000  00000000  000590fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f7b7  00000000  00000000  00071540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00110cf7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005900  00000000  00000000  00110d3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0011663c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cf88 	.word	0x0800cf88

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800cf88 	.word	0x0800cf88

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eae:	f004 f807 	bl	8004ec0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb2:	f000 f877 	bl	8000fa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb6:	f000 fa21 	bl	80012fc <MX_GPIO_Init>
  MX_DMA_Init();
 8000eba:	f000 f9e9 	bl	8001290 <MX_DMA_Init>
  MX_ADC1_Init();
 8000ebe:	f000 f8d1 	bl	8001064 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000ec2:	f000 f96f 	bl	80011a4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000ec6:	f000 f91f 	bl	8001108 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);  // Wait for OLED power-up
 8000eca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ece:	f004 f869 	bl	8004fa4 <HAL_Delay>

  HAL_StatusTypeDef result;
  uint8_t address = 0x3C << 1;  // Default SSD1306 I2C address
 8000ed2:	2378      	movs	r3, #120	@ 0x78
 8000ed4:	71fb      	strb	r3, [r7, #7]

  // Check if OLED is detected
  result = HAL_I2C_IsDeviceReady(&hi2c1, address, 3, HAL_MAX_DELAY);
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	b299      	uxth	r1, r3
 8000eda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ede:	2203      	movs	r2, #3
 8000ee0:	4826      	ldr	r0, [pc, #152]	@ (8000f7c <main+0xd4>)
 8000ee2:	f005 fd3f 	bl	8006964 <HAL_I2C_IsDeviceReady>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	71bb      	strb	r3, [r7, #6]
  if (result != HAL_OK) {
 8000eea:	79bb      	ldrb	r3, [r7, #6]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d013      	beq.n	8000f18 <main+0x70>
      ssd1306_Init();
 8000ef0:	f000 fd30 	bl	8001954 <ssd1306_Init>
      ssd1306_Fill(Black);
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f000 fd97 	bl	8001a28 <ssd1306_Fill>
      ssd1306_SetCursor(10, 10);
 8000efa:	210a      	movs	r1, #10
 8000efc:	200a      	movs	r0, #10
 8000efe:	f000 fedf 	bl	8001cc0 <ssd1306_SetCursor>
      ssd1306_WriteString("I2C FAIL", Font_7x10, White);
 8000f02:	4b1f      	ldr	r3, [pc, #124]	@ (8000f80 <main+0xd8>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	9200      	str	r2, [sp, #0]
 8000f08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f0a:	481e      	ldr	r0, [pc, #120]	@ (8000f84 <main+0xdc>)
 8000f0c:	f000 feb2 	bl	8001c74 <ssd1306_WriteString>
      ssd1306_UpdateScreen();
 8000f10:	f000 fda2 	bl	8001a58 <ssd1306_UpdateScreen>
      while (1);
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <main+0x6c>
  }

  // ✅ OLED is detected, continue initialization
  ssd1306_Init();
 8000f18:	f000 fd1c 	bl	8001954 <ssd1306_Init>
  ssd1306_Fill(Black);
 8000f1c:	2000      	movs	r0, #0
 8000f1e:	f000 fd83 	bl	8001a28 <ssd1306_Fill>
  ssd1306_SetCursor(10, 10);
 8000f22:	210a      	movs	r1, #10
 8000f24:	200a      	movs	r0, #10
 8000f26:	f000 fecb 	bl	8001cc0 <ssd1306_SetCursor>
  ssd1306_WriteString("VA3WAV", Font_11x18, White);
 8000f2a:	4b17      	ldr	r3, [pc, #92]	@ (8000f88 <main+0xe0>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	9200      	str	r2, [sp, #0]
 8000f30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f32:	4816      	ldr	r0, [pc, #88]	@ (8000f8c <main+0xe4>)
 8000f34:	f000 fe9e 	bl	8001c74 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8000f38:	f000 fd8e 	bl	8001a58 <ssd1306_UpdateScreen>

  // ✅ Initialize FFT
  arm_rfft_fast_init_f32(&fft_instance, FFT_SIZE);
 8000f3c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f40:	4813      	ldr	r0, [pc, #76]	@ (8000f90 <main+0xe8>)
 8000f42:	f003 ff55 	bl	8004df0 <arm_rfft_fast_init_f32>

  Init_Display();
 8000f46:	f000 fb05 	bl	8001554 <Init_Display>
  Update_Display();  // Show filter parameters
 8000f4a:	f000 fb25 	bl	8001598 <Update_Display>

  // ✅ Start ADC and PWM DMA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, AUDIO_BUFFER_SIZE);
 8000f4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f52:	4910      	ldr	r1, [pc, #64]	@ (8000f94 <main+0xec>)
 8000f54:	4810      	ldr	r0, [pc, #64]	@ (8000f98 <main+0xf0>)
 8000f56:	f004 f88d 	bl	8005074 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_2, (uint32_t*)pwm_buffer, AUDIO_BUFFER_SIZE);
 8000f5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000f9c <main+0xf4>)
 8000f60:	2104      	movs	r1, #4
 8000f62:	480f      	ldr	r0, [pc, #60]	@ (8000fa0 <main+0xf8>)
 8000f64:	f008 fa5a 	bl	800941c <HAL_TIM_PWM_Start_DMA>


  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  { Read_Encoder();  // Check encoder rotation
 8000f68:	f000 fbf8 	bl	800175c <Read_Encoder>
  Update_Display();  // Refresh OLED if value changed
 8000f6c:	f000 fb14 	bl	8001598 <Update_Display>
  HAL_Delay(2);  // Avoid excessive updates
 8000f70:	2002      	movs	r0, #2
 8000f72:	f004 f817 	bl	8004fa4 <HAL_Delay>
  { Read_Encoder();  // Check encoder rotation
 8000f76:	bf00      	nop
 8000f78:	e7f6      	b.n	8000f68 <main+0xc0>
 8000f7a:	bf00      	nop
 8000f7c:	200002b0 	.word	0x200002b0
 8000f80:	0800e4a4 	.word	0x0800e4a4
 8000f84:	0800cfa0 	.word	0x0800cfa0
 8000f88:	0800e4b0 	.word	0x0800e4b0
 8000f8c:	0800cfac 	.word	0x0800cfac
 8000f90:	200053ac 	.word	0x200053ac
 8000f94:	200003ac 	.word	0x200003ac
 8000f98:	20000208 	.word	0x20000208
 8000f9c:	20000bac 	.word	0x20000bac
 8000fa0:	20000304 	.word	0x20000304

08000fa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b094      	sub	sp, #80	@ 0x50
 8000fa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000faa:	f107 0320 	add.w	r3, r7, #32
 8000fae:	2230      	movs	r2, #48	@ 0x30
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f009 feda 	bl	800ad6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	4b23      	ldr	r3, [pc, #140]	@ (800105c <SystemClock_Config+0xb8>)
 8000fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd0:	4a22      	ldr	r2, [pc, #136]	@ (800105c <SystemClock_Config+0xb8>)
 8000fd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fd6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fd8:	4b20      	ldr	r3, [pc, #128]	@ (800105c <SystemClock_Config+0xb8>)
 8000fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	4b1d      	ldr	r3, [pc, #116]	@ (8001060 <SystemClock_Config+0xbc>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8001060 <SystemClock_Config+0xbc>)
 8000ff2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ff6:	6013      	str	r3, [r2, #0]
 8000ff8:	4b19      	ldr	r3, [pc, #100]	@ (8001060 <SystemClock_Config+0xbc>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001000:	607b      	str	r3, [r7, #4]
 8001002:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001004:	2302      	movs	r3, #2
 8001006:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001008:	2301      	movs	r3, #1
 800100a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800100c:	2310      	movs	r3, #16
 800100e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001010:	2300      	movs	r3, #0
 8001012:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001014:	f107 0320 	add.w	r3, r7, #32
 8001018:	4618      	mov	r0, r3
 800101a:	f007 fd13 	bl	8008a44 <HAL_RCC_OscConfig>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001024:	f000 fc56 	bl	80018d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001028:	230f      	movs	r3, #15
 800102a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800102c:	2300      	movs	r3, #0
 800102e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001034:	2300      	movs	r3, #0
 8001036:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001038:	2300      	movs	r3, #0
 800103a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800103c:	f107 030c 	add.w	r3, r7, #12
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f007 ff76 	bl	8008f34 <HAL_RCC_ClockConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800104e:	f000 fc41 	bl	80018d4 <Error_Handler>
  }
}
 8001052:	bf00      	nop
 8001054:	3750      	adds	r7, #80	@ 0x50
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40023800 	.word	0x40023800
 8001060:	40007000 	.word	0x40007000

08001064 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800106a:	463b      	mov	r3, r7
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001076:	4b21      	ldr	r3, [pc, #132]	@ (80010fc <MX_ADC1_Init+0x98>)
 8001078:	4a21      	ldr	r2, [pc, #132]	@ (8001100 <MX_ADC1_Init+0x9c>)
 800107a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800107c:	4b1f      	ldr	r3, [pc, #124]	@ (80010fc <MX_ADC1_Init+0x98>)
 800107e:	2200      	movs	r2, #0
 8001080:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001082:	4b1e      	ldr	r3, [pc, #120]	@ (80010fc <MX_ADC1_Init+0x98>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001088:	4b1c      	ldr	r3, [pc, #112]	@ (80010fc <MX_ADC1_Init+0x98>)
 800108a:	2200      	movs	r2, #0
 800108c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800108e:	4b1b      	ldr	r3, [pc, #108]	@ (80010fc <MX_ADC1_Init+0x98>)
 8001090:	2200      	movs	r2, #0
 8001092:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001094:	4b19      	ldr	r3, [pc, #100]	@ (80010fc <MX_ADC1_Init+0x98>)
 8001096:	2200      	movs	r2, #0
 8001098:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800109c:	4b17      	ldr	r3, [pc, #92]	@ (80010fc <MX_ADC1_Init+0x98>)
 800109e:	2200      	movs	r2, #0
 80010a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a2:	4b16      	ldr	r3, [pc, #88]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010a4:	4a17      	ldr	r2, [pc, #92]	@ (8001104 <MX_ADC1_Init+0xa0>)
 80010a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010a8:	4b14      	ldr	r3, [pc, #80]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010ae:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b4:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010bc:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010be:	2201      	movs	r2, #1
 80010c0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c2:	480e      	ldr	r0, [pc, #56]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010c4:	f003 ff92 	bl	8004fec <HAL_ADC_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80010ce:	f000 fc01 	bl	80018d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010d6:	2301      	movs	r3, #1
 80010d8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010da:	2300      	movs	r3, #0
 80010dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010de:	463b      	mov	r3, r7
 80010e0:	4619      	mov	r1, r3
 80010e2:	4806      	ldr	r0, [pc, #24]	@ (80010fc <MX_ADC1_Init+0x98>)
 80010e4:	f004 f8ca 	bl	800527c <HAL_ADC_ConfigChannel>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80010ee:	f000 fbf1 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000208 	.word	0x20000208
 8001100:	40012000 	.word	0x40012000
 8001104:	0f000001 	.word	0x0f000001

08001108 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */
	  // Reset I2C Bus: Set SCL and SDA High
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SCL High
 800110c:	2201      	movs	r2, #1
 800110e:	2140      	movs	r1, #64	@ 0x40
 8001110:	481f      	ldr	r0, [pc, #124]	@ (8001190 <MX_I2C1_Init+0x88>)
 8001112:	f005 f9a1 	bl	8006458 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);  // SDA High
 8001116:	2201      	movs	r2, #1
 8001118:	2180      	movs	r1, #128	@ 0x80
 800111a:	481d      	ldr	r0, [pc, #116]	@ (8001190 <MX_I2C1_Init+0x88>)
 800111c:	f005 f99c 	bl	8006458 <HAL_GPIO_WritePin>
	    HAL_Delay(10);
 8001120:	200a      	movs	r0, #10
 8001122:	f003 ff3f 	bl	8004fa4 <HAL_Delay>

	    // Force I2C1 Reset
	    __HAL_RCC_I2C1_FORCE_RESET();
 8001126:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <MX_I2C1_Init+0x8c>)
 8001128:	6a1b      	ldr	r3, [r3, #32]
 800112a:	4a1a      	ldr	r2, [pc, #104]	@ (8001194 <MX_I2C1_Init+0x8c>)
 800112c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001130:	6213      	str	r3, [r2, #32]
	    HAL_Delay(10);
 8001132:	200a      	movs	r0, #10
 8001134:	f003 ff36 	bl	8004fa4 <HAL_Delay>
	    __HAL_RCC_I2C1_RELEASE_RESET();
 8001138:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <MX_I2C1_Init+0x8c>)
 800113a:	6a1b      	ldr	r3, [r3, #32]
 800113c:	4a15      	ldr	r2, [pc, #84]	@ (8001194 <MX_I2C1_Init+0x8c>)
 800113e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001142:	6213      	str	r3, [r2, #32]

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */

	    hi2c1.Instance = I2C1;
 8001144:	4b14      	ldr	r3, [pc, #80]	@ (8001198 <MX_I2C1_Init+0x90>)
 8001146:	4a15      	ldr	r2, [pc, #84]	@ (800119c <MX_I2C1_Init+0x94>)
 8001148:	601a      	str	r2, [r3, #0]
	    hi2c1.Init.ClockSpeed = 100000;  // ✅ Standard I2C speed
 800114a:	4b13      	ldr	r3, [pc, #76]	@ (8001198 <MX_I2C1_Init+0x90>)
 800114c:	4a14      	ldr	r2, [pc, #80]	@ (80011a0 <MX_I2C1_Init+0x98>)
 800114e:	605a      	str	r2, [r3, #4]
	    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001150:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <MX_I2C1_Init+0x90>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
	    hi2c1.Init.OwnAddress1 = 0;
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <MX_I2C1_Init+0x90>)
 8001158:	2200      	movs	r2, #0
 800115a:	60da      	str	r2, [r3, #12]
	    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800115c:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <MX_I2C1_Init+0x90>)
 800115e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001162:	611a      	str	r2, [r3, #16]
	    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001164:	4b0c      	ldr	r3, [pc, #48]	@ (8001198 <MX_I2C1_Init+0x90>)
 8001166:	2200      	movs	r2, #0
 8001168:	615a      	str	r2, [r3, #20]
	    hi2c1.Init.OwnAddress2 = 0;
 800116a:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <MX_I2C1_Init+0x90>)
 800116c:	2200      	movs	r2, #0
 800116e:	619a      	str	r2, [r3, #24]
	    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001170:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <MX_I2C1_Init+0x90>)
 8001172:	2200      	movs	r2, #0
 8001174:	61da      	str	r2, [r3, #28]
	    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001176:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <MX_I2C1_Init+0x90>)
 8001178:	2200      	movs	r2, #0
 800117a:	621a      	str	r2, [r3, #32]

	    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800117c:	4806      	ldr	r0, [pc, #24]	@ (8001198 <MX_I2C1_Init+0x90>)
 800117e:	f005 f99d 	bl	80064bc <HAL_I2C_Init>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_I2C1_Init+0x84>
	    {
	        Error_Handler();
 8001188:	f000 fba4 	bl	80018d4 <Error_Handler>
	    }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40020400 	.word	0x40020400
 8001194:	40023800 	.word	0x40023800
 8001198:	200002b0 	.word	0x200002b0
 800119c:	40005400 	.word	0x40005400
 80011a0:	000186a0 	.word	0x000186a0

080011a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08e      	sub	sp, #56	@ 0x38
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	605a      	str	r2, [r3, #4]
 80011b4:	609a      	str	r2, [r3, #8]
 80011b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b8:	f107 0320 	add.w	r3, r7, #32
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
 80011d0:	615a      	str	r2, [r3, #20]
 80011d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011d4:	4b2d      	ldr	r3, [pc, #180]	@ (800128c <MX_TIM2_Init+0xe8>)
 80011d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011dc:	4b2b      	ldr	r3, [pc, #172]	@ (800128c <MX_TIM2_Init+0xe8>)
 80011de:	2200      	movs	r2, #0
 80011e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e2:	4b2a      	ldr	r3, [pc, #168]	@ (800128c <MX_TIM2_Init+0xe8>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4095;
 80011e8:	4b28      	ldr	r3, [pc, #160]	@ (800128c <MX_TIM2_Init+0xe8>)
 80011ea:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80011ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f0:	4b26      	ldr	r3, [pc, #152]	@ (800128c <MX_TIM2_Init+0xe8>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80011f6:	4b25      	ldr	r3, [pc, #148]	@ (800128c <MX_TIM2_Init+0xe8>)
 80011f8:	2280      	movs	r2, #128	@ 0x80
 80011fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011fc:	4823      	ldr	r0, [pc, #140]	@ (800128c <MX_TIM2_Init+0xe8>)
 80011fe:	f008 f865 	bl	80092cc <HAL_TIM_Base_Init>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001208:	f000 fb64 	bl	80018d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800120c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001210:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001212:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001216:	4619      	mov	r1, r3
 8001218:	481c      	ldr	r0, [pc, #112]	@ (800128c <MX_TIM2_Init+0xe8>)
 800121a:	f008 fb71 	bl	8009900 <HAL_TIM_ConfigClockSource>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001224:	f000 fb56 	bl	80018d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001228:	4818      	ldr	r0, [pc, #96]	@ (800128c <MX_TIM2_Init+0xe8>)
 800122a:	f008 f89e 	bl	800936a <HAL_TIM_PWM_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001234:	f000 fb4e 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001238:	2300      	movs	r3, #0
 800123a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800123c:	2300      	movs	r3, #0
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001240:	f107 0320 	add.w	r3, r7, #32
 8001244:	4619      	mov	r1, r3
 8001246:	4811      	ldr	r0, [pc, #68]	@ (800128c <MX_TIM2_Init+0xe8>)
 8001248:	f008 ffe8 	bl	800a21c <HAL_TIMEx_MasterConfigSynchronization>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001252:	f000 fb3f 	bl	80018d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001256:	2360      	movs	r3, #96	@ 0x60
 8001258:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800125e:	2300      	movs	r3, #0
 8001260:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001262:	2304      	movs	r3, #4
 8001264:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	2204      	movs	r2, #4
 800126a:	4619      	mov	r1, r3
 800126c:	4807      	ldr	r0, [pc, #28]	@ (800128c <MX_TIM2_Init+0xe8>)
 800126e:	f008 fa85 	bl	800977c <HAL_TIM_PWM_ConfigChannel>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001278:	f000 fb2c 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800127c:	4803      	ldr	r0, [pc, #12]	@ (800128c <MX_TIM2_Init+0xe8>)
 800127e:	f000 febb 	bl	8001ff8 <HAL_TIM_MspPostInit>

}
 8001282:	bf00      	nop
 8001284:	3738      	adds	r7, #56	@ 0x38
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000304 	.word	0x20000304

08001290 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	607b      	str	r3, [r7, #4]
 800129a:	4b17      	ldr	r3, [pc, #92]	@ (80012f8 <MX_DMA_Init+0x68>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	4a16      	ldr	r2, [pc, #88]	@ (80012f8 <MX_DMA_Init+0x68>)
 80012a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a6:	4b14      	ldr	r3, [pc, #80]	@ (80012f8 <MX_DMA_Init+0x68>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	603b      	str	r3, [r7, #0]
 80012b6:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <MX_DMA_Init+0x68>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a0f      	ldr	r2, [pc, #60]	@ (80012f8 <MX_DMA_Init+0x68>)
 80012bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b0d      	ldr	r3, [pc, #52]	@ (80012f8 <MX_DMA_Init+0x68>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012ca:	603b      	str	r3, [r7, #0]
 80012cc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2100      	movs	r1, #0
 80012d2:	2011      	movs	r0, #17
 80012d4:	f004 fb4d 	bl	8005972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80012d8:	2011      	movs	r0, #17
 80012da:	f004 fb66 	bl	80059aa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80012de:	2200      	movs	r2, #0
 80012e0:	2100      	movs	r1, #0
 80012e2:	2038      	movs	r0, #56	@ 0x38
 80012e4:	f004 fb45 	bl	8005972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012e8:	2038      	movs	r0, #56	@ 0x38
 80012ea:	f004 fb5e 	bl	80059aa <HAL_NVIC_EnableIRQ>

}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40023800 	.word	0x40023800

080012fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b088      	sub	sp, #32
 8001300:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001302:	f107 030c 	add.w	r3, r7, #12
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
 8001310:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	60bb      	str	r3, [r7, #8]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <MX_GPIO_Init+0xa0>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131a:	4a20      	ldr	r2, [pc, #128]	@ (800139c <MX_GPIO_Init+0xa0>)
 800131c:	f043 0301 	orr.w	r3, r3, #1
 8001320:	6313      	str	r3, [r2, #48]	@ 0x30
 8001322:	4b1e      	ldr	r3, [pc, #120]	@ (800139c <MX_GPIO_Init+0xa0>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	607b      	str	r3, [r7, #4]
 8001332:	4b1a      	ldr	r3, [pc, #104]	@ (800139c <MX_GPIO_Init+0xa0>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	4a19      	ldr	r2, [pc, #100]	@ (800139c <MX_GPIO_Init+0xa0>)
 8001338:	f043 0302 	orr.w	r3, r3, #2
 800133c:	6313      	str	r3, [r2, #48]	@ 0x30
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <MX_GPIO_Init+0xa0>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	607b      	str	r3, [r7, #4]
 8001348:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */


  // ✅ Configure CLK (PB14) and DT (PB13) as input **without internal pull-up**
  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14;
 800134a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800134e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001350:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001354:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;  // ✅ Disable internal pull-up
 8001356:	2300      	movs	r3, #0
 8001358:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135a:	f107 030c 	add.w	r3, r7, #12
 800135e:	4619      	mov	r1, r3
 8001360:	480f      	ldr	r0, [pc, #60]	@ (80013a0 <MX_GPIO_Init+0xa4>)
 8001362:	f004 fedd 	bl	8006120 <HAL_GPIO_Init>

  // ✅ Configure SW (PB12) as input **without internal pull-up**
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001366:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800136a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800136c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001370:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;  // ✅ Disable internal pull-up
 8001372:	2300      	movs	r3, #0
 8001374:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001376:	f107 030c 	add.w	r3, r7, #12
 800137a:	4619      	mov	r1, r3
 800137c:	4808      	ldr	r0, [pc, #32]	@ (80013a0 <MX_GPIO_Init+0xa4>)
 800137e:	f004 fecf 	bl	8006120 <HAL_GPIO_Init>

  // Enable Interrupts for Button Press
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001382:	2200      	movs	r2, #0
 8001384:	2100      	movs	r1, #0
 8001386:	2028      	movs	r0, #40	@ 0x28
 8001388:	f004 faf3 	bl	8005972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800138c:	2028      	movs	r0, #40	@ 0x28
 800138e:	f004 fb0c 	bl	80059aa <HAL_NVIC_EnableIRQ>
  /* USER CODE END MX_GPIO_Init_2 */

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001392:	bf00      	nop
 8001394:	3720      	adds	r7, #32
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40023800 	.word	0x40023800
 80013a0:	40020400 	.word	0x40020400

080013a4 <HAL_ADC_ConvCpltCallback>:
/* USER CODE BEGIN 4 */



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {  // Ensure this is from ADC1
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001528 <HAL_ADC_ConvCpltCallback+0x184>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	f040 80b4 	bne.w	8001520 <HAL_ADC_ConvCpltCallback+0x17c>
        uint32_t i;
        float freq_resolution = sample_rate / FFT_SIZE;
 80013b8:	4b5c      	ldr	r3, [pc, #368]	@ (800152c <HAL_ADC_ConvCpltCallback+0x188>)
 80013ba:	ed93 7a00 	vldr	s14, [r3]
 80013be:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8001530 <HAL_ADC_ConvCpltCallback+0x18c>
 80013c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c6:	edc7 7a04 	vstr	s15, [r7, #16]
        int low_bin = (center_freq - bandwidth / 2) / freq_resolution;
 80013ca:	4b5a      	ldr	r3, [pc, #360]	@ (8001534 <HAL_ADC_ConvCpltCallback+0x190>)
 80013cc:	ed93 7a00 	vldr	s14, [r3]
 80013d0:	4b59      	ldr	r3, [pc, #356]	@ (8001538 <HAL_ADC_ConvCpltCallback+0x194>)
 80013d2:	edd3 6a00 	vldr	s13, [r3]
 80013d6:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80013da:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80013de:	ee77 6a67 	vsub.f32	s13, s14, s15
 80013e2:	ed97 7a04 	vldr	s14, [r7, #16]
 80013e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013ee:	ee17 3a90 	vmov	r3, s15
 80013f2:	60fb      	str	r3, [r7, #12]
        int high_bin = (center_freq + bandwidth / 2) / freq_resolution;
 80013f4:	4b50      	ldr	r3, [pc, #320]	@ (8001538 <HAL_ADC_ConvCpltCallback+0x194>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80013fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001402:	4b4c      	ldr	r3, [pc, #304]	@ (8001534 <HAL_ADC_ConvCpltCallback+0x190>)
 8001404:	edd3 7a00 	vldr	s15, [r3]
 8001408:	ee77 6a27 	vadd.f32	s13, s14, s15
 800140c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001410:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001414:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001418:	ee17 3a90 	vmov	r3, s15
 800141c:	60bb      	str	r3, [r7, #8]

        // Convert ADC values to floating point (normalize to -1 to 1)
        for (i = 0; i < FFT_SIZE; i++) {
 800141e:	2300      	movs	r3, #0
 8001420:	617b      	str	r3, [r7, #20]
 8001422:	e024      	b.n	800146e <HAL_ADC_ConvCpltCallback+0xca>
            fft_input[2 * i] = ((float32_t)adc_buffer[i] / 4096.0f) * 2.0f - 1.0f;  // Real part
 8001424:	4a45      	ldr	r2, [pc, #276]	@ (800153c <HAL_ADC_ConvCpltCallback+0x198>)
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800142c:	ee07 3a90 	vmov	s15, r3
 8001430:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001434:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8001540 <HAL_ADC_ConvCpltCallback+0x19c>
 8001438:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800143c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001448:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800144c:	4a3d      	ldr	r2, [pc, #244]	@ (8001544 <HAL_ADC_ConvCpltCallback+0x1a0>)
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	4413      	add	r3, r2
 8001452:	edc3 7a00 	vstr	s15, [r3]
            fft_input[2 * i + 1] = 0.0f;  // Imaginary part = 0
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	3301      	adds	r3, #1
 800145c:	4a39      	ldr	r2, [pc, #228]	@ (8001544 <HAL_ADC_ConvCpltCallback+0x1a0>)
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	4413      	add	r3, r2
 8001462:	f04f 0200 	mov.w	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
        for (i = 0; i < FFT_SIZE; i++) {
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	3301      	adds	r3, #1
 800146c:	617b      	str	r3, [r7, #20]
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001474:	d3d6      	bcc.n	8001424 <HAL_ADC_ConvCpltCallback+0x80>
        }

        // Perform FFT
        arm_rfft_fast_f32(&fft_instance, fft_input, fft_output, 0);
 8001476:	2300      	movs	r3, #0
 8001478:	4a33      	ldr	r2, [pc, #204]	@ (8001548 <HAL_ADC_ConvCpltCallback+0x1a4>)
 800147a:	4932      	ldr	r1, [pc, #200]	@ (8001544 <HAL_ADC_ConvCpltCallback+0x1a0>)
 800147c:	4833      	ldr	r0, [pc, #204]	@ (800154c <HAL_ADC_ConvCpltCallback+0x1a8>)
 800147e:	f003 fb66 	bl	8004b4e <arm_rfft_fast_f32>

        // Apply Bandpass Filtering in Frequency Domain
        for (i = 0; i < FFT_SIZE / 2; i++) {
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
 8001486:	e01b      	b.n	80014c0 <HAL_ADC_ConvCpltCallback+0x11c>
            if (i < low_bin || i > high_bin) {
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	697a      	ldr	r2, [r7, #20]
 800148c:	429a      	cmp	r2, r3
 800148e:	d303      	bcc.n	8001498 <HAL_ADC_ConvCpltCallback+0xf4>
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	429a      	cmp	r2, r3
 8001496:	d910      	bls.n	80014ba <HAL_ADC_ConvCpltCallback+0x116>
                fft_output[2 * i] = 0.0f;  // Zero out real part
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	4a2a      	ldr	r2, [pc, #168]	@ (8001548 <HAL_ADC_ConvCpltCallback+0x1a4>)
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4413      	add	r3, r2
 80014a2:	f04f 0200 	mov.w	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
                fft_output[2 * i + 1] = 0.0f;  // Zero out imaginary part
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	3301      	adds	r3, #1
 80014ae:	4a26      	ldr	r2, [pc, #152]	@ (8001548 <HAL_ADC_ConvCpltCallback+0x1a4>)
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	4413      	add	r3, r2
 80014b4:	f04f 0200 	mov.w	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
        for (i = 0; i < FFT_SIZE / 2; i++) {
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	3301      	adds	r3, #1
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014c6:	d3df      	bcc.n	8001488 <HAL_ADC_ConvCpltCallback+0xe4>
            }
        }

        // Perform Inverse FFT (IFFT) to reconstruct the filtered signal
        arm_rfft_fast_f32(&fft_instance, fft_output, fft_input, 1);
 80014c8:	2301      	movs	r3, #1
 80014ca:	4a1e      	ldr	r2, [pc, #120]	@ (8001544 <HAL_ADC_ConvCpltCallback+0x1a0>)
 80014cc:	491e      	ldr	r1, [pc, #120]	@ (8001548 <HAL_ADC_ConvCpltCallback+0x1a4>)
 80014ce:	481f      	ldr	r0, [pc, #124]	@ (800154c <HAL_ADC_ConvCpltCallback+0x1a8>)
 80014d0:	f003 fb3d 	bl	8004b4e <arm_rfft_fast_f32>

        // Convert back to PWM values (re-normalize)
        for (i = 0; i < FFT_SIZE; i++) {
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
 80014d8:	e01e      	b.n	8001518 <HAL_ADC_ConvCpltCallback+0x174>
            pwm_buffer[i] = (uint16_t)(((fft_input[2 * i] + 1.0f) / 2.0f) * 4096.0f);
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	4a19      	ldr	r2, [pc, #100]	@ (8001544 <HAL_ADC_ConvCpltCallback+0x1a0>)
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	edd3 7a00 	vldr	s15, [r3]
 80014e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80014f0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80014f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014f8:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001540 <HAL_ADC_ConvCpltCallback+0x19c>
 80014fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001500:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001504:	ee17 3a90 	vmov	r3, s15
 8001508:	b299      	uxth	r1, r3
 800150a:	4a11      	ldr	r2, [pc, #68]	@ (8001550 <HAL_ADC_ConvCpltCallback+0x1ac>)
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (i = 0; i < FFT_SIZE; i++) {
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	3301      	adds	r3, #1
 8001516:	617b      	str	r3, [r7, #20]
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800151e:	d3dc      	bcc.n	80014da <HAL_ADC_ConvCpltCallback+0x136>
        }
    }
}
 8001520:	bf00      	nop
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40012000 	.word	0x40012000
 800152c:	20000008 	.word	0x20000008
 8001530:	44800000 	.word	0x44800000
 8001534:	20000000 	.word	0x20000000
 8001538:	20000004 	.word	0x20000004
 800153c:	200003ac 	.word	0x200003ac
 8001540:	45800000 	.word	0x45800000
 8001544:	200013ac 	.word	0x200013ac
 8001548:	200033ac 	.word	0x200033ac
 800154c:	200053ac 	.word	0x200053ac
 8001550:	20000bac 	.word	0x20000bac

08001554 <Init_Display>:


// OLED Initialization
void Init_Display(void) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af02      	add	r7, sp, #8
    ssd1306_Init();
 800155a:	f000 f9fb 	bl	8001954 <ssd1306_Init>
    ssd1306_Fill(Black);
 800155e:	2000      	movs	r0, #0
 8001560:	f000 fa62 	bl	8001a28 <ssd1306_Fill>
    ssd1306_SetCursor(10, 10);
 8001564:	210a      	movs	r1, #10
 8001566:	200a      	movs	r0, #10
 8001568:	f000 fbaa 	bl	8001cc0 <ssd1306_SetCursor>
    ssd1306_WriteString("Audio DSP Ready", Font_7x10, White);
 800156c:	4b08      	ldr	r3, [pc, #32]	@ (8001590 <Init_Display+0x3c>)
 800156e:	2201      	movs	r2, #1
 8001570:	9200      	str	r2, [sp, #0]
 8001572:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001574:	4807      	ldr	r0, [pc, #28]	@ (8001594 <Init_Display+0x40>)
 8001576:	f000 fb7d 	bl	8001c74 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 800157a:	f000 fa6d 	bl	8001a58 <ssd1306_UpdateScreen>
    HAL_Delay(1000);  // ✅ Delay so the user sees the message
 800157e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001582:	f003 fd0f 	bl	8004fa4 <HAL_Delay>
    Update_Display();  // ✅ Automatically update to show filter settings
 8001586:	f000 f807 	bl	8001598 <Update_Display>
}
 800158a:	bf00      	nop
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	0800e4a4 	.word	0x0800e4a4
 8001594:	0800cfb4 	.word	0x0800cfb4

08001598 <Update_Display>:

// Update Display with Current Filter Settings
void Update_Display(void) {
 8001598:	b580      	push	{r7, lr}
 800159a:	b088      	sub	sp, #32
 800159c:	af02      	add	r7, sp, #8
    static float last_bandwidth = -1;
    static float last_center_freq = -1;
    static uint8_t last_mode = 255;

    // ✅ Only update if a value has changed
    if (bandwidth == last_bandwidth && center_freq == last_center_freq && setting_mode == last_mode) {
 800159e:	4b33      	ldr	r3, [pc, #204]	@ (800166c <Update_Display+0xd4>)
 80015a0:	ed93 7a00 	vldr	s14, [r3]
 80015a4:	4b32      	ldr	r3, [pc, #200]	@ (8001670 <Update_Display+0xd8>)
 80015a6:	edd3 7a00 	vldr	s15, [r3]
 80015aa:	eeb4 7a67 	vcmp.f32	s14, s15
 80015ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b2:	d111      	bne.n	80015d8 <Update_Display+0x40>
 80015b4:	4b2f      	ldr	r3, [pc, #188]	@ (8001674 <Update_Display+0xdc>)
 80015b6:	ed93 7a00 	vldr	s14, [r3]
 80015ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001678 <Update_Display+0xe0>)
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	eeb4 7a67 	vcmp.f32	s14, s15
 80015c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c8:	d106      	bne.n	80015d8 <Update_Display+0x40>
 80015ca:	4b2c      	ldr	r3, [pc, #176]	@ (800167c <Update_Display+0xe4>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001680 <Update_Display+0xe8>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d044      	beq.n	8001662 <Update_Display+0xca>
        return;  // ✅ Skip screen update if values haven’t changed
    }

    char text[20];
    ssd1306_Fill(Black);  // ✅ Clear screen before updating
 80015d8:	2000      	movs	r0, #0
 80015da:	f000 fa25 	bl	8001a28 <ssd1306_Fill>

    // ✅ Show Bandwidth when setting_mode == 0
    if (setting_mode == 0) {
 80015de:	4b27      	ldr	r3, [pc, #156]	@ (800167c <Update_Display+0xe4>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d116      	bne.n	8001616 <Update_Display+0x7e>
        sprintf(text, "BW: %.0fHz", bandwidth);
 80015e8:	4b20      	ldr	r3, [pc, #128]	@ (800166c <Update_Display+0xd4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7fe ffb3 	bl	8000558 <__aeabi_f2d>
 80015f2:	4602      	mov	r2, r0
 80015f4:	460b      	mov	r3, r1
 80015f6:	1d38      	adds	r0, r7, #4
 80015f8:	4922      	ldr	r1, [pc, #136]	@ (8001684 <Update_Display+0xec>)
 80015fa:	f009 fad5 	bl	800aba8 <siprintf>
        ssd1306_SetCursor(10, 10);
 80015fe:	210a      	movs	r1, #10
 8001600:	200a      	movs	r0, #10
 8001602:	f000 fb5d 	bl	8001cc0 <ssd1306_SetCursor>
        ssd1306_WriteString(text, Font_11x18, White);
 8001606:	4b20      	ldr	r3, [pc, #128]	@ (8001688 <Update_Display+0xf0>)
 8001608:	1d38      	adds	r0, r7, #4
 800160a:	2201      	movs	r2, #1
 800160c:	9200      	str	r2, [sp, #0]
 800160e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001610:	f000 fb30 	bl	8001c74 <ssd1306_WriteString>
 8001614:	e015      	b.n	8001642 <Update_Display+0xaa>
    }
    // ✅ Show Center Frequency when setting_mode == 1
    else {
        sprintf(text, "CF: %.0fHz", center_freq);
 8001616:	4b17      	ldr	r3, [pc, #92]	@ (8001674 <Update_Display+0xdc>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4618      	mov	r0, r3
 800161c:	f7fe ff9c 	bl	8000558 <__aeabi_f2d>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	1d38      	adds	r0, r7, #4
 8001626:	4919      	ldr	r1, [pc, #100]	@ (800168c <Update_Display+0xf4>)
 8001628:	f009 fabe 	bl	800aba8 <siprintf>
        ssd1306_SetCursor(10, 10);
 800162c:	210a      	movs	r1, #10
 800162e:	200a      	movs	r0, #10
 8001630:	f000 fb46 	bl	8001cc0 <ssd1306_SetCursor>
        ssd1306_WriteString(text, Font_11x18, White);
 8001634:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <Update_Display+0xf0>)
 8001636:	1d38      	adds	r0, r7, #4
 8001638:	2201      	movs	r2, #1
 800163a:	9200      	str	r2, [sp, #0]
 800163c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800163e:	f000 fb19 	bl	8001c74 <ssd1306_WriteString>
    }

    ssd1306_UpdateScreen();  // ✅ Refresh display after all updates
 8001642:	f000 fa09 	bl	8001a58 <ssd1306_UpdateScreen>

    // ✅ Store last values to track changes
    last_bandwidth = bandwidth;
 8001646:	4b09      	ldr	r3, [pc, #36]	@ (800166c <Update_Display+0xd4>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a09      	ldr	r2, [pc, #36]	@ (8001670 <Update_Display+0xd8>)
 800164c:	6013      	str	r3, [r2, #0]
    last_center_freq = center_freq;
 800164e:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <Update_Display+0xdc>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a09      	ldr	r2, [pc, #36]	@ (8001678 <Update_Display+0xe0>)
 8001654:	6013      	str	r3, [r2, #0]
    last_mode = setting_mode;
 8001656:	4b09      	ldr	r3, [pc, #36]	@ (800167c <Update_Display+0xe4>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	b2da      	uxtb	r2, r3
 800165c:	4b08      	ldr	r3, [pc, #32]	@ (8001680 <Update_Display+0xe8>)
 800165e:	701a      	strb	r2, [r3, #0]
 8001660:	e000      	b.n	8001664 <Update_Display+0xcc>
        return;  // ✅ Skip screen update if values haven’t changed
 8001662:	bf00      	nop
}
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000004 	.word	0x20000004
 8001670:	2000000c 	.word	0x2000000c
 8001674:	20000000 	.word	0x20000000
 8001678:	20000010 	.word	0x20000010
 800167c:	200053c4 	.word	0x200053c4
 8001680:	20000014 	.word	0x20000014
 8001684:	0800cfc4 	.word	0x0800cfc4
 8001688:	0800e4b0 	.word	0x0800e4b0
 800168c:	0800cfd0 	.word	0x0800cfd0

08001690 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	80fb      	strh	r3, [r7, #6]
    static uint32_t press_start_time = 0;
    uint32_t current_time = HAL_GetTick();
 800169a:	f003 fc77 	bl	8004f8c <HAL_GetTick>
 800169e:	60f8      	str	r0, [r7, #12]

    // ✅ Handle Encoder Rotation (PB13 or PB14)
    if (GPIO_Pin == GPIO_PIN_13 || GPIO_Pin == GPIO_PIN_14) {
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016a6:	d003      	beq.n	80016b0 <HAL_GPIO_EXTI_Callback+0x20>
 80016a8:	88fb      	ldrh	r3, [r7, #6]
 80016aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80016ae:	d102      	bne.n	80016b6 <HAL_GPIO_EXTI_Callback+0x26>
        Read_Encoder();  // ✅ Call Read_Encoder() on every valid transition
 80016b0:	f000 f854 	bl	800175c <Read_Encoder>
        return;
 80016b4:	e041      	b.n	800173a <HAL_GPIO_EXTI_Callback+0xaa>
    }

    // ✅ Handle Button Press (PB12)
    if (GPIO_Pin == GPIO_PIN_12) {
 80016b6:	88fb      	ldrh	r3, [r7, #6]
 80016b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016bc:	d13d      	bne.n	800173a <HAL_GPIO_EXTI_Callback+0xaa>
        // ✅ If the button is pressed (falling edge detected)
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET) {
 80016be:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016c2:	481f      	ldr	r0, [pc, #124]	@ (8001740 <HAL_GPIO_EXTI_Callback+0xb0>)
 80016c4:	f004 feb0 	bl	8006428 <HAL_GPIO_ReadPin>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d103      	bne.n	80016d6 <HAL_GPIO_EXTI_Callback+0x46>
            press_start_time = current_time;  // ✅ Store time when press started
 80016ce:	4a1d      	ldr	r2, [pc, #116]	@ (8001744 <HAL_GPIO_EXTI_Callback+0xb4>)
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	6013      	str	r3, [r2, #0]
 80016d4:	e031      	b.n	800173a <HAL_GPIO_EXTI_Callback+0xaa>
        }
        // ✅ If the button is released (rising edge detected)
        else {
            uint32_t press_duration = current_time - press_start_time;
 80016d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <HAL_GPIO_EXTI_Callback+0xb4>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	60bb      	str	r3, [r7, #8]

            // ✅ Long Press Detected (1s)
            if (press_duration > 1000) {
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016e6:	d918      	bls.n	800171a <HAL_GPIO_EXTI_Callback+0x8a>
                if (setting_mode == 0) {  // ✅ If in Bandwidth mode
 80016e8:	4b17      	ldr	r3, [pc, #92]	@ (8001748 <HAL_GPIO_EXTI_Callback+0xb8>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d123      	bne.n	800173a <HAL_GPIO_EXTI_Callback+0xaa>
                    if (bandwidth < (MAX_BANDWIDTH + MIN_BANDWIDTH) / 2) {
 80016f2:	4b16      	ldr	r3, [pc, #88]	@ (800174c <HAL_GPIO_EXTI_Callback+0xbc>)
 80016f4:	edd3 7a00 	vldr	s15, [r3]
 80016f8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001750 <HAL_GPIO_EXTI_Callback+0xc0>
 80016fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001704:	d503      	bpl.n	800170e <HAL_GPIO_EXTI_Callback+0x7e>
                        bandwidth = MAX_BANDWIDTH;  // ✅ Jump to max
 8001706:	4b11      	ldr	r3, [pc, #68]	@ (800174c <HAL_GPIO_EXTI_Callback+0xbc>)
 8001708:	4a12      	ldr	r2, [pc, #72]	@ (8001754 <HAL_GPIO_EXTI_Callback+0xc4>)
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	e002      	b.n	8001714 <HAL_GPIO_EXTI_Callback+0x84>
                    } else {
                        bandwidth = MIN_BANDWIDTH;  // ✅ Jump to min
 800170e:	4b0f      	ldr	r3, [pc, #60]	@ (800174c <HAL_GPIO_EXTI_Callback+0xbc>)
 8001710:	4a11      	ldr	r2, [pc, #68]	@ (8001758 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001712:	601a      	str	r2, [r3, #0]
                    }
                    Update_Display();
 8001714:	f7ff ff40 	bl	8001598 <Update_Display>
 8001718:	e00f      	b.n	800173a <HAL_GPIO_EXTI_Callback+0xaa>
                }
            }
            // ✅ Short Press Detected
            else if (press_duration > 150) {
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	2b96      	cmp	r3, #150	@ 0x96
 800171e:	d90c      	bls.n	800173a <HAL_GPIO_EXTI_Callback+0xaa>
                setting_mode = !setting_mode;  // ✅ Toggle between BW and CF pages
 8001720:	4b09      	ldr	r3, [pc, #36]	@ (8001748 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	2b00      	cmp	r3, #0
 8001728:	bf0c      	ite	eq
 800172a:	2301      	moveq	r3, #1
 800172c:	2300      	movne	r3, #0
 800172e:	b2db      	uxtb	r3, r3
 8001730:	461a      	mov	r2, r3
 8001732:	4b05      	ldr	r3, [pc, #20]	@ (8001748 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001734:	701a      	strb	r2, [r3, #0]
                Update_Display();  // ✅ Immediately update OLED
 8001736:	f7ff ff2f 	bl	8001598 <Update_Display>
            }
        }
    }
}
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40020400 	.word	0x40020400
 8001744:	200053c8 	.word	0x200053c8
 8001748:	200053c4 	.word	0x200053c4
 800174c:	20000004 	.word	0x20000004
 8001750:	44034000 	.word	0x44034000
 8001754:	447a0000 	.word	0x447a0000
 8001758:	42480000 	.word	0x42480000

0800175c <Read_Encoder>:




void Read_Encoder(void) {
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
    static uint8_t last_clk = 1;
    static uint32_t last_step_time = 0;
    uint32_t current_time = HAL_GetTick();
 8001762:	f003 fc13 	bl	8004f8c <HAL_GetTick>
 8001766:	60f8      	str	r0, [r7, #12]

    // ✅ Debounce movement (Ignore fast double steps)
    if (current_time - last_step_time < 5) {  // 5ms debounce
 8001768:	4b50      	ldr	r3, [pc, #320]	@ (80018ac <Read_Encoder+0x150>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	68fa      	ldr	r2, [r7, #12]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b04      	cmp	r3, #4
 8001772:	f240 8097 	bls.w	80018a4 <Read_Encoder+0x148>
        return;
    }

    uint8_t clk = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 8001776:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800177a:	484d      	ldr	r0, [pc, #308]	@ (80018b0 <Read_Encoder+0x154>)
 800177c:	f004 fe54 	bl	8006428 <HAL_GPIO_ReadPin>
 8001780:	4603      	mov	r3, r0
 8001782:	72fb      	strb	r3, [r7, #11]
    uint8_t dt = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 8001784:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001788:	4849      	ldr	r0, [pc, #292]	@ (80018b0 <Read_Encoder+0x154>)
 800178a:	f004 fe4d 	bl	8006428 <HAL_GPIO_ReadPin>
 800178e:	4603      	mov	r3, r0
 8001790:	72bb      	strb	r3, [r7, #10]

    if (clk == 0 && last_clk == 1) {  // ✅ Detect falling edge of CLK
 8001792:	7afb      	ldrb	r3, [r7, #11]
 8001794:	2b00      	cmp	r3, #0
 8001796:	f040 8081 	bne.w	800189c <Read_Encoder+0x140>
 800179a:	4b46      	ldr	r3, [pc, #280]	@ (80018b4 <Read_Encoder+0x158>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d17c      	bne.n	800189c <Read_Encoder+0x140>
        int step_size = 10;  // ✅ Normal step size
 80017a2:	230a      	movs	r3, #10
 80017a4:	607b      	str	r3, [r7, #4]

        if (setting_mode == 0) {  // ✅ Adjust Bandwidth
 80017a6:	4b44      	ldr	r3, [pc, #272]	@ (80018b8 <Read_Encoder+0x15c>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d138      	bne.n	8001822 <Read_Encoder+0xc6>
            if (dt == 1) {
 80017b0:	7abb      	ldrb	r3, [r7, #10]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d11a      	bne.n	80017ec <Read_Encoder+0x90>
                bandwidth += step_size;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	ee07 3a90 	vmov	s15, r3
 80017bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017c0:	4b3e      	ldr	r3, [pc, #248]	@ (80018bc <Read_Encoder+0x160>)
 80017c2:	edd3 7a00 	vldr	s15, [r3]
 80017c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ca:	4b3c      	ldr	r3, [pc, #240]	@ (80018bc <Read_Encoder+0x160>)
 80017cc:	edc3 7a00 	vstr	s15, [r3]
                if (bandwidth > 3000.0f) bandwidth = 3000.0f;
 80017d0:	4b3a      	ldr	r3, [pc, #232]	@ (80018bc <Read_Encoder+0x160>)
 80017d2:	edd3 7a00 	vldr	s15, [r3]
 80017d6:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80018c0 <Read_Encoder+0x164>
 80017da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e2:	dd56      	ble.n	8001892 <Read_Encoder+0x136>
 80017e4:	4b35      	ldr	r3, [pc, #212]	@ (80018bc <Read_Encoder+0x160>)
 80017e6:	4a37      	ldr	r2, [pc, #220]	@ (80018c4 <Read_Encoder+0x168>)
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	e052      	b.n	8001892 <Read_Encoder+0x136>
            } else {
                bandwidth -= step_size;
 80017ec:	4b33      	ldr	r3, [pc, #204]	@ (80018bc <Read_Encoder+0x160>)
 80017ee:	ed93 7a00 	vldr	s14, [r3]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	ee07 3a90 	vmov	s15, r3
 80017f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001800:	4b2e      	ldr	r3, [pc, #184]	@ (80018bc <Read_Encoder+0x160>)
 8001802:	edc3 7a00 	vstr	s15, [r3]
                if (bandwidth < 50.0f) bandwidth = 50.0f;
 8001806:	4b2d      	ldr	r3, [pc, #180]	@ (80018bc <Read_Encoder+0x160>)
 8001808:	edd3 7a00 	vldr	s15, [r3]
 800180c:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80018c8 <Read_Encoder+0x16c>
 8001810:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001818:	d53b      	bpl.n	8001892 <Read_Encoder+0x136>
 800181a:	4b28      	ldr	r3, [pc, #160]	@ (80018bc <Read_Encoder+0x160>)
 800181c:	4a2b      	ldr	r2, [pc, #172]	@ (80018cc <Read_Encoder+0x170>)
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	e037      	b.n	8001892 <Read_Encoder+0x136>
            }
        }
        else {  // ✅ Adjust Center Frequency
            if (dt == 1) {
 8001822:	7abb      	ldrb	r3, [r7, #10]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d11a      	bne.n	800185e <Read_Encoder+0x102>
                center_freq += step_size;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	ee07 3a90 	vmov	s15, r3
 800182e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001832:	4b27      	ldr	r3, [pc, #156]	@ (80018d0 <Read_Encoder+0x174>)
 8001834:	edd3 7a00 	vldr	s15, [r3]
 8001838:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183c:	4b24      	ldr	r3, [pc, #144]	@ (80018d0 <Read_Encoder+0x174>)
 800183e:	edc3 7a00 	vstr	s15, [r3]
                if (center_freq > 3000.0f) center_freq = 3000.0f;
 8001842:	4b23      	ldr	r3, [pc, #140]	@ (80018d0 <Read_Encoder+0x174>)
 8001844:	edd3 7a00 	vldr	s15, [r3]
 8001848:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80018c0 <Read_Encoder+0x164>
 800184c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001854:	dd1d      	ble.n	8001892 <Read_Encoder+0x136>
 8001856:	4b1e      	ldr	r3, [pc, #120]	@ (80018d0 <Read_Encoder+0x174>)
 8001858:	4a1a      	ldr	r2, [pc, #104]	@ (80018c4 <Read_Encoder+0x168>)
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	e019      	b.n	8001892 <Read_Encoder+0x136>
            } else {
                center_freq -= step_size;
 800185e:	4b1c      	ldr	r3, [pc, #112]	@ (80018d0 <Read_Encoder+0x174>)
 8001860:	ed93 7a00 	vldr	s14, [r3]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	ee07 3a90 	vmov	s15, r3
 800186a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800186e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001872:	4b17      	ldr	r3, [pc, #92]	@ (80018d0 <Read_Encoder+0x174>)
 8001874:	edc3 7a00 	vstr	s15, [r3]
                if (center_freq < 50.0f) center_freq = 50.0f;
 8001878:	4b15      	ldr	r3, [pc, #84]	@ (80018d0 <Read_Encoder+0x174>)
 800187a:	edd3 7a00 	vldr	s15, [r3]
 800187e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80018c8 <Read_Encoder+0x16c>
 8001882:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188a:	d502      	bpl.n	8001892 <Read_Encoder+0x136>
 800188c:	4b10      	ldr	r3, [pc, #64]	@ (80018d0 <Read_Encoder+0x174>)
 800188e:	4a0f      	ldr	r2, [pc, #60]	@ (80018cc <Read_Encoder+0x170>)
 8001890:	601a      	str	r2, [r3, #0]
            }
        }

        Update_Display();  // ✅ Update OLED only when value actually changes
 8001892:	f7ff fe81 	bl	8001598 <Update_Display>
        last_step_time = current_time;  // ✅ Store last valid step time
 8001896:	4a05      	ldr	r2, [pc, #20]	@ (80018ac <Read_Encoder+0x150>)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	6013      	str	r3, [r2, #0]
    }

    last_clk = clk;  // ✅ Store last CLK state
 800189c:	4a05      	ldr	r2, [pc, #20]	@ (80018b4 <Read_Encoder+0x158>)
 800189e:	7afb      	ldrb	r3, [r7, #11]
 80018a0:	7013      	strb	r3, [r2, #0]
 80018a2:	e000      	b.n	80018a6 <Read_Encoder+0x14a>
        return;
 80018a4:	bf00      	nop
}
 80018a6:	3710      	adds	r7, #16
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	200053cc 	.word	0x200053cc
 80018b0:	40020400 	.word	0x40020400
 80018b4:	20000015 	.word	0x20000015
 80018b8:	200053c4 	.word	0x200053c4
 80018bc:	20000004 	.word	0x20000004
 80018c0:	453b8000 	.word	0x453b8000
 80018c4:	453b8000 	.word	0x453b8000
 80018c8:	42480000 	.word	0x42480000
 80018cc:	42480000 	.word	0x42480000
 80018d0:	20000000 	.word	0x20000000

080018d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018d8:	b672      	cpsid	i
}
 80018da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018dc:	bf00      	nop
 80018de:	e7fd      	b.n	80018dc <Error_Handler+0x8>

080018e0 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
	...

080018f0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af04      	add	r7, sp, #16
 80018f6:	4603      	mov	r3, r0
 80018f8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80018fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018fe:	9302      	str	r3, [sp, #8]
 8001900:	2301      	movs	r3, #1
 8001902:	9301      	str	r3, [sp, #4]
 8001904:	1dfb      	adds	r3, r7, #7
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	2301      	movs	r3, #1
 800190a:	2200      	movs	r2, #0
 800190c:	2178      	movs	r1, #120	@ 0x78
 800190e:	4803      	ldr	r0, [pc, #12]	@ (800191c <ssd1306_WriteCommand+0x2c>)
 8001910:	f004 ff2e 	bl	8006770 <HAL_I2C_Mem_Write>
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	200002b0 	.word	0x200002b0

08001920 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af04      	add	r7, sp, #16
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	b29b      	uxth	r3, r3
 800192e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001932:	9202      	str	r2, [sp, #8]
 8001934:	9301      	str	r3, [sp, #4]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	2301      	movs	r3, #1
 800193c:	2240      	movs	r2, #64	@ 0x40
 800193e:	2178      	movs	r1, #120	@ 0x78
 8001940:	4803      	ldr	r0, [pc, #12]	@ (8001950 <ssd1306_WriteData+0x30>)
 8001942:	f004 ff15 	bl	8006770 <HAL_I2C_Mem_Write>
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200002b0 	.word	0x200002b0

08001954 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001958:	f7ff ffc2 	bl	80018e0 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800195c:	2064      	movs	r0, #100	@ 0x64
 800195e:	f003 fb21 	bl	8004fa4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001962:	2000      	movs	r0, #0
 8001964:	f000 f9d8 	bl	8001d18 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001968:	2020      	movs	r0, #32
 800196a:	f7ff ffc1 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800196e:	2000      	movs	r0, #0
 8001970:	f7ff ffbe 	bl	80018f0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001974:	20b0      	movs	r0, #176	@ 0xb0
 8001976:	f7ff ffbb 	bl	80018f0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800197a:	20c8      	movs	r0, #200	@ 0xc8
 800197c:	f7ff ffb8 	bl	80018f0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001980:	2000      	movs	r0, #0
 8001982:	f7ff ffb5 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001986:	2010      	movs	r0, #16
 8001988:	f7ff ffb2 	bl	80018f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800198c:	2040      	movs	r0, #64	@ 0x40
 800198e:	f7ff ffaf 	bl	80018f0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001992:	20ff      	movs	r0, #255	@ 0xff
 8001994:	f000 f9ac 	bl	8001cf0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001998:	20a1      	movs	r0, #161	@ 0xa1
 800199a:	f7ff ffa9 	bl	80018f0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800199e:	20a6      	movs	r0, #166	@ 0xa6
 80019a0:	f7ff ffa6 	bl	80018f0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80019a4:	20a8      	movs	r0, #168	@ 0xa8
 80019a6:	f7ff ffa3 	bl	80018f0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 80019aa:	201f      	movs	r0, #31
 80019ac:	f7ff ffa0 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80019b0:	20a4      	movs	r0, #164	@ 0xa4
 80019b2:	f7ff ff9d 	bl	80018f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80019b6:	20d3      	movs	r0, #211	@ 0xd3
 80019b8:	f7ff ff9a 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80019bc:	2000      	movs	r0, #0
 80019be:	f7ff ff97 	bl	80018f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80019c2:	20d5      	movs	r0, #213	@ 0xd5
 80019c4:	f7ff ff94 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80019c8:	20f0      	movs	r0, #240	@ 0xf0
 80019ca:	f7ff ff91 	bl	80018f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80019ce:	20d9      	movs	r0, #217	@ 0xd9
 80019d0:	f7ff ff8e 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80019d4:	2022      	movs	r0, #34	@ 0x22
 80019d6:	f7ff ff8b 	bl	80018f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80019da:	20da      	movs	r0, #218	@ 0xda
 80019dc:	f7ff ff88 	bl	80018f0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 80019e0:	2002      	movs	r0, #2
 80019e2:	f7ff ff85 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80019e6:	20db      	movs	r0, #219	@ 0xdb
 80019e8:	f7ff ff82 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80019ec:	2020      	movs	r0, #32
 80019ee:	f7ff ff7f 	bl	80018f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80019f2:	208d      	movs	r0, #141	@ 0x8d
 80019f4:	f7ff ff7c 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80019f8:	2014      	movs	r0, #20
 80019fa:	f7ff ff79 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80019fe:	2001      	movs	r0, #1
 8001a00:	f000 f98a 	bl	8001d18 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001a04:	2000      	movs	r0, #0
 8001a06:	f000 f80f 	bl	8001a28 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001a0a:	f000 f825 	bl	8001a58 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001a0e:	4b05      	ldr	r3, [pc, #20]	@ (8001a24 <ssd1306_Init+0xd0>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001a14:	4b03      	ldr	r3, [pc, #12]	@ (8001a24 <ssd1306_Init+0xd0>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001a1a:	4b02      	ldr	r3, [pc, #8]	@ (8001a24 <ssd1306_Init+0xd0>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	711a      	strb	r2, [r3, #4]
}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	200055d0 	.word	0x200055d0

08001a28 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d101      	bne.n	8001a3c <ssd1306_Fill+0x14>
 8001a38:	2300      	movs	r3, #0
 8001a3a:	e000      	b.n	8001a3e <ssd1306_Fill+0x16>
 8001a3c:	23ff      	movs	r3, #255	@ 0xff
 8001a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a42:	4619      	mov	r1, r3
 8001a44:	4803      	ldr	r0, [pc, #12]	@ (8001a54 <ssd1306_Fill+0x2c>)
 8001a46:	f009 f991 	bl	800ad6c <memset>
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	200053d0 	.word	0x200053d0

08001a58 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001a5e:	2300      	movs	r3, #0
 8001a60:	71fb      	strb	r3, [r7, #7]
 8001a62:	e016      	b.n	8001a92 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	3b50      	subs	r3, #80	@ 0x50
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff ff40 	bl	80018f0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001a70:	2000      	movs	r0, #0
 8001a72:	f7ff ff3d 	bl	80018f0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001a76:	2010      	movs	r0, #16
 8001a78:	f7ff ff3a 	bl	80018f0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
 8001a7e:	01db      	lsls	r3, r3, #7
 8001a80:	4a08      	ldr	r2, [pc, #32]	@ (8001aa4 <ssd1306_UpdateScreen+0x4c>)
 8001a82:	4413      	add	r3, r2
 8001a84:	2180      	movs	r1, #128	@ 0x80
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff ff4a 	bl	8001920 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	71fb      	strb	r3, [r7, #7]
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	2b03      	cmp	r3, #3
 8001a96:	d9e5      	bls.n	8001a64 <ssd1306_UpdateScreen+0xc>
    }
}
 8001a98:	bf00      	nop
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200053d0 	.word	0x200053d0

08001aa8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	71bb      	strb	r3, [r7, #6]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	db3d      	blt.n	8001b3e <ssd1306_DrawPixel+0x96>
 8001ac2:	79bb      	ldrb	r3, [r7, #6]
 8001ac4:	2b1f      	cmp	r3, #31
 8001ac6:	d83a      	bhi.n	8001b3e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001ac8:	797b      	ldrb	r3, [r7, #5]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d11a      	bne.n	8001b04 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001ace:	79fa      	ldrb	r2, [r7, #7]
 8001ad0:	79bb      	ldrb	r3, [r7, #6]
 8001ad2:	08db      	lsrs	r3, r3, #3
 8001ad4:	b2d8      	uxtb	r0, r3
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	01db      	lsls	r3, r3, #7
 8001ada:	4413      	add	r3, r2
 8001adc:	4a1b      	ldr	r2, [pc, #108]	@ (8001b4c <ssd1306_DrawPixel+0xa4>)
 8001ade:	5cd3      	ldrb	r3, [r2, r3]
 8001ae0:	b25a      	sxtb	r2, r3
 8001ae2:	79bb      	ldrb	r3, [r7, #6]
 8001ae4:	f003 0307 	and.w	r3, r3, #7
 8001ae8:	2101      	movs	r1, #1
 8001aea:	fa01 f303 	lsl.w	r3, r1, r3
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	4313      	orrs	r3, r2
 8001af2:	b259      	sxtb	r1, r3
 8001af4:	79fa      	ldrb	r2, [r7, #7]
 8001af6:	4603      	mov	r3, r0
 8001af8:	01db      	lsls	r3, r3, #7
 8001afa:	4413      	add	r3, r2
 8001afc:	b2c9      	uxtb	r1, r1
 8001afe:	4a13      	ldr	r2, [pc, #76]	@ (8001b4c <ssd1306_DrawPixel+0xa4>)
 8001b00:	54d1      	strb	r1, [r2, r3]
 8001b02:	e01d      	b.n	8001b40 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001b04:	79fa      	ldrb	r2, [r7, #7]
 8001b06:	79bb      	ldrb	r3, [r7, #6]
 8001b08:	08db      	lsrs	r3, r3, #3
 8001b0a:	b2d8      	uxtb	r0, r3
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	01db      	lsls	r3, r3, #7
 8001b10:	4413      	add	r3, r2
 8001b12:	4a0e      	ldr	r2, [pc, #56]	@ (8001b4c <ssd1306_DrawPixel+0xa4>)
 8001b14:	5cd3      	ldrb	r3, [r2, r3]
 8001b16:	b25a      	sxtb	r2, r3
 8001b18:	79bb      	ldrb	r3, [r7, #6]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	2101      	movs	r1, #1
 8001b20:	fa01 f303 	lsl.w	r3, r1, r3
 8001b24:	b25b      	sxtb	r3, r3
 8001b26:	43db      	mvns	r3, r3
 8001b28:	b25b      	sxtb	r3, r3
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	b259      	sxtb	r1, r3
 8001b2e:	79fa      	ldrb	r2, [r7, #7]
 8001b30:	4603      	mov	r3, r0
 8001b32:	01db      	lsls	r3, r3, #7
 8001b34:	4413      	add	r3, r2
 8001b36:	b2c9      	uxtb	r1, r1
 8001b38:	4a04      	ldr	r2, [pc, #16]	@ (8001b4c <ssd1306_DrawPixel+0xa4>)
 8001b3a:	54d1      	strb	r1, [r2, r3]
 8001b3c:	e000      	b.n	8001b40 <ssd1306_DrawPixel+0x98>
        return;
 8001b3e:	bf00      	nop
    }
}
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	200053d0 	.word	0x200053d0

08001b50 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001b50:	b590      	push	{r4, r7, lr}
 8001b52:	b089      	sub	sp, #36	@ 0x24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4604      	mov	r4, r0
 8001b58:	4638      	mov	r0, r7
 8001b5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001b5e:	4623      	mov	r3, r4
 8001b60:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001b62:	7bfb      	ldrb	r3, [r7, #15]
 8001b64:	2b1f      	cmp	r3, #31
 8001b66:	d902      	bls.n	8001b6e <ssd1306_WriteChar+0x1e>
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
 8001b6a:	2b7e      	cmp	r3, #126	@ 0x7e
 8001b6c:	d901      	bls.n	8001b72 <ssd1306_WriteChar+0x22>
        return 0;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	e079      	b.n	8001c66 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d005      	beq.n	8001b84 <ssd1306_WriteChar+0x34>
 8001b78:	68ba      	ldr	r2, [r7, #8]
 8001b7a:	7bfb      	ldrb	r3, [r7, #15]
 8001b7c:	3b20      	subs	r3, #32
 8001b7e:	4413      	add	r3, r2
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	e000      	b.n	8001b86 <ssd1306_WriteChar+0x36>
 8001b84:	783b      	ldrb	r3, [r7, #0]
 8001b86:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001b88:	4b39      	ldr	r3, [pc, #228]	@ (8001c70 <ssd1306_WriteChar+0x120>)
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	7dfb      	ldrb	r3, [r7, #23]
 8001b90:	4413      	add	r3, r2
 8001b92:	2b80      	cmp	r3, #128	@ 0x80
 8001b94:	dc06      	bgt.n	8001ba4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001b96:	4b36      	ldr	r3, [pc, #216]	@ (8001c70 <ssd1306_WriteChar+0x120>)
 8001b98:	885b      	ldrh	r3, [r3, #2]
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	787b      	ldrb	r3, [r7, #1]
 8001b9e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001ba0:	2b20      	cmp	r3, #32
 8001ba2:	dd01      	ble.n	8001ba8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	e05e      	b.n	8001c66 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61fb      	str	r3, [r7, #28]
 8001bac:	e04d      	b.n	8001c4a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
 8001bb2:	3b20      	subs	r3, #32
 8001bb4:	7879      	ldrb	r1, [r7, #1]
 8001bb6:	fb01 f303 	mul.w	r3, r1, r3
 8001bba:	4619      	mov	r1, r3
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	440b      	add	r3, r1
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	4413      	add	r3, r2
 8001bc4:	881b      	ldrh	r3, [r3, #0]
 8001bc6:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001bc8:	2300      	movs	r3, #0
 8001bca:	61bb      	str	r3, [r7, #24]
 8001bcc:	e036      	b.n	8001c3c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d013      	beq.n	8001c06 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001bde:	4b24      	ldr	r3, [pc, #144]	@ (8001c70 <ssd1306_WriteChar+0x120>)
 8001be0:	881b      	ldrh	r3, [r3, #0]
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	4413      	add	r3, r2
 8001bea:	b2d8      	uxtb	r0, r3
 8001bec:	4b20      	ldr	r3, [pc, #128]	@ (8001c70 <ssd1306_WriteChar+0x120>)
 8001bee:	885b      	ldrh	r3, [r3, #2]
 8001bf0:	b2da      	uxtb	r2, r3
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	4413      	add	r3, r2
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f7ff ff52 	bl	8001aa8 <ssd1306_DrawPixel>
 8001c04:	e017      	b.n	8001c36 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001c06:	4b1a      	ldr	r3, [pc, #104]	@ (8001c70 <ssd1306_WriteChar+0x120>)
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	69bb      	ldr	r3, [r7, #24]
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	4413      	add	r3, r2
 8001c12:	b2d8      	uxtb	r0, r3
 8001c14:	4b16      	ldr	r3, [pc, #88]	@ (8001c70 <ssd1306_WriteChar+0x120>)
 8001c16:	885b      	ldrh	r3, [r3, #2]
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	4413      	add	r3, r2
 8001c20:	b2d9      	uxtb	r1, r3
 8001c22:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	bf0c      	ite	eq
 8001c2a:	2301      	moveq	r3, #1
 8001c2c:	2300      	movne	r3, #0
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	461a      	mov	r2, r3
 8001c32:	f7ff ff39 	bl	8001aa8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	61bb      	str	r3, [r7, #24]
 8001c3c:	7dfb      	ldrb	r3, [r7, #23]
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d3c4      	bcc.n	8001bce <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	3301      	adds	r3, #1
 8001c48:	61fb      	str	r3, [r7, #28]
 8001c4a:	787b      	ldrb	r3, [r7, #1]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d3ac      	bcc.n	8001bae <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001c54:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <ssd1306_WriteChar+0x120>)
 8001c56:	881a      	ldrh	r2, [r3, #0]
 8001c58:	7dfb      	ldrb	r3, [r7, #23]
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	4413      	add	r3, r2
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	4b03      	ldr	r3, [pc, #12]	@ (8001c70 <ssd1306_WriteChar+0x120>)
 8001c62:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3724      	adds	r7, #36	@ 0x24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd90      	pop	{r4, r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200055d0 	.word	0x200055d0

08001c74 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af02      	add	r7, sp, #8
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	4638      	mov	r0, r7
 8001c7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001c82:	e013      	b.n	8001cac <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	7818      	ldrb	r0, [r3, #0]
 8001c88:	7e3b      	ldrb	r3, [r7, #24]
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	463b      	mov	r3, r7
 8001c8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c90:	f7ff ff5e 	bl	8001b50 <ssd1306_WriteChar>
 8001c94:	4603      	mov	r3, r0
 8001c96:	461a      	mov	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d002      	beq.n	8001ca6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	e008      	b.n	8001cb8 <ssd1306_WriteString+0x44>
        }
        str++;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1e7      	bne.n	8001c84 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	781b      	ldrb	r3, [r3, #0]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	460a      	mov	r2, r1
 8001cca:	71fb      	strb	r3, [r7, #7]
 8001ccc:	4613      	mov	r3, r2
 8001cce:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	b29a      	uxth	r2, r3
 8001cd4:	4b05      	ldr	r3, [pc, #20]	@ (8001cec <ssd1306_SetCursor+0x2c>)
 8001cd6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001cd8:	79bb      	ldrb	r3, [r7, #6]
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	4b03      	ldr	r3, [pc, #12]	@ (8001cec <ssd1306_SetCursor+0x2c>)
 8001cde:	805a      	strh	r2, [r3, #2]
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	200055d0 	.word	0x200055d0

08001cf0 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001cfa:	2381      	movs	r3, #129	@ 0x81
 8001cfc:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001cfe:	7bfb      	ldrb	r3, [r7, #15]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff fdf5 	bl	80018f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001d06:	79fb      	ldrb	r3, [r7, #7]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fdf1 	bl	80018f0 <ssd1306_WriteCommand>
}
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d005      	beq.n	8001d34 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001d28:	23af      	movs	r3, #175	@ 0xaf
 8001d2a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001d2c:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <ssd1306_SetDisplayOn+0x38>)
 8001d2e:	2201      	movs	r2, #1
 8001d30:	715a      	strb	r2, [r3, #5]
 8001d32:	e004      	b.n	8001d3e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001d34:	23ae      	movs	r3, #174	@ 0xae
 8001d36:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001d38:	4b05      	ldr	r3, [pc, #20]	@ (8001d50 <ssd1306_SetDisplayOn+0x38>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001d3e:	7bfb      	ldrb	r3, [r7, #15]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fdd5 	bl	80018f0 <ssd1306_WriteCommand>
}
 8001d46:	bf00      	nop
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	200055d0 	.word	0x200055d0

08001d54 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	607b      	str	r3, [r7, #4]
 8001d5e:	4b10      	ldr	r3, [pc, #64]	@ (8001da0 <HAL_MspInit+0x4c>)
 8001d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d62:	4a0f      	ldr	r2, [pc, #60]	@ (8001da0 <HAL_MspInit+0x4c>)
 8001d64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001da0 <HAL_MspInit+0x4c>)
 8001d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d72:	607b      	str	r3, [r7, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	603b      	str	r3, [r7, #0]
 8001d7a:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <HAL_MspInit+0x4c>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	4a08      	ldr	r2, [pc, #32]	@ (8001da0 <HAL_MspInit+0x4c>)
 8001d80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d86:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <HAL_MspInit+0x4c>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8e:	603b      	str	r3, [r7, #0]
 8001d90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d92:	bf00      	nop
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	40023800 	.word	0x40023800

08001da4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	@ 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a2f      	ldr	r2, [pc, #188]	@ (8001e80 <HAL_ADC_MspInit+0xdc>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d158      	bne.n	8001e78 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b2e      	ldr	r3, [pc, #184]	@ (8001e84 <HAL_ADC_MspInit+0xe0>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dce:	4a2d      	ldr	r2, [pc, #180]	@ (8001e84 <HAL_ADC_MspInit+0xe0>)
 8001dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dd6:	4b2b      	ldr	r3, [pc, #172]	@ (8001e84 <HAL_ADC_MspInit+0xe0>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	4b27      	ldr	r3, [pc, #156]	@ (8001e84 <HAL_ADC_MspInit+0xe0>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	4a26      	ldr	r2, [pc, #152]	@ (8001e84 <HAL_ADC_MspInit+0xe0>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df2:	4b24      	ldr	r3, [pc, #144]	@ (8001e84 <HAL_ADC_MspInit+0xe0>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e02:	2303      	movs	r3, #3
 8001e04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0a:	f107 0314 	add.w	r3, r7, #20
 8001e0e:	4619      	mov	r1, r3
 8001e10:	481d      	ldr	r0, [pc, #116]	@ (8001e88 <HAL_ADC_MspInit+0xe4>)
 8001e12:	f004 f985 	bl	8006120 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001e16:	4b1d      	ldr	r3, [pc, #116]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e18:	4a1d      	ldr	r2, [pc, #116]	@ (8001e90 <HAL_ADC_MspInit+0xec>)
 8001e1a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e22:	4b1a      	ldr	r3, [pc, #104]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e28:	4b18      	ldr	r3, [pc, #96]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e2e:	4b17      	ldr	r3, [pc, #92]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e34:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e36:	4b15      	ldr	r3, [pc, #84]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e38:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e3c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e3e:	4b13      	ldr	r3, [pc, #76]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e44:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e46:	4b11      	ldr	r3, [pc, #68]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e4c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e50:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001e54:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e56:	4b0d      	ldr	r3, [pc, #52]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e5c:	480b      	ldr	r0, [pc, #44]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e5e:	f003 fdbf 	bl	80059e0 <HAL_DMA_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8001e68:	f7ff fd34 	bl	80018d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a07      	ldr	r2, [pc, #28]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e70:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e72:	4a06      	ldr	r2, [pc, #24]	@ (8001e8c <HAL_ADC_MspInit+0xe8>)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001e78:	bf00      	nop
 8001e7a:	3728      	adds	r7, #40	@ 0x28
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40012000 	.word	0x40012000
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40020000 	.word	0x40020000
 8001e8c:	20000250 	.word	0x20000250
 8001e90:	40026410 	.word	0x40026410

08001e94 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08a      	sub	sp, #40	@ 0x28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 0314 	add.w	r3, r7, #20
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a21      	ldr	r2, [pc, #132]	@ (8001f38 <HAL_I2C_MspInit+0xa4>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d13b      	bne.n	8001f2e <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	4b20      	ldr	r3, [pc, #128]	@ (8001f3c <HAL_I2C_MspInit+0xa8>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ebe:	4a1f      	ldr	r2, [pc, #124]	@ (8001f3c <HAL_I2C_MspInit+0xa8>)
 8001ec0:	f043 0302 	orr.w	r3, r3, #2
 8001ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f3c <HAL_I2C_MspInit+0xa8>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ed2:	23c0      	movs	r3, #192	@ 0xc0
 8001ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ed6:	2312      	movs	r3, #18
 8001ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eda:	2301      	movs	r3, #1
 8001edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ee2:	2304      	movs	r3, #4
 8001ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee6:	f107 0314 	add.w	r3, r7, #20
 8001eea:	4619      	mov	r1, r3
 8001eec:	4814      	ldr	r0, [pc, #80]	@ (8001f40 <HAL_I2C_MspInit+0xac>)
 8001eee:	f004 f917 	bl	8006120 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	4b11      	ldr	r3, [pc, #68]	@ (8001f3c <HAL_I2C_MspInit+0xa8>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efa:	4a10      	ldr	r2, [pc, #64]	@ (8001f3c <HAL_I2C_MspInit+0xa8>)
 8001efc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f02:	4b0e      	ldr	r3, [pc, #56]	@ (8001f3c <HAL_I2C_MspInit+0xa8>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2100      	movs	r1, #0
 8001f12:	201f      	movs	r0, #31
 8001f14:	f003 fd2d 	bl	8005972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001f18:	201f      	movs	r0, #31
 8001f1a:	f003 fd46 	bl	80059aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2100      	movs	r1, #0
 8001f22:	2020      	movs	r0, #32
 8001f24:	f003 fd25 	bl	8005972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001f28:	2020      	movs	r0, #32
 8001f2a:	f003 fd3e 	bl	80059aa <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f2e:	bf00      	nop
 8001f30:	3728      	adds	r7, #40	@ 0x28
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40005400 	.word	0x40005400
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40020400 	.word	0x40020400

08001f44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f54:	d145      	bne.n	8001fe2 <HAL_TIM_Base_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]
 8001f5a:	4b24      	ldr	r3, [pc, #144]	@ (8001fec <HAL_TIM_Base_MspInit+0xa8>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5e:	4a23      	ldr	r2, [pc, #140]	@ (8001fec <HAL_TIM_Base_MspInit+0xa8>)
 8001f60:	f043 0301 	orr.w	r3, r3, #1
 8001f64:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f66:	4b21      	ldr	r3, [pc, #132]	@ (8001fec <HAL_TIM_Base_MspInit+0xa8>)
 8001f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH2_CH4 Init */
    hdma_tim2_ch2_ch4.Instance = DMA1_Stream6;
 8001f72:	4b1f      	ldr	r3, [pc, #124]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001f74:	4a1f      	ldr	r2, [pc, #124]	@ (8001ff4 <HAL_TIM_Base_MspInit+0xb0>)
 8001f76:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Channel = DMA_CHANNEL_3;
 8001f78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001f7a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001f7e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f80:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f86:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001f8c:	4b18      	ldr	r3, [pc, #96]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001f8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f92:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f94:	4b16      	ldr	r3, [pc, #88]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001f96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f9a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f9c:	4b14      	ldr	r3, [pc, #80]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001f9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fa2:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8001fa4:	4b12      	ldr	r3, [pc, #72]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001fa6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001faa:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 8001fac:	4b10      	ldr	r3, [pc, #64]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001fae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001fb2:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fb4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8001fba:	480d      	ldr	r0, [pc, #52]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001fbc:	f003 fd10 	bl	80059e0 <HAL_DMA_Init>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_TIM_Base_MspInit+0x86>
    {
      Error_Handler();
 8001fc6:	f7ff fc85 	bl	80018d4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a08      	ldr	r2, [pc, #32]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001fce:	629a      	str	r2, [r3, #40]	@ 0x28
 8001fd0:	4a07      	ldr	r2, [pc, #28]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a05      	ldr	r2, [pc, #20]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001fda:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fdc:	4a04      	ldr	r2, [pc, #16]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xac>)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001fe2:	bf00      	nop
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	2000034c 	.word	0x2000034c
 8001ff4:	400260a0 	.word	0x400260a0

08001ff8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002000:	f107 030c 	add.w	r3, r7, #12
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
 800200e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002018:	d11d      	bne.n	8002056 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <HAL_TIM_MspPostInit+0x68>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	4a0f      	ldr	r2, [pc, #60]	@ (8002060 <HAL_TIM_MspPostInit+0x68>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6313      	str	r3, [r2, #48]	@ 0x30
 800202a:	4b0d      	ldr	r3, [pc, #52]	@ (8002060 <HAL_TIM_MspPostInit+0x68>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002036:	2302      	movs	r3, #2
 8002038:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203a:	2302      	movs	r3, #2
 800203c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002042:	2303      	movs	r3, #3
 8002044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002046:	2301      	movs	r3, #1
 8002048:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800204a:	f107 030c 	add.w	r3, r7, #12
 800204e:	4619      	mov	r1, r3
 8002050:	4804      	ldr	r0, [pc, #16]	@ (8002064 <HAL_TIM_MspPostInit+0x6c>)
 8002052:	f004 f865 	bl	8006120 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002056:	bf00      	nop
 8002058:	3720      	adds	r7, #32
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40023800 	.word	0x40023800
 8002064:	40020000 	.word	0x40020000

08002068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800206c:	bf00      	nop
 800206e:	e7fd      	b.n	800206c <NMI_Handler+0x4>

08002070 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002074:	bf00      	nop
 8002076:	e7fd      	b.n	8002074 <HardFault_Handler+0x4>

08002078 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800207c:	bf00      	nop
 800207e:	e7fd      	b.n	800207c <MemManage_Handler+0x4>

08002080 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002084:	bf00      	nop
 8002086:	e7fd      	b.n	8002084 <BusFault_Handler+0x4>

08002088 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800208c:	bf00      	nop
 800208e:	e7fd      	b.n	800208c <UsageFault_Handler+0x4>

08002090 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002094:	bf00      	nop
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800209e:	b480      	push	{r7}
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020b0:	bf00      	nop
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020ba:	b580      	push	{r7, lr}
 80020bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020be:	f002 ff51 	bl	8004f64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}
	...

080020c8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 80020cc:	4802      	ldr	r0, [pc, #8]	@ (80020d8 <DMA1_Stream6_IRQHandler+0x10>)
 80020ce:	f003 fdaf 	bl	8005c30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80020d2:	bf00      	nop
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	2000034c 	.word	0x2000034c

080020dc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80020e0:	4802      	ldr	r0, [pc, #8]	@ (80020ec <I2C1_EV_IRQHandler+0x10>)
 80020e2:	f004 fd6d 	bl	8006bc0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	200002b0 	.word	0x200002b0

080020f0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80020f4:	4802      	ldr	r0, [pc, #8]	@ (8002100 <I2C1_ER_IRQHandler+0x10>)
 80020f6:	f004 feb6 	bl	8006e66 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	200002b0 	.word	0x200002b0

08002104 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002108:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800210c:	f004 f9be 	bl	800648c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002110:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002114:	f004 f9ba 	bl	800648c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002118:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800211c:	f004 f9b6 	bl	800648c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002120:	bf00      	nop
 8002122:	bd80      	pop	{r7, pc}

08002124 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002128:	4802      	ldr	r0, [pc, #8]	@ (8002134 <DMA2_Stream0_IRQHandler+0x10>)
 800212a:	f003 fd81 	bl	8005c30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000250 	.word	0x20000250

08002138 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  return 1;
 800213c:	2301      	movs	r3, #1
}
 800213e:	4618      	mov	r0, r3
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <_kill>:

int _kill(int pid, int sig)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002152:	f008 fe17 	bl	800ad84 <__errno>
 8002156:	4603      	mov	r3, r0
 8002158:	2216      	movs	r2, #22
 800215a:	601a      	str	r2, [r3, #0]
  return -1;
 800215c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002160:	4618      	mov	r0, r3
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <_exit>:

void _exit (int status)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002170:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff ffe7 	bl	8002148 <_kill>
  while (1) {}    /* Make sure we hang here */
 800217a:	bf00      	nop
 800217c:	e7fd      	b.n	800217a <_exit+0x12>

0800217e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218a:	2300      	movs	r3, #0
 800218c:	617b      	str	r3, [r7, #20]
 800218e:	e00a      	b.n	80021a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002190:	f3af 8000 	nop.w
 8002194:	4601      	mov	r1, r0
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	60ba      	str	r2, [r7, #8]
 800219c:	b2ca      	uxtb	r2, r1
 800219e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	3301      	adds	r3, #1
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	697a      	ldr	r2, [r7, #20]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	dbf0      	blt.n	8002190 <_read+0x12>
  }

  return len;
 80021ae:	687b      	ldr	r3, [r7, #4]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]
 80021c8:	e009      	b.n	80021de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	1c5a      	adds	r2, r3, #1
 80021ce:	60ba      	str	r2, [r7, #8]
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	3301      	adds	r3, #1
 80021dc:	617b      	str	r3, [r7, #20]
 80021de:	697a      	ldr	r2, [r7, #20]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	dbf1      	blt.n	80021ca <_write+0x12>
  }
  return len;
 80021e6:	687b      	ldr	r3, [r7, #4]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3718      	adds	r7, #24
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <_close>:

int _close(int file)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002218:	605a      	str	r2, [r3, #4]
  return 0;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <_isatty>:

int _isatty(int file)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002230:	2301      	movs	r3, #1
}
 8002232:	4618      	mov	r0, r3
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800223e:	b480      	push	{r7}
 8002240:	b085      	sub	sp, #20
 8002242:	af00      	add	r7, sp, #0
 8002244:	60f8      	str	r0, [r7, #12]
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	3714      	adds	r7, #20
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002260:	4a14      	ldr	r2, [pc, #80]	@ (80022b4 <_sbrk+0x5c>)
 8002262:	4b15      	ldr	r3, [pc, #84]	@ (80022b8 <_sbrk+0x60>)
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800226c:	4b13      	ldr	r3, [pc, #76]	@ (80022bc <_sbrk+0x64>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d102      	bne.n	800227a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002274:	4b11      	ldr	r3, [pc, #68]	@ (80022bc <_sbrk+0x64>)
 8002276:	4a12      	ldr	r2, [pc, #72]	@ (80022c0 <_sbrk+0x68>)
 8002278:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800227a:	4b10      	ldr	r3, [pc, #64]	@ (80022bc <_sbrk+0x64>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	429a      	cmp	r2, r3
 8002286:	d207      	bcs.n	8002298 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002288:	f008 fd7c 	bl	800ad84 <__errno>
 800228c:	4603      	mov	r3, r0
 800228e:	220c      	movs	r2, #12
 8002290:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002296:	e009      	b.n	80022ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002298:	4b08      	ldr	r3, [pc, #32]	@ (80022bc <_sbrk+0x64>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800229e:	4b07      	ldr	r3, [pc, #28]	@ (80022bc <_sbrk+0x64>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4413      	add	r3, r2
 80022a6:	4a05      	ldr	r2, [pc, #20]	@ (80022bc <_sbrk+0x64>)
 80022a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022aa:	68fb      	ldr	r3, [r7, #12]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20010000 	.word	0x20010000
 80022b8:	00000400 	.word	0x00000400
 80022bc:	200055d8 	.word	0x200055d8
 80022c0:	20005730 	.word	0x20005730

080022c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022c8:	4b06      	ldr	r3, [pc, #24]	@ (80022e4 <SystemInit+0x20>)
 80022ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ce:	4a05      	ldr	r2, [pc, #20]	@ (80022e4 <SystemInit+0x20>)
 80022d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022d8:	bf00      	nop
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80022e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002320 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80022ec:	f7ff ffea 	bl	80022c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022f0:	480c      	ldr	r0, [pc, #48]	@ (8002324 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022f2:	490d      	ldr	r1, [pc, #52]	@ (8002328 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022f4:	4a0d      	ldr	r2, [pc, #52]	@ (800232c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022f8:	e002      	b.n	8002300 <LoopCopyDataInit>

080022fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022fe:	3304      	adds	r3, #4

08002300 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002300:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002302:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002304:	d3f9      	bcc.n	80022fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002306:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002308:	4c0a      	ldr	r4, [pc, #40]	@ (8002334 <LoopFillZerobss+0x22>)
  movs r3, #0
 800230a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800230c:	e001      	b.n	8002312 <LoopFillZerobss>

0800230e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800230e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002310:	3204      	adds	r2, #4

08002312 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002312:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002314:	d3fb      	bcc.n	800230e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002316:	f008 fd3b 	bl	800ad90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800231a:	f7fe fdc5 	bl	8000ea8 <main>
  bx  lr    
 800231e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002320:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002324:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002328:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800232c:	08021d38 	.word	0x08021d38
  ldr r2, =_sbss
 8002330:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002334:	2000572c 	.word	0x2000572c

08002338 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002338:	e7fe      	b.n	8002338 <ADC_IRQHandler>

0800233a <arm_bitreversal_32>:

ARM_DSP_ATTRIBUTE void arm_bitreversal_32(
        uint32_t *pSrc,
  const uint16_t bitRevLen,
  const uint16_t *pBitRevTab)
{
 800233a:	b480      	push	{r7}
 800233c:	b089      	sub	sp, #36	@ 0x24
 800233e:	af00      	add	r7, sp, #0
 8002340:	60f8      	str	r0, [r7, #12]
 8002342:	460b      	mov	r3, r1
 8002344:	607a      	str	r2, [r7, #4]
 8002346:	817b      	strh	r3, [r7, #10]
  uint32_t a, b, i, tmp;

  for (i = 0; i < bitRevLen; )
 8002348:	2300      	movs	r3, #0
 800234a:	61fb      	str	r3, [r7, #28]
 800234c:	e043      	b.n	80023d6 <arm_bitreversal_32+0x9c>
  {
     a = pBitRevTab[i    ] >> 2;
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	4413      	add	r3, r2
 8002356:	881b      	ldrh	r3, [r3, #0]
 8002358:	089b      	lsrs	r3, r3, #2
 800235a:	b29b      	uxth	r3, r3
 800235c:	61bb      	str	r3, [r7, #24]
     b = pBitRevTab[i + 1] >> 2;
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	3301      	adds	r3, #1
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	4413      	add	r3, r2
 8002368:	881b      	ldrh	r3, [r3, #0]
 800236a:	089b      	lsrs	r3, r3, #2
 800236c:	b29b      	uxth	r3, r3
 800236e:	617b      	str	r3, [r7, #20]

     //real
     tmp = pSrc[a];
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	68fa      	ldr	r2, [r7, #12]
 8002376:	4413      	add	r3, r2
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	613b      	str	r3, [r7, #16]
     pSrc[a] = pSrc[b];
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	441a      	add	r2, r3
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	68f9      	ldr	r1, [r7, #12]
 800238a:	440b      	add	r3, r1
 800238c:	6812      	ldr	r2, [r2, #0]
 800238e:	601a      	str	r2, [r3, #0]
     pSrc[b] = tmp;
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	4413      	add	r3, r2
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	601a      	str	r2, [r3, #0]

     //complex
     tmp = pSrc[a+1];
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	3301      	adds	r3, #1
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	4413      	add	r3, r2
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	613b      	str	r3, [r7, #16]
     pSrc[a+1] = pSrc[b+1];
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	3301      	adds	r3, #1
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	441a      	add	r2, r3
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	3301      	adds	r3, #1
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	68f9      	ldr	r1, [r7, #12]
 80023bc:	440b      	add	r3, r1
 80023be:	6812      	ldr	r2, [r2, #0]
 80023c0:	601a      	str	r2, [r3, #0]
     pSrc[b+1] = tmp;
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	3301      	adds	r3, #1
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	4413      	add	r3, r2
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	601a      	str	r2, [r3, #0]

    i += 2;
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	3302      	adds	r3, #2
 80023d4:	61fb      	str	r3, [r7, #28]
  for (i = 0; i < bitRevLen; )
 80023d6:	897b      	ldrh	r3, [r7, #10]
 80023d8:	69fa      	ldr	r2, [r7, #28]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d3b7      	bcc.n	800234e <arm_bitreversal_32+0x14>
  }
}
 80023de:	bf00      	nop
 80023e0:	bf00      	nop
 80023e2:	3724      	adds	r7, #36	@ 0x24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <arm_cfft_radix8by2_f32>:
  @endcode

 */

static void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b0a0      	sub	sp, #128	@ 0x80
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t    L  = S->fftLen;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	881b      	ldrh	r3, [r3, #0]
 80023fa:	66bb      	str	r3, [r7, #104]	@ 0x68
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
 80023fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	4413      	add	r3, r2
 8002404:	677b      	str	r3, [r7, #116]	@ 0x74
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	673b      	str	r3, [r7, #112]	@ 0x70
  float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
  float32_t m0, m1, m2, m3;
  uint32_t l;

  pCol1 = p1;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	667b      	str	r3, [r7, #100]	@ 0x64
  pCol2 = p2;
 8002410:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002412:	663b      	str	r3, [r7, #96]	@ 0x60

  /* Define new length */
  L >>= 1;
 8002414:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002416:	085b      	lsrs	r3, r3, #1
 8002418:	66bb      	str	r3, [r7, #104]	@ 0x68

  /* Initialize mid pointers */
  pMid1 = p1 + L;
 800241a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	4413      	add	r3, r2
 8002422:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pMid2 = p2 + L;
 8002424:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800242a:	4413      	add	r3, r2
 800242c:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 800242e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002430:	089b      	lsrs	r3, r3, #2
 8002432:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002434:	e1b6      	b.n	80027a4 <arm_cfft_radix8by2_f32+0x3b8>
  {
    t1[0] = p1[0];
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	63bb      	str	r3, [r7, #56]	@ 0x38
    t1[1] = p1[1];
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	63fb      	str	r3, [r7, #60]	@ 0x3c
    t1[2] = p1[2];
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	643b      	str	r3, [r7, #64]	@ 0x40
    t1[3] = p1[3];
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	647b      	str	r3, [r7, #68]	@ 0x44

    t2[0] = p2[0];
 800244e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	62bb      	str	r3, [r7, #40]	@ 0x28
    t2[1] = p2[1];
 8002454:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t2[2] = p2[2];
 800245a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	633b      	str	r3, [r7, #48]	@ 0x30
    t2[3] = p2[3];
 8002460:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	637b      	str	r3, [r7, #52]	@ 0x34

    t3[0] = pMid1[0];
 8002466:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	61bb      	str	r3, [r7, #24]
    t3[1] = pMid1[1];
 800246c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	61fb      	str	r3, [r7, #28]
    t3[2] = pMid1[2];
 8002472:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	623b      	str	r3, [r7, #32]
    t3[3] = pMid1[3];
 8002478:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	627b      	str	r3, [r7, #36]	@ 0x24

    t4[0] = pMid2[0];
 800247e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	60bb      	str	r3, [r7, #8]
    t4[1] = pMid2[1];
 8002484:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	60fb      	str	r3, [r7, #12]
    t4[2] = pMid2[2];
 800248a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	613b      	str	r3, [r7, #16]
    t4[3] = pMid2[3];
 8002490:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	617b      	str	r3, [r7, #20]

    *p1++ = t1[0] + t2[0];
 8002496:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800249a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	1d1a      	adds	r2, r3, #4
 80024a2:	603a      	str	r2, [r7, #0]
 80024a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024a8:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[1] + t2[1];
 80024ac:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80024b0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	1d1a      	adds	r2, r3, #4
 80024b8:	603a      	str	r2, [r7, #0]
 80024ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024be:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[2] + t2[2];
 80024c2:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80024c6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	1d1a      	adds	r2, r3, #4
 80024ce:	603a      	str	r2, [r7, #0]
 80024d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024d4:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[3] + t2[3];    /* col 1 */
 80024d8:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80024dc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	1d1a      	adds	r2, r3, #4
 80024e4:	603a      	str	r2, [r7, #0]
 80024e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ea:	edc3 7a00 	vstr	s15, [r3]

    t2[0] = t1[0] - t2[0];
 80024ee:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80024f2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80024f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024fa:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    t2[1] = t1[1] - t2[1];
 80024fe:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002502:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002506:	ee77 7a67 	vsub.f32	s15, s14, s15
 800250a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[2] = t1[2] - t2[2];
 800250e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002512:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002516:	ee77 7a67 	vsub.f32	s15, s14, s15
 800251a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 800251e:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002522:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002526:	ee77 7a67 	vsub.f32	s15, s14, s15
 800252a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    *pMid1++ = t3[0] + t4[0];
 800252e:	ed97 7a06 	vldr	s14, [r7, #24]
 8002532:	edd7 7a02 	vldr	s15, [r7, #8]
 8002536:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002538:	1d1a      	adds	r2, r3, #4
 800253a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800253c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002540:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[1] + t4[1];
 8002544:	ed97 7a07 	vldr	s14, [r7, #28]
 8002548:	edd7 7a03 	vldr	s15, [r7, #12]
 800254c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800254e:	1d1a      	adds	r2, r3, #4
 8002550:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002552:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002556:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[2] + t4[2];
 800255a:	ed97 7a08 	vldr	s14, [r7, #32]
 800255e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002562:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002564:	1d1a      	adds	r2, r3, #4
 8002566:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002568:	ee77 7a27 	vadd.f32	s15, s14, s15
 800256c:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8002570:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002574:	edd7 7a05 	vldr	s15, [r7, #20]
 8002578:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800257a:	1d1a      	adds	r2, r3, #4
 800257c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800257e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002582:	edc3 7a00 	vstr	s15, [r3]

    t4[0] = t4[0] - t3[0];
 8002586:	ed97 7a02 	vldr	s14, [r7, #8]
 800258a:	edd7 7a06 	vldr	s15, [r7, #24]
 800258e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002592:	edc7 7a02 	vstr	s15, [r7, #8]
    t4[1] = t4[1] - t3[1];
 8002596:	ed97 7a03 	vldr	s14, [r7, #12]
 800259a:	edd7 7a07 	vldr	s15, [r7, #28]
 800259e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025a2:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[2] = t4[2] - t3[2];
 80025a6:	ed97 7a04 	vldr	s14, [r7, #16]
 80025aa:	edd7 7a08 	vldr	s15, [r7, #32]
 80025ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025b2:	edc7 7a04 	vstr	s15, [r7, #16]
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 80025b6:	ed97 7a05 	vldr	s14, [r7, #20]
 80025ba:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80025be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c2:	edc7 7a05 	vstr	s15, [r7, #20]

    twR = *tw++;
 80025c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80025c8:	1d1a      	adds	r2, r3, #4
 80025ca:	673a      	str	r2, [r7, #112]	@ 0x70
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    twI = *tw++;
 80025d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80025d2:	1d1a      	adds	r2, r3, #4
 80025d4:	673a      	str	r2, [r7, #112]	@ 0x70
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* multiply by twiddle factors */
    m0 = t2[0] * twR;
 80025da:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80025de:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80025e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e6:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t2[1] * twI;
 80025ea:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80025ee:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80025f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f6:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t2[1] * twR;
 80025fa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80025fe:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8002602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002606:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t2[0] * twI;
 800260a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800260e:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8002612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002616:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    /* R  =  R  *  Tr - I * Ti */
    *p2++ = m0 + m1;
 800261a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800261c:	1d1a      	adds	r2, r3, #4
 800261e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002620:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002624:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002628:	ee77 7a27 	vadd.f32	s15, s14, s15
 800262c:	edc3 7a00 	vstr	s15, [r3]
    /* I  =  I  *  Tr + R * Ti */
    *p2++ = m2 - m3;
 8002630:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002632:	1d1a      	adds	r2, r3, #4
 8002634:	677a      	str	r2, [r7, #116]	@ 0x74
 8002636:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800263a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800263e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002642:	edc3 7a00 	vstr	s15, [r3]

    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
 8002646:	edd7 7a02 	vldr	s15, [r7, #8]
 800264a:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800264e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002652:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t4[1] * twR;
 8002656:	edd7 7a03 	vldr	s15, [r7, #12]
 800265a:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800265e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002662:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t4[1] * twI;
 8002666:	edd7 7a03 	vldr	s15, [r7, #12]
 800266a:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800266e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002672:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t4[0] * twR;
 8002676:	edd7 7a02 	vldr	s15, [r7, #8]
 800267a:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800267e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002682:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *pMid2++ = m0 - m1;
 8002686:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002688:	1d1a      	adds	r2, r3, #4
 800268a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800268c:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002690:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002694:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002698:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 800269c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800269e:	1d1a      	adds	r2, r3, #4
 80026a0:	67ba      	str	r2, [r7, #120]	@ 0x78
 80026a2:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80026a6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80026aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ae:	edc3 7a00 	vstr	s15, [r3]

    twR = *tw++;
 80026b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026b4:	1d1a      	adds	r2, r3, #4
 80026b6:	673a      	str	r2, [r7, #112]	@ 0x70
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    twI = *tw++;
 80026bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026be:	1d1a      	adds	r2, r3, #4
 80026c0:	673a      	str	r2, [r7, #112]	@ 0x70
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	65bb      	str	r3, [r7, #88]	@ 0x58

    m0 = t2[2] * twR;
 80026c6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026ca:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80026ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d2:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t2[3] * twI;
 80026d6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80026da:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80026de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026e2:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t2[3] * twR;
 80026e6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80026ea:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80026ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026f2:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t2[2] * twI;
 80026f6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026fa:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80026fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002702:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *p2++ = m0 + m1;
 8002706:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002708:	1d1a      	adds	r2, r3, #4
 800270a:	677a      	str	r2, [r7, #116]	@ 0x74
 800270c:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002710:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002718:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 800271c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800271e:	1d1a      	adds	r2, r3, #4
 8002720:	677a      	str	r2, [r7, #116]	@ 0x74
 8002722:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002726:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800272a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800272e:	edc3 7a00 	vstr	s15, [r3]

    m0 = t4[2] * twI;
 8002732:	edd7 7a04 	vldr	s15, [r7, #16]
 8002736:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800273a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800273e:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t4[3] * twR;
 8002742:	edd7 7a05 	vldr	s15, [r7, #20]
 8002746:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800274a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800274e:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t4[3] * twI;
 8002752:	edd7 7a05 	vldr	s15, [r7, #20]
 8002756:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800275a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800275e:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t4[2] * twR;
 8002762:	edd7 7a04 	vldr	s15, [r7, #16]
 8002766:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800276a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800276e:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *pMid2++ = m0 - m1;
 8002772:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002774:	1d1a      	adds	r2, r3, #4
 8002776:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002778:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800277c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002780:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002784:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 8002788:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800278a:	1d1a      	adds	r2, r3, #4
 800278c:	67ba      	str	r2, [r7, #120]	@ 0x78
 800278e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002792:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002796:	ee77 7a27 	vadd.f32	s15, s14, s15
 800279a:	edc3 7a00 	vstr	s15, [r3]
  for (l = L >> 2; l > 0; l-- )
 800279e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027a0:	3b01      	subs	r3, #1
 80027a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80027a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f47f ae45 	bne.w	8002436 <arm_cfft_radix8by2_f32+0x4a>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 80027ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80027ae:	b299      	uxth	r1, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685a      	ldr	r2, [r3, #4]
 80027b4:	2302      	movs	r3, #2
 80027b6:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80027b8:	f001 f80e 	bl	80037d8 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80027bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80027be:	b299      	uxth	r1, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	2302      	movs	r3, #2
 80027c6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80027c8:	f001 f806 	bl	80037d8 <arm_radix8_butterfly_f32>
}
 80027cc:	bf00      	nop
 80027ce:	3780      	adds	r7, #128	@ 0x80
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <arm_cfft_radix8by4_f32>:

static void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b0ac      	sub	sp, #176	@ 0xb0
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	881b      	ldrh	r3, [r3, #0]
 80027e2:	085b      	lsrs	r3, r3, #1
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 80027ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	4413      	add	r3, r2
 80027f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    float32_t * p3 = p2 + L;
 80027f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002802:	4413      	add	r3, r2
 8002804:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    float32_t * p4 = p3 + L;
 8002808:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8002812:	4413      	add	r3, r2
 8002814:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         /* points to real values by default */
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    pCol2 = p2;
 800281c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002820:	67bb      	str	r3, [r7, #120]	@ 0x78
    pCol3 = p3;
 8002822:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002826:	677b      	str	r3, [r7, #116]	@ 0x74
    pCol4 = p4;
 8002828:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800282c:	673b      	str	r3, [r7, #112]	@ 0x70
    pEnd1 = p2 - 1;     /* points to imaginary values by default */
 800282e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002832:	3b04      	subs	r3, #4
 8002834:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    pEnd2 = p3 - 1;
 8002838:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800283c:	3b04      	subs	r3, #4
 800283e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    pEnd3 = p4 - 1;
 8002842:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002846:	3b04      	subs	r3, #4
 8002848:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    pEnd4 = pEnd3 + L;
 800284c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8002856:	4413      	add	r3, r2
 8002858:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002864:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002868:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800286c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002870:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    L >>= 1;
 8002874:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002878:	085b      	lsrs	r3, r3, #1
 800287a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

    /* do four dot Fourier transform */

    twMod2 = 2;
 800287e:	2302      	movs	r3, #2
 8002880:	66fb      	str	r3, [r7, #108]	@ 0x6c
    twMod3 = 4;
 8002882:	2304      	movs	r3, #4
 8002884:	66bb      	str	r3, [r7, #104]	@ 0x68
    twMod4 = 6;
 8002886:	2306      	movs	r3, #6
 8002888:	667b      	str	r3, [r7, #100]	@ 0x64

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	ed93 7a00 	vldr	s14, [r3]
 8002890:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002894:	edd3 7a00 	vldr	s15, [r3]
 8002898:	ee77 7a27 	vadd.f32	s15, s14, s15
 800289c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    p1sp3_0 = p1[0] - p3[0];
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	ed93 7a00 	vldr	s14, [r3]
 80028a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028aa:	edd3 7a00 	vldr	s15, [r3]
 80028ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b2:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    p1ap3_1 = p1[1] + p3[1];
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	3304      	adds	r3, #4
 80028ba:	ed93 7a00 	vldr	s14, [r3]
 80028be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028c2:	3304      	adds	r3, #4
 80028c4:	edd3 7a00 	vldr	s15, [r3]
 80028c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028cc:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    p1sp3_1 = p1[1] - p3[1];
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	3304      	adds	r3, #4
 80028d4:	ed93 7a00 	vldr	s14, [r3]
 80028d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028dc:	3304      	adds	r3, #4
 80028de:	edd3 7a00 	vldr	s15, [r3]
 80028e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028e6:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 80028ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80028ee:	3304      	adds	r3, #4
 80028f0:	ed93 7a00 	vldr	s14, [r3]
 80028f4:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80028f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002900:	3304      	adds	r3, #4
 8002902:	edd3 7a00 	vldr	s15, [r3]
 8002906:	ee77 7a67 	vsub.f32	s15, s14, s15
 800290a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800290e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002912:	edd3 7a00 	vldr	s15, [r3]
 8002916:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800291a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800291e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002922:	edd3 7a00 	vldr	s15, [r3]
 8002926:	ee77 7a27 	vadd.f32	s15, s14, s15
 800292a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800292e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002932:	edd3 7a00 	vldr	s15, [r3]
 8002936:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800293a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800293e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002942:	edd3 7a00 	vldr	s15, [r3]
 8002946:	ee77 7a67 	vsub.f32	s15, s14, s15
 800294a:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 800294e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002952:	3304      	adds	r3, #4
 8002954:	edd3 7a00 	vldr	s15, [r3]
 8002958:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800295c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002960:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002964:	3304      	adds	r3, #4
 8002966:	edd3 7a00 	vldr	s15, [r3]
 800296a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800296e:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8002972:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002976:	3304      	adds	r3, #4
 8002978:	edd3 7a00 	vldr	s15, [r3]
 800297c:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8002980:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002984:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002988:	3304      	adds	r3, #4
 800298a:	edd3 7a00 	vldr	s15, [r3]
 800298e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002992:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8002996:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800299a:	ed93 7a00 	vldr	s14, [r3]
 800299e:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80029a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029aa:	edd3 7a00 	vldr	s15, [r3]
 80029ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029b2:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 80029b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80029ba:	ed93 7a00 	vldr	s14, [r3]
 80029be:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80029c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029ca:	edd3 7a00 	vldr	s15, [r3]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	1d1a      	adds	r2, r3, #4
 80029d2:	603a      	str	r2, [r7, #0]
 80029d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029d8:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80029dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80029e0:	3304      	adds	r3, #4
 80029e2:	ed93 7a00 	vldr	s14, [r3]
 80029e6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80029ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029f2:	3304      	adds	r3, #4
 80029f4:	edd3 7a00 	vldr	s15, [r3]
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	1d1a      	adds	r2, r3, #4
 80029fc:	603a      	str	r2, [r7, #0]
 80029fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a02:	edc3 7a00 	vstr	s15, [r3]

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 8002a06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002a0a:	1d1a      	adds	r2, r3, #4
 8002a0c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8002a10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a12:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 8002a14:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002a18:	1d1a      	adds	r2, r3, #4
 8002a1a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8002a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a20:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 8002a22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a26:	1d1a      	adds	r2, r3, #4
 8002a28:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a2c:	69fa      	ldr	r2, [r7, #28]
 8002a2e:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 8002a30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a34:	1d1a      	adds	r2, r3, #4
 8002a36:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a3a:	6a3a      	ldr	r2, [r7, #32]
 8002a3c:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 8002a3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a42:	1d1a      	adds	r2, r3, #4
 8002a44:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8002a48:	68fa      	ldr	r2, [r7, #12]
 8002a4a:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 8002a4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a50:	1d1a      	adds	r2, r3, #4
 8002a52:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8002a56:	693a      	ldr	r2, [r7, #16]
 8002a58:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 8002a5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8002a62:	4413      	add	r3, r2
 8002a64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    tw3 += twMod3;
 8002a68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002a70:	4413      	add	r3, r2
 8002a72:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    tw4 += twMod4;
 8002a76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002a7e:	4413      	add	r3, r2
 8002a80:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    for (l = (L - 2) >> 1; l > 0; l-- )
 8002a84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a88:	3b02      	subs	r3, #2
 8002a8a:	085b      	lsrs	r3, r3, #1
 8002a8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002a90:	e31c      	b.n	80030cc <arm_cfft_radix8by4_f32+0x8f8>
    {
      /* TOP */
      p1ap3_0 = p1[0] + p3[0];
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	ed93 7a00 	vldr	s14, [r3]
 8002a98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a9c:	edd3 7a00 	vldr	s15, [r3]
 8002aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aa4:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
      p1sp3_0 = p1[0] - p3[0];
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	ed93 7a00 	vldr	s14, [r3]
 8002aae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ab2:	edd3 7a00 	vldr	s15, [r3]
 8002ab6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aba:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
      p1ap3_1 = p1[1] + p3[1];
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	3304      	adds	r3, #4
 8002ac2:	ed93 7a00 	vldr	s14, [r3]
 8002ac6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002aca:	3304      	adds	r3, #4
 8002acc:	edd3 7a00 	vldr	s15, [r3]
 8002ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad4:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
      p1sp3_1 = p1[1] - p3[1];
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	3304      	adds	r3, #4
 8002adc:	ed93 7a00 	vldr	s14, [r3]
 8002ae0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	edd3 7a00 	vldr	s15, [r3]
 8002aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aee:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8002af2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002af6:	3304      	adds	r3, #4
 8002af8:	ed93 7a00 	vldr	s14, [r3]
 8002afc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002b00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b08:	3304      	adds	r3, #4
 8002b0a:	edd3 7a00 	vldr	s15, [r3]
 8002b0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b12:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8002b16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b1a:	edd3 7a00 	vldr	s15, [r3]
 8002b1e:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002b22:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b26:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b2a:	edd3 7a00 	vldr	s15, [r3]
 8002b2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b32:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
      /* col 3 */
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8002b36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b3a:	edd3 7a00 	vldr	s15, [r3]
 8002b3e:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8002b42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b4a:	edd3 7a00 	vldr	s15, [r3]
 8002b4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b52:	edc7 7a07 	vstr	s15, [r7, #28]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8002b56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b5a:	3304      	adds	r3, #4
 8002b5c:	edd3 7a00 	vldr	s15, [r3]
 8002b60:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8002b64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	edd3 7a00 	vldr	s15, [r3]
 8002b72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b76:	edc7 7a08 	vstr	s15, [r7, #32]
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8002b7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b7e:	3304      	adds	r3, #4
 8002b80:	edd3 7a00 	vldr	s15, [r3]
 8002b84:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8002b88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b90:	3304      	adds	r3, #4
 8002b92:	edd3 7a00 	vldr	s15, [r3]
 8002b96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b9a:	edc7 7a03 	vstr	s15, [r7, #12]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8002b9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002ba2:	ed93 7a00 	vldr	s14, [r3]
 8002ba6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002baa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bb2:	edd3 7a00 	vldr	s15, [r3]
 8002bb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bba:	edc7 7a04 	vstr	s15, [r7, #16]
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8002bbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002bc2:	ed93 7a00 	vldr	s14, [r3]
 8002bc6:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002bca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bd2:	edd3 7a00 	vldr	s15, [r3]
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	1d1a      	adds	r2, r3, #4
 8002bda:	603a      	str	r2, [r7, #0]
 8002bdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002be0:	edc3 7a00 	vstr	s15, [r3]
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8002be4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002be8:	3304      	adds	r3, #4
 8002bea:	ed93 7a00 	vldr	s14, [r3]
 8002bee:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002bf2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bf6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bfa:	3304      	adds	r3, #4
 8002bfc:	edd3 7a00 	vldr	s15, [r3]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	1d1a      	adds	r2, r3, #4
 8002c04:	603a      	str	r2, [r7, #0]
 8002c06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c0a:	edc3 7a00 	vstr	s15, [r3]

      /* BOTTOM */
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8002c0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c12:	3b04      	subs	r3, #4
 8002c14:	ed93 7a00 	vldr	s14, [r3]
 8002c18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c1c:	3b04      	subs	r3, #4
 8002c1e:	edd3 7a00 	vldr	s15, [r3]
 8002c22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c26:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 8002c2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c2e:	3b04      	subs	r3, #4
 8002c30:	ed93 7a00 	vldr	s14, [r3]
 8002c34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c38:	3b04      	subs	r3, #4
 8002c3a:	edd3 7a00 	vldr	s15, [r3]
 8002c3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c42:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8002c46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c4a:	ed93 7a00 	vldr	s14, [r3]
 8002c4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c52:	edd3 7a00 	vldr	s15, [r3]
 8002c56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c5a:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
 8002c5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c62:	ed93 7a00 	vldr	s14, [r3]
 8002c66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c6a:	edd3 7a00 	vldr	s15, [r3]
 8002c6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c72:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8002c76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c7a:	ed93 7a00 	vldr	s14, [r3]
 8002c7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002c82:	edd3 7a00 	vldr	s15, [r3]
 8002c86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c8a:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002c8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c92:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8002c96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c9a:	ed93 7a00 	vldr	s14, [r3]
 8002c9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ca2:	edd3 7a00 	vldr	s15, [r3]
 8002ca6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002caa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002cae:	3b04      	subs	r3, #4
 8002cb0:	edd3 7a00 	vldr	s15, [r3]
 8002cb4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cb8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002cbc:	3b04      	subs	r3, #4
 8002cbe:	edd3 7a00 	vldr	s15, [r3]
 8002cc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc6:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
      /* col 3 */
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8002cca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002cce:	3b04      	subs	r3, #4
 8002cd0:	edd3 7a00 	vldr	s15, [r3]
 8002cd4:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8002cd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cdc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ce0:	3b04      	subs	r3, #4
 8002ce2:	edd3 7a00 	vldr	s15, [r3]
 8002ce6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cea:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8002cee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002cf2:	edd3 7a00 	vldr	s15, [r3]
 8002cf6:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8002cfa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d02:	edd3 7a00 	vldr	s15, [r3]
 8002d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d0a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8002d0e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d12:	ed93 7a00 	vldr	s14, [r3]
 8002d16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d1a:	edd3 7a00 	vldr	s15, [r3]
 8002d1e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d22:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d2a:	edc7 7a05 	vstr	s15, [r7, #20]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8002d2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d32:	3b04      	subs	r3, #4
 8002d34:	ed93 7a00 	vldr	s14, [r3]
 8002d38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d3c:	3b04      	subs	r3, #4
 8002d3e:	edd3 7a00 	vldr	s15, [r3]
 8002d42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d46:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002d4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d4e:	edc7 7a06 	vstr	s15, [r7, #24]
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8002d52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d56:	ed93 7a00 	vldr	s14, [r3]
 8002d5a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002d5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d66:	edd3 7a00 	vldr	s15, [r3]
 8002d6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d6e:	1f1a      	subs	r2, r3, #4
 8002d70:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d78:	edc3 7a00 	vstr	s15, [r3]
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8002d7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d80:	3b04      	subs	r3, #4
 8002d82:	ed93 7a00 	vldr	s14, [r3]
 8002d86:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002d8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d92:	3b04      	subs	r3, #4
 8002d94:	edd3 7a00 	vldr	s15, [r3]
 8002d98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d9c:	1f1a      	subs	r2, r3, #4
 8002d9e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002da2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002da6:	edc3 7a00 	vstr	s15, [r3]

      /* COL 2 */
      /* read twiddle factors */
      twR = *tw2++;
 8002daa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dae:	1d1a      	adds	r2, r3, #4
 8002db0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = *tw2++;
 8002db8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dbc:	1d1a      	adds	r2, r3, #4
 8002dbe:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
      /* multiply by twiddle factors */
      /*  let    Z1 = a + i(b),   Z2 = c + i(d) */
      /*   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d) */

      /* Top */
      m0 = t2[0] * twR;
 8002dc6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002dca:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dd2:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t2[1] * twI;
 8002dd6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002dda:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002dde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002de2:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t2[1] * twR;
 8002de6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002dea:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002dee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002df2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t2[0] * twI;
 8002df6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002dfa:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e02:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p2++ = m0 + m1;
 8002e06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e0a:	1d1a      	adds	r2, r3, #4
 8002e0c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8002e10:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002e14:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e1c:	edc3 7a00 	vstr	s15, [r3]
      *p2++ = m2 - m3;
 8002e20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e24:	1d1a      	adds	r2, r3, #4
 8002e26:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8002e2a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002e2e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002e32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e36:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 2 */
      /* 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i */
      /* Bottom */
      m0 = t2[3] * twI;
 8002e3a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002e3e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e46:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t2[2] * twR;
 8002e4a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002e4e:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e56:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t2[2] * twI;
 8002e5a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002e5e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e66:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t2[3] * twR;
 8002e6a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002e6e:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e76:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd2-- = m0 - m1;
 8002e7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e7e:	1f1a      	subs	r2, r3, #4
 8002e80:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002e84:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002e88:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e90:	edc3 7a00 	vstr	s15, [r3]
      *pEnd2-- = m2 + m3;
 8002e94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e98:	1f1a      	subs	r2, r3, #4
 8002e9a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002e9e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002ea2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002ea6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eaa:	edc3 7a00 	vstr	s15, [r3]

      /* COL 3 */
      twR = tw3[0];
 8002eae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = tw3[1];
 8002eb6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002eba:	3304      	adds	r3, #4
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tw3 += twMod3;
 8002ec0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002ec8:	4413      	add	r3, r2
 8002eca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
      /* Top */
      m0 = t3[0] * twR;
 8002ece:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ed2:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eda:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t3[1] * twI;
 8002ede:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ee2:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eea:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t3[1] * twR;
 8002eee:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ef2:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002efa:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t3[0] * twI;
 8002efe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002f02:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f0a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p3++ = m0 + m1;
 8002f0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f12:	1d1a      	adds	r2, r3, #4
 8002f14:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f18:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002f1c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f24:	edc3 7a00 	vstr	s15, [r3]
      *p3++ = m2 - m3;
 8002f28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f2c:	1d1a      	adds	r2, r3, #4
 8002f2e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f32:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002f36:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002f3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f3e:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 8002f42:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002f46:	eef1 7a67 	vneg.f32	s15, s15
 8002f4a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f52:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 =  t3[2] * twI;
 8002f56:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f5a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f62:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 =  t3[2] * twR;
 8002f66:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f6a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f72:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 =  t3[3] * twI;
 8002f76:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002f7a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f82:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd3-- = m0 - m1;
 8002f86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f8a:	1f1a      	subs	r2, r3, #4
 8002f8c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002f90:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002f94:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f9c:	edc3 7a00 	vstr	s15, [r3]
      *pEnd3-- = m3 - m2;
 8002fa0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fa4:	1f1a      	subs	r2, r3, #4
 8002fa6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002faa:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002fae:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002fb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fb6:	edc3 7a00 	vstr	s15, [r3]

      /* COL 4 */
      twR = tw4[0];
 8002fba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = tw4[1];
 8002fc2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fc6:	3304      	adds	r3, #4
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tw4 += twMod4;
 8002fcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002fd4:	4413      	add	r3, r2
 8002fd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      /* Top */
      m0 = t4[0] * twR;
 8002fda:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fde:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fe6:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t4[1] * twI;
 8002fea:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fee:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ff6:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t4[1] * twR;
 8002ffa:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ffe:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003006:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t4[0] * twI;
 800300a:	edd7 7a03 	vldr	s15, [r7, #12]
 800300e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003016:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p4++ = m0 + m1;
 800301a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800301e:	1d1a      	adds	r2, r3, #4
 8003020:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8003024:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003028:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800302c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003030:	edc3 7a00 	vstr	s15, [r3]
      *p4++ = m2 - m3;
 8003034:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003038:	1d1a      	adds	r2, r3, #4
 800303a:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800303e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8003042:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003046:	ee77 7a67 	vsub.f32	s15, s14, s15
 800304a:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 4 */
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
 800304e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003052:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t4[2] * twR;
 800305e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003062:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800306a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t4[2] * twI;
 800306e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003072:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800307a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t4[3] * twR;
 800307e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003082:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800308a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd4-- = m0 - m1;
 800308e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003092:	1f1a      	subs	r2, r3, #4
 8003094:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8003098:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800309c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80030a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030a4:	edc3 7a00 	vstr	s15, [r3]
      *pEnd4-- = m2 + m3;
 80030a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030ac:	1f1a      	subs	r2, r3, #4
 80030ae:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 80030b2:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80030b6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80030ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030be:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- )
 80030c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030c6:	3b01      	subs	r3, #1
 80030c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80030cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	f47f acde 	bne.w	8002a92 <arm_cfft_radix8by4_f32+0x2be>
    }

    /* MIDDLE */
    /* Twiddle factors are */
    /*  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i */
    p1ap3_0 = p1[0] + p3[0];
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	ed93 7a00 	vldr	s14, [r3]
 80030dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030e0:	edd3 7a00 	vldr	s15, [r3]
 80030e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030e8:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    p1sp3_0 = p1[0] - p3[0];
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	ed93 7a00 	vldr	s14, [r3]
 80030f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030f6:	edd3 7a00 	vldr	s15, [r3]
 80030fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030fe:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	3304      	adds	r3, #4
 8003106:	ed93 7a00 	vldr	s14, [r3]
 800310a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800310e:	3304      	adds	r3, #4
 8003110:	edd3 7a00 	vldr	s15, [r3]
 8003114:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003118:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    p1sp3_1 = p1[1] - p3[1];
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	3304      	adds	r3, #4
 8003120:	ed93 7a00 	vldr	s14, [r3]
 8003124:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003128:	3304      	adds	r3, #4
 800312a:	edd3 7a00 	vldr	s15, [r3]
 800312e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003132:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8003136:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800313a:	3304      	adds	r3, #4
 800313c:	ed93 7a00 	vldr	s14, [r3]
 8003140:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003144:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003148:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800314c:	3304      	adds	r3, #4
 800314e:	edd3 7a00 	vldr	s15, [r3]
 8003152:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003156:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800315a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800315e:	edd3 7a00 	vldr	s15, [r3]
 8003162:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8003166:	ee37 7a67 	vsub.f32	s14, s14, s15
 800316a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800316e:	edd3 7a00 	vldr	s15, [r3]
 8003172:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003176:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800317a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800317e:	edd3 7a00 	vldr	s15, [r3]
 8003182:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003186:	ee37 7a67 	vsub.f32	s14, s14, s15
 800318a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800318e:	edd3 7a00 	vldr	s15, [r3]
 8003192:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003196:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 800319a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800319e:	3304      	adds	r3, #4
 80031a0:	edd3 7a00 	vldr	s15, [r3]
 80031a4:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80031a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80031ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80031b0:	3304      	adds	r3, #4
 80031b2:	edd3 7a00 	vldr	s15, [r3]
 80031b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ba:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80031be:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80031c2:	3304      	adds	r3, #4
 80031c4:	edd3 7a00 	vldr	s15, [r3]
 80031c8:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80031cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80031d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80031d4:	3304      	adds	r3, #4
 80031d6:	edd3 7a00 	vldr	s15, [r3]
 80031da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031de:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 80031e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80031e6:	ed93 7a00 	vldr	s14, [r3]
 80031ea:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80031ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80031f6:	edd3 7a00 	vldr	s15, [r3]
 80031fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031fe:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8003202:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003206:	ed93 7a00 	vldr	s14, [r3]
 800320a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800320e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003212:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003216:	edd3 7a00 	vldr	s15, [r3]
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	1d1a      	adds	r2, r3, #4
 800321e:	603a      	str	r2, [r7, #0]
 8003220:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003224:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8003228:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800322c:	3304      	adds	r3, #4
 800322e:	ed93 7a00 	vldr	s14, [r3]
 8003232:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8003236:	ee37 7a27 	vadd.f32	s14, s14, s15
 800323a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800323e:	3304      	adds	r3, #4
 8003240:	edd3 7a00 	vldr	s15, [r3]
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	1d1a      	adds	r2, r3, #4
 8003248:	603a      	str	r2, [r7, #0]
 800324a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800324e:	edc3 7a00 	vstr	s15, [r3]

    /* COL 2 */
    twR = tw2[0];
 8003252:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw2[1];
 800325a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800325e:	3304      	adds	r3, #4
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t2[0] * twR;
 8003264:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003268:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800326c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003270:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t2[1] * twI;
 8003274:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003278:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800327c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003280:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t2[1] * twR;
 8003284:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003288:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800328c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003290:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t2[0] * twI;
 8003294:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003298:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800329c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032a0:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p2++ = m0 + m1;
 80032a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80032a8:	1d1a      	adds	r2, r3, #4
 80032aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80032ae:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80032b2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80032b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032ba:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 80032be:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80032c2:	1d1a      	adds	r2, r3, #4
 80032c4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80032c8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80032cc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80032d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032d4:	edc3 7a00 	vstr	s15, [r3]
    /* COL 3 */
    twR = tw3[0];
 80032d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw3[1];
 80032e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032e4:	3304      	adds	r3, #4
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t3[0] * twR;
 80032ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80032ee:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80032f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032f6:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t3[1] * twI;
 80032fa:	edd7 7a08 	vldr	s15, [r7, #32]
 80032fe:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003302:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003306:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t3[1] * twR;
 800330a:	edd7 7a08 	vldr	s15, [r7, #32]
 800330e:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003316:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t3[0] * twI;
 800331a:	edd7 7a07 	vldr	s15, [r7, #28]
 800331e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003326:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p3++ = m0 + m1;
 800332a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800332e:	1d1a      	adds	r2, r3, #4
 8003330:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003334:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003338:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800333c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003340:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8003344:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003348:	1d1a      	adds	r2, r3, #4
 800334a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800334e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8003352:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003356:	ee77 7a67 	vsub.f32	s15, s14, s15
 800335a:	edc3 7a00 	vstr	s15, [r3]
    /* COL 4 */
    twR = tw4[0];
 800335e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw4[1];
 8003366:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800336a:	3304      	adds	r3, #4
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t4[0] * twR;
 8003370:	edd7 7a03 	vldr	s15, [r7, #12]
 8003374:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003378:	ee67 7a27 	vmul.f32	s15, s14, s15
 800337c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t4[1] * twI;
 8003380:	edd7 7a04 	vldr	s15, [r7, #16]
 8003384:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800338c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t4[1] * twR;
 8003390:	edd7 7a04 	vldr	s15, [r7, #16]
 8003394:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800339c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t4[0] * twI;
 80033a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80033a4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80033a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ac:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p4++ = m0 + m1;
 80033b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033b4:	1d1a      	adds	r2, r3, #4
 80033b6:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80033ba:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80033be:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80033c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033c6:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 80033ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033ce:	1d1a      	adds	r2, r3, #4
 80033d0:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80033d4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80033d8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80033dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033e0:	edc3 7a00 	vstr	s15, [r3]

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 80033e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033e8:	b299      	uxth	r1, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	2304      	movs	r3, #4
 80033f0:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80033f2:	f000 f9f1 	bl	80037d8 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 80033f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033fa:	b299      	uxth	r1, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	2304      	movs	r3, #4
 8003402:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8003404:	f000 f9e8 	bl	80037d8 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8003408:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800340c:	b299      	uxth	r1, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	2304      	movs	r3, #4
 8003414:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8003416:	f000 f9df 	bl	80037d8 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 800341a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800341e:	b299      	uxth	r1, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	2304      	movs	r3, #4
 8003426:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003428:	f000 f9d6 	bl	80037d8 <arm_radix8_butterfly_f32>
}
 800342c:	bf00      	nop
 800342e:	37b0      	adds	r7, #176	@ 0xb0
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <arm_cfft_f32>:
ARM_DSP_ATTRIBUTE void arm_cfft_f32(
  const arm_cfft_instance_f32 * S,
        float32_t * p1,
        uint8_t ifftFlag,
        uint8_t bitReverseFlag)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b088      	sub	sp, #32
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	4611      	mov	r1, r2
 8003440:	461a      	mov	r2, r3
 8003442:	460b      	mov	r3, r1
 8003444:	71fb      	strb	r3, [r7, #7]
 8003446:	4613      	mov	r3, r2
 8003448:	71bb      	strb	r3, [r7, #6]
  uint32_t  L = S->fftLen, l;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	881b      	ldrh	r3, [r3, #0]
 800344e:	617b      	str	r3, [r7, #20]
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8003450:	79fb      	ldrb	r3, [r7, #7]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d117      	bne.n	8003486 <arm_cfft_f32+0x52>
  {
    /* Conjugate input data */
    pSrc = p1 + 1;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	3304      	adds	r3, #4
 800345a:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 800345c:	2300      	movs	r3, #0
 800345e:	61fb      	str	r3, [r7, #28]
 8003460:	e00d      	b.n	800347e <arm_cfft_f32+0x4a>
    {
      *pSrc = -*pSrc;
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	edd3 7a00 	vldr	s15, [r3]
 8003468:	eef1 7a67 	vneg.f32	s15, s15
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	edc3 7a00 	vstr	s15, [r3]
      pSrc += 2;
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	3308      	adds	r3, #8
 8003476:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	3301      	adds	r3, #1
 800347c:	61fb      	str	r3, [r7, #28]
 800347e:	69fa      	ldr	r2, [r7, #28]
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	429a      	cmp	r2, r3
 8003484:	d3ed      	bcc.n	8003462 <arm_cfft_f32+0x2e>
    }
  }

  switch (L)
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800348c:	d040      	beq.n	8003510 <arm_cfft_f32+0xdc>
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003494:	d845      	bhi.n	8003522 <arm_cfft_f32+0xee>
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800349c:	d033      	beq.n	8003506 <arm_cfft_f32+0xd2>
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034a4:	d83d      	bhi.n	8003522 <arm_cfft_f32+0xee>
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ac:	d026      	beq.n	80034fc <arm_cfft_f32+0xc8>
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034b4:	d835      	bhi.n	8003522 <arm_cfft_f32+0xee>
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034bc:	d028      	beq.n	8003510 <arm_cfft_f32+0xdc>
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034c4:	d82d      	bhi.n	8003522 <arm_cfft_f32+0xee>
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034cc:	d01b      	beq.n	8003506 <arm_cfft_f32+0xd2>
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034d4:	d825      	bhi.n	8003522 <arm_cfft_f32+0xee>
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	2b80      	cmp	r3, #128	@ 0x80
 80034da:	d00f      	beq.n	80034fc <arm_cfft_f32+0xc8>
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	2b80      	cmp	r3, #128	@ 0x80
 80034e0:	d81f      	bhi.n	8003522 <arm_cfft_f32+0xee>
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	2b40      	cmp	r3, #64	@ 0x40
 80034e6:	d013      	beq.n	8003510 <arm_cfft_f32+0xdc>
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	2b40      	cmp	r3, #64	@ 0x40
 80034ec:	d819      	bhi.n	8003522 <arm_cfft_f32+0xee>
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	2b10      	cmp	r3, #16
 80034f2:	d003      	beq.n	80034fc <arm_cfft_f32+0xc8>
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	2b20      	cmp	r3, #32
 80034f8:	d005      	beq.n	8003506 <arm_cfft_f32+0xd2>
 80034fa:	e012      	b.n	8003522 <arm_cfft_f32+0xee>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 80034fc:	68b9      	ldr	r1, [r7, #8]
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f7fe ff74 	bl	80023ec <arm_cfft_radix8by2_f32>
    break;
 8003504:	e00d      	b.n	8003522 <arm_cfft_f32+0xee>
  case 32:
  case 256:
  case 2048:
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8003506:	68b9      	ldr	r1, [r7, #8]
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f7ff f963 	bl	80027d4 <arm_cfft_radix8by4_f32>
    break;
 800350e:	e008      	b.n	8003522 <arm_cfft_f32+0xee>
  case 64:
  case 512:
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	b299      	uxth	r1, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	2301      	movs	r3, #1
 800351a:	68b8      	ldr	r0, [r7, #8]
 800351c:	f000 f95c 	bl	80037d8 <arm_radix8_butterfly_f32>
    break;
 8003520:	bf00      	nop
  }

  if ( bitReverseFlag )
 8003522:	79bb      	ldrb	r3, [r7, #6]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d007      	beq.n	8003538 <arm_cfft_f32+0x104>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	8999      	ldrh	r1, [r3, #12]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	461a      	mov	r2, r3
 8003532:	68b8      	ldr	r0, [r7, #8]
 8003534:	f7fe ff01 	bl	800233a <arm_bitreversal_32>

  if (ifftFlag == 1U)
 8003538:	79fb      	ldrb	r3, [r7, #7]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d130      	bne.n	80035a0 <arm_cfft_f32+0x16c>
  {
    invL = 1.0f / (float32_t)L;
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	ee07 3a90 	vmov	s15, r3
 8003544:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003548:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800354c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003550:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Conjugate and scale output data */
    pSrc = p1;
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 8003558:	2300      	movs	r3, #0
 800355a:	61fb      	str	r3, [r7, #28]
 800355c:	e01c      	b.n	8003598 <arm_cfft_f32+0x164>
    {
      *pSrc++ *=   invL ;
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	1d1a      	adds	r2, r3, #4
 8003562:	61ba      	str	r2, [r7, #24]
 8003564:	ed93 7a00 	vldr	s14, [r3]
 8003568:	edd7 7a04 	vldr	s15, [r7, #16]
 800356c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003570:	edc3 7a00 	vstr	s15, [r3]
      *pSrc    = -(*pSrc) * invL;
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	edd3 7a00 	vldr	s15, [r3]
 800357a:	eeb1 7a67 	vneg.f32	s14, s15
 800357e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	edc3 7a00 	vstr	s15, [r3]
      pSrc++;
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	3304      	adds	r3, #4
 8003590:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	3301      	adds	r3, #1
 8003596:	61fb      	str	r3, [r7, #28]
 8003598:	69fa      	ldr	r2, [r7, #28]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	429a      	cmp	r2, r3
 800359e:	d3de      	bcc.n	800355e <arm_cfft_f32+0x12a>
    }
  }
}
 80035a0:	bf00      	nop
 80035a2:	3720      	adds	r7, #32
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <arm_cfft_init_2048_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(2048,1024)
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	2300      	movs	r3, #0
 80035b2:	73fb      	strb	r3, [r7, #15]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035ba:	801a      	strh	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	605a      	str	r2, [r3, #4]
 80035c2:	4b0a      	ldr	r3, [pc, #40]	@ (80035ec <arm_cfft_init_2048_f32+0x44>)
 80035c4:	899a      	ldrh	r2, [r3, #12]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	819a      	strh	r2, [r3, #12]
 80035ca:	4b08      	ldr	r3, [pc, #32]	@ (80035ec <arm_cfft_init_2048_f32+0x44>)
 80035cc:	689a      	ldr	r2, [r3, #8]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	609a      	str	r2, [r3, #8]
 80035d2:	4b06      	ldr	r3, [pc, #24]	@ (80035ec <arm_cfft_init_2048_f32+0x44>)
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	605a      	str	r2, [r3, #4]
 80035da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035de:	4618      	mov	r0, r3
 80035e0:	3714      	adds	r7, #20
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	0802199c 	.word	0x0802199c

080035f0 <arm_cfft_init_1024_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(1024,1024)
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	2300      	movs	r3, #0
 80035fa:	73fb      	strb	r3, [r7, #15]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003602:	801a      	strh	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	605a      	str	r2, [r3, #4]
 800360a:	4b0a      	ldr	r3, [pc, #40]	@ (8003634 <arm_cfft_init_1024_f32+0x44>)
 800360c:	899a      	ldrh	r2, [r3, #12]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	819a      	strh	r2, [r3, #12]
 8003612:	4b08      	ldr	r3, [pc, #32]	@ (8003634 <arm_cfft_init_1024_f32+0x44>)
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	609a      	str	r2, [r3, #8]
 800361a:	4b06      	ldr	r3, [pc, #24]	@ (8003634 <arm_cfft_init_1024_f32+0x44>)
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	605a      	str	r2, [r3, #4]
 8003622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003626:	4618      	mov	r0, r3
 8003628:	3714      	adds	r7, #20
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	0802198c 	.word	0x0802198c

08003638 <arm_cfft_init_512_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(512,256)
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	2300      	movs	r3, #0
 8003642:	73fb      	strb	r3, [r7, #15]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800364a:	801a      	strh	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	605a      	str	r2, [r3, #4]
 8003652:	4b0a      	ldr	r3, [pc, #40]	@ (800367c <arm_cfft_init_512_f32+0x44>)
 8003654:	899a      	ldrh	r2, [r3, #12]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	819a      	strh	r2, [r3, #12]
 800365a:	4b08      	ldr	r3, [pc, #32]	@ (800367c <arm_cfft_init_512_f32+0x44>)
 800365c:	689a      	ldr	r2, [r3, #8]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	609a      	str	r2, [r3, #8]
 8003662:	4b06      	ldr	r3, [pc, #24]	@ (800367c <arm_cfft_init_512_f32+0x44>)
 8003664:	685a      	ldr	r2, [r3, #4]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	605a      	str	r2, [r3, #4]
 800366a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800366e:	4618      	mov	r0, r3
 8003670:	3714      	adds	r7, #20
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	0802197c 	.word	0x0802197c

08003680 <arm_cfft_init_256_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(256,256)
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	2300      	movs	r3, #0
 800368a:	73fb      	strb	r3, [r7, #15]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003692:	801a      	strh	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	605a      	str	r2, [r3, #4]
 800369a:	4b0a      	ldr	r3, [pc, #40]	@ (80036c4 <arm_cfft_init_256_f32+0x44>)
 800369c:	899a      	ldrh	r2, [r3, #12]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	819a      	strh	r2, [r3, #12]
 80036a2:	4b08      	ldr	r3, [pc, #32]	@ (80036c4 <arm_cfft_init_256_f32+0x44>)
 80036a4:	689a      	ldr	r2, [r3, #8]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	609a      	str	r2, [r3, #8]
 80036aa:	4b06      	ldr	r3, [pc, #24]	@ (80036c4 <arm_cfft_init_256_f32+0x44>)
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	605a      	str	r2, [r3, #4]
 80036b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036b6:	4618      	mov	r0, r3
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	0802196c 	.word	0x0802196c

080036c8 <arm_cfft_init_128_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(128,64)
 80036c8:	b480      	push	{r7}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	2300      	movs	r3, #0
 80036d2:	73fb      	strb	r3, [r7, #15]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2280      	movs	r2, #128	@ 0x80
 80036d8:	801a      	strh	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	605a      	str	r2, [r3, #4]
 80036e0:	4b09      	ldr	r3, [pc, #36]	@ (8003708 <arm_cfft_init_128_f32+0x40>)
 80036e2:	899a      	ldrh	r2, [r3, #12]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	819a      	strh	r2, [r3, #12]
 80036e8:	4b07      	ldr	r3, [pc, #28]	@ (8003708 <arm_cfft_init_128_f32+0x40>)
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	609a      	str	r2, [r3, #8]
 80036f0:	4b05      	ldr	r3, [pc, #20]	@ (8003708 <arm_cfft_init_128_f32+0x40>)
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	605a      	str	r2, [r3, #4]
 80036f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036fc:	4618      	mov	r0, r3
 80036fe:	3714      	adds	r7, #20
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	0802195c 	.word	0x0802195c

0800370c <arm_cfft_init_64_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(64,64)
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	2300      	movs	r3, #0
 8003716:	73fb      	strb	r3, [r7, #15]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2240      	movs	r2, #64	@ 0x40
 800371c:	801a      	strh	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	605a      	str	r2, [r3, #4]
 8003724:	4b09      	ldr	r3, [pc, #36]	@ (800374c <arm_cfft_init_64_f32+0x40>)
 8003726:	899a      	ldrh	r2, [r3, #12]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	819a      	strh	r2, [r3, #12]
 800372c:	4b07      	ldr	r3, [pc, #28]	@ (800374c <arm_cfft_init_64_f32+0x40>)
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	609a      	str	r2, [r3, #8]
 8003734:	4b05      	ldr	r3, [pc, #20]	@ (800374c <arm_cfft_init_64_f32+0x40>)
 8003736:	685a      	ldr	r2, [r3, #4]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	605a      	str	r2, [r3, #4]
 800373c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003740:	4618      	mov	r0, r3
 8003742:	3714      	adds	r7, #20
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr
 800374c:	0802194c 	.word	0x0802194c

08003750 <arm_cfft_init_32_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(32,16)
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	2300      	movs	r3, #0
 800375a:	73fb      	strb	r3, [r7, #15]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2220      	movs	r2, #32
 8003760:	801a      	strh	r2, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	605a      	str	r2, [r3, #4]
 8003768:	4b09      	ldr	r3, [pc, #36]	@ (8003790 <arm_cfft_init_32_f32+0x40>)
 800376a:	899a      	ldrh	r2, [r3, #12]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	819a      	strh	r2, [r3, #12]
 8003770:	4b07      	ldr	r3, [pc, #28]	@ (8003790 <arm_cfft_init_32_f32+0x40>)
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	609a      	str	r2, [r3, #8]
 8003778:	4b05      	ldr	r3, [pc, #20]	@ (8003790 <arm_cfft_init_32_f32+0x40>)
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	605a      	str	r2, [r3, #4]
 8003780:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003784:	4618      	mov	r0, r3
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	0802193c 	.word	0x0802193c

08003794 <arm_cfft_init_16_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(16,16)
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	2300      	movs	r3, #0
 800379e:	73fb      	strb	r3, [r7, #15]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2210      	movs	r2, #16
 80037a4:	801a      	strh	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	605a      	str	r2, [r3, #4]
 80037ac:	4b09      	ldr	r3, [pc, #36]	@ (80037d4 <arm_cfft_init_16_f32+0x40>)
 80037ae:	899a      	ldrh	r2, [r3, #12]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	819a      	strh	r2, [r3, #12]
 80037b4:	4b07      	ldr	r3, [pc, #28]	@ (80037d4 <arm_cfft_init_16_f32+0x40>)
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	609a      	str	r2, [r3, #8]
 80037bc:	4b05      	ldr	r3, [pc, #20]	@ (80037d4 <arm_cfft_init_16_f32+0x40>)
 80037be:	685a      	ldr	r2, [r3, #4]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	605a      	str	r2, [r3, #4]
 80037c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037c8:	4618      	mov	r0, r3
 80037ca:	3714      	adds	r7, #20
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	0802192c 	.word	0x0802192c

080037d8 <arm_radix8_butterfly_f32>:
ARM_DSP_ATTRIBUTE void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 80037d8:	b480      	push	{r7}
 80037da:	b0bd      	sub	sp, #244	@ 0xf4
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	607a      	str	r2, [r7, #4]
 80037e2:	461a      	mov	r2, r3
 80037e4:	460b      	mov	r3, r1
 80037e6:	817b      	strh	r3, [r7, #10]
 80037e8:	4613      	mov	r3, r2
 80037ea:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 80037ec:	4b09      	ldr	r3, [pc, #36]	@ (8003814 <arm_radix8_butterfly_f32+0x3c>)
 80037ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

   n2 = fftLen;
 80037f2:	897b      	ldrh	r3, [r7, #10]
 80037f4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

   do
   {
      n1 = n2;
 80037f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      n2 = n2 >> 3;
 8003800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003804:	08db      	lsrs	r3, r3, #3
 8003806:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      i1 = 0;
 800380a:	2300      	movs	r3, #0
 800380c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003810:	e002      	b.n	8003818 <arm_radix8_butterfly_f32+0x40>
 8003812:	bf00      	nop
 8003814:	3f3504f3 	.word	0x3f3504f3

      do
      {
         i2 = i1 + n2;
 8003818:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800381c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003820:	4413      	add	r3, r2
 8003822:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
         i3 = i2 + n2;
 8003826:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800382a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800382e:	4413      	add	r3, r2
 8003830:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
         i4 = i3 + n2;
 8003834:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003838:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800383c:	4413      	add	r3, r2
 800383e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
         i5 = i4 + n2;
 8003842:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8003846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800384a:	4413      	add	r3, r2
 800384c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
         i6 = i5 + n2;
 8003850:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003858:	4413      	add	r3, r2
 800385a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
         i7 = i6 + n2;
 800385e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003866:	4413      	add	r3, r2
 8003868:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
         i8 = i7 + n2;
 800386c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003874:	4413      	add	r3, r2
 8003876:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 800387a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	4413      	add	r3, r2
 8003884:	ed93 7a00 	vldr	s14, [r3]
 8003888:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800388c:	00db      	lsls	r3, r3, #3
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	4413      	add	r3, r2
 8003892:	edd3 7a00 	vldr	s15, [r3]
 8003896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800389a:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800389e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	4413      	add	r3, r2
 80038a8:	ed93 7a00 	vldr	s14, [r3]
 80038ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80038b0:	00db      	lsls	r3, r3, #3
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	4413      	add	r3, r2
 80038b6:	edd3 7a00 	vldr	s15, [r3]
 80038ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038be:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80038c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	68fa      	ldr	r2, [r7, #12]
 80038ca:	4413      	add	r3, r2
 80038cc:	ed93 7a00 	vldr	s14, [r3]
 80038d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038d4:	00db      	lsls	r3, r3, #3
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	4413      	add	r3, r2
 80038da:	edd3 7a00 	vldr	s15, [r3]
 80038de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038e2:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80038e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	4413      	add	r3, r2
 80038f0:	ed93 7a00 	vldr	s14, [r3]
 80038f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	4413      	add	r3, r2
 80038fe:	edd3 7a00 	vldr	s15, [r3]
 8003902:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003906:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800390a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	4413      	add	r3, r2
 8003914:	ed93 7a00 	vldr	s14, [r3]
 8003918:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800391c:	00db      	lsls	r3, r3, #3
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	4413      	add	r3, r2
 8003922:	edd3 7a00 	vldr	s15, [r3]
 8003926:	ee77 7a27 	vadd.f32	s15, s14, s15
 800392a:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 800392e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003932:	00db      	lsls	r3, r3, #3
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	4413      	add	r3, r2
 8003938:	ed93 7a00 	vldr	s14, [r3]
 800393c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003940:	00db      	lsls	r3, r3, #3
 8003942:	68fa      	ldr	r2, [r7, #12]
 8003944:	4413      	add	r3, r2
 8003946:	edd3 7a00 	vldr	s15, [r3]
 800394a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800394e:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8003952:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	4413      	add	r3, r2
 800395c:	ed93 7a00 	vldr	s14, [r3]
 8003960:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	4413      	add	r3, r2
 800396a:	edd3 7a00 	vldr	s15, [r3]
 800396e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003972:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8003976:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800397a:	00db      	lsls	r3, r3, #3
 800397c:	68fa      	ldr	r2, [r7, #12]
 800397e:	4413      	add	r3, r2
 8003980:	ed93 7a00 	vldr	s14, [r3]
 8003984:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	4413      	add	r3, r2
 800398e:	edd3 7a00 	vldr	s15, [r3]
 8003992:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003996:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
         t1 = r1 - r3;
 800399a:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800399e:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80039a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039a6:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
         r1 = r1 + r3;
 80039aa:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80039ae:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80039b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039b6:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r3 = r2 - r4;
 80039ba:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80039be:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80039c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039c6:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
         r2 = r2 + r4;
 80039ca:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80039ce:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80039d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039d6:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         pSrc[2 * i1] = r1 + r2;
 80039da:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	68fa      	ldr	r2, [r7, #12]
 80039e2:	4413      	add	r3, r2
 80039e4:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80039e8:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80039ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039f0:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 80039f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	4413      	add	r3, r2
 80039fe:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8003a02:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003a06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a0a:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8003a0e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	3304      	adds	r3, #4
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	4413      	add	r3, r2
 8003a1a:	ed93 7a00 	vldr	s14, [r3]
 8003a1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	3304      	adds	r3, #4
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	4413      	add	r3, r2
 8003a2a:	edd3 7a00 	vldr	s15, [r3]
 8003a2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a32:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8003a36:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	3304      	adds	r3, #4
 8003a3e:	68fa      	ldr	r2, [r7, #12]
 8003a40:	4413      	add	r3, r2
 8003a42:	ed93 7a00 	vldr	s14, [r3]
 8003a46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	3304      	adds	r3, #4
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	4413      	add	r3, r2
 8003a52:	edd3 7a00 	vldr	s15, [r3]
 8003a56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a5a:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8003a5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	3304      	adds	r3, #4
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	4413      	add	r3, r2
 8003a6a:	ed93 7a00 	vldr	s14, [r3]
 8003a6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	3304      	adds	r3, #4
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	4413      	add	r3, r2
 8003a7a:	edd3 7a00 	vldr	s15, [r3]
 8003a7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a82:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8003a86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a8a:	00db      	lsls	r3, r3, #3
 8003a8c:	3304      	adds	r3, #4
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	4413      	add	r3, r2
 8003a92:	ed93 7a00 	vldr	s14, [r3]
 8003a96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	3304      	adds	r3, #4
 8003a9e:	68fa      	ldr	r2, [r7, #12]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	edd3 7a00 	vldr	s15, [r3]
 8003aa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003aaa:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8003aae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	3304      	adds	r3, #4
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	4413      	add	r3, r2
 8003aba:	ed93 7a00 	vldr	s14, [r3]
 8003abe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ac2:	00db      	lsls	r3, r3, #3
 8003ac4:	3304      	adds	r3, #4
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	4413      	add	r3, r2
 8003aca:	edd3 7a00 	vldr	s15, [r3]
 8003ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ad2:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8003ad6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	3304      	adds	r3, #4
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	ed93 7a00 	vldr	s14, [r3]
 8003ae6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	3304      	adds	r3, #4
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	4413      	add	r3, r2
 8003af2:	edd3 7a00 	vldr	s15, [r3]
 8003af6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003afa:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8003afe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	3304      	adds	r3, #4
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	4413      	add	r3, r2
 8003b0a:	ed93 7a00 	vldr	s14, [r3]
 8003b0e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	3304      	adds	r3, #4
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	4413      	add	r3, r2
 8003b1a:	edd3 7a00 	vldr	s15, [r3]
 8003b1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b22:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8003b26:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	3304      	adds	r3, #4
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4413      	add	r3, r2
 8003b32:	ed93 7a00 	vldr	s14, [r3]
 8003b36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003b3a:	00db      	lsls	r3, r3, #3
 8003b3c:	3304      	adds	r3, #4
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	4413      	add	r3, r2
 8003b42:	edd3 7a00 	vldr	s15, [r3]
 8003b46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b4a:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         t2 = r1 - s3;
 8003b4e:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8003b52:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003b56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b5a:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         r1 = r1 + s3;
 8003b5e:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8003b62:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003b66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b6a:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         s3 = r2 - r4;
 8003b6e:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8003b72:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8003b76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b7a:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
         r2 = r2 + r4;
 8003b7e:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8003b82:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8003b86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b8a:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 8003b8e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	3304      	adds	r3, #4
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	4413      	add	r3, r2
 8003b9a:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8003b9e:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ba6:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 8003baa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	3304      	adds	r3, #4
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8003bba:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003bbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bc2:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 8003bc6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003bca:	00db      	lsls	r3, r3, #3
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	4413      	add	r3, r2
 8003bd0:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8003bd4:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bdc:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 8003be0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003be4:	00db      	lsls	r3, r3, #3
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	4413      	add	r3, r2
 8003bea:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8003bee:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003bf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bf6:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 8003bfa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	3304      	adds	r3, #4
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	4413      	add	r3, r2
 8003c06:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8003c0a:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8003c0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c12:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 8003c16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003c1a:	00db      	lsls	r3, r3, #3
 8003c1c:	3304      	adds	r3, #4
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	4413      	add	r3, r2
 8003c22:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8003c26:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8003c2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c2e:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 8003c32:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8003c36:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8003c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c3e:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8003c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c46:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r6 = (r6 + r8) * C81;
 8003c4a:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8003c4e:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8003c52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c56:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8003c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c5e:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
         r2 = (s6 - s8) * C81;
 8003c62:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8003c66:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8003c6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c6e:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8003c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c76:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         s6 = (s6 + s8) * C81;
 8003c7a:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8003c7e:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8003c82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c86:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8003c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c8e:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
         t1 = r5 - r1;
 8003c92:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8003c96:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8003c9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c9e:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
         r5 = r5 + r1;
 8003ca2:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8003ca6:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8003caa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cae:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
         r8 = r7 - r6;
 8003cb2:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8003cb6:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8003cba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cbe:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
         r7 = r7 + r6;
 8003cc2:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8003cc6:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8003cca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cce:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
         t2 = s5 - r2;
 8003cd2:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8003cd6:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003cda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cde:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         s5 = s5 + r2;
 8003ce2:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8003ce6:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003cea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cee:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
         s8 = s7 - s6;
 8003cf2:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8003cf6:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8003cfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cfe:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         s7 = s7 + s6;
 8003d02:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8003d06:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8003d0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d0e:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
         pSrc[2 * i2]     = r5 + s7;
 8003d12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d16:	00db      	lsls	r3, r3, #3
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8003d20:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8003d24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d28:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 8003d2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003d30:	00db      	lsls	r3, r3, #3
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	4413      	add	r3, r2
 8003d36:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8003d3a:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8003d3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d42:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 8003d46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	4413      	add	r3, r2
 8003d50:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8003d54:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8003d58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d5c:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 8003d60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d64:	00db      	lsls	r3, r3, #3
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	4413      	add	r3, r2
 8003d6a:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8003d6e:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8003d72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d76:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 8003d7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d7e:	00db      	lsls	r3, r3, #3
 8003d80:	3304      	adds	r3, #4
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	4413      	add	r3, r2
 8003d86:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8003d8a:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003d8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d92:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 8003d96:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003d9a:	00db      	lsls	r3, r3, #3
 8003d9c:	3304      	adds	r3, #4
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	4413      	add	r3, r2
 8003da2:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8003da6:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003daa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dae:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 8003db2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	3304      	adds	r3, #4
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8003dc2:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8003dc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dca:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 8003dce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003dd2:	00db      	lsls	r3, r3, #3
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	68fa      	ldr	r2, [r7, #12]
 8003dd8:	4413      	add	r3, r2
 8003dda:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8003dde:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8003de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003de6:	edc3 7a00 	vstr	s15, [r3]

         i1 += n1;
 8003dea:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8003dee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003df2:	4413      	add	r3, r2
 8003df4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      } while (i1 < fftLen);
 8003df8:	897b      	ldrh	r3, [r7, #10]
 8003dfa:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	f4ff ad0a 	bcc.w	8003818 <arm_radix8_butterfly_f32+0x40>

      if (n2 < 8)
 8003e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e08:	2b07      	cmp	r3, #7
 8003e0a:	f240 84e3 	bls.w	80047d4 <arm_radix8_butterfly_f32+0xffc>
         break;

      ia1 = 0;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
      j = 1;
 8003e14:	2301      	movs	r3, #1
 8003e16:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 8003e1a:	893b      	ldrh	r3, [r7, #8]
 8003e1c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8003e20:	4413      	add	r3, r2
 8003e22:	67fb      	str	r3, [r7, #124]	@ 0x7c
         ia1 = id;
 8003e24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e26:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
         ia2 = ia1 + id;
 8003e2a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8003e2e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e30:	4413      	add	r3, r2
 8003e32:	67bb      	str	r3, [r7, #120]	@ 0x78
         ia3 = ia2 + id;
 8003e34:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003e36:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e38:	4413      	add	r3, r2
 8003e3a:	677b      	str	r3, [r7, #116]	@ 0x74
         ia4 = ia3 + id;
 8003e3c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003e3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e40:	4413      	add	r3, r2
 8003e42:	673b      	str	r3, [r7, #112]	@ 0x70
         ia5 = ia4 + id;
 8003e44:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003e46:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e48:	4413      	add	r3, r2
 8003e4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
         ia6 = ia5 + id;
 8003e4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e4e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e50:	4413      	add	r3, r2
 8003e52:	66bb      	str	r3, [r7, #104]	@ 0x68
         ia7 = ia6 + id;
 8003e54:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003e56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e58:	4413      	add	r3, r2
 8003e5a:	667b      	str	r3, [r7, #100]	@ 0x64

         co2 = pCoef[2 * ia1];
 8003e5c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8003e60:	00db      	lsls	r3, r3, #3
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	4413      	add	r3, r2
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	663b      	str	r3, [r7, #96]	@ 0x60
         co3 = pCoef[2 * ia2];
 8003e6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e6c:	00db      	lsls	r3, r3, #3
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	4413      	add	r3, r2
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	65fb      	str	r3, [r7, #92]	@ 0x5c
         co4 = pCoef[2 * ia3];
 8003e76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e78:	00db      	lsls	r3, r3, #3
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	65bb      	str	r3, [r7, #88]	@ 0x58
         co5 = pCoef[2 * ia4];
 8003e82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e84:	00db      	lsls	r3, r3, #3
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	4413      	add	r3, r2
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	657b      	str	r3, [r7, #84]	@ 0x54
         co6 = pCoef[2 * ia5];
 8003e8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	4413      	add	r3, r2
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	653b      	str	r3, [r7, #80]	@ 0x50
         co7 = pCoef[2 * ia6];
 8003e9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	64fb      	str	r3, [r7, #76]	@ 0x4c
         co8 = pCoef[2 * ia7];
 8003ea6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ea8:	00db      	lsls	r3, r3, #3
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	4413      	add	r3, r2
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
         si2 = pCoef[2 * ia1 + 1];
 8003eb2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8003eb6:	00db      	lsls	r3, r3, #3
 8003eb8:	3304      	adds	r3, #4
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	647b      	str	r3, [r7, #68]	@ 0x44
         si3 = pCoef[2 * ia2 + 1];
 8003ec2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ec4:	00db      	lsls	r3, r3, #3
 8003ec6:	3304      	adds	r3, #4
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	4413      	add	r3, r2
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	643b      	str	r3, [r7, #64]	@ 0x40
         si4 = pCoef[2 * ia3 + 1];
 8003ed0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ed2:	00db      	lsls	r3, r3, #3
 8003ed4:	3304      	adds	r3, #4
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	4413      	add	r3, r2
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
         si5 = pCoef[2 * ia4 + 1];
 8003ede:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ee0:	00db      	lsls	r3, r3, #3
 8003ee2:	3304      	adds	r3, #4
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	63bb      	str	r3, [r7, #56]	@ 0x38
         si6 = pCoef[2 * ia5 + 1];
 8003eec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	4413      	add	r3, r2
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	637b      	str	r3, [r7, #52]	@ 0x34
         si7 = pCoef[2 * ia6 + 1];
 8003efa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	3304      	adds	r3, #4
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	4413      	add	r3, r2
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	633b      	str	r3, [r7, #48]	@ 0x30
         si8 = pCoef[2 * ia7 + 1];
 8003f08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	3304      	adds	r3, #4
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	4413      	add	r3, r2
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	62fb      	str	r3, [r7, #44]	@ 0x2c

         i1 = j;
 8003f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f1a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 8003f1e:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8003f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f26:	4413      	add	r3, r2
 8003f28:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
            i3 = i2 + n2;
 8003f2c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8003f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f34:	4413      	add	r3, r2
 8003f36:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
            i4 = i3 + n2;
 8003f3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f42:	4413      	add	r3, r2
 8003f44:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
            i5 = i4 + n2;
 8003f48:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8003f4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f50:	4413      	add	r3, r2
 8003f52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
            i6 = i5 + n2;
 8003f56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f5e:	4413      	add	r3, r2
 8003f60:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            i7 = i6 + n2;
 8003f64:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f6c:	4413      	add	r3, r2
 8003f6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            i8 = i7 + n2;
 8003f72:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f7a:	4413      	add	r3, r2
 8003f7c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8003f80:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	4413      	add	r3, r2
 8003f8a:	ed93 7a00 	vldr	s14, [r3]
 8003f8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003f92:	00db      	lsls	r3, r3, #3
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	4413      	add	r3, r2
 8003f98:	edd3 7a00 	vldr	s15, [r3]
 8003f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fa0:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8003fa4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8003fa8:	00db      	lsls	r3, r3, #3
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	4413      	add	r3, r2
 8003fae:	ed93 7a00 	vldr	s14, [r3]
 8003fb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	4413      	add	r3, r2
 8003fbc:	edd3 7a00 	vldr	s15, [r3]
 8003fc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003fc4:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8003fc8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fcc:	00db      	lsls	r3, r3, #3
 8003fce:	68fa      	ldr	r2, [r7, #12]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	ed93 7a00 	vldr	s14, [r3]
 8003fd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	4413      	add	r3, r2
 8003fe0:	edd3 7a00 	vldr	s15, [r3]
 8003fe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fe8:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8003fec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	ed93 7a00 	vldr	s14, [r3]
 8003ffa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	4413      	add	r3, r2
 8004004:	edd3 7a00 	vldr	s15, [r3]
 8004008:	ee77 7a67 	vsub.f32	s15, s14, s15
 800400c:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8004010:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004014:	00db      	lsls	r3, r3, #3
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	4413      	add	r3, r2
 800401a:	ed93 7a00 	vldr	s14, [r3]
 800401e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	4413      	add	r3, r2
 8004028:	edd3 7a00 	vldr	s15, [r3]
 800402c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004030:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8004034:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	4413      	add	r3, r2
 800403e:	ed93 7a00 	vldr	s14, [r3]
 8004042:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	4413      	add	r3, r2
 800404c:	edd3 7a00 	vldr	s15, [r3]
 8004050:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004054:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8004058:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	4413      	add	r3, r2
 8004062:	ed93 7a00 	vldr	s14, [r3]
 8004066:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	4413      	add	r3, r2
 8004070:	edd3 7a00 	vldr	s15, [r3]
 8004074:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004078:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800407c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004080:	00db      	lsls	r3, r3, #3
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	4413      	add	r3, r2
 8004086:	ed93 7a00 	vldr	s14, [r3]
 800408a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	68fa      	ldr	r2, [r7, #12]
 8004092:	4413      	add	r3, r2
 8004094:	edd3 7a00 	vldr	s15, [r3]
 8004098:	ee77 7a67 	vsub.f32	s15, s14, s15
 800409c:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            t1 = r1 - r3;
 80040a0:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80040a4:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80040a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040ac:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            r1 = r1 + r3;
 80040b0:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80040b4:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80040b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040bc:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r3 = r2 - r4;
 80040c0:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80040c4:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80040c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040cc:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            r2 = r2 + r4;
 80040d0:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80040d4:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80040d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040dc:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            pSrc[2 * i1] = r1 + r2;
 80040e0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	4413      	add	r3, r2
 80040ea:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80040ee:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80040f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040f6:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 80040fa:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80040fe:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8004102:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004106:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 800410a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800410e:	00db      	lsls	r3, r3, #3
 8004110:	3304      	adds	r3, #4
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	4413      	add	r3, r2
 8004116:	ed93 7a00 	vldr	s14, [r3]
 800411a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	3304      	adds	r3, #4
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	4413      	add	r3, r2
 8004126:	edd3 7a00 	vldr	s15, [r3]
 800412a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800412e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8004132:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	3304      	adds	r3, #4
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	4413      	add	r3, r2
 800413e:	ed93 7a00 	vldr	s14, [r3]
 8004142:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	3304      	adds	r3, #4
 800414a:	68fa      	ldr	r2, [r7, #12]
 800414c:	4413      	add	r3, r2
 800414e:	edd3 7a00 	vldr	s15, [r3]
 8004152:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004156:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800415a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	3304      	adds	r3, #4
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	4413      	add	r3, r2
 8004166:	ed93 7a00 	vldr	s14, [r3]
 800416a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	3304      	adds	r3, #4
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	4413      	add	r3, r2
 8004176:	edd3 7a00 	vldr	s15, [r3]
 800417a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800417e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8004182:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	3304      	adds	r3, #4
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	4413      	add	r3, r2
 800418e:	ed93 7a00 	vldr	s14, [r3]
 8004192:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004196:	00db      	lsls	r3, r3, #3
 8004198:	3304      	adds	r3, #4
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	4413      	add	r3, r2
 800419e:	edd3 7a00 	vldr	s15, [r3]
 80041a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041a6:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80041aa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	3304      	adds	r3, #4
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	4413      	add	r3, r2
 80041b6:	ed93 7a00 	vldr	s14, [r3]
 80041ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	3304      	adds	r3, #4
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	4413      	add	r3, r2
 80041c6:	edd3 7a00 	vldr	s15, [r3]
 80041ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041ce:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 80041d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	3304      	adds	r3, #4
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	4413      	add	r3, r2
 80041de:	ed93 7a00 	vldr	s14, [r3]
 80041e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	3304      	adds	r3, #4
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	4413      	add	r3, r2
 80041ee:	edd3 7a00 	vldr	s15, [r3]
 80041f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041f6:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80041fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	3304      	adds	r3, #4
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	4413      	add	r3, r2
 8004206:	ed93 7a00 	vldr	s14, [r3]
 800420a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800420e:	00db      	lsls	r3, r3, #3
 8004210:	3304      	adds	r3, #4
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	4413      	add	r3, r2
 8004216:	edd3 7a00 	vldr	s15, [r3]
 800421a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800421e:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8004222:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	3304      	adds	r3, #4
 800422a:	68fa      	ldr	r2, [r7, #12]
 800422c:	4413      	add	r3, r2
 800422e:	ed93 7a00 	vldr	s14, [r3]
 8004232:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	3304      	adds	r3, #4
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	4413      	add	r3, r2
 800423e:	edd3 7a00 	vldr	s15, [r3]
 8004242:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004246:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            t2 = s1 - s3;
 800424a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800424e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004252:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004256:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            s1 = s1 + s3;
 800425a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800425e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004262:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004266:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s3 = s2 - s4;
 800426a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800426e:	edd7 7a08 	vldr	s15, [r7, #32]
 8004272:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004276:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            s2 = s2 + s4;
 800427a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800427e:	edd7 7a08 	vldr	s15, [r7, #32]
 8004282:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004286:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            r1 = t1 + s3;
 800428a:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800428e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004292:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004296:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            t1 = t1 - s3;
 800429a:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800429e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80042a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042a6:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 80042aa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80042ae:	00db      	lsls	r3, r3, #3
 80042b0:	3304      	adds	r3, #4
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	4413      	add	r3, r2
 80042b6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80042ba:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80042be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042c2:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 80042c6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80042ca:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80042ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042d2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            s1 = t2 - r3;
 80042d6:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80042da:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80042de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042e2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            t2 = t2 + r3;
 80042e6:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80042ea:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80042ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042f2:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            p1 = co5 * r2;
 80042f6:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80042fa:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80042fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004302:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 8004306:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800430a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800430e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004312:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 8004316:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800431a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800431e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004322:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 8004326:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800432a:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800432e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004332:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 8004336:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	4413      	add	r3, r2
 8004340:	ed97 7a07 	vldr	s14, [r7, #28]
 8004344:	edd7 7a06 	vldr	s15, [r7, #24]
 8004348:	ee77 7a27 	vadd.f32	s15, s14, s15
 800434c:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 8004350:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	3304      	adds	r3, #4
 8004358:	68fa      	ldr	r2, [r7, #12]
 800435a:	4413      	add	r3, r2
 800435c:	ed97 7a05 	vldr	s14, [r7, #20]
 8004360:	edd7 7a04 	vldr	s15, [r7, #16]
 8004364:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004368:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 800436c:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8004370:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8004374:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004378:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 800437c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004380:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004384:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004388:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 800438c:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8004390:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004398:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 800439c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80043a0:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80043a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043a8:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 80043ac:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80043b0:	00db      	lsls	r3, r3, #3
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	4413      	add	r3, r2
 80043b6:	ed97 7a07 	vldr	s14, [r7, #28]
 80043ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80043be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043c2:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 80043c6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80043ca:	00db      	lsls	r3, r3, #3
 80043cc:	3304      	adds	r3, #4
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4413      	add	r3, r2
 80043d2:	ed97 7a05 	vldr	s14, [r7, #20]
 80043d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80043da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043de:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 80043e2:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80043e6:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80043ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043ee:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 80043f2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80043f6:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80043fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043fe:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 8004402:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004406:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800440a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800440e:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 8004412:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004416:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 800441a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800441e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 8004422:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	4413      	add	r3, r2
 800442c:	ed97 7a07 	vldr	s14, [r7, #28]
 8004430:	edd7 7a06 	vldr	s15, [r7, #24]
 8004434:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004438:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 800443c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	3304      	adds	r3, #4
 8004444:	68fa      	ldr	r2, [r7, #12]
 8004446:	4413      	add	r3, r2
 8004448:	ed97 7a05 	vldr	s14, [r7, #20]
 800444c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004450:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004454:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 8004458:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 800445c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8004460:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004464:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8004468:	ee67 7a27 	vmul.f32	s15, s14, s15
 800446c:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r6 = (r6 + r8) * C81;
 8004470:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8004474:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8004478:	ee77 7a27 	vadd.f32	s15, s14, s15
 800447c:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8004480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004484:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            s1 = (s6 - s8) * C81;
 8004488:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 800448c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8004490:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004494:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8004498:	ee67 7a27 	vmul.f32	s15, s14, s15
 800449c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s6 = (s6 + s8) * C81;
 80044a0:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 80044a4:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80044a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044ac:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 80044b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044b4:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            t1 = r5 - r1;
 80044b8:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80044bc:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80044c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044c4:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            r5 = r5 + r1;
 80044c8:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80044cc:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80044d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044d4:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r8 = r7 - r6;
 80044d8:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 80044dc:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80044e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044e4:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            r7 = r7 + r6;
 80044e8:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 80044ec:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80044f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044f4:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            t2 = s5 - s1;
 80044f8:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 80044fc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004500:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004504:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            s5 = s5 + s1;
 8004508:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800450c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004514:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s8 = s7 - s6;
 8004518:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800451c:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8004520:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004524:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            s7 = s7 + s6;
 8004528:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800452c:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8004530:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004534:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            r1 = r5 + s7;
 8004538:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800453c:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8004540:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004544:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r5 = r5 - s7;
 8004548:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800454c:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8004550:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004554:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r6 = t1 + s8;
 8004558:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800455c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8004560:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004564:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            t1 = t1 - s8;
 8004568:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800456c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8004570:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004574:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            s1 = s5 - r7;
 8004578:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800457c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8004580:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004584:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s5 = s5 + r7;
 8004588:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800458c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8004590:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004594:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s6 = t2 - r8;
 8004598:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800459c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80045a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045a4:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            t2 = t2 + r8;
 80045a8:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80045ac:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80045b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045b4:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            p1 = co2 * r1;
 80045b8:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80045bc:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80045c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045c4:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 80045c8:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80045cc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80045d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045d4:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 80045d8:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80045dc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80045e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045e4:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 80045e8:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80045ec:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80045f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045f4:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 80045f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045fc:	00db      	lsls	r3, r3, #3
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	4413      	add	r3, r2
 8004602:	ed97 7a07 	vldr	s14, [r7, #28]
 8004606:	edd7 7a06 	vldr	s15, [r7, #24]
 800460a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800460e:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 8004612:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004616:	00db      	lsls	r3, r3, #3
 8004618:	3304      	adds	r3, #4
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	4413      	add	r3, r2
 800461e:	ed97 7a05 	vldr	s14, [r7, #20]
 8004622:	edd7 7a04 	vldr	s15, [r7, #16]
 8004626:	ee77 7a67 	vsub.f32	s15, s14, s15
 800462a:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 800462e:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8004632:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8004636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800463a:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 800463e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004642:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8004646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800464a:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 800464e:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8004652:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8004656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800465a:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 800465e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004662:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8004666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800466a:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 800466e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4413      	add	r3, r2
 8004678:	ed97 7a07 	vldr	s14, [r7, #28]
 800467c:	edd7 7a06 	vldr	s15, [r7, #24]
 8004680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004684:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 8004688:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800468c:	00db      	lsls	r3, r3, #3
 800468e:	3304      	adds	r3, #4
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	4413      	add	r3, r2
 8004694:	ed97 7a05 	vldr	s14, [r7, #20]
 8004698:	edd7 7a04 	vldr	s15, [r7, #16]
 800469c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046a0:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 80046a4:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80046a8:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80046ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046b0:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 80046b4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80046b8:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80046bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c0:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 80046c4:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80046c8:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80046cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046d0:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 80046d4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80046d8:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80046dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046e0:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 80046e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046e8:	00db      	lsls	r3, r3, #3
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	4413      	add	r3, r2
 80046ee:	ed97 7a07 	vldr	s14, [r7, #28]
 80046f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80046f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046fa:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 80046fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004702:	00db      	lsls	r3, r3, #3
 8004704:	3304      	adds	r3, #4
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4413      	add	r3, r2
 800470a:	ed97 7a05 	vldr	s14, [r7, #20]
 800470e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004712:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004716:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 800471a:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800471e:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8004722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004726:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 800472a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800472e:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8004732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004736:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 800473a:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800473e:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8004742:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004746:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 800474a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800474e:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8004752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004756:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 800475a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800475e:	00db      	lsls	r3, r3, #3
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	4413      	add	r3, r2
 8004764:	ed97 7a07 	vldr	s14, [r7, #28]
 8004768:	edd7 7a06 	vldr	s15, [r7, #24]
 800476c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004770:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 8004774:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004778:	00db      	lsls	r3, r3, #3
 800477a:	3304      	adds	r3, #4
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	4413      	add	r3, r2
 8004780:	ed97 7a05 	vldr	s14, [r7, #20]
 8004784:	edd7 7a04 	vldr	s15, [r7, #16]
 8004788:	ee77 7a67 	vsub.f32	s15, s14, s15
 800478c:	edc3 7a00 	vstr	s15, [r3]

            i1 += n1;
 8004790:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8004794:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004798:	4413      	add	r3, r2
 800479a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
         } while (i1 < fftLen);
 800479e:	897b      	ldrh	r3, [r7, #10]
 80047a0:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80047a4:	429a      	cmp	r2, r3
 80047a6:	f4ff abba 	bcc.w	8003f1e <arm_radix8_butterfly_f32+0x746>

         j++;
 80047aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047ae:	3301      	adds	r3, #1
 80047b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      } while (j < n2);
 80047b4:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80047b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047bc:	429a      	cmp	r2, r3
 80047be:	f4ff ab2c 	bcc.w	8003e1a <arm_radix8_butterfly_f32+0x642>

      twidCoefModifier <<= 3;
 80047c2:	893b      	ldrh	r3, [r7, #8]
 80047c4:	00db      	lsls	r3, r3, #3
 80047c6:	813b      	strh	r3, [r7, #8]
   } while (n2 > 7);
 80047c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047cc:	2b07      	cmp	r3, #7
 80047ce:	f63f a813 	bhi.w	80037f8 <arm_radix8_butterfly_f32+0x20>
}
 80047d2:	e000      	b.n	80047d6 <arm_radix8_butterfly_f32+0xffe>
         break;
 80047d4:	bf00      	nop
}
 80047d6:	bf00      	nop
 80047d8:	37f4      	adds	r7, #244	@ 0xf4
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop

080047e4 <stage_rfft_f32>:
#else
static void stage_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
  const float32_t * p,
        float32_t * pOut)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b095      	sub	sp, #84	@ 0x54
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  const float32_t *pA = p;                          /* increasing pointer */
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	647b      	str	r3, [r7, #68]	@ 0x44
  const float32_t *pB = p;                          /* decreasing pointer */
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	643b      	str	r3, [r7, #64]	@ 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b;                         /* temporary variables */
        float32_t p0, p1, p2, p3;                   /* temporary variables */


   k = (S->Sint).fftLen - 1;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	881b      	ldrh	r3, [r3, #0]
 8004802:	3b01      	subs	r3, #1
 8004804:	64fb      	str	r3, [r7, #76]	@ 0x4c

   /* Pack first and last sample of the frequency domain together */

   xBR = pB[0];
 8004806:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   xBI = pB[1];
 800480c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800480e:	3304      	adds	r3, #4
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	63bb      	str	r3, [r7, #56]	@ 0x38
   xAR = pA[0];
 8004814:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	637b      	str	r3, [r7, #52]	@ 0x34
   xAI = pA[1];
 800481a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800481c:	3304      	adds	r3, #4
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	633b      	str	r3, [r7, #48]	@ 0x30

   twR = *pCoeff++ ;
 8004822:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004824:	1d1a      	adds	r2, r3, #4
 8004826:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   twI = *pCoeff++ ;
 800482c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800482e:	1d1a      	adds	r2, r3, #4
 8004830:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	62bb      	str	r3, [r7, #40]	@ 0x28


   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;
 8004836:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800483a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800483e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004842:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 8004846:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800484a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800484e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004852:	edc7 7a08 	vstr	s15, [r7, #32]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 8004856:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800485a:	edd7 7a08 	vldr	s15, [r7, #32]
 800485e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	1d1a      	adds	r2, r3, #4
 8004866:	607a      	str	r2, [r7, #4]
 8004868:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800486c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004870:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( t1a - t1b );
 8004874:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004878:	edd7 7a08 	vldr	s15, [r7, #32]
 800487c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	1d1a      	adds	r2, r3, #4
 8004884:	607a      	str	r2, [r7, #4]
 8004886:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800488a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800488e:	edc3 7a00 	vstr	s15, [r3]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
 8004892:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004894:	00db      	lsls	r3, r3, #3
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	4413      	add	r3, r2
 800489a:	643b      	str	r3, [r7, #64]	@ 0x40
   pA += 2;
 800489c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800489e:	3308      	adds	r3, #8
 80048a0:	647b      	str	r3, [r7, #68]	@ 0x44
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 80048a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048a4:	3304      	adds	r3, #4
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      xBR = pB[0];
 80048aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
      xAR = pA[0];
 80048b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	637b      	str	r3, [r7, #52]	@ 0x34
      xAI = pA[1];
 80048b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048b8:	3304      	adds	r3, #4
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	633b      	str	r3, [r7, #48]	@ 0x30

      twR = *pCoeff++;
 80048be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048c0:	1d1a      	adds	r2, r3, #4
 80048c2:	64ba      	str	r2, [r7, #72]	@ 0x48
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      twI = *pCoeff++;
 80048c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048ca:	1d1a      	adds	r2, r3, #4
 80048cc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	62bb      	str	r3, [r7, #40]	@ 0x28

      t1a = xBR - xAR ;
 80048d2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80048d6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80048da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t1b = xBI + xAI ;
 80048e2:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80048e6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80048ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048ee:	edc7 7a08 	vstr	s15, [r7, #32]

      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
      p0 = twR * t1a;
 80048f2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80048f6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80048fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048fe:	edc7 7a07 	vstr	s15, [r7, #28]
      p1 = twI * t1a;
 8004902:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004906:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800490a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800490e:	edc7 7a06 	vstr	s15, [r7, #24]
      p2 = twR * t1b;
 8004912:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004916:	edd7 7a08 	vldr	s15, [r7, #32]
 800491a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800491e:	edc7 7a05 	vstr	s15, [r7, #20]
      p3 = twI * t1b;
 8004922:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004926:	edd7 7a08 	vldr	s15, [r7, #32]
 800492a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800492e:	edc7 7a04 	vstr	s15, [r7, #16]

      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 8004932:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004936:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800493a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800493e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004942:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004946:	edd7 7a04 	vldr	s15, [r7, #16]
 800494a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	1d1a      	adds	r2, r3, #4
 8004952:	607a      	str	r2, [r7, #4]
 8004954:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004958:	ee67 7a87 	vmul.f32	s15, s15, s14
 800495c:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8004960:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004964:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004968:	ee37 7a67 	vsub.f32	s14, s14, s15
 800496c:	edd7 7a06 	vldr	s15, [r7, #24]
 8004970:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004974:	edd7 7a05 	vldr	s15, [r7, #20]
 8004978:	ee77 7a67 	vsub.f32	s15, s14, s15
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	1d1a      	adds	r2, r3, #4
 8004980:	607a      	str	r2, [r7, #4]
 8004982:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004986:	ee67 7a87 	vmul.f32	s15, s15, s14
 800498a:	edc3 7a00 	vstr	s15, [r3]


      pA += 2;
 800498e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004990:	3308      	adds	r3, #8
 8004992:	647b      	str	r3, [r7, #68]	@ 0x44
      pB -= 2;
 8004994:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004996:	3b08      	subs	r3, #8
 8004998:	643b      	str	r3, [r7, #64]	@ 0x40
      k--;
 800499a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800499c:	3b01      	subs	r3, #1
 800499e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   } while (k > 0);
 80049a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f73f af7d 	bgt.w	80048a2 <stage_rfft_f32+0xbe>
}
 80049a8:	bf00      	nop
 80049aa:	bf00      	nop
 80049ac:	3754      	adds	r7, #84	@ 0x54
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr

080049b6 <merge_rfft_f32>:
/* Prepares data for inverse cfft */
static void merge_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
  const float32_t * p,
        float32_t * pOut)
{
 80049b6:	b480      	push	{r7}
 80049b8:	b095      	sub	sp, #84	@ 0x54
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	60f8      	str	r0, [r7, #12]
 80049be:	60b9      	str	r1, [r7, #8]
 80049c0:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  const float32_t *pA = p;                          /* increasing pointer */
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	647b      	str	r3, [r7, #68]	@ 0x44
  const float32_t *pB = p;                          /* decreasing pointer */
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	643b      	str	r3, [r7, #64]	@ 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b, r, s, t, u;             /* temporary variables */

   k = (S->Sint).fftLen - 1;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	881b      	ldrh	r3, [r3, #0]
 80049d4:	3b01      	subs	r3, #1
 80049d6:	64fb      	str	r3, [r7, #76]	@ 0x4c

   xAR = pA[0];
 80049d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   xAI = pA[1];
 80049de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049e0:	3304      	adds	r3, #4
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	63bb      	str	r3, [r7, #56]	@ 0x38

   pCoeff += 2 ;
 80049e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049e8:	3308      	adds	r3, #8
 80049ea:	64bb      	str	r3, [r7, #72]	@ 0x48

   *pOut++ = 0.5f * ( xAR + xAI );
 80049ec:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80049f0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80049f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	1d1a      	adds	r2, r3, #4
 80049fc:	607a      	str	r2, [r7, #4]
 80049fe:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004a02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a06:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( xAR - xAI );
 8004a0a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004a0e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	1d1a      	adds	r2, r3, #4
 8004a1a:	607a      	str	r2, [r7, #4]
 8004a1c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004a20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a24:	edc3 7a00 	vstr	s15, [r3]

   pB  =  p + 2*k ;
 8004a28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a2a:	00db      	lsls	r3, r3, #3
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	4413      	add	r3, r2
 8004a30:	643b      	str	r3, [r7, #64]	@ 0x40
   pA +=  2	   ;
 8004a32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a34:	3308      	adds	r3, #8
 8004a36:	647b      	str	r3, [r7, #68]	@ 0x44

   while (k > 0)
 8004a38:	e07e      	b.n	8004b38 <merge_rfft_f32+0x182>
   {
      /* G is half of the frequency complex spectrum */
      //for k = 2:N
      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
      xBI =   pB[1]    ;
 8004a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a3c:	3304      	adds	r3, #4
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	637b      	str	r3, [r7, #52]	@ 0x34
      xBR =   pB[0]    ;
 8004a42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	633b      	str	r3, [r7, #48]	@ 0x30
      xAR =  pA[0];
 8004a48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      xAI =  pA[1];
 8004a4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a50:	3304      	adds	r3, #4
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	63bb      	str	r3, [r7, #56]	@ 0x38

      twR = *pCoeff++;
 8004a56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a58:	1d1a      	adds	r2, r3, #4
 8004a5a:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      twI = *pCoeff++;
 8004a60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a62:	1d1a      	adds	r2, r3, #4
 8004a64:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	62bb      	str	r3, [r7, #40]	@ 0x28

      t1a = xAR - xBR ;
 8004a6a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004a6e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004a72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a76:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t1b = xAI + xBI ;
 8004a7a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8004a7e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8004a82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a86:	edc7 7a08 	vstr	s15, [r7, #32]

      r = twR * t1a;
 8004a8a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004a8e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a96:	edc7 7a07 	vstr	s15, [r7, #28]
      s = twI * t1b;
 8004a9a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004a9e:	edd7 7a08 	vldr	s15, [r7, #32]
 8004aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aa6:	edc7 7a06 	vstr	s15, [r7, #24]
      t = twI * t1a;
 8004aaa:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004aae:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ab6:	edc7 7a05 	vstr	s15, [r7, #20]
      u = twR * t1b;
 8004aba:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004abe:	edd7 7a08 	vldr	s15, [r7, #32]
 8004ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac6:	edc7 7a04 	vstr	s15, [r7, #16]

      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 8004aca:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004ace:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004ad2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ad6:	edd7 7a07 	vldr	s15, [r7, #28]
 8004ada:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004ade:	edd7 7a06 	vldr	s15, [r7, #24]
 8004ae2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	1d1a      	adds	r2, r3, #4
 8004aea:	607a      	str	r2, [r7, #4]
 8004aec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004af0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004af4:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 8004af8:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8004afc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8004b00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004b04:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b0c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	1d1a      	adds	r2, r3, #4
 8004b18:	607a      	str	r2, [r7, #4]
 8004b1a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004b1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b22:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 8004b26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b28:	3308      	adds	r3, #8
 8004b2a:	647b      	str	r3, [r7, #68]	@ 0x44
      pB -= 2;
 8004b2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b2e:	3b08      	subs	r3, #8
 8004b30:	643b      	str	r3, [r7, #64]	@ 0x40
      k--;
 8004b32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b34:	3b01      	subs	r3, #1
 8004b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
   while (k > 0)
 8004b38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	f73f af7d 	bgt.w	8004a3a <merge_rfft_f32+0x84>
   }

}
 8004b40:	bf00      	nop
 8004b42:	bf00      	nop
 8004b44:	3754      	adds	r7, #84	@ 0x54
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <arm_rfft_fast_f32>:
ARM_DSP_ATTRIBUTE void arm_rfft_fast_f32(
  const arm_rfft_fast_instance_f32 * S,
  float32_t * p,
  float32_t * pOut,
  uint8_t ifftFlag)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b086      	sub	sp, #24
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	60f8      	str	r0, [r7, #12]
 8004b56:	60b9      	str	r1, [r7, #8]
 8004b58:	607a      	str	r2, [r7, #4]
 8004b5a:	70fb      	strb	r3, [r7, #3]
   const arm_cfft_instance_f32 * Sint = &(S->Sint);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	617b      	str	r3, [r7, #20]

   /* Calculation of Real FFT */
   if (ifftFlag)
 8004b60:	78fb      	ldrb	r3, [r7, #3]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00b      	beq.n	8004b7e <arm_rfft_fast_f32+0x30>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	68b9      	ldr	r1, [r7, #8]
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f7ff ff23 	bl	80049b6 <merge_rfft_f32>
      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 8004b70:	78fa      	ldrb	r2, [r7, #3]
 8004b72:	2301      	movs	r3, #1
 8004b74:	6879      	ldr	r1, [r7, #4]
 8004b76:	6978      	ldr	r0, [r7, #20]
 8004b78:	f7fe fc5c 	bl	8003434 <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);

      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 8004b7c:	e00a      	b.n	8004b94 <arm_rfft_fast_f32+0x46>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 8004b7e:	78fa      	ldrb	r2, [r7, #3]
 8004b80:	2301      	movs	r3, #1
 8004b82:	68b9      	ldr	r1, [r7, #8]
 8004b84:	6978      	ldr	r0, [r7, #20]
 8004b86:	f7fe fc55 	bl	8003434 <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	68b9      	ldr	r1, [r7, #8]
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f7ff fe28 	bl	80047e4 <stage_rfft_f32>
}
 8004b94:	bf00      	nop
 8004b96:	3718      	adds	r7, #24
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <arm_rfft_fast_init_32_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_32_f32( arm_rfft_fast_instance_f32 * S ) {
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d102      	bne.n	8004bb0 <arm_rfft_fast_init_32_f32+0x14>
 8004baa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004bae:	e013      	b.n	8004bd8 <arm_rfft_fast_init_32_f32+0x3c>

  status=arm_cfft_init_16_f32(&(S->Sint));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7fe fdee 	bl	8003794 <arm_cfft_init_16_f32>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8004bbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d002      	beq.n	8004bca <arm_rfft_fast_init_32_f32+0x2e>
  {
    return(status);
 8004bc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bc8:	e006      	b.n	8004bd8 <arm_rfft_fast_init_32_f32+0x3c>
  }

  S->fftLenRFFT = 32U;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2220      	movs	r2, #32
 8004bce:	821a      	strh	r2, [r3, #16]
  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a03      	ldr	r2, [pc, #12]	@ (8004be0 <arm_rfft_fast_init_32_f32+0x44>)
 8004bd4:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	080199ac 	.word	0x080199ac

08004be4 <arm_rfft_fast_init_64_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_64_f32( arm_rfft_fast_instance_f32 * S ) {
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d102      	bne.n	8004bf8 <arm_rfft_fast_init_64_f32+0x14>
 8004bf2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004bf6:	e013      	b.n	8004c20 <arm_rfft_fast_init_64_f32+0x3c>

  status=arm_cfft_init_32_f32(&(S->Sint));
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f7fe fda8 	bl	8003750 <arm_cfft_init_32_f32>
 8004c00:	4603      	mov	r3, r0
 8004c02:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8004c04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d002      	beq.n	8004c12 <arm_rfft_fast_init_64_f32+0x2e>
  {
    return(status);
 8004c0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c10:	e006      	b.n	8004c20 <arm_rfft_fast_init_64_f32+0x3c>
  }
  S->fftLenRFFT = 64U;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2240      	movs	r2, #64	@ 0x40
 8004c16:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a03      	ldr	r2, [pc, #12]	@ (8004c28 <arm_rfft_fast_init_64_f32+0x44>)
 8004c1c:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3710      	adds	r7, #16
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	08019a2c 	.word	0x08019a2c

08004c2c <arm_rfft_fast_init_128_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_128_f32( arm_rfft_fast_instance_f32 * S ) {
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d102      	bne.n	8004c40 <arm_rfft_fast_init_128_f32+0x14>
 8004c3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c3e:	e013      	b.n	8004c68 <arm_rfft_fast_init_128_f32+0x3c>

  status=arm_cfft_init_64_f32(&(S->Sint));
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7fe fd62 	bl	800370c <arm_cfft_init_64_f32>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8004c4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d002      	beq.n	8004c5a <arm_rfft_fast_init_128_f32+0x2e>
  {
    return(status);
 8004c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c58:	e006      	b.n	8004c68 <arm_rfft_fast_init_128_f32+0x3c>
  }
  S->fftLenRFFT = 128;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2280      	movs	r2, #128	@ 0x80
 8004c5e:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a03      	ldr	r2, [pc, #12]	@ (8004c70 <arm_rfft_fast_init_128_f32+0x44>)
 8004c64:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	08019b2c 	.word	0x08019b2c

08004c74 <arm_rfft_fast_init_256_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
*/

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_256_f32( arm_rfft_fast_instance_f32 * S ) {
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d102      	bne.n	8004c88 <arm_rfft_fast_init_256_f32+0x14>
 8004c82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c86:	e014      	b.n	8004cb2 <arm_rfft_fast_init_256_f32+0x3e>

  status=arm_cfft_init_128_f32(&(S->Sint));
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7fe fd1c 	bl	80036c8 <arm_cfft_init_128_f32>
 8004c90:	4603      	mov	r3, r0
 8004c92:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8004c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d002      	beq.n	8004ca2 <arm_rfft_fast_init_256_f32+0x2e>
  {
    return(status);
 8004c9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ca0:	e007      	b.n	8004cb2 <arm_rfft_fast_init_256_f32+0x3e>
  }
  S->fftLenRFFT = 256U;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ca8:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a03      	ldr	r2, [pc, #12]	@ (8004cbc <arm_rfft_fast_init_256_f32+0x48>)
 8004cae:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	08019d2c 	.word	0x08019d2c

08004cc0 <arm_rfft_fast_init_512_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_512_f32( arm_rfft_fast_instance_f32 * S ) {
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d102      	bne.n	8004cd4 <arm_rfft_fast_init_512_f32+0x14>
 8004cce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004cd2:	e014      	b.n	8004cfe <arm_rfft_fast_init_512_f32+0x3e>

  status=arm_cfft_init_256_f32(&(S->Sint));
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f7fe fcd2 	bl	8003680 <arm_cfft_init_256_f32>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8004ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <arm_rfft_fast_init_512_f32+0x2e>
  {
    return(status);
 8004ce8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cec:	e007      	b.n	8004cfe <arm_rfft_fast_init_512_f32+0x3e>
  }
  S->fftLenRFFT = 512U;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cf4:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a03      	ldr	r2, [pc, #12]	@ (8004d08 <arm_rfft_fast_init_512_f32+0x48>)
 8004cfa:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3710      	adds	r7, #16
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	0801a12c 	.word	0x0801a12c

08004d0c <arm_rfft_fast_init_1024_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_1024_f32( arm_rfft_fast_instance_f32 * S ) {
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d102      	bne.n	8004d20 <arm_rfft_fast_init_1024_f32+0x14>
 8004d1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d1e:	e014      	b.n	8004d4a <arm_rfft_fast_init_1024_f32+0x3e>

  status=arm_cfft_init_512_f32(&(S->Sint));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7fe fc88 	bl	8003638 <arm_cfft_init_512_f32>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8004d2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d002      	beq.n	8004d3a <arm_rfft_fast_init_1024_f32+0x2e>
  {
    return(status);
 8004d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d38:	e007      	b.n	8004d4a <arm_rfft_fast_init_1024_f32+0x3e>
  }
  S->fftLenRFFT = 1024U;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d40:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a03      	ldr	r2, [pc, #12]	@ (8004d54 <arm_rfft_fast_init_1024_f32+0x48>)
 8004d46:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	0801a92c 	.word	0x0801a92c

08004d58 <arm_rfft_fast_init_2048_f32>:
  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_2048_f32( arm_rfft_fast_instance_f32 * S ) {
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b084      	sub	sp, #16
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d102      	bne.n	8004d6c <arm_rfft_fast_init_2048_f32+0x14>
 8004d66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d6a:	e014      	b.n	8004d96 <arm_rfft_fast_init_2048_f32+0x3e>

  status=arm_cfft_init_1024_f32(&(S->Sint));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7fe fc3e 	bl	80035f0 <arm_cfft_init_1024_f32>
 8004d74:	4603      	mov	r3, r0
 8004d76:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8004d78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d002      	beq.n	8004d86 <arm_rfft_fast_init_2048_f32+0x2e>
  {
    return(status);
 8004d80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d84:	e007      	b.n	8004d96 <arm_rfft_fast_init_2048_f32+0x3e>
  }
  S->fftLenRFFT = 2048U;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d8c:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a03      	ldr	r2, [pc, #12]	@ (8004da0 <arm_rfft_fast_init_2048_f32+0x48>)
 8004d92:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3710      	adds	r7, #16
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	0801b92c 	.word	0x0801b92c

08004da4 <arm_rfft_fast_init_4096_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_4096_f32( arm_rfft_fast_instance_f32 * S ) {
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d102      	bne.n	8004db8 <arm_rfft_fast_init_4096_f32+0x14>
 8004db2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004db6:	e014      	b.n	8004de2 <arm_rfft_fast_init_4096_f32+0x3e>

  status=arm_cfft_init_2048_f32(&(S->Sint));
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7fe fbf4 	bl	80035a8 <arm_cfft_init_2048_f32>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8004dc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d002      	beq.n	8004dd2 <arm_rfft_fast_init_4096_f32+0x2e>
  {
    return(status);
 8004dcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dd0:	e007      	b.n	8004de2 <arm_rfft_fast_init_4096_f32+0x3e>
  }
  S->fftLenRFFT = 4096U;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004dd8:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a03      	ldr	r2, [pc, #12]	@ (8004dec <arm_rfft_fast_init_4096_f32+0x48>)
 8004dde:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	0801d92c 	.word	0x0801d92c

08004df0 <arm_rfft_fast_init_f32>:
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_f32(
  arm_rfft_fast_instance_f32 * S,
  uint16_t fftLen)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	807b      	strh	r3, [r7, #2]
  arm_status status;


  switch (fftLen)
 8004dfc:	887b      	ldrh	r3, [r7, #2]
 8004dfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e02:	d023      	beq.n	8004e4c <arm_rfft_fast_init_f32+0x5c>
 8004e04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e08:	dc50      	bgt.n	8004eac <arm_rfft_fast_init_f32+0xbc>
 8004e0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e0e:	d023      	beq.n	8004e58 <arm_rfft_fast_init_f32+0x68>
 8004e10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e14:	dc4a      	bgt.n	8004eac <arm_rfft_fast_init_f32+0xbc>
 8004e16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e1a:	d023      	beq.n	8004e64 <arm_rfft_fast_init_f32+0x74>
 8004e1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e20:	dc44      	bgt.n	8004eac <arm_rfft_fast_init_f32+0xbc>
 8004e22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e26:	d023      	beq.n	8004e70 <arm_rfft_fast_init_f32+0x80>
 8004e28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e2c:	dc3e      	bgt.n	8004eac <arm_rfft_fast_init_f32+0xbc>
 8004e2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e32:	d023      	beq.n	8004e7c <arm_rfft_fast_init_f32+0x8c>
 8004e34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e38:	dc38      	bgt.n	8004eac <arm_rfft_fast_init_f32+0xbc>
 8004e3a:	2b80      	cmp	r3, #128	@ 0x80
 8004e3c:	d024      	beq.n	8004e88 <arm_rfft_fast_init_f32+0x98>
 8004e3e:	2b80      	cmp	r3, #128	@ 0x80
 8004e40:	dc34      	bgt.n	8004eac <arm_rfft_fast_init_f32+0xbc>
 8004e42:	2b20      	cmp	r3, #32
 8004e44:	d02c      	beq.n	8004ea0 <arm_rfft_fast_init_f32+0xb0>
 8004e46:	2b40      	cmp	r3, #64	@ 0x40
 8004e48:	d024      	beq.n	8004e94 <arm_rfft_fast_init_f32+0xa4>
 8004e4a:	e02f      	b.n	8004eac <arm_rfft_fast_init_f32+0xbc>
  {
  case 4096U:
    status = arm_rfft_fast_init_4096_f32(S);
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f7ff ffa9 	bl	8004da4 <arm_rfft_fast_init_4096_f32>
 8004e52:	4603      	mov	r3, r0
 8004e54:	73fb      	strb	r3, [r7, #15]
    break;
 8004e56:	e02c      	b.n	8004eb2 <arm_rfft_fast_init_f32+0xc2>
  case 2048U:
    status = arm_rfft_fast_init_2048_f32(S);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f7ff ff7d 	bl	8004d58 <arm_rfft_fast_init_2048_f32>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	73fb      	strb	r3, [r7, #15]
    break;
 8004e62:	e026      	b.n	8004eb2 <arm_rfft_fast_init_f32+0xc2>
  case 1024U:
    status = arm_rfft_fast_init_1024_f32(S);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f7ff ff51 	bl	8004d0c <arm_rfft_fast_init_1024_f32>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	73fb      	strb	r3, [r7, #15]
    break;
 8004e6e:	e020      	b.n	8004eb2 <arm_rfft_fast_init_f32+0xc2>
  case 512U:
    status = arm_rfft_fast_init_512_f32(S);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f7ff ff25 	bl	8004cc0 <arm_rfft_fast_init_512_f32>
 8004e76:	4603      	mov	r3, r0
 8004e78:	73fb      	strb	r3, [r7, #15]
    break;
 8004e7a:	e01a      	b.n	8004eb2 <arm_rfft_fast_init_f32+0xc2>
  case 256U:
    status = arm_rfft_fast_init_256_f32(S);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f7ff fef9 	bl	8004c74 <arm_rfft_fast_init_256_f32>
 8004e82:	4603      	mov	r3, r0
 8004e84:	73fb      	strb	r3, [r7, #15]
    break;
 8004e86:	e014      	b.n	8004eb2 <arm_rfft_fast_init_f32+0xc2>
  case 128U:
    status = arm_rfft_fast_init_128_f32(S);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7ff fecf 	bl	8004c2c <arm_rfft_fast_init_128_f32>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	73fb      	strb	r3, [r7, #15]
    break;
 8004e92:	e00e      	b.n	8004eb2 <arm_rfft_fast_init_f32+0xc2>
  case 64U:
    status = arm_rfft_fast_init_64_f32(S);
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f7ff fea5 	bl	8004be4 <arm_rfft_fast_init_64_f32>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	73fb      	strb	r3, [r7, #15]
    break;
 8004e9e:	e008      	b.n	8004eb2 <arm_rfft_fast_init_f32+0xc2>
  case 32U:
    status = arm_rfft_fast_init_32_f32(S);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f7ff fe7b 	bl	8004b9c <arm_rfft_fast_init_32_f32>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	73fb      	strb	r3, [r7, #15]
    break;
 8004eaa:	e002      	b.n	8004eb2 <arm_rfft_fast_init_f32+0xc2>
  default:
    return(ARM_MATH_ARGUMENT_ERROR);
 8004eac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004eb0:	e001      	b.n	8004eb6 <arm_rfft_fast_init_f32+0xc6>
    break;
  }

  return(status);
 8004eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
	...

08004ec0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8004f00 <HAL_Init+0x40>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8004f00 <HAL_Init+0x40>)
 8004eca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ece:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8004f00 <HAL_Init+0x40>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a0a      	ldr	r2, [pc, #40]	@ (8004f00 <HAL_Init+0x40>)
 8004ed6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004eda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004edc:	4b08      	ldr	r3, [pc, #32]	@ (8004f00 <HAL_Init+0x40>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a07      	ldr	r2, [pc, #28]	@ (8004f00 <HAL_Init+0x40>)
 8004ee2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ee6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ee8:	2003      	movs	r0, #3
 8004eea:	f000 fd37 	bl	800595c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004eee:	200f      	movs	r0, #15
 8004ef0:	f000 f808 	bl	8004f04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ef4:	f7fc ff2e 	bl	8001d54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	40023c00 	.word	0x40023c00

08004f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f0c:	4b12      	ldr	r3, [pc, #72]	@ (8004f58 <HAL_InitTick+0x54>)
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	4b12      	ldr	r3, [pc, #72]	@ (8004f5c <HAL_InitTick+0x58>)
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	4619      	mov	r1, r3
 8004f16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 fd4f 	bl	80059c6 <HAL_SYSTICK_Config>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d001      	beq.n	8004f32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e00e      	b.n	8004f50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b0f      	cmp	r3, #15
 8004f36:	d80a      	bhi.n	8004f4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f38:	2200      	movs	r2, #0
 8004f3a:	6879      	ldr	r1, [r7, #4]
 8004f3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f40:	f000 fd17 	bl	8005972 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f44:	4a06      	ldr	r2, [pc, #24]	@ (8004f60 <HAL_InitTick+0x5c>)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	e000      	b.n	8004f50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3708      	adds	r7, #8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	20000018 	.word	0x20000018
 8004f5c:	20000020 	.word	0x20000020
 8004f60:	2000001c 	.word	0x2000001c

08004f64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f68:	4b06      	ldr	r3, [pc, #24]	@ (8004f84 <HAL_IncTick+0x20>)
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	4b06      	ldr	r3, [pc, #24]	@ (8004f88 <HAL_IncTick+0x24>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4413      	add	r3, r2
 8004f74:	4a04      	ldr	r2, [pc, #16]	@ (8004f88 <HAL_IncTick+0x24>)
 8004f76:	6013      	str	r3, [r2, #0]
}
 8004f78:	bf00      	nop
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	20000020 	.word	0x20000020
 8004f88:	200055dc 	.word	0x200055dc

08004f8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8004f90:	4b03      	ldr	r3, [pc, #12]	@ (8004fa0 <HAL_GetTick+0x14>)
 8004f92:	681b      	ldr	r3, [r3, #0]
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	200055dc 	.word	0x200055dc

08004fa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fac:	f7ff ffee 	bl	8004f8c <HAL_GetTick>
 8004fb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fbc:	d005      	beq.n	8004fca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8004fe8 <HAL_Delay+0x44>)
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	4413      	add	r3, r2
 8004fc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004fca:	bf00      	nop
 8004fcc:	f7ff ffde 	bl	8004f8c <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d8f7      	bhi.n	8004fcc <HAL_Delay+0x28>
  {
  }
}
 8004fdc:	bf00      	nop
 8004fde:	bf00      	nop
 8004fe0:	3710      	adds	r7, #16
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	20000020 	.word	0x20000020

08004fec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d101      	bne.n	8005002 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e033      	b.n	800506a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005006:	2b00      	cmp	r3, #0
 8005008:	d109      	bne.n	800501e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7fc feca 	bl	8001da4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005022:	f003 0310 	and.w	r3, r3, #16
 8005026:	2b00      	cmp	r3, #0
 8005028:	d118      	bne.n	800505c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005032:	f023 0302 	bic.w	r3, r3, #2
 8005036:	f043 0202 	orr.w	r2, r3, #2
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 fa3e 	bl	80054c0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504e:	f023 0303 	bic.w	r3, r3, #3
 8005052:	f043 0201 	orr.w	r2, r3, #1
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	641a      	str	r2, [r3, #64]	@ 0x40
 800505a:	e001      	b.n	8005060 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005068:	7bfb      	ldrb	r3, [r7, #15]
}
 800506a:	4618      	mov	r0, r3
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
	...

08005074 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800508a:	2b01      	cmp	r3, #1
 800508c:	d101      	bne.n	8005092 <HAL_ADC_Start_DMA+0x1e>
 800508e:	2302      	movs	r3, #2
 8005090:	e0ce      	b.n	8005230 <HAL_ADC_Start_DMA+0x1bc>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d018      	beq.n	80050da <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	689a      	ldr	r2, [r3, #8]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0201 	orr.w	r2, r2, #1
 80050b6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80050b8:	4b5f      	ldr	r3, [pc, #380]	@ (8005238 <HAL_ADC_Start_DMA+0x1c4>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a5f      	ldr	r2, [pc, #380]	@ (800523c <HAL_ADC_Start_DMA+0x1c8>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	0c9a      	lsrs	r2, r3, #18
 80050c4:	4613      	mov	r3, r2
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	4413      	add	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80050cc:	e002      	b.n	80050d4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	3b01      	subs	r3, #1
 80050d2:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1f9      	bne.n	80050ce <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050e8:	d107      	bne.n	80050fa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689a      	ldr	r2, [r3, #8]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050f8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	2b01      	cmp	r3, #1
 8005106:	f040 8086 	bne.w	8005216 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005112:	f023 0301 	bic.w	r3, r3, #1
 8005116:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005128:	2b00      	cmp	r3, #0
 800512a:	d007      	beq.n	800513c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005130:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005134:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005140:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005148:	d106      	bne.n	8005158 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800514e:	f023 0206 	bic.w	r2, r3, #6
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	645a      	str	r2, [r3, #68]	@ 0x44
 8005156:	e002      	b.n	800515e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005166:	4b36      	ldr	r3, [pc, #216]	@ (8005240 <HAL_ADC_Start_DMA+0x1cc>)
 8005168:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800516e:	4a35      	ldr	r2, [pc, #212]	@ (8005244 <HAL_ADC_Start_DMA+0x1d0>)
 8005170:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005176:	4a34      	ldr	r2, [pc, #208]	@ (8005248 <HAL_ADC_Start_DMA+0x1d4>)
 8005178:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800517e:	4a33      	ldr	r2, [pc, #204]	@ (800524c <HAL_ADC_Start_DMA+0x1d8>)
 8005180:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800518a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	685a      	ldr	r2, [r3, #4]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800519a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	689a      	ldr	r2, [r3, #8]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051aa:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	334c      	adds	r3, #76	@ 0x4c
 80051b6:	4619      	mov	r1, r3
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f000 fcbe 	bl	8005b3c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f003 031f 	and.w	r3, r3, #31
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d10f      	bne.n	80051ec <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d129      	bne.n	800522e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	689a      	ldr	r2, [r3, #8]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80051e8:	609a      	str	r2, [r3, #8]
 80051ea:	e020      	b.n	800522e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a17      	ldr	r2, [pc, #92]	@ (8005250 <HAL_ADC_Start_DMA+0x1dc>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d11b      	bne.n	800522e <HAL_ADC_Start_DMA+0x1ba>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d114      	bne.n	800522e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689a      	ldr	r2, [r3, #8]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005212:	609a      	str	r2, [r3, #8]
 8005214:	e00b      	b.n	800522e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521a:	f043 0210 	orr.w	r2, r3, #16
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005226:	f043 0201 	orr.w	r2, r3, #1
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	3718      	adds	r7, #24
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	20000018 	.word	0x20000018
 800523c:	431bde83 	.word	0x431bde83
 8005240:	40012300 	.word	0x40012300
 8005244:	080056b9 	.word	0x080056b9
 8005248:	08005773 	.word	0x08005773
 800524c:	0800578f 	.word	0x0800578f
 8005250:	40012000 	.word	0x40012000

08005254 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800525c:	bf00      	nop
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005270:	bf00      	nop
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005286:	2300      	movs	r3, #0
 8005288:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005290:	2b01      	cmp	r3, #1
 8005292:	d101      	bne.n	8005298 <HAL_ADC_ConfigChannel+0x1c>
 8005294:	2302      	movs	r3, #2
 8005296:	e105      	b.n	80054a4 <HAL_ADC_ConfigChannel+0x228>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2b09      	cmp	r3, #9
 80052a6:	d925      	bls.n	80052f4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	68d9      	ldr	r1, [r3, #12]
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	461a      	mov	r2, r3
 80052b6:	4613      	mov	r3, r2
 80052b8:	005b      	lsls	r3, r3, #1
 80052ba:	4413      	add	r3, r2
 80052bc:	3b1e      	subs	r3, #30
 80052be:	2207      	movs	r2, #7
 80052c0:	fa02 f303 	lsl.w	r3, r2, r3
 80052c4:	43da      	mvns	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	400a      	ands	r2, r1
 80052cc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68d9      	ldr	r1, [r3, #12]
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	689a      	ldr	r2, [r3, #8]
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	b29b      	uxth	r3, r3
 80052de:	4618      	mov	r0, r3
 80052e0:	4603      	mov	r3, r0
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	4403      	add	r3, r0
 80052e6:	3b1e      	subs	r3, #30
 80052e8:	409a      	lsls	r2, r3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	60da      	str	r2, [r3, #12]
 80052f2:	e022      	b.n	800533a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	6919      	ldr	r1, [r3, #16]
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	b29b      	uxth	r3, r3
 8005300:	461a      	mov	r2, r3
 8005302:	4613      	mov	r3, r2
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	4413      	add	r3, r2
 8005308:	2207      	movs	r2, #7
 800530a:	fa02 f303 	lsl.w	r3, r2, r3
 800530e:	43da      	mvns	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	400a      	ands	r2, r1
 8005316:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6919      	ldr	r1, [r3, #16]
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	689a      	ldr	r2, [r3, #8]
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	b29b      	uxth	r3, r3
 8005328:	4618      	mov	r0, r3
 800532a:	4603      	mov	r3, r0
 800532c:	005b      	lsls	r3, r3, #1
 800532e:	4403      	add	r3, r0
 8005330:	409a      	lsls	r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	430a      	orrs	r2, r1
 8005338:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	2b06      	cmp	r3, #6
 8005340:	d824      	bhi.n	800538c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685a      	ldr	r2, [r3, #4]
 800534c:	4613      	mov	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4413      	add	r3, r2
 8005352:	3b05      	subs	r3, #5
 8005354:	221f      	movs	r2, #31
 8005356:	fa02 f303 	lsl.w	r3, r2, r3
 800535a:	43da      	mvns	r2, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	400a      	ands	r2, r1
 8005362:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	b29b      	uxth	r3, r3
 8005370:	4618      	mov	r0, r3
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	4613      	mov	r3, r2
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	4413      	add	r3, r2
 800537c:	3b05      	subs	r3, #5
 800537e:	fa00 f203 	lsl.w	r2, r0, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	430a      	orrs	r2, r1
 8005388:	635a      	str	r2, [r3, #52]	@ 0x34
 800538a:	e04c      	b.n	8005426 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	2b0c      	cmp	r3, #12
 8005392:	d824      	bhi.n	80053de <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	685a      	ldr	r2, [r3, #4]
 800539e:	4613      	mov	r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	4413      	add	r3, r2
 80053a4:	3b23      	subs	r3, #35	@ 0x23
 80053a6:	221f      	movs	r2, #31
 80053a8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ac:	43da      	mvns	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	400a      	ands	r2, r1
 80053b4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	4618      	mov	r0, r3
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	4613      	mov	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	4413      	add	r3, r2
 80053ce:	3b23      	subs	r3, #35	@ 0x23
 80053d0:	fa00 f203 	lsl.w	r2, r0, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	430a      	orrs	r2, r1
 80053da:	631a      	str	r2, [r3, #48]	@ 0x30
 80053dc:	e023      	b.n	8005426 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	685a      	ldr	r2, [r3, #4]
 80053e8:	4613      	mov	r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	4413      	add	r3, r2
 80053ee:	3b41      	subs	r3, #65	@ 0x41
 80053f0:	221f      	movs	r2, #31
 80053f2:	fa02 f303 	lsl.w	r3, r2, r3
 80053f6:	43da      	mvns	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	400a      	ands	r2, r1
 80053fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	b29b      	uxth	r3, r3
 800540c:	4618      	mov	r0, r3
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	4613      	mov	r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4413      	add	r3, r2
 8005418:	3b41      	subs	r3, #65	@ 0x41
 800541a:	fa00 f203 	lsl.w	r2, r0, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	430a      	orrs	r2, r1
 8005424:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005426:	4b22      	ldr	r3, [pc, #136]	@ (80054b0 <HAL_ADC_ConfigChannel+0x234>)
 8005428:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a21      	ldr	r2, [pc, #132]	@ (80054b4 <HAL_ADC_ConfigChannel+0x238>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d109      	bne.n	8005448 <HAL_ADC_ConfigChannel+0x1cc>
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2b12      	cmp	r3, #18
 800543a:	d105      	bne.n	8005448 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a19      	ldr	r2, [pc, #100]	@ (80054b4 <HAL_ADC_ConfigChannel+0x238>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d123      	bne.n	800549a <HAL_ADC_ConfigChannel+0x21e>
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2b10      	cmp	r3, #16
 8005458:	d003      	beq.n	8005462 <HAL_ADC_ConfigChannel+0x1e6>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	2b11      	cmp	r3, #17
 8005460:	d11b      	bne.n	800549a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2b10      	cmp	r3, #16
 8005474:	d111      	bne.n	800549a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005476:	4b10      	ldr	r3, [pc, #64]	@ (80054b8 <HAL_ADC_ConfigChannel+0x23c>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a10      	ldr	r2, [pc, #64]	@ (80054bc <HAL_ADC_ConfigChannel+0x240>)
 800547c:	fba2 2303 	umull	r2, r3, r2, r3
 8005480:	0c9a      	lsrs	r2, r3, #18
 8005482:	4613      	mov	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4413      	add	r3, r2
 8005488:	005b      	lsls	r3, r3, #1
 800548a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800548c:	e002      	b.n	8005494 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	3b01      	subs	r3, #1
 8005492:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1f9      	bne.n	800548e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3714      	adds	r7, #20
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr
 80054b0:	40012300 	.word	0x40012300
 80054b4:	40012000 	.word	0x40012000
 80054b8:	20000018 	.word	0x20000018
 80054bc:	431bde83 	.word	0x431bde83

080054c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80054c8:	4b79      	ldr	r3, [pc, #484]	@ (80056b0 <ADC_Init+0x1f0>)
 80054ca:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	431a      	orrs	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	6859      	ldr	r1, [r3, #4]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	021a      	lsls	r2, r3, #8
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	430a      	orrs	r2, r1
 8005508:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005518:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	6859      	ldr	r1, [r3, #4]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	430a      	orrs	r2, r1
 800552a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	689a      	ldr	r2, [r3, #8]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800553a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6899      	ldr	r1, [r3, #8]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005552:	4a58      	ldr	r2, [pc, #352]	@ (80056b4 <ADC_Init+0x1f4>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d022      	beq.n	800559e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689a      	ldr	r2, [r3, #8]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005566:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6899      	ldr	r1, [r3, #8]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	430a      	orrs	r2, r1
 8005578:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	689a      	ldr	r2, [r3, #8]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005588:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6899      	ldr	r1, [r3, #8]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	430a      	orrs	r2, r1
 800559a:	609a      	str	r2, [r3, #8]
 800559c:	e00f      	b.n	80055be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80055ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	689a      	ldr	r2, [r3, #8]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80055bc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	689a      	ldr	r2, [r3, #8]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f022 0202 	bic.w	r2, r2, #2
 80055cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	6899      	ldr	r1, [r3, #8]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	7e1b      	ldrb	r3, [r3, #24]
 80055d8:	005a      	lsls	r2, r3, #1
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	430a      	orrs	r2, r1
 80055e0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d01b      	beq.n	8005624 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	685a      	ldr	r2, [r3, #4]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055fa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	685a      	ldr	r2, [r3, #4]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800560a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6859      	ldr	r1, [r3, #4]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005616:	3b01      	subs	r3, #1
 8005618:	035a      	lsls	r2, r3, #13
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	430a      	orrs	r2, r1
 8005620:	605a      	str	r2, [r3, #4]
 8005622:	e007      	b.n	8005634 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685a      	ldr	r2, [r3, #4]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005632:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005642:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	3b01      	subs	r3, #1
 8005650:	051a      	lsls	r2, r3, #20
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	430a      	orrs	r2, r1
 8005658:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	689a      	ldr	r2, [r3, #8]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005668:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	6899      	ldr	r1, [r3, #8]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005676:	025a      	lsls	r2, r3, #9
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	430a      	orrs	r2, r1
 800567e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	689a      	ldr	r2, [r3, #8]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800568e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6899      	ldr	r1, [r3, #8]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	029a      	lsls	r2, r3, #10
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	609a      	str	r2, [r3, #8]
}
 80056a4:	bf00      	nop
 80056a6:	3714      	adds	r7, #20
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr
 80056b0:	40012300 	.word	0x40012300
 80056b4:	0f000001 	.word	0x0f000001

080056b8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ca:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d13c      	bne.n	800574c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d12b      	bne.n	8005744 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d127      	bne.n	8005744 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056fa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d006      	beq.n	8005710 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800570c:	2b00      	cmp	r3, #0
 800570e:	d119      	bne.n	8005744 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0220 	bic.w	r2, r2, #32
 800571e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005724:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005730:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d105      	bne.n	8005744 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800573c:	f043 0201 	orr.w	r2, r3, #1
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f7fb fe2d 	bl	80013a4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800574a:	e00e      	b.n	800576a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005750:	f003 0310 	and.w	r3, r3, #16
 8005754:	2b00      	cmp	r3, #0
 8005756:	d003      	beq.n	8005760 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f7ff fd85 	bl	8005268 <HAL_ADC_ErrorCallback>
}
 800575e:	e004      	b.n	800576a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	4798      	blx	r3
}
 800576a:	bf00      	nop
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b084      	sub	sp, #16
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800577e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005780:	68f8      	ldr	r0, [r7, #12]
 8005782:	f7ff fd67 	bl	8005254 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005786:	bf00      	nop
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}

0800578e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800578e:	b580      	push	{r7, lr}
 8005790:	b084      	sub	sp, #16
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800579a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2240      	movs	r2, #64	@ 0x40
 80057a0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a6:	f043 0204 	orr.w	r2, r3, #4
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80057ae:	68f8      	ldr	r0, [r7, #12]
 80057b0:	f7ff fd5a 	bl	8005268 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80057b4:	bf00      	nop
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}

080057bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f003 0307 	and.w	r3, r3, #7
 80057ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005800 <__NVIC_SetPriorityGrouping+0x44>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057d2:	68ba      	ldr	r2, [r7, #8]
 80057d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80057d8:	4013      	ands	r3, r2
 80057da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80057e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057ee:	4a04      	ldr	r2, [pc, #16]	@ (8005800 <__NVIC_SetPriorityGrouping+0x44>)
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	60d3      	str	r3, [r2, #12]
}
 80057f4:	bf00      	nop
 80057f6:	3714      	adds	r7, #20
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	e000ed00 	.word	0xe000ed00

08005804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005804:	b480      	push	{r7}
 8005806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005808:	4b04      	ldr	r3, [pc, #16]	@ (800581c <__NVIC_GetPriorityGrouping+0x18>)
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	0a1b      	lsrs	r3, r3, #8
 800580e:	f003 0307 	and.w	r3, r3, #7
}
 8005812:	4618      	mov	r0, r3
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr
 800581c:	e000ed00 	.word	0xe000ed00

08005820 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	4603      	mov	r3, r0
 8005828:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800582a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800582e:	2b00      	cmp	r3, #0
 8005830:	db0b      	blt.n	800584a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005832:	79fb      	ldrb	r3, [r7, #7]
 8005834:	f003 021f 	and.w	r2, r3, #31
 8005838:	4907      	ldr	r1, [pc, #28]	@ (8005858 <__NVIC_EnableIRQ+0x38>)
 800583a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800583e:	095b      	lsrs	r3, r3, #5
 8005840:	2001      	movs	r0, #1
 8005842:	fa00 f202 	lsl.w	r2, r0, r2
 8005846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800584a:	bf00      	nop
 800584c:	370c      	adds	r7, #12
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	e000e100 	.word	0xe000e100

0800585c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	4603      	mov	r3, r0
 8005864:	6039      	str	r1, [r7, #0]
 8005866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800586c:	2b00      	cmp	r3, #0
 800586e:	db0a      	blt.n	8005886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	b2da      	uxtb	r2, r3
 8005874:	490c      	ldr	r1, [pc, #48]	@ (80058a8 <__NVIC_SetPriority+0x4c>)
 8005876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800587a:	0112      	lsls	r2, r2, #4
 800587c:	b2d2      	uxtb	r2, r2
 800587e:	440b      	add	r3, r1
 8005880:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005884:	e00a      	b.n	800589c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	b2da      	uxtb	r2, r3
 800588a:	4908      	ldr	r1, [pc, #32]	@ (80058ac <__NVIC_SetPriority+0x50>)
 800588c:	79fb      	ldrb	r3, [r7, #7]
 800588e:	f003 030f 	and.w	r3, r3, #15
 8005892:	3b04      	subs	r3, #4
 8005894:	0112      	lsls	r2, r2, #4
 8005896:	b2d2      	uxtb	r2, r2
 8005898:	440b      	add	r3, r1
 800589a:	761a      	strb	r2, [r3, #24]
}
 800589c:	bf00      	nop
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr
 80058a8:	e000e100 	.word	0xe000e100
 80058ac:	e000ed00 	.word	0xe000ed00

080058b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b089      	sub	sp, #36	@ 0x24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f003 0307 	and.w	r3, r3, #7
 80058c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	f1c3 0307 	rsb	r3, r3, #7
 80058ca:	2b04      	cmp	r3, #4
 80058cc:	bf28      	it	cs
 80058ce:	2304      	movcs	r3, #4
 80058d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	3304      	adds	r3, #4
 80058d6:	2b06      	cmp	r3, #6
 80058d8:	d902      	bls.n	80058e0 <NVIC_EncodePriority+0x30>
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	3b03      	subs	r3, #3
 80058de:	e000      	b.n	80058e2 <NVIC_EncodePriority+0x32>
 80058e0:	2300      	movs	r3, #0
 80058e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80058e8:	69bb      	ldr	r3, [r7, #24]
 80058ea:	fa02 f303 	lsl.w	r3, r2, r3
 80058ee:	43da      	mvns	r2, r3
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	401a      	ands	r2, r3
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005902:	43d9      	mvns	r1, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005908:	4313      	orrs	r3, r2
         );
}
 800590a:	4618      	mov	r0, r3
 800590c:	3724      	adds	r7, #36	@ 0x24
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
	...

08005918 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	3b01      	subs	r3, #1
 8005924:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005928:	d301      	bcc.n	800592e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800592a:	2301      	movs	r3, #1
 800592c:	e00f      	b.n	800594e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800592e:	4a0a      	ldr	r2, [pc, #40]	@ (8005958 <SysTick_Config+0x40>)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	3b01      	subs	r3, #1
 8005934:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005936:	210f      	movs	r1, #15
 8005938:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800593c:	f7ff ff8e 	bl	800585c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005940:	4b05      	ldr	r3, [pc, #20]	@ (8005958 <SysTick_Config+0x40>)
 8005942:	2200      	movs	r2, #0
 8005944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005946:	4b04      	ldr	r3, [pc, #16]	@ (8005958 <SysTick_Config+0x40>)
 8005948:	2207      	movs	r2, #7
 800594a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3708      	adds	r7, #8
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	e000e010 	.word	0xe000e010

0800595c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f7ff ff29 	bl	80057bc <__NVIC_SetPriorityGrouping>
}
 800596a:	bf00      	nop
 800596c:	3708      	adds	r7, #8
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005972:	b580      	push	{r7, lr}
 8005974:	b086      	sub	sp, #24
 8005976:	af00      	add	r7, sp, #0
 8005978:	4603      	mov	r3, r0
 800597a:	60b9      	str	r1, [r7, #8]
 800597c:	607a      	str	r2, [r7, #4]
 800597e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005980:	2300      	movs	r3, #0
 8005982:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005984:	f7ff ff3e 	bl	8005804 <__NVIC_GetPriorityGrouping>
 8005988:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	68b9      	ldr	r1, [r7, #8]
 800598e:	6978      	ldr	r0, [r7, #20]
 8005990:	f7ff ff8e 	bl	80058b0 <NVIC_EncodePriority>
 8005994:	4602      	mov	r2, r0
 8005996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800599a:	4611      	mov	r1, r2
 800599c:	4618      	mov	r0, r3
 800599e:	f7ff ff5d 	bl	800585c <__NVIC_SetPriority>
}
 80059a2:	bf00      	nop
 80059a4:	3718      	adds	r7, #24
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b082      	sub	sp, #8
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	4603      	mov	r3, r0
 80059b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059b8:	4618      	mov	r0, r3
 80059ba:	f7ff ff31 	bl	8005820 <__NVIC_EnableIRQ>
}
 80059be:	bf00      	nop
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}

080059c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059c6:	b580      	push	{r7, lr}
 80059c8:	b082      	sub	sp, #8
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f7ff ffa2 	bl	8005918 <SysTick_Config>
 80059d4:	4603      	mov	r3, r0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3708      	adds	r7, #8
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
	...

080059e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b086      	sub	sp, #24
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80059e8:	2300      	movs	r3, #0
 80059ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80059ec:	f7ff face 	bl	8004f8c <HAL_GetTick>
 80059f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d101      	bne.n	80059fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e099      	b.n	8005b30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2202      	movs	r2, #2
 8005a00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 0201 	bic.w	r2, r2, #1
 8005a1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a1c:	e00f      	b.n	8005a3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a1e:	f7ff fab5 	bl	8004f8c <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	2b05      	cmp	r3, #5
 8005a2a:	d908      	bls.n	8005a3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2203      	movs	r2, #3
 8005a36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e078      	b.n	8005b30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0301 	and.w	r3, r3, #1
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d1e8      	bne.n	8005a1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005a54:	697a      	ldr	r2, [r7, #20]
 8005a56:	4b38      	ldr	r3, [pc, #224]	@ (8005b38 <HAL_DMA_Init+0x158>)
 8005a58:	4013      	ands	r3, r2
 8005a5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685a      	ldr	r2, [r3, #4]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a1b      	ldr	r3, [r3, #32]
 8005a88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a8a:	697a      	ldr	r2, [r7, #20]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a94:	2b04      	cmp	r3, #4
 8005a96:	d107      	bne.n	8005aa8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	697a      	ldr	r2, [r7, #20]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	697a      	ldr	r2, [r7, #20]
 8005aae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	f023 0307 	bic.w	r3, r3, #7
 8005abe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac4:	697a      	ldr	r2, [r7, #20]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ace:	2b04      	cmp	r3, #4
 8005ad0:	d117      	bne.n	8005b02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00e      	beq.n	8005b02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 fa9f 	bl	8006028 <DMA_CheckFifoParam>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d008      	beq.n	8005b02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2240      	movs	r2, #64	@ 0x40
 8005af4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2201      	movs	r2, #1
 8005afa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005afe:	2301      	movs	r3, #1
 8005b00:	e016      	b.n	8005b30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 fa56 	bl	8005fbc <DMA_CalcBaseAndBitshift>
 8005b10:	4603      	mov	r3, r0
 8005b12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b18:	223f      	movs	r2, #63	@ 0x3f
 8005b1a:	409a      	lsls	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3718      	adds	r7, #24
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	f010803f 	.word	0xf010803f

08005b3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b086      	sub	sp, #24
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	607a      	str	r2, [r7, #4]
 8005b48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d101      	bne.n	8005b62 <HAL_DMA_Start_IT+0x26>
 8005b5e:	2302      	movs	r3, #2
 8005b60:	e040      	b.n	8005be4 <HAL_DMA_Start_IT+0xa8>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d12f      	bne.n	8005bd6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2202      	movs	r2, #2
 8005b7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	68b9      	ldr	r1, [r7, #8]
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 f9e8 	bl	8005f60 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b94:	223f      	movs	r2, #63	@ 0x3f
 8005b96:	409a      	lsls	r2, r3
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f042 0216 	orr.w	r2, r2, #22
 8005baa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d007      	beq.n	8005bc4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f042 0208 	orr.w	r2, r2, #8
 8005bc2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f042 0201 	orr.w	r2, r2, #1
 8005bd2:	601a      	str	r2, [r3, #0]
 8005bd4:	e005      	b.n	8005be2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005bde:	2302      	movs	r3, #2
 8005be0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3718      	adds	r7, #24
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d004      	beq.n	8005c0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2280      	movs	r2, #128	@ 0x80
 8005c04:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e00c      	b.n	8005c24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2205      	movs	r2, #5
 8005c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f022 0201 	bic.w	r2, r2, #1
 8005c20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005c3c:	4b8e      	ldr	r3, [pc, #568]	@ (8005e78 <HAL_DMA_IRQHandler+0x248>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a8e      	ldr	r2, [pc, #568]	@ (8005e7c <HAL_DMA_IRQHandler+0x24c>)
 8005c42:	fba2 2303 	umull	r2, r3, r2, r3
 8005c46:	0a9b      	lsrs	r3, r3, #10
 8005c48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c5a:	2208      	movs	r2, #8
 8005c5c:	409a      	lsls	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	4013      	ands	r3, r2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d01a      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0304 	and.w	r3, r3, #4
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d013      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f022 0204 	bic.w	r2, r2, #4
 8005c82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c88:	2208      	movs	r2, #8
 8005c8a:	409a      	lsls	r2, r3
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c94:	f043 0201 	orr.w	r2, r3, #1
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	409a      	lsls	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d012      	beq.n	8005cd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00b      	beq.n	8005cd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	409a      	lsls	r2, r3
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cca:	f043 0202 	orr.w	r2, r3, #2
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cd6:	2204      	movs	r2, #4
 8005cd8:	409a      	lsls	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	4013      	ands	r3, r2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d012      	beq.n	8005d08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d00b      	beq.n	8005d08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cf4:	2204      	movs	r2, #4
 8005cf6:	409a      	lsls	r2, r3
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d00:	f043 0204 	orr.w	r2, r3, #4
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d0c:	2210      	movs	r2, #16
 8005d0e:	409a      	lsls	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	4013      	ands	r3, r2
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d043      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0308 	and.w	r3, r3, #8
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d03c      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d2a:	2210      	movs	r2, #16
 8005d2c:	409a      	lsls	r2, r3
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d018      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d108      	bne.n	8005d60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d024      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	4798      	blx	r3
 8005d5e:	e01f      	b.n	8005da0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d01b      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	4798      	blx	r3
 8005d70:	e016      	b.n	8005da0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d107      	bne.n	8005d90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f022 0208 	bic.w	r2, r2, #8
 8005d8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d003      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005da4:	2220      	movs	r2, #32
 8005da6:	409a      	lsls	r2, r3
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	4013      	ands	r3, r2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f000 808f 	beq.w	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0310 	and.w	r3, r3, #16
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 8087 	beq.w	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dc6:	2220      	movs	r2, #32
 8005dc8:	409a      	lsls	r2, r3
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b05      	cmp	r3, #5
 8005dd8:	d136      	bne.n	8005e48 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f022 0216 	bic.w	r2, r2, #22
 8005de8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	695a      	ldr	r2, [r3, #20]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005df8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d103      	bne.n	8005e0a <HAL_DMA_IRQHandler+0x1da>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d007      	beq.n	8005e1a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 0208 	bic.w	r2, r2, #8
 8005e18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1e:	223f      	movs	r2, #63	@ 0x3f
 8005e20:	409a      	lsls	r2, r3
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d07e      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	4798      	blx	r3
        }
        return;
 8005e46:	e079      	b.n	8005f3c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d01d      	beq.n	8005e92 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10d      	bne.n	8005e80 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d031      	beq.n	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	4798      	blx	r3
 8005e74:	e02c      	b.n	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
 8005e76:	bf00      	nop
 8005e78:	20000018 	.word	0x20000018
 8005e7c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d023      	beq.n	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	4798      	blx	r3
 8005e90:	e01e      	b.n	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d10f      	bne.n	8005ec0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 0210 	bic.w	r2, r2, #16
 8005eae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d003      	beq.n	8005ed0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d032      	beq.n	8005f3e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d022      	beq.n	8005f2a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2205      	movs	r2, #5
 8005ee8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 0201 	bic.w	r2, r2, #1
 8005efa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	3301      	adds	r3, #1
 8005f00:	60bb      	str	r3, [r7, #8]
 8005f02:	697a      	ldr	r2, [r7, #20]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d307      	bcc.n	8005f18 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0301 	and.w	r3, r3, #1
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1f2      	bne.n	8005efc <HAL_DMA_IRQHandler+0x2cc>
 8005f16:	e000      	b.n	8005f1a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005f18:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d005      	beq.n	8005f3e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	4798      	blx	r3
 8005f3a:	e000      	b.n	8005f3e <HAL_DMA_IRQHandler+0x30e>
        return;
 8005f3c:	bf00      	nop
    }
  }
}
 8005f3e:	3718      	adds	r7, #24
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f52:	b2db      	uxtb	r3, r3
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	370c      	adds	r7, #12
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b085      	sub	sp, #20
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
 8005f6c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005f7c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	683a      	ldr	r2, [r7, #0]
 8005f84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	2b40      	cmp	r3, #64	@ 0x40
 8005f8c:	d108      	bne.n	8005fa0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68ba      	ldr	r2, [r7, #8]
 8005f9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005f9e:	e007      	b.n	8005fb0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68ba      	ldr	r2, [r7, #8]
 8005fa6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	60da      	str	r2, [r3, #12]
}
 8005fb0:	bf00      	nop
 8005fb2:	3714      	adds	r7, #20
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	3b10      	subs	r3, #16
 8005fcc:	4a14      	ldr	r2, [pc, #80]	@ (8006020 <DMA_CalcBaseAndBitshift+0x64>)
 8005fce:	fba2 2303 	umull	r2, r3, r2, r3
 8005fd2:	091b      	lsrs	r3, r3, #4
 8005fd4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005fd6:	4a13      	ldr	r2, [pc, #76]	@ (8006024 <DMA_CalcBaseAndBitshift+0x68>)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	4413      	add	r3, r2
 8005fdc:	781b      	ldrb	r3, [r3, #0]
 8005fde:	461a      	mov	r2, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2b03      	cmp	r3, #3
 8005fe8:	d909      	bls.n	8005ffe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005ff2:	f023 0303 	bic.w	r3, r3, #3
 8005ff6:	1d1a      	adds	r2, r3, #4
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	659a      	str	r2, [r3, #88]	@ 0x58
 8005ffc:	e007      	b.n	800600e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006006:	f023 0303 	bic.w	r3, r3, #3
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006012:	4618      	mov	r0, r3
 8006014:	3714      	adds	r7, #20
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	aaaaaaab 	.word	0xaaaaaaab
 8006024:	080219ac 	.word	0x080219ac

08006028 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006028:	b480      	push	{r7}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006030:	2300      	movs	r3, #0
 8006032:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006038:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d11f      	bne.n	8006082 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2b03      	cmp	r3, #3
 8006046:	d856      	bhi.n	80060f6 <DMA_CheckFifoParam+0xce>
 8006048:	a201      	add	r2, pc, #4	@ (adr r2, 8006050 <DMA_CheckFifoParam+0x28>)
 800604a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800604e:	bf00      	nop
 8006050:	08006061 	.word	0x08006061
 8006054:	08006073 	.word	0x08006073
 8006058:	08006061 	.word	0x08006061
 800605c:	080060f7 	.word	0x080060f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006064:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006068:	2b00      	cmp	r3, #0
 800606a:	d046      	beq.n	80060fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006070:	e043      	b.n	80060fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006076:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800607a:	d140      	bne.n	80060fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006080:	e03d      	b.n	80060fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800608a:	d121      	bne.n	80060d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	2b03      	cmp	r3, #3
 8006090:	d837      	bhi.n	8006102 <DMA_CheckFifoParam+0xda>
 8006092:	a201      	add	r2, pc, #4	@ (adr r2, 8006098 <DMA_CheckFifoParam+0x70>)
 8006094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006098:	080060a9 	.word	0x080060a9
 800609c:	080060af 	.word	0x080060af
 80060a0:	080060a9 	.word	0x080060a9
 80060a4:	080060c1 	.word	0x080060c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	73fb      	strb	r3, [r7, #15]
      break;
 80060ac:	e030      	b.n	8006110 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d025      	beq.n	8006106 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060be:	e022      	b.n	8006106 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80060c8:	d11f      	bne.n	800610a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80060ce:	e01c      	b.n	800610a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d903      	bls.n	80060de <DMA_CheckFifoParam+0xb6>
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	2b03      	cmp	r3, #3
 80060da:	d003      	beq.n	80060e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80060dc:	e018      	b.n	8006110 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	73fb      	strb	r3, [r7, #15]
      break;
 80060e2:	e015      	b.n	8006110 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00e      	beq.n	800610e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	73fb      	strb	r3, [r7, #15]
      break;
 80060f4:	e00b      	b.n	800610e <DMA_CheckFifoParam+0xe6>
      break;
 80060f6:	bf00      	nop
 80060f8:	e00a      	b.n	8006110 <DMA_CheckFifoParam+0xe8>
      break;
 80060fa:	bf00      	nop
 80060fc:	e008      	b.n	8006110 <DMA_CheckFifoParam+0xe8>
      break;
 80060fe:	bf00      	nop
 8006100:	e006      	b.n	8006110 <DMA_CheckFifoParam+0xe8>
      break;
 8006102:	bf00      	nop
 8006104:	e004      	b.n	8006110 <DMA_CheckFifoParam+0xe8>
      break;
 8006106:	bf00      	nop
 8006108:	e002      	b.n	8006110 <DMA_CheckFifoParam+0xe8>
      break;   
 800610a:	bf00      	nop
 800610c:	e000      	b.n	8006110 <DMA_CheckFifoParam+0xe8>
      break;
 800610e:	bf00      	nop
    }
  } 
  
  return status; 
 8006110:	7bfb      	ldrb	r3, [r7, #15]
}
 8006112:	4618      	mov	r0, r3
 8006114:	3714      	adds	r7, #20
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr
 800611e:	bf00      	nop

08006120 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006120:	b480      	push	{r7}
 8006122:	b089      	sub	sp, #36	@ 0x24
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800612a:	2300      	movs	r3, #0
 800612c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800612e:	2300      	movs	r3, #0
 8006130:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006132:	2300      	movs	r3, #0
 8006134:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006136:	2300      	movs	r3, #0
 8006138:	61fb      	str	r3, [r7, #28]
 800613a:	e159      	b.n	80063f0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800613c:	2201      	movs	r2, #1
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	fa02 f303 	lsl.w	r3, r2, r3
 8006144:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	4013      	ands	r3, r2
 800614e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006150:	693a      	ldr	r2, [r7, #16]
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	429a      	cmp	r2, r3
 8006156:	f040 8148 	bne.w	80063ea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	f003 0303 	and.w	r3, r3, #3
 8006162:	2b01      	cmp	r3, #1
 8006164:	d005      	beq.n	8006172 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800616e:	2b02      	cmp	r3, #2
 8006170:	d130      	bne.n	80061d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	005b      	lsls	r3, r3, #1
 800617c:	2203      	movs	r2, #3
 800617e:	fa02 f303 	lsl.w	r3, r2, r3
 8006182:	43db      	mvns	r3, r3
 8006184:	69ba      	ldr	r2, [r7, #24]
 8006186:	4013      	ands	r3, r2
 8006188:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	68da      	ldr	r2, [r3, #12]
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	005b      	lsls	r3, r3, #1
 8006192:	fa02 f303 	lsl.w	r3, r2, r3
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	4313      	orrs	r3, r2
 800619a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	69ba      	ldr	r2, [r7, #24]
 80061a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061a8:	2201      	movs	r2, #1
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	fa02 f303 	lsl.w	r3, r2, r3
 80061b0:	43db      	mvns	r3, r3
 80061b2:	69ba      	ldr	r2, [r7, #24]
 80061b4:	4013      	ands	r3, r2
 80061b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	091b      	lsrs	r3, r3, #4
 80061be:	f003 0201 	and.w	r2, r3, #1
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	fa02 f303 	lsl.w	r3, r2, r3
 80061c8:	69ba      	ldr	r2, [r7, #24]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	69ba      	ldr	r2, [r7, #24]
 80061d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f003 0303 	and.w	r3, r3, #3
 80061dc:	2b03      	cmp	r3, #3
 80061de:	d017      	beq.n	8006210 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	005b      	lsls	r3, r3, #1
 80061ea:	2203      	movs	r2, #3
 80061ec:	fa02 f303 	lsl.w	r3, r2, r3
 80061f0:	43db      	mvns	r3, r3
 80061f2:	69ba      	ldr	r2, [r7, #24]
 80061f4:	4013      	ands	r3, r2
 80061f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	689a      	ldr	r2, [r3, #8]
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	005b      	lsls	r3, r3, #1
 8006200:	fa02 f303 	lsl.w	r3, r2, r3
 8006204:	69ba      	ldr	r2, [r7, #24]
 8006206:	4313      	orrs	r3, r2
 8006208:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	69ba      	ldr	r2, [r7, #24]
 800620e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	f003 0303 	and.w	r3, r3, #3
 8006218:	2b02      	cmp	r3, #2
 800621a:	d123      	bne.n	8006264 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	08da      	lsrs	r2, r3, #3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	3208      	adds	r2, #8
 8006224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006228:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	f003 0307 	and.w	r3, r3, #7
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	220f      	movs	r2, #15
 8006234:	fa02 f303 	lsl.w	r3, r2, r3
 8006238:	43db      	mvns	r3, r3
 800623a:	69ba      	ldr	r2, [r7, #24]
 800623c:	4013      	ands	r3, r2
 800623e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	691a      	ldr	r2, [r3, #16]
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	f003 0307 	and.w	r3, r3, #7
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	fa02 f303 	lsl.w	r3, r2, r3
 8006250:	69ba      	ldr	r2, [r7, #24]
 8006252:	4313      	orrs	r3, r2
 8006254:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	08da      	lsrs	r2, r3, #3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	3208      	adds	r2, #8
 800625e:	69b9      	ldr	r1, [r7, #24]
 8006260:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	005b      	lsls	r3, r3, #1
 800626e:	2203      	movs	r2, #3
 8006270:	fa02 f303 	lsl.w	r3, r2, r3
 8006274:	43db      	mvns	r3, r3
 8006276:	69ba      	ldr	r2, [r7, #24]
 8006278:	4013      	ands	r3, r2
 800627a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	f003 0203 	and.w	r2, r3, #3
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	005b      	lsls	r3, r3, #1
 8006288:	fa02 f303 	lsl.w	r3, r2, r3
 800628c:	69ba      	ldr	r2, [r7, #24]
 800628e:	4313      	orrs	r3, r2
 8006290:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	69ba      	ldr	r2, [r7, #24]
 8006296:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 80a2 	beq.w	80063ea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062a6:	2300      	movs	r3, #0
 80062a8:	60fb      	str	r3, [r7, #12]
 80062aa:	4b57      	ldr	r3, [pc, #348]	@ (8006408 <HAL_GPIO_Init+0x2e8>)
 80062ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ae:	4a56      	ldr	r2, [pc, #344]	@ (8006408 <HAL_GPIO_Init+0x2e8>)
 80062b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80062b6:	4b54      	ldr	r3, [pc, #336]	@ (8006408 <HAL_GPIO_Init+0x2e8>)
 80062b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062be:	60fb      	str	r3, [r7, #12]
 80062c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80062c2:	4a52      	ldr	r2, [pc, #328]	@ (800640c <HAL_GPIO_Init+0x2ec>)
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	089b      	lsrs	r3, r3, #2
 80062c8:	3302      	adds	r3, #2
 80062ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	f003 0303 	and.w	r3, r3, #3
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	220f      	movs	r2, #15
 80062da:	fa02 f303 	lsl.w	r3, r2, r3
 80062de:	43db      	mvns	r3, r3
 80062e0:	69ba      	ldr	r2, [r7, #24]
 80062e2:	4013      	ands	r3, r2
 80062e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a49      	ldr	r2, [pc, #292]	@ (8006410 <HAL_GPIO_Init+0x2f0>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d019      	beq.n	8006322 <HAL_GPIO_Init+0x202>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4a48      	ldr	r2, [pc, #288]	@ (8006414 <HAL_GPIO_Init+0x2f4>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d013      	beq.n	800631e <HAL_GPIO_Init+0x1fe>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a47      	ldr	r2, [pc, #284]	@ (8006418 <HAL_GPIO_Init+0x2f8>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d00d      	beq.n	800631a <HAL_GPIO_Init+0x1fa>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	4a46      	ldr	r2, [pc, #280]	@ (800641c <HAL_GPIO_Init+0x2fc>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d007      	beq.n	8006316 <HAL_GPIO_Init+0x1f6>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a45      	ldr	r2, [pc, #276]	@ (8006420 <HAL_GPIO_Init+0x300>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d101      	bne.n	8006312 <HAL_GPIO_Init+0x1f2>
 800630e:	2304      	movs	r3, #4
 8006310:	e008      	b.n	8006324 <HAL_GPIO_Init+0x204>
 8006312:	2307      	movs	r3, #7
 8006314:	e006      	b.n	8006324 <HAL_GPIO_Init+0x204>
 8006316:	2303      	movs	r3, #3
 8006318:	e004      	b.n	8006324 <HAL_GPIO_Init+0x204>
 800631a:	2302      	movs	r3, #2
 800631c:	e002      	b.n	8006324 <HAL_GPIO_Init+0x204>
 800631e:	2301      	movs	r3, #1
 8006320:	e000      	b.n	8006324 <HAL_GPIO_Init+0x204>
 8006322:	2300      	movs	r3, #0
 8006324:	69fa      	ldr	r2, [r7, #28]
 8006326:	f002 0203 	and.w	r2, r2, #3
 800632a:	0092      	lsls	r2, r2, #2
 800632c:	4093      	lsls	r3, r2
 800632e:	69ba      	ldr	r2, [r7, #24]
 8006330:	4313      	orrs	r3, r2
 8006332:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006334:	4935      	ldr	r1, [pc, #212]	@ (800640c <HAL_GPIO_Init+0x2ec>)
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	089b      	lsrs	r3, r3, #2
 800633a:	3302      	adds	r3, #2
 800633c:	69ba      	ldr	r2, [r7, #24]
 800633e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006342:	4b38      	ldr	r3, [pc, #224]	@ (8006424 <HAL_GPIO_Init+0x304>)
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	43db      	mvns	r3, r3
 800634c:	69ba      	ldr	r2, [r7, #24]
 800634e:	4013      	ands	r3, r2
 8006350:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d003      	beq.n	8006366 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800635e:	69ba      	ldr	r2, [r7, #24]
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	4313      	orrs	r3, r2
 8006364:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006366:	4a2f      	ldr	r2, [pc, #188]	@ (8006424 <HAL_GPIO_Init+0x304>)
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800636c:	4b2d      	ldr	r3, [pc, #180]	@ (8006424 <HAL_GPIO_Init+0x304>)
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	43db      	mvns	r3, r3
 8006376:	69ba      	ldr	r2, [r7, #24]
 8006378:	4013      	ands	r3, r2
 800637a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d003      	beq.n	8006390 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006388:	69ba      	ldr	r2, [r7, #24]
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	4313      	orrs	r3, r2
 800638e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006390:	4a24      	ldr	r2, [pc, #144]	@ (8006424 <HAL_GPIO_Init+0x304>)
 8006392:	69bb      	ldr	r3, [r7, #24]
 8006394:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006396:	4b23      	ldr	r3, [pc, #140]	@ (8006424 <HAL_GPIO_Init+0x304>)
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	43db      	mvns	r3, r3
 80063a0:	69ba      	ldr	r2, [r7, #24]
 80063a2:	4013      	ands	r3, r2
 80063a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d003      	beq.n	80063ba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80063ba:	4a1a      	ldr	r2, [pc, #104]	@ (8006424 <HAL_GPIO_Init+0x304>)
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063c0:	4b18      	ldr	r3, [pc, #96]	@ (8006424 <HAL_GPIO_Init+0x304>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	43db      	mvns	r3, r3
 80063ca:	69ba      	ldr	r2, [r7, #24]
 80063cc:	4013      	ands	r3, r2
 80063ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d003      	beq.n	80063e4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80063dc:	69ba      	ldr	r2, [r7, #24]
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80063e4:	4a0f      	ldr	r2, [pc, #60]	@ (8006424 <HAL_GPIO_Init+0x304>)
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	3301      	adds	r3, #1
 80063ee:	61fb      	str	r3, [r7, #28]
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	2b0f      	cmp	r3, #15
 80063f4:	f67f aea2 	bls.w	800613c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80063f8:	bf00      	nop
 80063fa:	bf00      	nop
 80063fc:	3724      	adds	r7, #36	@ 0x24
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	40023800 	.word	0x40023800
 800640c:	40013800 	.word	0x40013800
 8006410:	40020000 	.word	0x40020000
 8006414:	40020400 	.word	0x40020400
 8006418:	40020800 	.word	0x40020800
 800641c:	40020c00 	.word	0x40020c00
 8006420:	40021000 	.word	0x40021000
 8006424:	40013c00 	.word	0x40013c00

08006428 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006428:	b480      	push	{r7}
 800642a:	b085      	sub	sp, #20
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	460b      	mov	r3, r1
 8006432:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	691a      	ldr	r2, [r3, #16]
 8006438:	887b      	ldrh	r3, [r7, #2]
 800643a:	4013      	ands	r3, r2
 800643c:	2b00      	cmp	r3, #0
 800643e:	d002      	beq.n	8006446 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006440:	2301      	movs	r3, #1
 8006442:	73fb      	strb	r3, [r7, #15]
 8006444:	e001      	b.n	800644a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006446:	2300      	movs	r3, #0
 8006448:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800644a:	7bfb      	ldrb	r3, [r7, #15]
}
 800644c:	4618      	mov	r0, r3
 800644e:	3714      	adds	r7, #20
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006458:	b480      	push	{r7}
 800645a:	b083      	sub	sp, #12
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	460b      	mov	r3, r1
 8006462:	807b      	strh	r3, [r7, #2]
 8006464:	4613      	mov	r3, r2
 8006466:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006468:	787b      	ldrb	r3, [r7, #1]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d003      	beq.n	8006476 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800646e:	887a      	ldrh	r2, [r7, #2]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006474:	e003      	b.n	800647e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006476:	887b      	ldrh	r3, [r7, #2]
 8006478:	041a      	lsls	r2, r3, #16
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	619a      	str	r2, [r3, #24]
}
 800647e:	bf00      	nop
 8006480:	370c      	adds	r7, #12
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
	...

0800648c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	4603      	mov	r3, r0
 8006494:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006496:	4b08      	ldr	r3, [pc, #32]	@ (80064b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006498:	695a      	ldr	r2, [r3, #20]
 800649a:	88fb      	ldrh	r3, [r7, #6]
 800649c:	4013      	ands	r3, r2
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d006      	beq.n	80064b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80064a2:	4a05      	ldr	r2, [pc, #20]	@ (80064b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064a4:	88fb      	ldrh	r3, [r7, #6]
 80064a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80064a8:	88fb      	ldrh	r3, [r7, #6]
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7fb f8f0 	bl	8001690 <HAL_GPIO_EXTI_Callback>
  }
}
 80064b0:	bf00      	nop
 80064b2:	3708      	adds	r7, #8
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	40013c00 	.word	0x40013c00

080064bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e12b      	b.n	8006726 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d106      	bne.n	80064e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7fb fcd6 	bl	8001e94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2224      	movs	r2, #36	@ 0x24
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f022 0201 	bic.w	r2, r2, #1
 80064fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800650e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800651e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006520:	f002 fec0 	bl	80092a4 <HAL_RCC_GetPCLK1Freq>
 8006524:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	4a81      	ldr	r2, [pc, #516]	@ (8006730 <HAL_I2C_Init+0x274>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d807      	bhi.n	8006540 <HAL_I2C_Init+0x84>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	4a80      	ldr	r2, [pc, #512]	@ (8006734 <HAL_I2C_Init+0x278>)
 8006534:	4293      	cmp	r3, r2
 8006536:	bf94      	ite	ls
 8006538:	2301      	movls	r3, #1
 800653a:	2300      	movhi	r3, #0
 800653c:	b2db      	uxtb	r3, r3
 800653e:	e006      	b.n	800654e <HAL_I2C_Init+0x92>
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	4a7d      	ldr	r2, [pc, #500]	@ (8006738 <HAL_I2C_Init+0x27c>)
 8006544:	4293      	cmp	r3, r2
 8006546:	bf94      	ite	ls
 8006548:	2301      	movls	r3, #1
 800654a:	2300      	movhi	r3, #0
 800654c:	b2db      	uxtb	r3, r3
 800654e:	2b00      	cmp	r3, #0
 8006550:	d001      	beq.n	8006556 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e0e7      	b.n	8006726 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	4a78      	ldr	r2, [pc, #480]	@ (800673c <HAL_I2C_Init+0x280>)
 800655a:	fba2 2303 	umull	r2, r3, r2, r3
 800655e:	0c9b      	lsrs	r3, r3, #18
 8006560:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	68ba      	ldr	r2, [r7, #8]
 8006572:	430a      	orrs	r2, r1
 8006574:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	6a1b      	ldr	r3, [r3, #32]
 800657c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	4a6a      	ldr	r2, [pc, #424]	@ (8006730 <HAL_I2C_Init+0x274>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d802      	bhi.n	8006590 <HAL_I2C_Init+0xd4>
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	3301      	adds	r3, #1
 800658e:	e009      	b.n	80065a4 <HAL_I2C_Init+0xe8>
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006596:	fb02 f303 	mul.w	r3, r2, r3
 800659a:	4a69      	ldr	r2, [pc, #420]	@ (8006740 <HAL_I2C_Init+0x284>)
 800659c:	fba2 2303 	umull	r2, r3, r2, r3
 80065a0:	099b      	lsrs	r3, r3, #6
 80065a2:	3301      	adds	r3, #1
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	6812      	ldr	r2, [r2, #0]
 80065a8:	430b      	orrs	r3, r1
 80065aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	69db      	ldr	r3, [r3, #28]
 80065b2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80065b6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	495c      	ldr	r1, [pc, #368]	@ (8006730 <HAL_I2C_Init+0x274>)
 80065c0:	428b      	cmp	r3, r1
 80065c2:	d819      	bhi.n	80065f8 <HAL_I2C_Init+0x13c>
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	1e59      	subs	r1, r3, #1
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	005b      	lsls	r3, r3, #1
 80065ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80065d2:	1c59      	adds	r1, r3, #1
 80065d4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80065d8:	400b      	ands	r3, r1
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00a      	beq.n	80065f4 <HAL_I2C_Init+0x138>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	1e59      	subs	r1, r3, #1
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	005b      	lsls	r3, r3, #1
 80065e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80065ec:	3301      	adds	r3, #1
 80065ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065f2:	e051      	b.n	8006698 <HAL_I2C_Init+0x1dc>
 80065f4:	2304      	movs	r3, #4
 80065f6:	e04f      	b.n	8006698 <HAL_I2C_Init+0x1dc>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d111      	bne.n	8006624 <HAL_I2C_Init+0x168>
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	1e58      	subs	r0, r3, #1
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6859      	ldr	r1, [r3, #4]
 8006608:	460b      	mov	r3, r1
 800660a:	005b      	lsls	r3, r3, #1
 800660c:	440b      	add	r3, r1
 800660e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006612:	3301      	adds	r3, #1
 8006614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006618:	2b00      	cmp	r3, #0
 800661a:	bf0c      	ite	eq
 800661c:	2301      	moveq	r3, #1
 800661e:	2300      	movne	r3, #0
 8006620:	b2db      	uxtb	r3, r3
 8006622:	e012      	b.n	800664a <HAL_I2C_Init+0x18e>
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	1e58      	subs	r0, r3, #1
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6859      	ldr	r1, [r3, #4]
 800662c:	460b      	mov	r3, r1
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	440b      	add	r3, r1
 8006632:	0099      	lsls	r1, r3, #2
 8006634:	440b      	add	r3, r1
 8006636:	fbb0 f3f3 	udiv	r3, r0, r3
 800663a:	3301      	adds	r3, #1
 800663c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006640:	2b00      	cmp	r3, #0
 8006642:	bf0c      	ite	eq
 8006644:	2301      	moveq	r3, #1
 8006646:	2300      	movne	r3, #0
 8006648:	b2db      	uxtb	r3, r3
 800664a:	2b00      	cmp	r3, #0
 800664c:	d001      	beq.n	8006652 <HAL_I2C_Init+0x196>
 800664e:	2301      	movs	r3, #1
 8006650:	e022      	b.n	8006698 <HAL_I2C_Init+0x1dc>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d10e      	bne.n	8006678 <HAL_I2C_Init+0x1bc>
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	1e58      	subs	r0, r3, #1
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6859      	ldr	r1, [r3, #4]
 8006662:	460b      	mov	r3, r1
 8006664:	005b      	lsls	r3, r3, #1
 8006666:	440b      	add	r3, r1
 8006668:	fbb0 f3f3 	udiv	r3, r0, r3
 800666c:	3301      	adds	r3, #1
 800666e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006672:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006676:	e00f      	b.n	8006698 <HAL_I2C_Init+0x1dc>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	1e58      	subs	r0, r3, #1
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6859      	ldr	r1, [r3, #4]
 8006680:	460b      	mov	r3, r1
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	440b      	add	r3, r1
 8006686:	0099      	lsls	r1, r3, #2
 8006688:	440b      	add	r3, r1
 800668a:	fbb0 f3f3 	udiv	r3, r0, r3
 800668e:	3301      	adds	r3, #1
 8006690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006694:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006698:	6879      	ldr	r1, [r7, #4]
 800669a:	6809      	ldr	r1, [r1, #0]
 800669c:	4313      	orrs	r3, r2
 800669e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	69da      	ldr	r2, [r3, #28]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	431a      	orrs	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	430a      	orrs	r2, r1
 80066ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80066c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	6911      	ldr	r1, [r2, #16]
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	68d2      	ldr	r2, [r2, #12]
 80066d2:	4311      	orrs	r1, r2
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	6812      	ldr	r2, [r2, #0]
 80066d8:	430b      	orrs	r3, r1
 80066da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	695a      	ldr	r2, [r3, #20]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	699b      	ldr	r3, [r3, #24]
 80066ee:	431a      	orrs	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	430a      	orrs	r2, r1
 80066f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f042 0201 	orr.w	r2, r2, #1
 8006706:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2220      	movs	r2, #32
 8006712:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006724:	2300      	movs	r3, #0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3710      	adds	r7, #16
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop
 8006730:	000186a0 	.word	0x000186a0
 8006734:	001e847f 	.word	0x001e847f
 8006738:	003d08ff 	.word	0x003d08ff
 800673c:	431bde83 	.word	0x431bde83
 8006740:	10624dd3 	.word	0x10624dd3

08006744 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	695b      	ldr	r3, [r3, #20]
 8006752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006756:	2b80      	cmp	r3, #128	@ 0x80
 8006758:	d103      	bne.n	8006762 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2200      	movs	r2, #0
 8006760:	611a      	str	r2, [r3, #16]
  }
}
 8006762:	bf00      	nop
 8006764:	370c      	adds	r7, #12
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
	...

08006770 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b088      	sub	sp, #32
 8006774:	af02      	add	r7, sp, #8
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	4608      	mov	r0, r1
 800677a:	4611      	mov	r1, r2
 800677c:	461a      	mov	r2, r3
 800677e:	4603      	mov	r3, r0
 8006780:	817b      	strh	r3, [r7, #10]
 8006782:	460b      	mov	r3, r1
 8006784:	813b      	strh	r3, [r7, #8]
 8006786:	4613      	mov	r3, r2
 8006788:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800678a:	f7fe fbff 	bl	8004f8c <HAL_GetTick>
 800678e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006796:	b2db      	uxtb	r3, r3
 8006798:	2b20      	cmp	r3, #32
 800679a:	f040 80d9 	bne.w	8006950 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	9300      	str	r3, [sp, #0]
 80067a2:	2319      	movs	r3, #25
 80067a4:	2201      	movs	r2, #1
 80067a6:	496d      	ldr	r1, [pc, #436]	@ (800695c <HAL_I2C_Mem_Write+0x1ec>)
 80067a8:	68f8      	ldr	r0, [r7, #12]
 80067aa:	f001 ff25 	bl	80085f8 <I2C_WaitOnFlagUntilTimeout>
 80067ae:	4603      	mov	r3, r0
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d001      	beq.n	80067b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80067b4:	2302      	movs	r3, #2
 80067b6:	e0cc      	b.n	8006952 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d101      	bne.n	80067c6 <HAL_I2C_Mem_Write+0x56>
 80067c2:	2302      	movs	r3, #2
 80067c4:	e0c5      	b.n	8006952 <HAL_I2C_Mem_Write+0x1e2>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f003 0301 	and.w	r3, r3, #1
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d007      	beq.n	80067ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f042 0201 	orr.w	r2, r2, #1
 80067ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2221      	movs	r2, #33	@ 0x21
 8006800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2240      	movs	r2, #64	@ 0x40
 8006808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6a3a      	ldr	r2, [r7, #32]
 8006816:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800681c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006822:	b29a      	uxth	r2, r3
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	4a4d      	ldr	r2, [pc, #308]	@ (8006960 <HAL_I2C_Mem_Write+0x1f0>)
 800682c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800682e:	88f8      	ldrh	r0, [r7, #6]
 8006830:	893a      	ldrh	r2, [r7, #8]
 8006832:	8979      	ldrh	r1, [r7, #10]
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	9301      	str	r3, [sp, #4]
 8006838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683a:	9300      	str	r3, [sp, #0]
 800683c:	4603      	mov	r3, r0
 800683e:	68f8      	ldr	r0, [r7, #12]
 8006840:	f001 fd9c 	bl	800837c <I2C_RequestMemoryWrite>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d052      	beq.n	80068f0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e081      	b.n	8006952 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f001 ffea 	bl	800882c <I2C_WaitOnTXEFlagUntilTimeout>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d00d      	beq.n	800687a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006862:	2b04      	cmp	r3, #4
 8006864:	d107      	bne.n	8006876 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006874:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e06b      	b.n	8006952 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800687e:	781a      	ldrb	r2, [r3, #0]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688a:	1c5a      	adds	r2, r3, #1
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006894:	3b01      	subs	r3, #1
 8006896:	b29a      	uxth	r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	3b01      	subs	r3, #1
 80068a4:	b29a      	uxth	r2, r3
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	695b      	ldr	r3, [r3, #20]
 80068b0:	f003 0304 	and.w	r3, r3, #4
 80068b4:	2b04      	cmp	r3, #4
 80068b6:	d11b      	bne.n	80068f0 <HAL_I2C_Mem_Write+0x180>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d017      	beq.n	80068f0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068c4:	781a      	ldrb	r2, [r3, #0]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d0:	1c5a      	adds	r2, r3, #1
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068da:	3b01      	subs	r3, #1
 80068dc:	b29a      	uxth	r2, r3
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	3b01      	subs	r3, #1
 80068ea:	b29a      	uxth	r2, r3
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d1aa      	bne.n	800684e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068f8:	697a      	ldr	r2, [r7, #20]
 80068fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f001 ffdd 	bl	80088bc <I2C_WaitOnBTFFlagUntilTimeout>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d00d      	beq.n	8006924 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800690c:	2b04      	cmp	r3, #4
 800690e:	d107      	bne.n	8006920 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800691e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e016      	b.n	8006952 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006932:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2220      	movs	r2, #32
 8006938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2200      	movs	r2, #0
 8006948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800694c:	2300      	movs	r3, #0
 800694e:	e000      	b.n	8006952 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006950:	2302      	movs	r3, #2
  }
}
 8006952:	4618      	mov	r0, r3
 8006954:	3718      	adds	r7, #24
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	00100002 	.word	0x00100002
 8006960:	ffff0000 	.word	0xffff0000

08006964 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b08a      	sub	sp, #40	@ 0x28
 8006968:	af02      	add	r7, sp, #8
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	607a      	str	r2, [r7, #4]
 800696e:	603b      	str	r3, [r7, #0]
 8006970:	460b      	mov	r3, r1
 8006972:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006974:	f7fe fb0a 	bl	8004f8c <HAL_GetTick>
 8006978:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800697a:	2300      	movs	r3, #0
 800697c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006984:	b2db      	uxtb	r3, r3
 8006986:	2b20      	cmp	r3, #32
 8006988:	f040 8111 	bne.w	8006bae <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800698c:	69fb      	ldr	r3, [r7, #28]
 800698e:	9300      	str	r3, [sp, #0]
 8006990:	2319      	movs	r3, #25
 8006992:	2201      	movs	r2, #1
 8006994:	4988      	ldr	r1, [pc, #544]	@ (8006bb8 <HAL_I2C_IsDeviceReady+0x254>)
 8006996:	68f8      	ldr	r0, [r7, #12]
 8006998:	f001 fe2e 	bl	80085f8 <I2C_WaitOnFlagUntilTimeout>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d001      	beq.n	80069a6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80069a2:	2302      	movs	r3, #2
 80069a4:	e104      	b.n	8006bb0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d101      	bne.n	80069b4 <HAL_I2C_IsDeviceReady+0x50>
 80069b0:	2302      	movs	r3, #2
 80069b2:	e0fd      	b.n	8006bb0 <HAL_I2C_IsDeviceReady+0x24c>
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 0301 	and.w	r3, r3, #1
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d007      	beq.n	80069da <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f042 0201 	orr.w	r2, r2, #1
 80069d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2224      	movs	r2, #36	@ 0x24
 80069ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	4a70      	ldr	r2, [pc, #448]	@ (8006bbc <HAL_I2C_IsDeviceReady+0x258>)
 80069fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a0c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006a0e:	69fb      	ldr	r3, [r7, #28]
 8006a10:	9300      	str	r3, [sp, #0]
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f001 fdec 	bl	80085f8 <I2C_WaitOnFlagUntilTimeout>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d00d      	beq.n	8006a42 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a34:	d103      	bne.n	8006a3e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a3c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8006a3e:	2303      	movs	r3, #3
 8006a40:	e0b6      	b.n	8006bb0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006a42:	897b      	ldrh	r3, [r7, #10]
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	461a      	mov	r2, r3
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006a50:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006a52:	f7fe fa9b 	bl	8004f8c <HAL_GetTick>
 8006a56:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	f003 0302 	and.w	r3, r3, #2
 8006a62:	2b02      	cmp	r3, #2
 8006a64:	bf0c      	ite	eq
 8006a66:	2301      	moveq	r3, #1
 8006a68:	2300      	movne	r3, #0
 8006a6a:	b2db      	uxtb	r3, r3
 8006a6c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	695b      	ldr	r3, [r3, #20]
 8006a74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a7c:	bf0c      	ite	eq
 8006a7e:	2301      	moveq	r3, #1
 8006a80:	2300      	movne	r3, #0
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006a86:	e025      	b.n	8006ad4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006a88:	f7fe fa80 	bl	8004f8c <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	683a      	ldr	r2, [r7, #0]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d302      	bcc.n	8006a9e <HAL_I2C_IsDeviceReady+0x13a>
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d103      	bne.n	8006aa6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	22a0      	movs	r2, #160	@ 0xa0
 8006aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	695b      	ldr	r3, [r3, #20]
 8006aac:	f003 0302 	and.w	r3, r3, #2
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	bf0c      	ite	eq
 8006ab4:	2301      	moveq	r3, #1
 8006ab6:	2300      	movne	r3, #0
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	695b      	ldr	r3, [r3, #20]
 8006ac2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ac6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006aca:	bf0c      	ite	eq
 8006acc:	2301      	moveq	r3, #1
 8006ace:	2300      	movne	r3, #0
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	2ba0      	cmp	r3, #160	@ 0xa0
 8006ade:	d005      	beq.n	8006aec <HAL_I2C_IsDeviceReady+0x188>
 8006ae0:	7dfb      	ldrb	r3, [r7, #23]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d102      	bne.n	8006aec <HAL_I2C_IsDeviceReady+0x188>
 8006ae6:	7dbb      	ldrb	r3, [r7, #22]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d0cd      	beq.n	8006a88 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2220      	movs	r2, #32
 8006af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d129      	bne.n	8006b56 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b10:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b12:	2300      	movs	r3, #0
 8006b14:	613b      	str	r3, [r7, #16]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	695b      	ldr	r3, [r3, #20]
 8006b1c:	613b      	str	r3, [r7, #16]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	699b      	ldr	r3, [r3, #24]
 8006b24:	613b      	str	r3, [r7, #16]
 8006b26:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	9300      	str	r3, [sp, #0]
 8006b2c:	2319      	movs	r3, #25
 8006b2e:	2201      	movs	r2, #1
 8006b30:	4921      	ldr	r1, [pc, #132]	@ (8006bb8 <HAL_I2C_IsDeviceReady+0x254>)
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	f001 fd60 	bl	80085f8 <I2C_WaitOnFlagUntilTimeout>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d001      	beq.n	8006b42 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e036      	b.n	8006bb0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2220      	movs	r2, #32
 8006b46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8006b52:	2300      	movs	r3, #0
 8006b54:	e02c      	b.n	8006bb0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b64:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b6e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b70:	69fb      	ldr	r3, [r7, #28]
 8006b72:	9300      	str	r3, [sp, #0]
 8006b74:	2319      	movs	r3, #25
 8006b76:	2201      	movs	r2, #1
 8006b78:	490f      	ldr	r1, [pc, #60]	@ (8006bb8 <HAL_I2C_IsDeviceReady+0x254>)
 8006b7a:	68f8      	ldr	r0, [r7, #12]
 8006b7c:	f001 fd3c 	bl	80085f8 <I2C_WaitOnFlagUntilTimeout>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d001      	beq.n	8006b8a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e012      	b.n	8006bb0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006b90:	69ba      	ldr	r2, [r7, #24]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	f4ff af32 	bcc.w	80069fe <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e000      	b.n	8006bb0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006bae:	2302      	movs	r3, #2
  }
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3720      	adds	r7, #32
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}
 8006bb8:	00100002 	.word	0x00100002
 8006bbc:	ffff0000 	.word	0xffff0000

08006bc0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b088      	sub	sp, #32
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006be0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006be8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006bea:	7bfb      	ldrb	r3, [r7, #15]
 8006bec:	2b10      	cmp	r3, #16
 8006bee:	d003      	beq.n	8006bf8 <HAL_I2C_EV_IRQHandler+0x38>
 8006bf0:	7bfb      	ldrb	r3, [r7, #15]
 8006bf2:	2b40      	cmp	r3, #64	@ 0x40
 8006bf4:	f040 80b1 	bne.w	8006d5a <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	699b      	ldr	r3, [r3, #24]
 8006bfe:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	695b      	ldr	r3, [r3, #20]
 8006c06:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006c08:	69fb      	ldr	r3, [r7, #28]
 8006c0a:	f003 0301 	and.w	r3, r3, #1
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d10d      	bne.n	8006c2e <HAL_I2C_EV_IRQHandler+0x6e>
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006c18:	d003      	beq.n	8006c22 <HAL_I2C_EV_IRQHandler+0x62>
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006c20:	d101      	bne.n	8006c26 <HAL_I2C_EV_IRQHandler+0x66>
 8006c22:	2301      	movs	r3, #1
 8006c24:	e000      	b.n	8006c28 <HAL_I2C_EV_IRQHandler+0x68>
 8006c26:	2300      	movs	r3, #0
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	f000 8114 	beq.w	8006e56 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	f003 0301 	and.w	r3, r3, #1
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d00b      	beq.n	8006c50 <HAL_I2C_EV_IRQHandler+0x90>
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d006      	beq.n	8006c50 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f001 fee3 	bl	8008a0e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 fd7a 	bl	8007742 <I2C_Master_SB>
 8006c4e:	e083      	b.n	8006d58 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	f003 0308 	and.w	r3, r3, #8
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d008      	beq.n	8006c6c <HAL_I2C_EV_IRQHandler+0xac>
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d003      	beq.n	8006c6c <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 fdf2 	bl	800784e <I2C_Master_ADD10>
 8006c6a:	e075      	b.n	8006d58 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c6c:	69fb      	ldr	r3, [r7, #28]
 8006c6e:	f003 0302 	and.w	r3, r3, #2
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d008      	beq.n	8006c88 <HAL_I2C_EV_IRQHandler+0xc8>
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d003      	beq.n	8006c88 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f000 fe0e 	bl	80078a2 <I2C_Master_ADDR>
 8006c86:	e067      	b.n	8006d58 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	f003 0304 	and.w	r3, r3, #4
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d036      	beq.n	8006d00 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ca0:	f000 80db 	beq.w	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d00d      	beq.n	8006cca <HAL_I2C_EV_IRQHandler+0x10a>
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d008      	beq.n	8006cca <HAL_I2C_EV_IRQHandler+0x10a>
 8006cb8:	69fb      	ldr	r3, [r7, #28]
 8006cba:	f003 0304 	and.w	r3, r3, #4
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d103      	bne.n	8006cca <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 f9d6 	bl	8007074 <I2C_MasterTransmit_TXE>
 8006cc8:	e046      	b.n	8006d58 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	f003 0304 	and.w	r3, r3, #4
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f000 80c2 	beq.w	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f000 80bc 	beq.w	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006ce2:	7bbb      	ldrb	r3, [r7, #14]
 8006ce4:	2b21      	cmp	r3, #33	@ 0x21
 8006ce6:	d103      	bne.n	8006cf0 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f000 fa5f 	bl	80071ac <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cee:	e0b4      	b.n	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8006cf0:	7bfb      	ldrb	r3, [r7, #15]
 8006cf2:	2b40      	cmp	r3, #64	@ 0x40
 8006cf4:	f040 80b1 	bne.w	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 facd 	bl	8007298 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cfe:	e0ac      	b.n	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d0e:	f000 80a4 	beq.w	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d00d      	beq.n	8006d38 <HAL_I2C_EV_IRQHandler+0x178>
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d008      	beq.n	8006d38 <HAL_I2C_EV_IRQHandler+0x178>
 8006d26:	69fb      	ldr	r3, [r7, #28]
 8006d28:	f003 0304 	and.w	r3, r3, #4
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d103      	bne.n	8006d38 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 fb49 	bl	80073c8 <I2C_MasterReceive_RXNE>
 8006d36:	e00f      	b.n	8006d58 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	f003 0304 	and.w	r3, r3, #4
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	f000 808b 	beq.w	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f000 8085 	beq.w	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 fc01 	bl	8007558 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d56:	e080      	b.n	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
 8006d58:	e07f      	b.n	8006e5a <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d004      	beq.n	8006d6c <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	695b      	ldr	r3, [r3, #20]
 8006d68:	61fb      	str	r3, [r7, #28]
 8006d6a:	e007      	b.n	8006d7c <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	f003 0302 	and.w	r3, r3, #2
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d011      	beq.n	8006daa <HAL_I2C_EV_IRQHandler+0x1ea>
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d00c      	beq.n	8006daa <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d003      	beq.n	8006da0 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	699b      	ldr	r3, [r3, #24]
 8006d9e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006da0:	69b9      	ldr	r1, [r7, #24]
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 ffcc 	bl	8007d40 <I2C_Slave_ADDR>
 8006da8:	e05a      	b.n	8006e60 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	f003 0310 	and.w	r3, r3, #16
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d008      	beq.n	8006dc6 <HAL_I2C_EV_IRQHandler+0x206>
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d003      	beq.n	8006dc6 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f001 f806 	bl	8007dd0 <I2C_Slave_STOPF>
 8006dc4:	e04c      	b.n	8006e60 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006dc6:	7bbb      	ldrb	r3, [r7, #14]
 8006dc8:	2b21      	cmp	r3, #33	@ 0x21
 8006dca:	d002      	beq.n	8006dd2 <HAL_I2C_EV_IRQHandler+0x212>
 8006dcc:	7bbb      	ldrb	r3, [r7, #14]
 8006dce:	2b29      	cmp	r3, #41	@ 0x29
 8006dd0:	d120      	bne.n	8006e14 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d00d      	beq.n	8006df8 <HAL_I2C_EV_IRQHandler+0x238>
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d008      	beq.n	8006df8 <HAL_I2C_EV_IRQHandler+0x238>
 8006de6:	69fb      	ldr	r3, [r7, #28]
 8006de8:	f003 0304 	and.w	r3, r3, #4
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d103      	bne.n	8006df8 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 fee7 	bl	8007bc4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006df6:	e032      	b.n	8006e5e <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	f003 0304 	and.w	r3, r3, #4
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d02d      	beq.n	8006e5e <HAL_I2C_EV_IRQHandler+0x29e>
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d028      	beq.n	8006e5e <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 ff16 	bl	8007c3e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e12:	e024      	b.n	8006e5e <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d00d      	beq.n	8006e3a <HAL_I2C_EV_IRQHandler+0x27a>
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d008      	beq.n	8006e3a <HAL_I2C_EV_IRQHandler+0x27a>
 8006e28:	69fb      	ldr	r3, [r7, #28]
 8006e2a:	f003 0304 	and.w	r3, r3, #4
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d103      	bne.n	8006e3a <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f000 ff24 	bl	8007c80 <I2C_SlaveReceive_RXNE>
 8006e38:	e012      	b.n	8006e60 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e3a:	69fb      	ldr	r3, [r7, #28]
 8006e3c:	f003 0304 	and.w	r3, r3, #4
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d00d      	beq.n	8006e60 <HAL_I2C_EV_IRQHandler+0x2a0>
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d008      	beq.n	8006e60 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f000 ff54 	bl	8007cfc <I2C_SlaveReceive_BTF>
 8006e54:	e004      	b.n	8006e60 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8006e56:	bf00      	nop
 8006e58:	e002      	b.n	8006e60 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e5a:	bf00      	nop
 8006e5c:	e000      	b.n	8006e60 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e5e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006e60:	3720      	adds	r7, #32
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}

08006e66 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006e66:	b580      	push	{r7, lr}
 8006e68:	b08a      	sub	sp, #40	@ 0x28
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	695b      	ldr	r3, [r3, #20]
 8006e74:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006e88:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006e8a:	6a3b      	ldr	r3, [r7, #32]
 8006e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00d      	beq.n	8006eb0 <HAL_I2C_ER_IRQHandler+0x4a>
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d008      	beq.n	8006eb0 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea0:	f043 0301 	orr.w	r3, r3, #1
 8006ea4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006eae:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006eb0:	6a3b      	ldr	r3, [r7, #32]
 8006eb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00d      	beq.n	8006ed6 <HAL_I2C_ER_IRQHandler+0x70>
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d008      	beq.n	8006ed6 <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec6:	f043 0302 	orr.w	r3, r3, #2
 8006eca:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8006ed4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006ed6:	6a3b      	ldr	r3, [r7, #32]
 8006ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d03e      	beq.n	8006f5e <HAL_I2C_ER_IRQHandler+0xf8>
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d039      	beq.n	8006f5e <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 8006eea:	7efb      	ldrb	r3, [r7, #27]
 8006eec:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006efc:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f02:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006f04:	7ebb      	ldrb	r3, [r7, #26]
 8006f06:	2b20      	cmp	r3, #32
 8006f08:	d112      	bne.n	8006f30 <HAL_I2C_ER_IRQHandler+0xca>
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d10f      	bne.n	8006f30 <HAL_I2C_ER_IRQHandler+0xca>
 8006f10:	7cfb      	ldrb	r3, [r7, #19]
 8006f12:	2b21      	cmp	r3, #33	@ 0x21
 8006f14:	d008      	beq.n	8006f28 <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006f16:	7cfb      	ldrb	r3, [r7, #19]
 8006f18:	2b29      	cmp	r3, #41	@ 0x29
 8006f1a:	d005      	beq.n	8006f28 <HAL_I2C_ER_IRQHandler+0xc2>
 8006f1c:	7cfb      	ldrb	r3, [r7, #19]
 8006f1e:	2b28      	cmp	r3, #40	@ 0x28
 8006f20:	d106      	bne.n	8006f30 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2b21      	cmp	r3, #33	@ 0x21
 8006f26:	d103      	bne.n	8006f30 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f001 f881 	bl	8008030 <I2C_Slave_AF>
 8006f2e:	e016      	b.n	8006f5e <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006f38:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f3c:	f043 0304 	orr.w	r3, r3, #4
 8006f40:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006f42:	7efb      	ldrb	r3, [r7, #27]
 8006f44:	2b10      	cmp	r3, #16
 8006f46:	d002      	beq.n	8006f4e <HAL_I2C_ER_IRQHandler+0xe8>
 8006f48:	7efb      	ldrb	r3, [r7, #27]
 8006f4a:	2b40      	cmp	r3, #64	@ 0x40
 8006f4c:	d107      	bne.n	8006f5e <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f5c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006f5e:	6a3b      	ldr	r3, [r7, #32]
 8006f60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d00d      	beq.n	8006f84 <HAL_I2C_ER_IRQHandler+0x11e>
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d008      	beq.n	8006f84 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f74:	f043 0308 	orr.w	r3, r3, #8
 8006f78:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8006f82:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d008      	beq.n	8006f9c <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f90:	431a      	orrs	r2, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f001 f8be 	bl	8008118 <I2C_ITError>
  }
}
 8006f9c:	bf00      	nop
 8006f9e:	3728      	adds	r7, #40	@ 0x28
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006fac:	bf00      	nop
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	70fb      	strb	r3, [r7, #3]
 8007000:	4613      	mov	r3, r2
 8007002:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007004:	bf00      	nop
 8007006:	370c      	adds	r7, #12
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr

08007010 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007010:	b480      	push	{r7}
 8007012:	b083      	sub	sp, #12
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8007018:	bf00      	nop
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007024:	b480      	push	{r7}
 8007026:	b083      	sub	sp, #12
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800702c:	bf00      	nop
 800702e:	370c      	adds	r7, #12
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr

08007038 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800704c:	b480      	push	{r7}
 800704e:	b083      	sub	sp, #12
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007054:	bf00      	nop
 8007056:	370c      	adds	r7, #12
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr

08007060 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007068:	bf00      	nop
 800706a:	370c      	adds	r7, #12
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr

08007074 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007082:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800708a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007090:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007096:	2b00      	cmp	r3, #0
 8007098:	d150      	bne.n	800713c <I2C_MasterTransmit_TXE+0xc8>
 800709a:	7bfb      	ldrb	r3, [r7, #15]
 800709c:	2b21      	cmp	r3, #33	@ 0x21
 800709e:	d14d      	bne.n	800713c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	2b08      	cmp	r3, #8
 80070a4:	d01d      	beq.n	80070e2 <I2C_MasterTransmit_TXE+0x6e>
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	2b20      	cmp	r3, #32
 80070aa:	d01a      	beq.n	80070e2 <I2C_MasterTransmit_TXE+0x6e>
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80070b2:	d016      	beq.n	80070e2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	685a      	ldr	r2, [r3, #4]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80070c2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2211      	movs	r2, #17
 80070c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2220      	movs	r2, #32
 80070d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f7ff ff62 	bl	8006fa4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80070e0:	e060      	b.n	80071a4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	685a      	ldr	r2, [r3, #4]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80070f0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007100:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2220      	movs	r2, #32
 800710c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007116:	b2db      	uxtb	r3, r3
 8007118:	2b40      	cmp	r3, #64	@ 0x40
 800711a:	d107      	bne.n	800712c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f7ff ff7d 	bl	8007024 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800712a:	e03b      	b.n	80071a4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f7ff ff35 	bl	8006fa4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800713a:	e033      	b.n	80071a4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800713c:	7bfb      	ldrb	r3, [r7, #15]
 800713e:	2b21      	cmp	r3, #33	@ 0x21
 8007140:	d005      	beq.n	800714e <I2C_MasterTransmit_TXE+0xda>
 8007142:	7bbb      	ldrb	r3, [r7, #14]
 8007144:	2b40      	cmp	r3, #64	@ 0x40
 8007146:	d12d      	bne.n	80071a4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007148:	7bfb      	ldrb	r3, [r7, #15]
 800714a:	2b22      	cmp	r3, #34	@ 0x22
 800714c:	d12a      	bne.n	80071a4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007152:	b29b      	uxth	r3, r3
 8007154:	2b00      	cmp	r3, #0
 8007156:	d108      	bne.n	800716a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007166:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007168:	e01c      	b.n	80071a4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007170:	b2db      	uxtb	r3, r3
 8007172:	2b40      	cmp	r3, #64	@ 0x40
 8007174:	d103      	bne.n	800717e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f88e 	bl	8007298 <I2C_MemoryTransmit_TXE_BTF>
}
 800717c:	e012      	b.n	80071a4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007182:	781a      	ldrb	r2, [r3, #0]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800718e:	1c5a      	adds	r2, r3, #1
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007198:	b29b      	uxth	r3, r3
 800719a:	3b01      	subs	r3, #1
 800719c:	b29a      	uxth	r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80071a2:	e7ff      	b.n	80071a4 <I2C_MasterTransmit_TXE+0x130>
 80071a4:	bf00      	nop
 80071a6:	3710      	adds	r7, #16
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}

080071ac <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	2b21      	cmp	r3, #33	@ 0x21
 80071c4:	d164      	bne.n	8007290 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d012      	beq.n	80071f6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d4:	781a      	ldrb	r2, [r3, #0]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e0:	1c5a      	adds	r2, r3, #1
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	3b01      	subs	r3, #1
 80071ee:	b29a      	uxth	r2, r3
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80071f4:	e04c      	b.n	8007290 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2b08      	cmp	r3, #8
 80071fa:	d01d      	beq.n	8007238 <I2C_MasterTransmit_BTF+0x8c>
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2b20      	cmp	r3, #32
 8007200:	d01a      	beq.n	8007238 <I2C_MasterTransmit_BTF+0x8c>
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007208:	d016      	beq.n	8007238 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	685a      	ldr	r2, [r3, #4]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007218:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2211      	movs	r2, #17
 800721e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2220      	movs	r2, #32
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f7ff feb7 	bl	8006fa4 <HAL_I2C_MasterTxCpltCallback>
}
 8007236:	e02b      	b.n	8007290 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	685a      	ldr	r2, [r3, #4]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007246:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007256:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2200      	movs	r2, #0
 800725c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2220      	movs	r2, #32
 8007262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800726c:	b2db      	uxtb	r3, r3
 800726e:	2b40      	cmp	r3, #64	@ 0x40
 8007270:	d107      	bne.n	8007282 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f7ff fed2 	bl	8007024 <HAL_I2C_MemTxCpltCallback>
}
 8007280:	e006      	b.n	8007290 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2200      	movs	r2, #0
 8007286:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f7ff fe8a 	bl	8006fa4 <HAL_I2C_MasterTxCpltCallback>
}
 8007290:	bf00      	nop
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}

08007298 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b084      	sub	sp, #16
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072a6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d11d      	bne.n	80072ec <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d10b      	bne.n	80072d0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072bc:	b2da      	uxtb	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072c8:	1c9a      	adds	r2, r3, #2
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80072ce:	e077      	b.n	80073c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	121b      	asrs	r3, r3, #8
 80072d8:	b2da      	uxtb	r2, r3
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072e4:	1c5a      	adds	r2, r3, #1
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80072ea:	e069      	b.n	80073c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d10b      	bne.n	800730c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072f8:	b2da      	uxtb	r2, r3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007304:	1c5a      	adds	r2, r3, #1
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800730a:	e059      	b.n	80073c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007310:	2b02      	cmp	r3, #2
 8007312:	d152      	bne.n	80073ba <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007314:	7bfb      	ldrb	r3, [r7, #15]
 8007316:	2b22      	cmp	r3, #34	@ 0x22
 8007318:	d10d      	bne.n	8007336 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007328:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800732e:	1c5a      	adds	r2, r3, #1
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007334:	e044      	b.n	80073c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800733a:	b29b      	uxth	r3, r3
 800733c:	2b00      	cmp	r3, #0
 800733e:	d015      	beq.n	800736c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8007340:	7bfb      	ldrb	r3, [r7, #15]
 8007342:	2b21      	cmp	r3, #33	@ 0x21
 8007344:	d112      	bne.n	800736c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800734a:	781a      	ldrb	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007356:	1c5a      	adds	r2, r3, #1
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007360:	b29b      	uxth	r3, r3
 8007362:	3b01      	subs	r3, #1
 8007364:	b29a      	uxth	r2, r3
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800736a:	e029      	b.n	80073c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007370:	b29b      	uxth	r3, r3
 8007372:	2b00      	cmp	r3, #0
 8007374:	d124      	bne.n	80073c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8007376:	7bfb      	ldrb	r3, [r7, #15]
 8007378:	2b21      	cmp	r3, #33	@ 0x21
 800737a:	d121      	bne.n	80073c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	685a      	ldr	r2, [r3, #4]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800738a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800739a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2220      	movs	r2, #32
 80073a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f7ff fe36 	bl	8007024 <HAL_I2C_MemTxCpltCallback>
}
 80073b8:	e002      	b.n	80073c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f7ff f9c2 	bl	8006744 <I2C_Flush_DR>
}
 80073c0:	bf00      	nop
 80073c2:	3710      	adds	r7, #16
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	2b22      	cmp	r3, #34	@ 0x22
 80073da:	f040 80b9 	bne.w	8007550 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e2:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	2b03      	cmp	r3, #3
 80073f0:	d921      	bls.n	8007436 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	691a      	ldr	r2, [r3, #16]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073fc:	b2d2      	uxtb	r2, r2
 80073fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007404:	1c5a      	adds	r2, r3, #1
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800740e:	b29b      	uxth	r3, r3
 8007410:	3b01      	subs	r3, #1
 8007412:	b29a      	uxth	r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800741c:	b29b      	uxth	r3, r3
 800741e:	2b03      	cmp	r3, #3
 8007420:	f040 8096 	bne.w	8007550 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	685a      	ldr	r2, [r3, #4]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007432:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8007434:	e08c      	b.n	8007550 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800743a:	2b02      	cmp	r3, #2
 800743c:	d07f      	beq.n	800753e <I2C_MasterReceive_RXNE+0x176>
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	2b01      	cmp	r3, #1
 8007442:	d002      	beq.n	800744a <I2C_MasterReceive_RXNE+0x82>
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d179      	bne.n	800753e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f001 fa7e 	bl	800894c <I2C_WaitOnSTOPRequestThroughIT>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d14c      	bne.n	80074f0 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007464:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	685a      	ldr	r2, [r3, #4]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007474:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	691a      	ldr	r2, [r3, #16]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007480:	b2d2      	uxtb	r2, r2
 8007482:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007488:	1c5a      	adds	r2, r3, #1
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007492:	b29b      	uxth	r3, r3
 8007494:	3b01      	subs	r3, #1
 8007496:	b29a      	uxth	r2, r3
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2220      	movs	r2, #32
 80074a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	2b40      	cmp	r3, #64	@ 0x40
 80074ae:	d10a      	bne.n	80074c6 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f7ff fdba 	bl	8007038 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80074c4:	e044      	b.n	8007550 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2b08      	cmp	r3, #8
 80074d2:	d002      	beq.n	80074da <I2C_MasterReceive_RXNE+0x112>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2b20      	cmp	r3, #32
 80074d8:	d103      	bne.n	80074e2 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	631a      	str	r2, [r3, #48]	@ 0x30
 80074e0:	e002      	b.n	80074e8 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2212      	movs	r2, #18
 80074e6:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f7ff fd65 	bl	8006fb8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80074ee:	e02f      	b.n	8007550 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	685a      	ldr	r2, [r3, #4]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80074fe:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	691a      	ldr	r2, [r3, #16]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800750a:	b2d2      	uxtb	r2, r2
 800750c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007512:	1c5a      	adds	r2, r3, #1
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800751c:	b29b      	uxth	r3, r3
 800751e:	3b01      	subs	r3, #1
 8007520:	b29a      	uxth	r2, r3
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2220      	movs	r2, #32
 800752a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f7ff fd88 	bl	800704c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800753c:	e008      	b.n	8007550 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	685a      	ldr	r2, [r3, #4]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800754c:	605a      	str	r2, [r3, #4]
}
 800754e:	e7ff      	b.n	8007550 <I2C_MasterReceive_RXNE+0x188>
 8007550:	bf00      	nop
 8007552:	3710      	adds	r7, #16
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}

08007558 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007564:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800756a:	b29b      	uxth	r3, r3
 800756c:	2b04      	cmp	r3, #4
 800756e:	d11b      	bne.n	80075a8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	685a      	ldr	r2, [r3, #4]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800757e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	691a      	ldr	r2, [r3, #16]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800758a:	b2d2      	uxtb	r2, r2
 800758c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007592:	1c5a      	adds	r2, r3, #1
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800759c:	b29b      	uxth	r3, r3
 800759e:	3b01      	subs	r3, #1
 80075a0:	b29a      	uxth	r2, r3
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80075a6:	e0c8      	b.n	800773a <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	2b03      	cmp	r3, #3
 80075b0:	d129      	bne.n	8007606 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685a      	ldr	r2, [r3, #4]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075c0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2b04      	cmp	r3, #4
 80075c6:	d00a      	beq.n	80075de <I2C_MasterReceive_BTF+0x86>
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2b02      	cmp	r3, #2
 80075cc:	d007      	beq.n	80075de <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	681a      	ldr	r2, [r3, #0]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075dc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	691a      	ldr	r2, [r3, #16]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075e8:	b2d2      	uxtb	r2, r2
 80075ea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f0:	1c5a      	adds	r2, r3, #1
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	3b01      	subs	r3, #1
 80075fe:	b29a      	uxth	r2, r3
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8007604:	e099      	b.n	800773a <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800760a:	b29b      	uxth	r3, r3
 800760c:	2b02      	cmp	r3, #2
 800760e:	f040 8081 	bne.w	8007714 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2b01      	cmp	r3, #1
 8007616:	d002      	beq.n	800761e <I2C_MasterReceive_BTF+0xc6>
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2b10      	cmp	r3, #16
 800761c:	d108      	bne.n	8007630 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800762c:	601a      	str	r2, [r3, #0]
 800762e:	e019      	b.n	8007664 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2b04      	cmp	r3, #4
 8007634:	d002      	beq.n	800763c <I2C_MasterReceive_BTF+0xe4>
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2b02      	cmp	r3, #2
 800763a:	d108      	bne.n	800764e <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800764a:	601a      	str	r2, [r3, #0]
 800764c:	e00a      	b.n	8007664 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2b10      	cmp	r3, #16
 8007652:	d007      	beq.n	8007664 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007662:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	691a      	ldr	r2, [r3, #16]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766e:	b2d2      	uxtb	r2, r2
 8007670:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007676:	1c5a      	adds	r2, r3, #1
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007680:	b29b      	uxth	r3, r3
 8007682:	3b01      	subs	r3, #1
 8007684:	b29a      	uxth	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	691a      	ldr	r2, [r3, #16]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007694:	b2d2      	uxtb	r2, r2
 8007696:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769c:	1c5a      	adds	r2, r3, #1
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	3b01      	subs	r3, #1
 80076aa:	b29a      	uxth	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	685a      	ldr	r2, [r3, #4]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80076be:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2220      	movs	r2, #32
 80076c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	2b40      	cmp	r3, #64	@ 0x40
 80076d2:	d10a      	bne.n	80076ea <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f7ff fca8 	bl	8007038 <HAL_I2C_MemRxCpltCallback>
}
 80076e8:	e027      	b.n	800773a <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2b08      	cmp	r3, #8
 80076f6:	d002      	beq.n	80076fe <I2C_MasterReceive_BTF+0x1a6>
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2b20      	cmp	r3, #32
 80076fc:	d103      	bne.n	8007706 <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	631a      	str	r2, [r3, #48]	@ 0x30
 8007704:	e002      	b.n	800770c <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2212      	movs	r2, #18
 800770a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f7ff fc53 	bl	8006fb8 <HAL_I2C_MasterRxCpltCallback>
}
 8007712:	e012      	b.n	800773a <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	691a      	ldr	r2, [r3, #16]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800771e:	b2d2      	uxtb	r2, r2
 8007720:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007726:	1c5a      	adds	r2, r3, #1
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007730:	b29b      	uxth	r3, r3
 8007732:	3b01      	subs	r3, #1
 8007734:	b29a      	uxth	r2, r3
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800773a:	bf00      	nop
 800773c:	3710      	adds	r7, #16
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007742:	b480      	push	{r7}
 8007744:	b083      	sub	sp, #12
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b40      	cmp	r3, #64	@ 0x40
 8007754:	d117      	bne.n	8007786 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800775a:	2b00      	cmp	r3, #0
 800775c:	d109      	bne.n	8007772 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007762:	b2db      	uxtb	r3, r3
 8007764:	461a      	mov	r2, r3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800776e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007770:	e067      	b.n	8007842 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007776:	b2db      	uxtb	r3, r3
 8007778:	f043 0301 	orr.w	r3, r3, #1
 800777c:	b2da      	uxtb	r2, r3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	611a      	str	r2, [r3, #16]
}
 8007784:	e05d      	b.n	8007842 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800778e:	d133      	bne.n	80077f8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007796:	b2db      	uxtb	r3, r3
 8007798:	2b21      	cmp	r3, #33	@ 0x21
 800779a:	d109      	bne.n	80077b0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	461a      	mov	r2, r3
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80077ac:	611a      	str	r2, [r3, #16]
 80077ae:	e008      	b.n	80077c2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	f043 0301 	orr.w	r3, r3, #1
 80077ba:	b2da      	uxtb	r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d004      	beq.n	80077d4 <I2C_Master_SB+0x92>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d108      	bne.n	80077e6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d032      	beq.n	8007842 <I2C_Master_SB+0x100>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d02d      	beq.n	8007842 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	685a      	ldr	r2, [r3, #4]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077f4:	605a      	str	r2, [r3, #4]
}
 80077f6:	e024      	b.n	8007842 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d10e      	bne.n	800781e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007804:	b29b      	uxth	r3, r3
 8007806:	11db      	asrs	r3, r3, #7
 8007808:	b2db      	uxtb	r3, r3
 800780a:	f003 0306 	and.w	r3, r3, #6
 800780e:	b2db      	uxtb	r3, r3
 8007810:	f063 030f 	orn	r3, r3, #15
 8007814:	b2da      	uxtb	r2, r3
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	611a      	str	r2, [r3, #16]
}
 800781c:	e011      	b.n	8007842 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007822:	2b01      	cmp	r3, #1
 8007824:	d10d      	bne.n	8007842 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800782a:	b29b      	uxth	r3, r3
 800782c:	11db      	asrs	r3, r3, #7
 800782e:	b2db      	uxtb	r3, r3
 8007830:	f003 0306 	and.w	r3, r3, #6
 8007834:	b2db      	uxtb	r3, r3
 8007836:	f063 030e 	orn	r3, r3, #14
 800783a:	b2da      	uxtb	r2, r3
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	611a      	str	r2, [r3, #16]
}
 8007842:	bf00      	nop
 8007844:	370c      	adds	r7, #12
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr

0800784e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800784e:	b480      	push	{r7}
 8007850:	b083      	sub	sp, #12
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800785a:	b2da      	uxtb	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007866:	2b00      	cmp	r3, #0
 8007868:	d004      	beq.n	8007874 <I2C_Master_ADD10+0x26>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800786e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007870:	2b00      	cmp	r3, #0
 8007872:	d108      	bne.n	8007886 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00c      	beq.n	8007896 <I2C_Master_ADD10+0x48>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007882:	2b00      	cmp	r3, #0
 8007884:	d007      	beq.n	8007896 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	685a      	ldr	r2, [r3, #4]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007894:	605a      	str	r2, [r3, #4]
  }
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b091      	sub	sp, #68	@ 0x44
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80078b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078be:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078c6:	b2db      	uxtb	r3, r3
 80078c8:	2b22      	cmp	r3, #34	@ 0x22
 80078ca:	f040 8169 	bne.w	8007ba0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d10f      	bne.n	80078f6 <I2C_Master_ADDR+0x54>
 80078d6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80078da:	2b40      	cmp	r3, #64	@ 0x40
 80078dc:	d10b      	bne.n	80078f6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078de:	2300      	movs	r3, #0
 80078e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	695b      	ldr	r3, [r3, #20]
 80078e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	699b      	ldr	r3, [r3, #24]
 80078f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80078f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f4:	e160      	b.n	8007bb8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d11d      	bne.n	800793a <I2C_Master_ADDR+0x98>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007906:	d118      	bne.n	800793a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007908:	2300      	movs	r3, #0
 800790a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	695b      	ldr	r3, [r3, #20]
 8007912:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800791c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800792c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007932:	1c5a      	adds	r2, r3, #1
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	651a      	str	r2, [r3, #80]	@ 0x50
 8007938:	e13e      	b.n	8007bb8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800793e:	b29b      	uxth	r3, r3
 8007940:	2b00      	cmp	r3, #0
 8007942:	d113      	bne.n	800796c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007944:	2300      	movs	r3, #0
 8007946:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007958:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007968:	601a      	str	r2, [r3, #0]
 800796a:	e115      	b.n	8007b98 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007970:	b29b      	uxth	r3, r3
 8007972:	2b01      	cmp	r3, #1
 8007974:	f040 808a 	bne.w	8007a8c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800797a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800797e:	d137      	bne.n	80079f0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800798e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800799a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800799e:	d113      	bne.n	80079c8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079ae:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079b0:	2300      	movs	r3, #0
 80079b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	695b      	ldr	r3, [r3, #20]
 80079ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	699b      	ldr	r3, [r3, #24]
 80079c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c6:	e0e7      	b.n	8007b98 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079c8:	2300      	movs	r3, #0
 80079ca:	623b      	str	r3, [r7, #32]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	695b      	ldr	r3, [r3, #20]
 80079d2:	623b      	str	r3, [r7, #32]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	623b      	str	r3, [r7, #32]
 80079dc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079ec:	601a      	str	r2, [r3, #0]
 80079ee:	e0d3      	b.n	8007b98 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80079f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079f2:	2b08      	cmp	r3, #8
 80079f4:	d02e      	beq.n	8007a54 <I2C_Master_ADDR+0x1b2>
 80079f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079f8:	2b20      	cmp	r3, #32
 80079fa:	d02b      	beq.n	8007a54 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80079fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079fe:	2b12      	cmp	r3, #18
 8007a00:	d102      	bne.n	8007a08 <I2C_Master_ADDR+0x166>
 8007a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d125      	bne.n	8007a54 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a0a:	2b04      	cmp	r3, #4
 8007a0c:	d00e      	beq.n	8007a2c <I2C_Master_ADDR+0x18a>
 8007a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a10:	2b02      	cmp	r3, #2
 8007a12:	d00b      	beq.n	8007a2c <I2C_Master_ADDR+0x18a>
 8007a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a16:	2b10      	cmp	r3, #16
 8007a18:	d008      	beq.n	8007a2c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a28:	601a      	str	r2, [r3, #0]
 8007a2a:	e007      	b.n	8007a3c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007a3a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	61fb      	str	r3, [r7, #28]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	695b      	ldr	r3, [r3, #20]
 8007a46:	61fb      	str	r3, [r7, #28]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	699b      	ldr	r3, [r3, #24]
 8007a4e:	61fb      	str	r3, [r7, #28]
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	e0a1      	b.n	8007b98 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a62:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a64:	2300      	movs	r3, #0
 8007a66:	61bb      	str	r3, [r7, #24]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	695b      	ldr	r3, [r3, #20]
 8007a6e:	61bb      	str	r3, [r7, #24]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	699b      	ldr	r3, [r3, #24]
 8007a76:	61bb      	str	r3, [r7, #24]
 8007a78:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a88:	601a      	str	r2, [r3, #0]
 8007a8a:	e085      	b.n	8007b98 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	2b02      	cmp	r3, #2
 8007a94:	d14d      	bne.n	8007b32 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a98:	2b04      	cmp	r3, #4
 8007a9a:	d016      	beq.n	8007aca <I2C_Master_ADDR+0x228>
 8007a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	d013      	beq.n	8007aca <I2C_Master_ADDR+0x228>
 8007aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aa4:	2b10      	cmp	r3, #16
 8007aa6:	d010      	beq.n	8007aca <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ab6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ac6:	601a      	str	r2, [r3, #0]
 8007ac8:	e007      	b.n	8007ada <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007ad8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ae4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ae8:	d117      	bne.n	8007b1a <I2C_Master_ADDR+0x278>
 8007aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007af0:	d00b      	beq.n	8007b0a <I2C_Master_ADDR+0x268>
 8007af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d008      	beq.n	8007b0a <I2C_Master_ADDR+0x268>
 8007af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007afa:	2b08      	cmp	r3, #8
 8007afc:	d005      	beq.n	8007b0a <I2C_Master_ADDR+0x268>
 8007afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b00:	2b10      	cmp	r3, #16
 8007b02:	d002      	beq.n	8007b0a <I2C_Master_ADDR+0x268>
 8007b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b06:	2b20      	cmp	r3, #32
 8007b08:	d107      	bne.n	8007b1a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	685a      	ldr	r2, [r3, #4]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007b18:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	617b      	str	r3, [r7, #20]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	695b      	ldr	r3, [r3, #20]
 8007b24:	617b      	str	r3, [r7, #20]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	699b      	ldr	r3, [r3, #24]
 8007b2c:	617b      	str	r3, [r7, #20]
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	e032      	b.n	8007b98 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007b40:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b50:	d117      	bne.n	8007b82 <I2C_Master_ADDR+0x2e0>
 8007b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b54:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007b58:	d00b      	beq.n	8007b72 <I2C_Master_ADDR+0x2d0>
 8007b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d008      	beq.n	8007b72 <I2C_Master_ADDR+0x2d0>
 8007b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b62:	2b08      	cmp	r3, #8
 8007b64:	d005      	beq.n	8007b72 <I2C_Master_ADDR+0x2d0>
 8007b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b68:	2b10      	cmp	r3, #16
 8007b6a:	d002      	beq.n	8007b72 <I2C_Master_ADDR+0x2d0>
 8007b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b6e:	2b20      	cmp	r3, #32
 8007b70:	d107      	bne.n	8007b82 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	685a      	ldr	r2, [r3, #4]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007b80:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b82:	2300      	movs	r3, #0
 8007b84:	613b      	str	r3, [r7, #16]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	695b      	ldr	r3, [r3, #20]
 8007b8c:	613b      	str	r3, [r7, #16]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	699b      	ldr	r3, [r3, #24]
 8007b94:	613b      	str	r3, [r7, #16]
 8007b96:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007b9e:	e00b      	b.n	8007bb8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	60fb      	str	r3, [r7, #12]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	695b      	ldr	r3, [r3, #20]
 8007baa:	60fb      	str	r3, [r7, #12]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	60fb      	str	r3, [r7, #12]
 8007bb4:	68fb      	ldr	r3, [r7, #12]
}
 8007bb6:	e7ff      	b.n	8007bb8 <I2C_Master_ADDR+0x316>
 8007bb8:	bf00      	nop
 8007bba:	3744      	adds	r7, #68	@ 0x44
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bd2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d02b      	beq.n	8007c36 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be2:	781a      	ldrb	r2, [r3, #0]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bee:	1c5a      	adds	r2, r3, #1
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	3b01      	subs	r3, #1
 8007bfc:	b29a      	uxth	r2, r3
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d114      	bne.n	8007c36 <I2C_SlaveTransmit_TXE+0x72>
 8007c0c:	7bfb      	ldrb	r3, [r7, #15]
 8007c0e:	2b29      	cmp	r3, #41	@ 0x29
 8007c10:	d111      	bne.n	8007c36 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	685a      	ldr	r2, [r3, #4]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c20:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2221      	movs	r2, #33	@ 0x21
 8007c26:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2228      	movs	r2, #40	@ 0x28
 8007c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f7ff f9cb 	bl	8006fcc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007c36:	bf00      	nop
 8007c38:	3710      	adds	r7, #16
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007c3e:	b480      	push	{r7}
 8007c40:	b083      	sub	sp, #12
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d011      	beq.n	8007c74 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c54:	781a      	ldrb	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c60:	1c5a      	adds	r2, r3, #1
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	3b01      	subs	r3, #1
 8007c6e:	b29a      	uxth	r2, r3
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8007c74:	bf00      	nop
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b084      	sub	sp, #16
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c8e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d02c      	beq.n	8007cf4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	691a      	ldr	r2, [r3, #16]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca4:	b2d2      	uxtb	r2, r2
 8007ca6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cac:	1c5a      	adds	r2, r3, #1
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	b29a      	uxth	r2, r3
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d114      	bne.n	8007cf4 <I2C_SlaveReceive_RXNE+0x74>
 8007cca:	7bfb      	ldrb	r3, [r7, #15]
 8007ccc:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cce:	d111      	bne.n	8007cf4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	685a      	ldr	r2, [r3, #4]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007cde:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2222      	movs	r2, #34	@ 0x22
 8007ce4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2228      	movs	r2, #40	@ 0x28
 8007cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f7ff f976 	bl	8006fe0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007cf4:	bf00      	nop
 8007cf6:	3710      	adds	r7, #16
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d012      	beq.n	8007d34 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	691a      	ldr	r2, [r3, #16]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d18:	b2d2      	uxtb	r2, r2
 8007d1a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d20:	1c5a      	adds	r2, r3, #1
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8007d34:	bf00      	nop
 8007d36:	370c      	adds	r7, #12
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007d5a:	2b28      	cmp	r3, #40	@ 0x28
 8007d5c:	d125      	bne.n	8007daa <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	685a      	ldr	r2, [r3, #4]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d6c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	f003 0304 	and.w	r3, r3, #4
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d101      	bne.n	8007d7c <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d103      	bne.n	8007d8e <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	68db      	ldr	r3, [r3, #12]
 8007d8a:	81bb      	strh	r3, [r7, #12]
 8007d8c:	e002      	b.n	8007d94 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007d9c:	89ba      	ldrh	r2, [r7, #12]
 8007d9e:	7bfb      	ldrb	r3, [r7, #15]
 8007da0:	4619      	mov	r1, r3
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f7ff f926 	bl	8006ff4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007da8:	e00e      	b.n	8007dc8 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007daa:	2300      	movs	r3, #0
 8007dac:	60bb      	str	r3, [r7, #8]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	695b      	ldr	r3, [r3, #20]
 8007db4:	60bb      	str	r3, [r7, #8]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	699b      	ldr	r3, [r3, #24]
 8007dbc:	60bb      	str	r3, [r7, #8]
 8007dbe:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8007dc8:	bf00      	nop
 8007dca:	3710      	adds	r7, #16
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007dde:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	685a      	ldr	r2, [r3, #4]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007dee:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007df0:	2300      	movs	r3, #0
 8007df2:	60bb      	str	r3, [r7, #8]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	695b      	ldr	r3, [r3, #20]
 8007dfa:	60bb      	str	r3, [r7, #8]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f042 0201 	orr.w	r2, r2, #1
 8007e0a:	601a      	str	r2, [r3, #0]
 8007e0c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e1c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e2c:	d172      	bne.n	8007f14 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007e2e:	7bfb      	ldrb	r3, [r7, #15]
 8007e30:	2b22      	cmp	r3, #34	@ 0x22
 8007e32:	d002      	beq.n	8007e3a <I2C_Slave_STOPF+0x6a>
 8007e34:	7bfb      	ldrb	r3, [r7, #15]
 8007e36:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e38:	d135      	bne.n	8007ea6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	b29a      	uxth	r2, r3
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e4c:	b29b      	uxth	r3, r3
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d005      	beq.n	8007e5e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e56:	f043 0204 	orr.w	r2, r3, #4
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	685a      	ldr	r2, [r3, #4]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e6c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7fe f866 	bl	8005f44 <HAL_DMA_GetState>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	2b01      	cmp	r3, #1
 8007e7c:	d049      	beq.n	8007f12 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e82:	4a69      	ldr	r2, [pc, #420]	@ (8008028 <I2C_Slave_STOPF+0x258>)
 8007e84:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f7fd feae 	bl	8005bec <HAL_DMA_Abort_IT>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d03d      	beq.n	8007f12 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e9c:	687a      	ldr	r2, [r7, #4]
 8007e9e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007ea0:	4610      	mov	r0, r2
 8007ea2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007ea4:	e035      	b.n	8007f12 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	b29a      	uxth	r2, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d005      	beq.n	8007eca <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec2:	f043 0204 	orr.w	r2, r3, #4
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	685a      	ldr	r2, [r3, #4]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007ed8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f7fe f830 	bl	8005f44 <HAL_DMA_GetState>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d014      	beq.n	8007f14 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eee:	4a4e      	ldr	r2, [pc, #312]	@ (8008028 <I2C_Slave_STOPF+0x258>)
 8007ef0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f7fd fe78 	bl	8005bec <HAL_DMA_Abort_IT>
 8007efc:	4603      	mov	r3, r0
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d008      	beq.n	8007f14 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007f0c:	4610      	mov	r0, r2
 8007f0e:	4798      	blx	r3
 8007f10:	e000      	b.n	8007f14 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007f12:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d03e      	beq.n	8007f9c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	695b      	ldr	r3, [r3, #20]
 8007f24:	f003 0304 	and.w	r3, r3, #4
 8007f28:	2b04      	cmp	r3, #4
 8007f2a:	d112      	bne.n	8007f52 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	691a      	ldr	r2, [r3, #16]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f36:	b2d2      	uxtb	r2, r2
 8007f38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f3e:	1c5a      	adds	r2, r3, #1
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	b29a      	uxth	r2, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	695b      	ldr	r3, [r3, #20]
 8007f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f5c:	2b40      	cmp	r3, #64	@ 0x40
 8007f5e:	d112      	bne.n	8007f86 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	691a      	ldr	r2, [r3, #16]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f6a:	b2d2      	uxtb	r2, r2
 8007f6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f72:	1c5a      	adds	r2, r3, #1
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	3b01      	subs	r3, #1
 8007f80:	b29a      	uxth	r2, r3
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d005      	beq.n	8007f9c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f94:	f043 0204 	orr.w	r2, r3, #4
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d003      	beq.n	8007fac <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f000 f8b7 	bl	8008118 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007faa:	e039      	b.n	8008020 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007fac:	7bfb      	ldrb	r3, [r7, #15]
 8007fae:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fb0:	d109      	bne.n	8007fc6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2228      	movs	r2, #40	@ 0x28
 8007fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f7ff f80d 	bl	8006fe0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fcc:	b2db      	uxtb	r3, r3
 8007fce:	2b28      	cmp	r3, #40	@ 0x28
 8007fd0:	d111      	bne.n	8007ff6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	4a15      	ldr	r2, [pc, #84]	@ (800802c <I2C_Slave_STOPF+0x25c>)
 8007fd6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2220      	movs	r2, #32
 8007fe2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f7ff f80e 	bl	8007010 <HAL_I2C_ListenCpltCallback>
}
 8007ff4:	e014      	b.n	8008020 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ffa:	2b22      	cmp	r3, #34	@ 0x22
 8007ffc:	d002      	beq.n	8008004 <I2C_Slave_STOPF+0x234>
 8007ffe:	7bfb      	ldrb	r3, [r7, #15]
 8008000:	2b22      	cmp	r3, #34	@ 0x22
 8008002:	d10d      	bne.n	8008020 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2200      	movs	r2, #0
 8008008:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2220      	movs	r2, #32
 800800e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2200      	movs	r2, #0
 8008016:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f7fe ffe0 	bl	8006fe0 <HAL_I2C_SlaveRxCpltCallback>
}
 8008020:	bf00      	nop
 8008022:	3710      	adds	r7, #16
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}
 8008028:	080084a9 	.word	0x080084a9
 800802c:	ffff0000 	.word	0xffff0000

08008030 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b084      	sub	sp, #16
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800803e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008044:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	2b08      	cmp	r3, #8
 800804a:	d002      	beq.n	8008052 <I2C_Slave_AF+0x22>
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	2b20      	cmp	r3, #32
 8008050:	d129      	bne.n	80080a6 <I2C_Slave_AF+0x76>
 8008052:	7bfb      	ldrb	r3, [r7, #15]
 8008054:	2b28      	cmp	r3, #40	@ 0x28
 8008056:	d126      	bne.n	80080a6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	4a2e      	ldr	r2, [pc, #184]	@ (8008114 <I2C_Slave_AF+0xe4>)
 800805c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	685a      	ldr	r2, [r3, #4]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800806c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008076:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008086:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2220      	movs	r2, #32
 8008092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f7fe ffb6 	bl	8007010 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80080a4:	e031      	b.n	800810a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80080a6:	7bfb      	ldrb	r3, [r7, #15]
 80080a8:	2b21      	cmp	r3, #33	@ 0x21
 80080aa:	d129      	bne.n	8008100 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	4a19      	ldr	r2, [pc, #100]	@ (8008114 <I2C_Slave_AF+0xe4>)
 80080b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2221      	movs	r2, #33	@ 0x21
 80080b6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2220      	movs	r2, #32
 80080bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	685a      	ldr	r2, [r3, #4]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80080d6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80080e0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080f0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f7fe fb26 	bl	8006744 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f7fe ff67 	bl	8006fcc <HAL_I2C_SlaveTxCpltCallback>
}
 80080fe:	e004      	b.n	800810a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008108:	615a      	str	r2, [r3, #20]
}
 800810a:	bf00      	nop
 800810c:	3710      	adds	r7, #16
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}
 8008112:	bf00      	nop
 8008114:	ffff0000 	.word	0xffff0000

08008118 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008126:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800812e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008130:	7bbb      	ldrb	r3, [r7, #14]
 8008132:	2b10      	cmp	r3, #16
 8008134:	d002      	beq.n	800813c <I2C_ITError+0x24>
 8008136:	7bbb      	ldrb	r3, [r7, #14]
 8008138:	2b40      	cmp	r3, #64	@ 0x40
 800813a:	d10a      	bne.n	8008152 <I2C_ITError+0x3a>
 800813c:	7bfb      	ldrb	r3, [r7, #15]
 800813e:	2b22      	cmp	r3, #34	@ 0x22
 8008140:	d107      	bne.n	8008152 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008150:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008152:	7bfb      	ldrb	r3, [r7, #15]
 8008154:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008158:	2b28      	cmp	r3, #40	@ 0x28
 800815a:	d107      	bne.n	800816c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2200      	movs	r2, #0
 8008160:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2228      	movs	r2, #40	@ 0x28
 8008166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800816a:	e015      	b.n	8008198 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008176:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800817a:	d00a      	beq.n	8008192 <I2C_ITError+0x7a>
 800817c:	7bfb      	ldrb	r3, [r7, #15]
 800817e:	2b60      	cmp	r3, #96	@ 0x60
 8008180:	d007      	beq.n	8008192 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2220      	movs	r2, #32
 8008186:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2200      	movs	r2, #0
 800818e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081a6:	d162      	bne.n	800826e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	685a      	ldr	r2, [r3, #4]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80081b6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d020      	beq.n	8008208 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081ca:	4a6a      	ldr	r2, [pc, #424]	@ (8008374 <I2C_ITError+0x25c>)
 80081cc:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7fd fd0a 	bl	8005bec <HAL_DMA_Abort_IT>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	f000 8089 	beq.w	80082f2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f022 0201 	bic.w	r2, r2, #1
 80081ee:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2220      	movs	r2, #32
 80081f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008202:	4610      	mov	r0, r2
 8008204:	4798      	blx	r3
 8008206:	e074      	b.n	80082f2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800820c:	4a59      	ldr	r2, [pc, #356]	@ (8008374 <I2C_ITError+0x25c>)
 800820e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008214:	4618      	mov	r0, r3
 8008216:	f7fd fce9 	bl	8005bec <HAL_DMA_Abort_IT>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d068      	beq.n	80082f2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	695b      	ldr	r3, [r3, #20]
 8008226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800822a:	2b40      	cmp	r3, #64	@ 0x40
 800822c:	d10b      	bne.n	8008246 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	691a      	ldr	r2, [r3, #16]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008238:	b2d2      	uxtb	r2, r2
 800823a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008240:	1c5a      	adds	r2, r3, #1
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	681a      	ldr	r2, [r3, #0]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f022 0201 	bic.w	r2, r2, #1
 8008254:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2220      	movs	r2, #32
 800825a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008268:	4610      	mov	r0, r2
 800826a:	4798      	blx	r3
 800826c:	e041      	b.n	80082f2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008274:	b2db      	uxtb	r3, r3
 8008276:	2b60      	cmp	r3, #96	@ 0x60
 8008278:	d125      	bne.n	80082c6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2220      	movs	r2, #32
 800827e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	695b      	ldr	r3, [r3, #20]
 800828e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008292:	2b40      	cmp	r3, #64	@ 0x40
 8008294:	d10b      	bne.n	80082ae <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	691a      	ldr	r2, [r3, #16]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082a0:	b2d2      	uxtb	r2, r2
 80082a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082a8:	1c5a      	adds	r2, r3, #1
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f022 0201 	bic.w	r2, r2, #1
 80082bc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f7fe fece 	bl	8007060 <HAL_I2C_AbortCpltCallback>
 80082c4:	e015      	b.n	80082f2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	695b      	ldr	r3, [r3, #20]
 80082cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082d0:	2b40      	cmp	r3, #64	@ 0x40
 80082d2:	d10b      	bne.n	80082ec <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	691a      	ldr	r2, [r3, #16]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082de:	b2d2      	uxtb	r2, r2
 80082e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082e6:	1c5a      	adds	r2, r3, #1
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f7fe fead 	bl	800704c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082f6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	f003 0301 	and.w	r3, r3, #1
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d10e      	bne.n	8008320 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008308:	2b00      	cmp	r3, #0
 800830a:	d109      	bne.n	8008320 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008312:	2b00      	cmp	r3, #0
 8008314:	d104      	bne.n	8008320 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800831c:	2b00      	cmp	r3, #0
 800831e:	d007      	beq.n	8008330 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	685a      	ldr	r2, [r3, #4]
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800832e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008336:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800833c:	f003 0304 	and.w	r3, r3, #4
 8008340:	2b04      	cmp	r3, #4
 8008342:	d113      	bne.n	800836c <I2C_ITError+0x254>
 8008344:	7bfb      	ldrb	r3, [r7, #15]
 8008346:	2b28      	cmp	r3, #40	@ 0x28
 8008348:	d110      	bne.n	800836c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	4a0a      	ldr	r2, [pc, #40]	@ (8008378 <I2C_ITError+0x260>)
 800834e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2200      	movs	r2, #0
 8008354:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2220      	movs	r2, #32
 800835a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2200      	movs	r2, #0
 8008362:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f7fe fe52 	bl	8007010 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800836c:	bf00      	nop
 800836e:	3710      	adds	r7, #16
 8008370:	46bd      	mov	sp, r7
 8008372:	bd80      	pop	{r7, pc}
 8008374:	080084a9 	.word	0x080084a9
 8008378:	ffff0000 	.word	0xffff0000

0800837c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b088      	sub	sp, #32
 8008380:	af02      	add	r7, sp, #8
 8008382:	60f8      	str	r0, [r7, #12]
 8008384:	4608      	mov	r0, r1
 8008386:	4611      	mov	r1, r2
 8008388:	461a      	mov	r2, r3
 800838a:	4603      	mov	r3, r0
 800838c:	817b      	strh	r3, [r7, #10]
 800838e:	460b      	mov	r3, r1
 8008390:	813b      	strh	r3, [r7, #8]
 8008392:	4613      	mov	r3, r2
 8008394:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80083a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	6a3b      	ldr	r3, [r7, #32]
 80083ac:	2200      	movs	r2, #0
 80083ae:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80083b2:	68f8      	ldr	r0, [r7, #12]
 80083b4:	f000 f920 	bl	80085f8 <I2C_WaitOnFlagUntilTimeout>
 80083b8:	4603      	mov	r3, r0
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d00d      	beq.n	80083da <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083cc:	d103      	bne.n	80083d6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80083d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80083d6:	2303      	movs	r3, #3
 80083d8:	e05f      	b.n	800849a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80083da:	897b      	ldrh	r3, [r7, #10]
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	461a      	mov	r2, r3
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80083e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80083ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ec:	6a3a      	ldr	r2, [r7, #32]
 80083ee:	492d      	ldr	r1, [pc, #180]	@ (80084a4 <I2C_RequestMemoryWrite+0x128>)
 80083f0:	68f8      	ldr	r0, [r7, #12]
 80083f2:	f000 f97b 	bl	80086ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d001      	beq.n	8008400 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	e04c      	b.n	800849a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008400:	2300      	movs	r3, #0
 8008402:	617b      	str	r3, [r7, #20]
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	695b      	ldr	r3, [r3, #20]
 800840a:	617b      	str	r3, [r7, #20]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	699b      	ldr	r3, [r3, #24]
 8008412:	617b      	str	r3, [r7, #20]
 8008414:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008418:	6a39      	ldr	r1, [r7, #32]
 800841a:	68f8      	ldr	r0, [r7, #12]
 800841c:	f000 fa06 	bl	800882c <I2C_WaitOnTXEFlagUntilTimeout>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00d      	beq.n	8008442 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800842a:	2b04      	cmp	r3, #4
 800842c:	d107      	bne.n	800843e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800843c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800843e:	2301      	movs	r3, #1
 8008440:	e02b      	b.n	800849a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008442:	88fb      	ldrh	r3, [r7, #6]
 8008444:	2b01      	cmp	r3, #1
 8008446:	d105      	bne.n	8008454 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008448:	893b      	ldrh	r3, [r7, #8]
 800844a:	b2da      	uxtb	r2, r3
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	611a      	str	r2, [r3, #16]
 8008452:	e021      	b.n	8008498 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008454:	893b      	ldrh	r3, [r7, #8]
 8008456:	0a1b      	lsrs	r3, r3, #8
 8008458:	b29b      	uxth	r3, r3
 800845a:	b2da      	uxtb	r2, r3
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008464:	6a39      	ldr	r1, [r7, #32]
 8008466:	68f8      	ldr	r0, [r7, #12]
 8008468:	f000 f9e0 	bl	800882c <I2C_WaitOnTXEFlagUntilTimeout>
 800846c:	4603      	mov	r3, r0
 800846e:	2b00      	cmp	r3, #0
 8008470:	d00d      	beq.n	800848e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008476:	2b04      	cmp	r3, #4
 8008478:	d107      	bne.n	800848a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008488:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e005      	b.n	800849a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800848e:	893b      	ldrh	r3, [r7, #8]
 8008490:	b2da      	uxtb	r2, r3
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3718      	adds	r7, #24
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	00010002 	.word	0x00010002

080084a8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b086      	sub	sp, #24
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80084b0:	2300      	movs	r3, #0
 80084b2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084b8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084c0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80084c2:	4b4b      	ldr	r3, [pc, #300]	@ (80085f0 <I2C_DMAAbort+0x148>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	08db      	lsrs	r3, r3, #3
 80084c8:	4a4a      	ldr	r2, [pc, #296]	@ (80085f4 <I2C_DMAAbort+0x14c>)
 80084ca:	fba2 2303 	umull	r2, r3, r2, r3
 80084ce:	0a1a      	lsrs	r2, r3, #8
 80084d0:	4613      	mov	r3, r2
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	4413      	add	r3, r2
 80084d6:	00da      	lsls	r2, r3, #3
 80084d8:	1ad3      	subs	r3, r2, r3
 80084da:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d106      	bne.n	80084f0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084e6:	f043 0220 	orr.w	r2, r3, #32
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80084ee:	e00a      	b.n	8008506 <I2C_DMAAbort+0x5e>
    }
    count--;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	3b01      	subs	r3, #1
 80084f4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008500:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008504:	d0ea      	beq.n	80084dc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800850a:	2b00      	cmp	r3, #0
 800850c:	d003      	beq.n	8008516 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008512:	2200      	movs	r2, #0
 8008514:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800851a:	2b00      	cmp	r3, #0
 800851c:	d003      	beq.n	8008526 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008522:	2200      	movs	r2, #0
 8008524:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	681a      	ldr	r2, [r3, #0]
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008534:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	2200      	movs	r2, #0
 800853a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008540:	2b00      	cmp	r3, #0
 8008542:	d003      	beq.n	800854c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008548:	2200      	movs	r2, #0
 800854a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008550:	2b00      	cmp	r3, #0
 8008552:	d003      	beq.n	800855c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008558:	2200      	movs	r2, #0
 800855a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	681a      	ldr	r2, [r3, #0]
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f022 0201 	bic.w	r2, r2, #1
 800856a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008572:	b2db      	uxtb	r3, r3
 8008574:	2b60      	cmp	r3, #96	@ 0x60
 8008576:	d10e      	bne.n	8008596 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	2220      	movs	r2, #32
 800857c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	2200      	movs	r2, #0
 8008584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	2200      	movs	r2, #0
 800858c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800858e:	6978      	ldr	r0, [r7, #20]
 8008590:	f7fe fd66 	bl	8007060 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008594:	e027      	b.n	80085e6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008596:	7cfb      	ldrb	r3, [r7, #19]
 8008598:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800859c:	2b28      	cmp	r3, #40	@ 0x28
 800859e:	d117      	bne.n	80085d0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	681a      	ldr	r2, [r3, #0]
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f042 0201 	orr.w	r2, r2, #1
 80085ae:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	681a      	ldr	r2, [r3, #0]
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80085be:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	2200      	movs	r2, #0
 80085c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	2228      	movs	r2, #40	@ 0x28
 80085ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80085ce:	e007      	b.n	80085e0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	2220      	movs	r2, #32
 80085d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	2200      	movs	r2, #0
 80085dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80085e0:	6978      	ldr	r0, [r7, #20]
 80085e2:	f7fe fd33 	bl	800704c <HAL_I2C_ErrorCallback>
}
 80085e6:	bf00      	nop
 80085e8:	3718      	adds	r7, #24
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	20000018 	.word	0x20000018
 80085f4:	14f8b589 	.word	0x14f8b589

080085f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b084      	sub	sp, #16
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	603b      	str	r3, [r7, #0]
 8008604:	4613      	mov	r3, r2
 8008606:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008608:	e048      	b.n	800869c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008610:	d044      	beq.n	800869c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008612:	f7fc fcbb 	bl	8004f8c <HAL_GetTick>
 8008616:	4602      	mov	r2, r0
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	1ad3      	subs	r3, r2, r3
 800861c:	683a      	ldr	r2, [r7, #0]
 800861e:	429a      	cmp	r2, r3
 8008620:	d302      	bcc.n	8008628 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d139      	bne.n	800869c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	0c1b      	lsrs	r3, r3, #16
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b01      	cmp	r3, #1
 8008630:	d10d      	bne.n	800864e <I2C_WaitOnFlagUntilTimeout+0x56>
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	695b      	ldr	r3, [r3, #20]
 8008638:	43da      	mvns	r2, r3
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	4013      	ands	r3, r2
 800863e:	b29b      	uxth	r3, r3
 8008640:	2b00      	cmp	r3, #0
 8008642:	bf0c      	ite	eq
 8008644:	2301      	moveq	r3, #1
 8008646:	2300      	movne	r3, #0
 8008648:	b2db      	uxtb	r3, r3
 800864a:	461a      	mov	r2, r3
 800864c:	e00c      	b.n	8008668 <I2C_WaitOnFlagUntilTimeout+0x70>
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	699b      	ldr	r3, [r3, #24]
 8008654:	43da      	mvns	r2, r3
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	4013      	ands	r3, r2
 800865a:	b29b      	uxth	r3, r3
 800865c:	2b00      	cmp	r3, #0
 800865e:	bf0c      	ite	eq
 8008660:	2301      	moveq	r3, #1
 8008662:	2300      	movne	r3, #0
 8008664:	b2db      	uxtb	r3, r3
 8008666:	461a      	mov	r2, r3
 8008668:	79fb      	ldrb	r3, [r7, #7]
 800866a:	429a      	cmp	r2, r3
 800866c:	d116      	bne.n	800869c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2200      	movs	r2, #0
 8008672:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2220      	movs	r2, #32
 8008678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2200      	movs	r2, #0
 8008680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008688:	f043 0220 	orr.w	r2, r3, #32
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2200      	movs	r2, #0
 8008694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008698:	2301      	movs	r3, #1
 800869a:	e023      	b.n	80086e4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	0c1b      	lsrs	r3, r3, #16
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d10d      	bne.n	80086c2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	695b      	ldr	r3, [r3, #20]
 80086ac:	43da      	mvns	r2, r3
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	4013      	ands	r3, r2
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	bf0c      	ite	eq
 80086b8:	2301      	moveq	r3, #1
 80086ba:	2300      	movne	r3, #0
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	461a      	mov	r2, r3
 80086c0:	e00c      	b.n	80086dc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	699b      	ldr	r3, [r3, #24]
 80086c8:	43da      	mvns	r2, r3
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	4013      	ands	r3, r2
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	bf0c      	ite	eq
 80086d4:	2301      	moveq	r3, #1
 80086d6:	2300      	movne	r3, #0
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	461a      	mov	r2, r3
 80086dc:	79fb      	ldrb	r3, [r7, #7]
 80086de:	429a      	cmp	r2, r3
 80086e0:	d093      	beq.n	800860a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3710      	adds	r7, #16
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b084      	sub	sp, #16
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	60f8      	str	r0, [r7, #12]
 80086f4:	60b9      	str	r1, [r7, #8]
 80086f6:	607a      	str	r2, [r7, #4]
 80086f8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80086fa:	e071      	b.n	80087e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	695b      	ldr	r3, [r3, #20]
 8008702:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008706:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800870a:	d123      	bne.n	8008754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800871a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008724:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2200      	movs	r2, #0
 800872a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2220      	movs	r2, #32
 8008730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2200      	movs	r2, #0
 8008738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008740:	f043 0204 	orr.w	r2, r3, #4
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	e067      	b.n	8008824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800875a:	d041      	beq.n	80087e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800875c:	f7fc fc16 	bl	8004f8c <HAL_GetTick>
 8008760:	4602      	mov	r2, r0
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	1ad3      	subs	r3, r2, r3
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	429a      	cmp	r2, r3
 800876a:	d302      	bcc.n	8008772 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d136      	bne.n	80087e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	0c1b      	lsrs	r3, r3, #16
 8008776:	b2db      	uxtb	r3, r3
 8008778:	2b01      	cmp	r3, #1
 800877a:	d10c      	bne.n	8008796 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	695b      	ldr	r3, [r3, #20]
 8008782:	43da      	mvns	r2, r3
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	4013      	ands	r3, r2
 8008788:	b29b      	uxth	r3, r3
 800878a:	2b00      	cmp	r3, #0
 800878c:	bf14      	ite	ne
 800878e:	2301      	movne	r3, #1
 8008790:	2300      	moveq	r3, #0
 8008792:	b2db      	uxtb	r3, r3
 8008794:	e00b      	b.n	80087ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	699b      	ldr	r3, [r3, #24]
 800879c:	43da      	mvns	r2, r3
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	4013      	ands	r3, r2
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	bf14      	ite	ne
 80087a8:	2301      	movne	r3, #1
 80087aa:	2300      	moveq	r3, #0
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d016      	beq.n	80087e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2200      	movs	r2, #0
 80087b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2220      	movs	r2, #32
 80087bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2200      	movs	r2, #0
 80087c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087cc:	f043 0220 	orr.w	r2, r3, #32
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2200      	movs	r2, #0
 80087d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e021      	b.n	8008824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	0c1b      	lsrs	r3, r3, #16
 80087e4:	b2db      	uxtb	r3, r3
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d10c      	bne.n	8008804 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	695b      	ldr	r3, [r3, #20]
 80087f0:	43da      	mvns	r2, r3
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	4013      	ands	r3, r2
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	bf14      	ite	ne
 80087fc:	2301      	movne	r3, #1
 80087fe:	2300      	moveq	r3, #0
 8008800:	b2db      	uxtb	r3, r3
 8008802:	e00b      	b.n	800881c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	699b      	ldr	r3, [r3, #24]
 800880a:	43da      	mvns	r2, r3
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	4013      	ands	r3, r2
 8008810:	b29b      	uxth	r3, r3
 8008812:	2b00      	cmp	r3, #0
 8008814:	bf14      	ite	ne
 8008816:	2301      	movne	r3, #1
 8008818:	2300      	moveq	r3, #0
 800881a:	b2db      	uxtb	r3, r3
 800881c:	2b00      	cmp	r3, #0
 800881e:	f47f af6d 	bne.w	80086fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	3710      	adds	r7, #16
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}

0800882c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	60f8      	str	r0, [r7, #12]
 8008834:	60b9      	str	r1, [r7, #8]
 8008836:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008838:	e034      	b.n	80088a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	f000 f8b8 	bl	80089b0 <I2C_IsAcknowledgeFailed>
 8008840:	4603      	mov	r3, r0
 8008842:	2b00      	cmp	r3, #0
 8008844:	d001      	beq.n	800884a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008846:	2301      	movs	r3, #1
 8008848:	e034      	b.n	80088b4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008850:	d028      	beq.n	80088a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008852:	f7fc fb9b 	bl	8004f8c <HAL_GetTick>
 8008856:	4602      	mov	r2, r0
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	1ad3      	subs	r3, r2, r3
 800885c:	68ba      	ldr	r2, [r7, #8]
 800885e:	429a      	cmp	r2, r3
 8008860:	d302      	bcc.n	8008868 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d11d      	bne.n	80088a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	695b      	ldr	r3, [r3, #20]
 800886e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008872:	2b80      	cmp	r3, #128	@ 0x80
 8008874:	d016      	beq.n	80088a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2200      	movs	r2, #0
 800887a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2220      	movs	r2, #32
 8008880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2200      	movs	r2, #0
 8008888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008890:	f043 0220 	orr.w	r2, r3, #32
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2200      	movs	r2, #0
 800889c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80088a0:	2301      	movs	r3, #1
 80088a2:	e007      	b.n	80088b4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	695b      	ldr	r3, [r3, #20]
 80088aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088ae:	2b80      	cmp	r3, #128	@ 0x80
 80088b0:	d1c3      	bne.n	800883a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80088b2:	2300      	movs	r3, #0
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	3710      	adds	r7, #16
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b084      	sub	sp, #16
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80088c8:	e034      	b.n	8008934 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80088ca:	68f8      	ldr	r0, [r7, #12]
 80088cc:	f000 f870 	bl	80089b0 <I2C_IsAcknowledgeFailed>
 80088d0:	4603      	mov	r3, r0
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d001      	beq.n	80088da <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80088d6:	2301      	movs	r3, #1
 80088d8:	e034      	b.n	8008944 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80088e0:	d028      	beq.n	8008934 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088e2:	f7fc fb53 	bl	8004f8c <HAL_GetTick>
 80088e6:	4602      	mov	r2, r0
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	1ad3      	subs	r3, r2, r3
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	429a      	cmp	r2, r3
 80088f0:	d302      	bcc.n	80088f8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d11d      	bne.n	8008934 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	695b      	ldr	r3, [r3, #20]
 80088fe:	f003 0304 	and.w	r3, r3, #4
 8008902:	2b04      	cmp	r3, #4
 8008904:	d016      	beq.n	8008934 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2220      	movs	r2, #32
 8008910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2200      	movs	r2, #0
 8008918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008920:	f043 0220 	orr.w	r2, r3, #32
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2200      	movs	r2, #0
 800892c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008930:	2301      	movs	r3, #1
 8008932:	e007      	b.n	8008944 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	695b      	ldr	r3, [r3, #20]
 800893a:	f003 0304 	and.w	r3, r3, #4
 800893e:	2b04      	cmp	r3, #4
 8008940:	d1c3      	bne.n	80088ca <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008942:	2300      	movs	r3, #0
}
 8008944:	4618      	mov	r0, r3
 8008946:	3710      	adds	r7, #16
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}

0800894c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800894c:	b480      	push	{r7}
 800894e:	b085      	sub	sp, #20
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008954:	2300      	movs	r3, #0
 8008956:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008958:	4b13      	ldr	r3, [pc, #76]	@ (80089a8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	08db      	lsrs	r3, r3, #3
 800895e:	4a13      	ldr	r2, [pc, #76]	@ (80089ac <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008960:	fba2 2303 	umull	r2, r3, r2, r3
 8008964:	0a1a      	lsrs	r2, r3, #8
 8008966:	4613      	mov	r3, r2
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	4413      	add	r3, r2
 800896c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	3b01      	subs	r3, #1
 8008972:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d107      	bne.n	800898a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800897e:	f043 0220 	orr.w	r2, r3, #32
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8008986:	2301      	movs	r3, #1
 8008988:	e008      	b.n	800899c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008994:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008998:	d0e9      	beq.n	800896e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800899a:	2300      	movs	r3, #0
}
 800899c:	4618      	mov	r0, r3
 800899e:	3714      	adds	r7, #20
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr
 80089a8:	20000018 	.word	0x20000018
 80089ac:	14f8b589 	.word	0x14f8b589

080089b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b083      	sub	sp, #12
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	695b      	ldr	r3, [r3, #20]
 80089be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089c6:	d11b      	bne.n	8008a00 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80089d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2200      	movs	r2, #0
 80089d6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2220      	movs	r2, #32
 80089dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ec:	f043 0204 	orr.w	r2, r3, #4
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2200      	movs	r2, #0
 80089f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80089fc:	2301      	movs	r3, #1
 80089fe:	e000      	b.n	8008a02 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008a00:	2300      	movs	r3, #0
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	370c      	adds	r7, #12
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr

08008a0e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008a0e:	b480      	push	{r7}
 8008a10:	b083      	sub	sp, #12
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a1a:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8008a1e:	d103      	bne.n	8008a28 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2201      	movs	r2, #1
 8008a24:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008a26:	e007      	b.n	8008a38 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a2c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8008a30:	d102      	bne.n	8008a38 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2208      	movs	r2, #8
 8008a36:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8008a38:	bf00      	nop
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b086      	sub	sp, #24
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d101      	bne.n	8008a56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	e267      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f003 0301 	and.w	r3, r3, #1
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d075      	beq.n	8008b4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008a62:	4b88      	ldr	r3, [pc, #544]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	f003 030c 	and.w	r3, r3, #12
 8008a6a:	2b04      	cmp	r3, #4
 8008a6c:	d00c      	beq.n	8008a88 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008a6e:	4b85      	ldr	r3, [pc, #532]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008a76:	2b08      	cmp	r3, #8
 8008a78:	d112      	bne.n	8008aa0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008a7a:	4b82      	ldr	r3, [pc, #520]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008a82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008a86:	d10b      	bne.n	8008aa0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a88:	4b7e      	ldr	r3, [pc, #504]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d05b      	beq.n	8008b4c <HAL_RCC_OscConfig+0x108>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d157      	bne.n	8008b4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	e242      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008aa8:	d106      	bne.n	8008ab8 <HAL_RCC_OscConfig+0x74>
 8008aaa:	4b76      	ldr	r3, [pc, #472]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a75      	ldr	r2, [pc, #468]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ab4:	6013      	str	r3, [r2, #0]
 8008ab6:	e01d      	b.n	8008af4 <HAL_RCC_OscConfig+0xb0>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008ac0:	d10c      	bne.n	8008adc <HAL_RCC_OscConfig+0x98>
 8008ac2:	4b70      	ldr	r3, [pc, #448]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a6f      	ldr	r2, [pc, #444]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008ac8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008acc:	6013      	str	r3, [r2, #0]
 8008ace:	4b6d      	ldr	r3, [pc, #436]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a6c      	ldr	r2, [pc, #432]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008ad4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ad8:	6013      	str	r3, [r2, #0]
 8008ada:	e00b      	b.n	8008af4 <HAL_RCC_OscConfig+0xb0>
 8008adc:	4b69      	ldr	r3, [pc, #420]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a68      	ldr	r2, [pc, #416]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008ae2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ae6:	6013      	str	r3, [r2, #0]
 8008ae8:	4b66      	ldr	r3, [pc, #408]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a65      	ldr	r2, [pc, #404]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008aee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008af2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d013      	beq.n	8008b24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008afc:	f7fc fa46 	bl	8004f8c <HAL_GetTick>
 8008b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008b02:	e008      	b.n	8008b16 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b04:	f7fc fa42 	bl	8004f8c <HAL_GetTick>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	1ad3      	subs	r3, r2, r3
 8008b0e:	2b64      	cmp	r3, #100	@ 0x64
 8008b10:	d901      	bls.n	8008b16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008b12:	2303      	movs	r3, #3
 8008b14:	e207      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008b16:	4b5b      	ldr	r3, [pc, #364]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d0f0      	beq.n	8008b04 <HAL_RCC_OscConfig+0xc0>
 8008b22:	e014      	b.n	8008b4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b24:	f7fc fa32 	bl	8004f8c <HAL_GetTick>
 8008b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008b2a:	e008      	b.n	8008b3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b2c:	f7fc fa2e 	bl	8004f8c <HAL_GetTick>
 8008b30:	4602      	mov	r2, r0
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	1ad3      	subs	r3, r2, r3
 8008b36:	2b64      	cmp	r3, #100	@ 0x64
 8008b38:	d901      	bls.n	8008b3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008b3a:	2303      	movs	r3, #3
 8008b3c:	e1f3      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008b3e:	4b51      	ldr	r3, [pc, #324]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d1f0      	bne.n	8008b2c <HAL_RCC_OscConfig+0xe8>
 8008b4a:	e000      	b.n	8008b4e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f003 0302 	and.w	r3, r3, #2
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d063      	beq.n	8008c22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008b5a:	4b4a      	ldr	r3, [pc, #296]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008b5c:	689b      	ldr	r3, [r3, #8]
 8008b5e:	f003 030c 	and.w	r3, r3, #12
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d00b      	beq.n	8008b7e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008b66:	4b47      	ldr	r3, [pc, #284]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008b6e:	2b08      	cmp	r3, #8
 8008b70:	d11c      	bne.n	8008bac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008b72:	4b44      	ldr	r3, [pc, #272]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d116      	bne.n	8008bac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008b7e:	4b41      	ldr	r3, [pc, #260]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f003 0302 	and.w	r3, r3, #2
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d005      	beq.n	8008b96 <HAL_RCC_OscConfig+0x152>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	68db      	ldr	r3, [r3, #12]
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d001      	beq.n	8008b96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	e1c7      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b96:	4b3b      	ldr	r3, [pc, #236]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	691b      	ldr	r3, [r3, #16]
 8008ba2:	00db      	lsls	r3, r3, #3
 8008ba4:	4937      	ldr	r1, [pc, #220]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008baa:	e03a      	b.n	8008c22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d020      	beq.n	8008bf6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008bb4:	4b34      	ldr	r3, [pc, #208]	@ (8008c88 <HAL_RCC_OscConfig+0x244>)
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bba:	f7fc f9e7 	bl	8004f8c <HAL_GetTick>
 8008bbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008bc0:	e008      	b.n	8008bd4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008bc2:	f7fc f9e3 	bl	8004f8c <HAL_GetTick>
 8008bc6:	4602      	mov	r2, r0
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	1ad3      	subs	r3, r2, r3
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d901      	bls.n	8008bd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008bd0:	2303      	movs	r3, #3
 8008bd2:	e1a8      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f003 0302 	and.w	r3, r3, #2
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d0f0      	beq.n	8008bc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008be0:	4b28      	ldr	r3, [pc, #160]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	691b      	ldr	r3, [r3, #16]
 8008bec:	00db      	lsls	r3, r3, #3
 8008bee:	4925      	ldr	r1, [pc, #148]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	600b      	str	r3, [r1, #0]
 8008bf4:	e015      	b.n	8008c22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008bf6:	4b24      	ldr	r3, [pc, #144]	@ (8008c88 <HAL_RCC_OscConfig+0x244>)
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bfc:	f7fc f9c6 	bl	8004f8c <HAL_GetTick>
 8008c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008c02:	e008      	b.n	8008c16 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c04:	f7fc f9c2 	bl	8004f8c <HAL_GetTick>
 8008c08:	4602      	mov	r2, r0
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	1ad3      	subs	r3, r2, r3
 8008c0e:	2b02      	cmp	r3, #2
 8008c10:	d901      	bls.n	8008c16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008c12:	2303      	movs	r3, #3
 8008c14:	e187      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008c16:	4b1b      	ldr	r3, [pc, #108]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f003 0302 	and.w	r3, r3, #2
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d1f0      	bne.n	8008c04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f003 0308 	and.w	r3, r3, #8
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d036      	beq.n	8008c9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	695b      	ldr	r3, [r3, #20]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d016      	beq.n	8008c64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008c36:	4b15      	ldr	r3, [pc, #84]	@ (8008c8c <HAL_RCC_OscConfig+0x248>)
 8008c38:	2201      	movs	r2, #1
 8008c3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c3c:	f7fc f9a6 	bl	8004f8c <HAL_GetTick>
 8008c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008c42:	e008      	b.n	8008c56 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008c44:	f7fc f9a2 	bl	8004f8c <HAL_GetTick>
 8008c48:	4602      	mov	r2, r0
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	1ad3      	subs	r3, r2, r3
 8008c4e:	2b02      	cmp	r3, #2
 8008c50:	d901      	bls.n	8008c56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008c52:	2303      	movs	r3, #3
 8008c54:	e167      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008c56:	4b0b      	ldr	r3, [pc, #44]	@ (8008c84 <HAL_RCC_OscConfig+0x240>)
 8008c58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c5a:	f003 0302 	and.w	r3, r3, #2
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d0f0      	beq.n	8008c44 <HAL_RCC_OscConfig+0x200>
 8008c62:	e01b      	b.n	8008c9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008c64:	4b09      	ldr	r3, [pc, #36]	@ (8008c8c <HAL_RCC_OscConfig+0x248>)
 8008c66:	2200      	movs	r2, #0
 8008c68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008c6a:	f7fc f98f 	bl	8004f8c <HAL_GetTick>
 8008c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008c70:	e00e      	b.n	8008c90 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008c72:	f7fc f98b 	bl	8004f8c <HAL_GetTick>
 8008c76:	4602      	mov	r2, r0
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	1ad3      	subs	r3, r2, r3
 8008c7c:	2b02      	cmp	r3, #2
 8008c7e:	d907      	bls.n	8008c90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008c80:	2303      	movs	r3, #3
 8008c82:	e150      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
 8008c84:	40023800 	.word	0x40023800
 8008c88:	42470000 	.word	0x42470000
 8008c8c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008c90:	4b88      	ldr	r3, [pc, #544]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008c92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c94:	f003 0302 	and.w	r3, r3, #2
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d1ea      	bne.n	8008c72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f003 0304 	and.w	r3, r3, #4
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f000 8097 	beq.w	8008dd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008caa:	2300      	movs	r3, #0
 8008cac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008cae:	4b81      	ldr	r3, [pc, #516]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d10f      	bne.n	8008cda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008cba:	2300      	movs	r3, #0
 8008cbc:	60bb      	str	r3, [r7, #8]
 8008cbe:	4b7d      	ldr	r3, [pc, #500]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc2:	4a7c      	ldr	r2, [pc, #496]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008cc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8008cca:	4b7a      	ldr	r3, [pc, #488]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008cd2:	60bb      	str	r3, [r7, #8]
 8008cd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008cda:	4b77      	ldr	r3, [pc, #476]	@ (8008eb8 <HAL_RCC_OscConfig+0x474>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d118      	bne.n	8008d18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008ce6:	4b74      	ldr	r3, [pc, #464]	@ (8008eb8 <HAL_RCC_OscConfig+0x474>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a73      	ldr	r2, [pc, #460]	@ (8008eb8 <HAL_RCC_OscConfig+0x474>)
 8008cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008cf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008cf2:	f7fc f94b 	bl	8004f8c <HAL_GetTick>
 8008cf6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008cf8:	e008      	b.n	8008d0c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008cfa:	f7fc f947 	bl	8004f8c <HAL_GetTick>
 8008cfe:	4602      	mov	r2, r0
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	1ad3      	subs	r3, r2, r3
 8008d04:	2b02      	cmp	r3, #2
 8008d06:	d901      	bls.n	8008d0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008d08:	2303      	movs	r3, #3
 8008d0a:	e10c      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008d0c:	4b6a      	ldr	r3, [pc, #424]	@ (8008eb8 <HAL_RCC_OscConfig+0x474>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d0f0      	beq.n	8008cfa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	689b      	ldr	r3, [r3, #8]
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d106      	bne.n	8008d2e <HAL_RCC_OscConfig+0x2ea>
 8008d20:	4b64      	ldr	r3, [pc, #400]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d24:	4a63      	ldr	r2, [pc, #396]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d26:	f043 0301 	orr.w	r3, r3, #1
 8008d2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d2c:	e01c      	b.n	8008d68 <HAL_RCC_OscConfig+0x324>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	689b      	ldr	r3, [r3, #8]
 8008d32:	2b05      	cmp	r3, #5
 8008d34:	d10c      	bne.n	8008d50 <HAL_RCC_OscConfig+0x30c>
 8008d36:	4b5f      	ldr	r3, [pc, #380]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d3a:	4a5e      	ldr	r2, [pc, #376]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d3c:	f043 0304 	orr.w	r3, r3, #4
 8008d40:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d42:	4b5c      	ldr	r3, [pc, #368]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d46:	4a5b      	ldr	r2, [pc, #364]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d48:	f043 0301 	orr.w	r3, r3, #1
 8008d4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d4e:	e00b      	b.n	8008d68 <HAL_RCC_OscConfig+0x324>
 8008d50:	4b58      	ldr	r3, [pc, #352]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d54:	4a57      	ldr	r2, [pc, #348]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d56:	f023 0301 	bic.w	r3, r3, #1
 8008d5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d5c:	4b55      	ldr	r3, [pc, #340]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d60:	4a54      	ldr	r2, [pc, #336]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d62:	f023 0304 	bic.w	r3, r3, #4
 8008d66:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d015      	beq.n	8008d9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d70:	f7fc f90c 	bl	8004f8c <HAL_GetTick>
 8008d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008d76:	e00a      	b.n	8008d8e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d78:	f7fc f908 	bl	8004f8c <HAL_GetTick>
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	1ad3      	subs	r3, r2, r3
 8008d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d901      	bls.n	8008d8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008d8a:	2303      	movs	r3, #3
 8008d8c:	e0cb      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008d8e:	4b49      	ldr	r3, [pc, #292]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d92:	f003 0302 	and.w	r3, r3, #2
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d0ee      	beq.n	8008d78 <HAL_RCC_OscConfig+0x334>
 8008d9a:	e014      	b.n	8008dc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008d9c:	f7fc f8f6 	bl	8004f8c <HAL_GetTick>
 8008da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008da2:	e00a      	b.n	8008dba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008da4:	f7fc f8f2 	bl	8004f8c <HAL_GetTick>
 8008da8:	4602      	mov	r2, r0
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	1ad3      	subs	r3, r2, r3
 8008dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d901      	bls.n	8008dba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008db6:	2303      	movs	r3, #3
 8008db8:	e0b5      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008dba:	4b3e      	ldr	r3, [pc, #248]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dbe:	f003 0302 	and.w	r3, r3, #2
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d1ee      	bne.n	8008da4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008dc6:	7dfb      	ldrb	r3, [r7, #23]
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d105      	bne.n	8008dd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008dcc:	4b39      	ldr	r3, [pc, #228]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd0:	4a38      	ldr	r2, [pc, #224]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008dd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008dd6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	699b      	ldr	r3, [r3, #24]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f000 80a1 	beq.w	8008f24 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008de2:	4b34      	ldr	r3, [pc, #208]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	f003 030c 	and.w	r3, r3, #12
 8008dea:	2b08      	cmp	r3, #8
 8008dec:	d05c      	beq.n	8008ea8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	699b      	ldr	r3, [r3, #24]
 8008df2:	2b02      	cmp	r3, #2
 8008df4:	d141      	bne.n	8008e7a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008df6:	4b31      	ldr	r3, [pc, #196]	@ (8008ebc <HAL_RCC_OscConfig+0x478>)
 8008df8:	2200      	movs	r2, #0
 8008dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008dfc:	f7fc f8c6 	bl	8004f8c <HAL_GetTick>
 8008e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008e02:	e008      	b.n	8008e16 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e04:	f7fc f8c2 	bl	8004f8c <HAL_GetTick>
 8008e08:	4602      	mov	r2, r0
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	1ad3      	subs	r3, r2, r3
 8008e0e:	2b02      	cmp	r3, #2
 8008e10:	d901      	bls.n	8008e16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008e12:	2303      	movs	r3, #3
 8008e14:	e087      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008e16:	4b27      	ldr	r3, [pc, #156]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d1f0      	bne.n	8008e04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	69da      	ldr	r2, [r3, #28]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6a1b      	ldr	r3, [r3, #32]
 8008e2a:	431a      	orrs	r2, r3
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e30:	019b      	lsls	r3, r3, #6
 8008e32:	431a      	orrs	r2, r3
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e38:	085b      	lsrs	r3, r3, #1
 8008e3a:	3b01      	subs	r3, #1
 8008e3c:	041b      	lsls	r3, r3, #16
 8008e3e:	431a      	orrs	r2, r3
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e44:	061b      	lsls	r3, r3, #24
 8008e46:	491b      	ldr	r1, [pc, #108]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8008ebc <HAL_RCC_OscConfig+0x478>)
 8008e4e:	2201      	movs	r2, #1
 8008e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e52:	f7fc f89b 	bl	8004f8c <HAL_GetTick>
 8008e56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008e58:	e008      	b.n	8008e6c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e5a:	f7fc f897 	bl	8004f8c <HAL_GetTick>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	1ad3      	subs	r3, r2, r3
 8008e64:	2b02      	cmp	r3, #2
 8008e66:	d901      	bls.n	8008e6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008e68:	2303      	movs	r3, #3
 8008e6a:	e05c      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008e6c:	4b11      	ldr	r3, [pc, #68]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d0f0      	beq.n	8008e5a <HAL_RCC_OscConfig+0x416>
 8008e78:	e054      	b.n	8008f24 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e7a:	4b10      	ldr	r3, [pc, #64]	@ (8008ebc <HAL_RCC_OscConfig+0x478>)
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e80:	f7fc f884 	bl	8004f8c <HAL_GetTick>
 8008e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008e86:	e008      	b.n	8008e9a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e88:	f7fc f880 	bl	8004f8c <HAL_GetTick>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	1ad3      	subs	r3, r2, r3
 8008e92:	2b02      	cmp	r3, #2
 8008e94:	d901      	bls.n	8008e9a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008e96:	2303      	movs	r3, #3
 8008e98:	e045      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008e9a:	4b06      	ldr	r3, [pc, #24]	@ (8008eb4 <HAL_RCC_OscConfig+0x470>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1f0      	bne.n	8008e88 <HAL_RCC_OscConfig+0x444>
 8008ea6:	e03d      	b.n	8008f24 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	699b      	ldr	r3, [r3, #24]
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d107      	bne.n	8008ec0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	e038      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
 8008eb4:	40023800 	.word	0x40023800
 8008eb8:	40007000 	.word	0x40007000
 8008ebc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8008f30 <HAL_RCC_OscConfig+0x4ec>)
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	699b      	ldr	r3, [r3, #24]
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d028      	beq.n	8008f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d121      	bne.n	8008f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d11a      	bne.n	8008f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008eea:	68fa      	ldr	r2, [r7, #12]
 8008eec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008ef0:	4013      	ands	r3, r2
 8008ef2:	687a      	ldr	r2, [r7, #4]
 8008ef4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008ef6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d111      	bne.n	8008f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f06:	085b      	lsrs	r3, r3, #1
 8008f08:	3b01      	subs	r3, #1
 8008f0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d107      	bne.n	8008f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d001      	beq.n	8008f24 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008f20:	2301      	movs	r3, #1
 8008f22:	e000      	b.n	8008f26 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008f24:	2300      	movs	r3, #0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3718      	adds	r7, #24
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	40023800 	.word	0x40023800

08008f34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b084      	sub	sp, #16
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d101      	bne.n	8008f48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	e0cc      	b.n	80090e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008f48:	4b68      	ldr	r3, [pc, #416]	@ (80090ec <HAL_RCC_ClockConfig+0x1b8>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f003 0307 	and.w	r3, r3, #7
 8008f50:	683a      	ldr	r2, [r7, #0]
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d90c      	bls.n	8008f70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f56:	4b65      	ldr	r3, [pc, #404]	@ (80090ec <HAL_RCC_ClockConfig+0x1b8>)
 8008f58:	683a      	ldr	r2, [r7, #0]
 8008f5a:	b2d2      	uxtb	r2, r2
 8008f5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f5e:	4b63      	ldr	r3, [pc, #396]	@ (80090ec <HAL_RCC_ClockConfig+0x1b8>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f003 0307 	and.w	r3, r3, #7
 8008f66:	683a      	ldr	r2, [r7, #0]
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d001      	beq.n	8008f70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e0b8      	b.n	80090e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f003 0302 	and.w	r3, r3, #2
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d020      	beq.n	8008fbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f003 0304 	and.w	r3, r3, #4
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d005      	beq.n	8008f94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008f88:	4b59      	ldr	r3, [pc, #356]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	4a58      	ldr	r2, [pc, #352]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008f8e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008f92:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f003 0308 	and.w	r3, r3, #8
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d005      	beq.n	8008fac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008fa0:	4b53      	ldr	r3, [pc, #332]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008fa2:	689b      	ldr	r3, [r3, #8]
 8008fa4:	4a52      	ldr	r2, [pc, #328]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008fa6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008faa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008fac:	4b50      	ldr	r3, [pc, #320]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	494d      	ldr	r1, [pc, #308]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f003 0301 	and.w	r3, r3, #1
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d044      	beq.n	8009054 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	2b01      	cmp	r3, #1
 8008fd0:	d107      	bne.n	8008fe2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008fd2:	4b47      	ldr	r3, [pc, #284]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d119      	bne.n	8009012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e07f      	b.n	80090e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	2b02      	cmp	r3, #2
 8008fe8:	d003      	beq.n	8008ff2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008fee:	2b03      	cmp	r3, #3
 8008ff0:	d107      	bne.n	8009002 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ff2:	4b3f      	ldr	r3, [pc, #252]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d109      	bne.n	8009012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ffe:	2301      	movs	r3, #1
 8009000:	e06f      	b.n	80090e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009002:	4b3b      	ldr	r3, [pc, #236]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f003 0302 	and.w	r3, r3, #2
 800900a:	2b00      	cmp	r3, #0
 800900c:	d101      	bne.n	8009012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	e067      	b.n	80090e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009012:	4b37      	ldr	r3, [pc, #220]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	f023 0203 	bic.w	r2, r3, #3
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	4934      	ldr	r1, [pc, #208]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8009020:	4313      	orrs	r3, r2
 8009022:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009024:	f7fb ffb2 	bl	8004f8c <HAL_GetTick>
 8009028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800902a:	e00a      	b.n	8009042 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800902c:	f7fb ffae 	bl	8004f8c <HAL_GetTick>
 8009030:	4602      	mov	r2, r0
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	1ad3      	subs	r3, r2, r3
 8009036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800903a:	4293      	cmp	r3, r2
 800903c:	d901      	bls.n	8009042 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800903e:	2303      	movs	r3, #3
 8009040:	e04f      	b.n	80090e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009042:	4b2b      	ldr	r3, [pc, #172]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8009044:	689b      	ldr	r3, [r3, #8]
 8009046:	f003 020c 	and.w	r2, r3, #12
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	685b      	ldr	r3, [r3, #4]
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	429a      	cmp	r2, r3
 8009052:	d1eb      	bne.n	800902c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009054:	4b25      	ldr	r3, [pc, #148]	@ (80090ec <HAL_RCC_ClockConfig+0x1b8>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f003 0307 	and.w	r3, r3, #7
 800905c:	683a      	ldr	r2, [r7, #0]
 800905e:	429a      	cmp	r2, r3
 8009060:	d20c      	bcs.n	800907c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009062:	4b22      	ldr	r3, [pc, #136]	@ (80090ec <HAL_RCC_ClockConfig+0x1b8>)
 8009064:	683a      	ldr	r2, [r7, #0]
 8009066:	b2d2      	uxtb	r2, r2
 8009068:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800906a:	4b20      	ldr	r3, [pc, #128]	@ (80090ec <HAL_RCC_ClockConfig+0x1b8>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f003 0307 	and.w	r3, r3, #7
 8009072:	683a      	ldr	r2, [r7, #0]
 8009074:	429a      	cmp	r2, r3
 8009076:	d001      	beq.n	800907c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009078:	2301      	movs	r3, #1
 800907a:	e032      	b.n	80090e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f003 0304 	and.w	r3, r3, #4
 8009084:	2b00      	cmp	r3, #0
 8009086:	d008      	beq.n	800909a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009088:	4b19      	ldr	r3, [pc, #100]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	68db      	ldr	r3, [r3, #12]
 8009094:	4916      	ldr	r1, [pc, #88]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 8009096:	4313      	orrs	r3, r2
 8009098:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f003 0308 	and.w	r3, r3, #8
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d009      	beq.n	80090ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80090a6:	4b12      	ldr	r3, [pc, #72]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 80090a8:	689b      	ldr	r3, [r3, #8]
 80090aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	691b      	ldr	r3, [r3, #16]
 80090b2:	00db      	lsls	r3, r3, #3
 80090b4:	490e      	ldr	r1, [pc, #56]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 80090b6:	4313      	orrs	r3, r2
 80090b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80090ba:	f000 f821 	bl	8009100 <HAL_RCC_GetSysClockFreq>
 80090be:	4602      	mov	r2, r0
 80090c0:	4b0b      	ldr	r3, [pc, #44]	@ (80090f0 <HAL_RCC_ClockConfig+0x1bc>)
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	091b      	lsrs	r3, r3, #4
 80090c6:	f003 030f 	and.w	r3, r3, #15
 80090ca:	490a      	ldr	r1, [pc, #40]	@ (80090f4 <HAL_RCC_ClockConfig+0x1c0>)
 80090cc:	5ccb      	ldrb	r3, [r1, r3]
 80090ce:	fa22 f303 	lsr.w	r3, r2, r3
 80090d2:	4a09      	ldr	r2, [pc, #36]	@ (80090f8 <HAL_RCC_ClockConfig+0x1c4>)
 80090d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80090d6:	4b09      	ldr	r3, [pc, #36]	@ (80090fc <HAL_RCC_ClockConfig+0x1c8>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4618      	mov	r0, r3
 80090dc:	f7fb ff12 	bl	8004f04 <HAL_InitTick>

  return HAL_OK;
 80090e0:	2300      	movs	r3, #0
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	3710      	adds	r7, #16
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop
 80090ec:	40023c00 	.word	0x40023c00
 80090f0:	40023800 	.word	0x40023800
 80090f4:	0800e4bc 	.word	0x0800e4bc
 80090f8:	20000018 	.word	0x20000018
 80090fc:	2000001c 	.word	0x2000001c

08009100 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009100:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009104:	b090      	sub	sp, #64	@ 0x40
 8009106:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009108:	2300      	movs	r3, #0
 800910a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800910c:	2300      	movs	r3, #0
 800910e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8009110:	2300      	movs	r3, #0
 8009112:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8009114:	2300      	movs	r3, #0
 8009116:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009118:	4b59      	ldr	r3, [pc, #356]	@ (8009280 <HAL_RCC_GetSysClockFreq+0x180>)
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	f003 030c 	and.w	r3, r3, #12
 8009120:	2b08      	cmp	r3, #8
 8009122:	d00d      	beq.n	8009140 <HAL_RCC_GetSysClockFreq+0x40>
 8009124:	2b08      	cmp	r3, #8
 8009126:	f200 80a1 	bhi.w	800926c <HAL_RCC_GetSysClockFreq+0x16c>
 800912a:	2b00      	cmp	r3, #0
 800912c:	d002      	beq.n	8009134 <HAL_RCC_GetSysClockFreq+0x34>
 800912e:	2b04      	cmp	r3, #4
 8009130:	d003      	beq.n	800913a <HAL_RCC_GetSysClockFreq+0x3a>
 8009132:	e09b      	b.n	800926c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009134:	4b53      	ldr	r3, [pc, #332]	@ (8009284 <HAL_RCC_GetSysClockFreq+0x184>)
 8009136:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009138:	e09b      	b.n	8009272 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800913a:	4b53      	ldr	r3, [pc, #332]	@ (8009288 <HAL_RCC_GetSysClockFreq+0x188>)
 800913c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800913e:	e098      	b.n	8009272 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009140:	4b4f      	ldr	r3, [pc, #316]	@ (8009280 <HAL_RCC_GetSysClockFreq+0x180>)
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009148:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800914a:	4b4d      	ldr	r3, [pc, #308]	@ (8009280 <HAL_RCC_GetSysClockFreq+0x180>)
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009152:	2b00      	cmp	r3, #0
 8009154:	d028      	beq.n	80091a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009156:	4b4a      	ldr	r3, [pc, #296]	@ (8009280 <HAL_RCC_GetSysClockFreq+0x180>)
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	099b      	lsrs	r3, r3, #6
 800915c:	2200      	movs	r2, #0
 800915e:	623b      	str	r3, [r7, #32]
 8009160:	627a      	str	r2, [r7, #36]	@ 0x24
 8009162:	6a3b      	ldr	r3, [r7, #32]
 8009164:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009168:	2100      	movs	r1, #0
 800916a:	4b47      	ldr	r3, [pc, #284]	@ (8009288 <HAL_RCC_GetSysClockFreq+0x188>)
 800916c:	fb03 f201 	mul.w	r2, r3, r1
 8009170:	2300      	movs	r3, #0
 8009172:	fb00 f303 	mul.w	r3, r0, r3
 8009176:	4413      	add	r3, r2
 8009178:	4a43      	ldr	r2, [pc, #268]	@ (8009288 <HAL_RCC_GetSysClockFreq+0x188>)
 800917a:	fba0 1202 	umull	r1, r2, r0, r2
 800917e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009180:	460a      	mov	r2, r1
 8009182:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009184:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009186:	4413      	add	r3, r2
 8009188:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800918a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800918c:	2200      	movs	r2, #0
 800918e:	61bb      	str	r3, [r7, #24]
 8009190:	61fa      	str	r2, [r7, #28]
 8009192:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009196:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800919a:	f7f7 fd0d 	bl	8000bb8 <__aeabi_uldivmod>
 800919e:	4602      	mov	r2, r0
 80091a0:	460b      	mov	r3, r1
 80091a2:	4613      	mov	r3, r2
 80091a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091a6:	e053      	b.n	8009250 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80091a8:	4b35      	ldr	r3, [pc, #212]	@ (8009280 <HAL_RCC_GetSysClockFreq+0x180>)
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	099b      	lsrs	r3, r3, #6
 80091ae:	2200      	movs	r2, #0
 80091b0:	613b      	str	r3, [r7, #16]
 80091b2:	617a      	str	r2, [r7, #20]
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80091ba:	f04f 0b00 	mov.w	fp, #0
 80091be:	4652      	mov	r2, sl
 80091c0:	465b      	mov	r3, fp
 80091c2:	f04f 0000 	mov.w	r0, #0
 80091c6:	f04f 0100 	mov.w	r1, #0
 80091ca:	0159      	lsls	r1, r3, #5
 80091cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80091d0:	0150      	lsls	r0, r2, #5
 80091d2:	4602      	mov	r2, r0
 80091d4:	460b      	mov	r3, r1
 80091d6:	ebb2 080a 	subs.w	r8, r2, sl
 80091da:	eb63 090b 	sbc.w	r9, r3, fp
 80091de:	f04f 0200 	mov.w	r2, #0
 80091e2:	f04f 0300 	mov.w	r3, #0
 80091e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80091ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80091ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80091f2:	ebb2 0408 	subs.w	r4, r2, r8
 80091f6:	eb63 0509 	sbc.w	r5, r3, r9
 80091fa:	f04f 0200 	mov.w	r2, #0
 80091fe:	f04f 0300 	mov.w	r3, #0
 8009202:	00eb      	lsls	r3, r5, #3
 8009204:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009208:	00e2      	lsls	r2, r4, #3
 800920a:	4614      	mov	r4, r2
 800920c:	461d      	mov	r5, r3
 800920e:	eb14 030a 	adds.w	r3, r4, sl
 8009212:	603b      	str	r3, [r7, #0]
 8009214:	eb45 030b 	adc.w	r3, r5, fp
 8009218:	607b      	str	r3, [r7, #4]
 800921a:	f04f 0200 	mov.w	r2, #0
 800921e:	f04f 0300 	mov.w	r3, #0
 8009222:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009226:	4629      	mov	r1, r5
 8009228:	028b      	lsls	r3, r1, #10
 800922a:	4621      	mov	r1, r4
 800922c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009230:	4621      	mov	r1, r4
 8009232:	028a      	lsls	r2, r1, #10
 8009234:	4610      	mov	r0, r2
 8009236:	4619      	mov	r1, r3
 8009238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800923a:	2200      	movs	r2, #0
 800923c:	60bb      	str	r3, [r7, #8]
 800923e:	60fa      	str	r2, [r7, #12]
 8009240:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009244:	f7f7 fcb8 	bl	8000bb8 <__aeabi_uldivmod>
 8009248:	4602      	mov	r2, r0
 800924a:	460b      	mov	r3, r1
 800924c:	4613      	mov	r3, r2
 800924e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009250:	4b0b      	ldr	r3, [pc, #44]	@ (8009280 <HAL_RCC_GetSysClockFreq+0x180>)
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	0c1b      	lsrs	r3, r3, #16
 8009256:	f003 0303 	and.w	r3, r3, #3
 800925a:	3301      	adds	r3, #1
 800925c:	005b      	lsls	r3, r3, #1
 800925e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8009260:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009264:	fbb2 f3f3 	udiv	r3, r2, r3
 8009268:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800926a:	e002      	b.n	8009272 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800926c:	4b05      	ldr	r3, [pc, #20]	@ (8009284 <HAL_RCC_GetSysClockFreq+0x184>)
 800926e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009270:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009274:	4618      	mov	r0, r3
 8009276:	3740      	adds	r7, #64	@ 0x40
 8009278:	46bd      	mov	sp, r7
 800927a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800927e:	bf00      	nop
 8009280:	40023800 	.word	0x40023800
 8009284:	00f42400 	.word	0x00f42400
 8009288:	017d7840 	.word	0x017d7840

0800928c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800928c:	b480      	push	{r7}
 800928e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009290:	4b03      	ldr	r3, [pc, #12]	@ (80092a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8009292:	681b      	ldr	r3, [r3, #0]
}
 8009294:	4618      	mov	r0, r3
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr
 800929e:	bf00      	nop
 80092a0:	20000018 	.word	0x20000018

080092a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80092a8:	f7ff fff0 	bl	800928c <HAL_RCC_GetHCLKFreq>
 80092ac:	4602      	mov	r2, r0
 80092ae:	4b05      	ldr	r3, [pc, #20]	@ (80092c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	0a9b      	lsrs	r3, r3, #10
 80092b4:	f003 0307 	and.w	r3, r3, #7
 80092b8:	4903      	ldr	r1, [pc, #12]	@ (80092c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80092ba:	5ccb      	ldrb	r3, [r1, r3]
 80092bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	bd80      	pop	{r7, pc}
 80092c4:	40023800 	.word	0x40023800
 80092c8:	0800e4cc 	.word	0x0800e4cc

080092cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b082      	sub	sp, #8
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d101      	bne.n	80092de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	e041      	b.n	8009362 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d106      	bne.n	80092f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2200      	movs	r2, #0
 80092ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f7f8 fe26 	bl	8001f44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2202      	movs	r2, #2
 80092fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	3304      	adds	r3, #4
 8009308:	4619      	mov	r1, r3
 800930a:	4610      	mov	r0, r2
 800930c:	f000 fcae 	bl	8009c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2201      	movs	r2, #1
 8009314:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2201      	movs	r2, #1
 800931c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2201      	movs	r2, #1
 8009324:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2201      	movs	r2, #1
 8009334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2201      	movs	r2, #1
 800933c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2201      	movs	r2, #1
 8009344:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2201      	movs	r2, #1
 800934c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2201      	movs	r2, #1
 8009354:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009360:	2300      	movs	r3, #0
}
 8009362:	4618      	mov	r0, r3
 8009364:	3708      	adds	r7, #8
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}

0800936a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	b082      	sub	sp, #8
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d101      	bne.n	800937c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	e041      	b.n	8009400 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009382:	b2db      	uxtb	r3, r3
 8009384:	2b00      	cmp	r3, #0
 8009386:	d106      	bne.n	8009396 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 f839 	bl	8009408 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2202      	movs	r2, #2
 800939a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681a      	ldr	r2, [r3, #0]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	3304      	adds	r3, #4
 80093a6:	4619      	mov	r1, r3
 80093a8:	4610      	mov	r0, r2
 80093aa:	f000 fc5f 	bl	8009c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2201      	movs	r2, #1
 80093b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2201      	movs	r2, #1
 80093ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2201      	movs	r2, #1
 80093c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2201      	movs	r2, #1
 80093ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2201      	movs	r2, #1
 80093d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2201      	movs	r2, #1
 80093da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2201      	movs	r2, #1
 80093e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2201      	movs	r2, #1
 80093ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2201      	movs	r2, #1
 80093f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2201      	movs	r2, #1
 80093fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	3708      	adds	r7, #8
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b086      	sub	sp, #24
 8009420:	af00      	add	r7, sp, #0
 8009422:	60f8      	str	r0, [r7, #12]
 8009424:	60b9      	str	r1, [r7, #8]
 8009426:	607a      	str	r2, [r7, #4]
 8009428:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800942a:	2300      	movs	r3, #0
 800942c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d109      	bne.n	8009448 <HAL_TIM_PWM_Start_DMA+0x2c>
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800943a:	b2db      	uxtb	r3, r3
 800943c:	2b02      	cmp	r3, #2
 800943e:	bf0c      	ite	eq
 8009440:	2301      	moveq	r3, #1
 8009442:	2300      	movne	r3, #0
 8009444:	b2db      	uxtb	r3, r3
 8009446:	e022      	b.n	800948e <HAL_TIM_PWM_Start_DMA+0x72>
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	2b04      	cmp	r3, #4
 800944c:	d109      	bne.n	8009462 <HAL_TIM_PWM_Start_DMA+0x46>
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009454:	b2db      	uxtb	r3, r3
 8009456:	2b02      	cmp	r3, #2
 8009458:	bf0c      	ite	eq
 800945a:	2301      	moveq	r3, #1
 800945c:	2300      	movne	r3, #0
 800945e:	b2db      	uxtb	r3, r3
 8009460:	e015      	b.n	800948e <HAL_TIM_PWM_Start_DMA+0x72>
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	2b08      	cmp	r3, #8
 8009466:	d109      	bne.n	800947c <HAL_TIM_PWM_Start_DMA+0x60>
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800946e:	b2db      	uxtb	r3, r3
 8009470:	2b02      	cmp	r3, #2
 8009472:	bf0c      	ite	eq
 8009474:	2301      	moveq	r3, #1
 8009476:	2300      	movne	r3, #0
 8009478:	b2db      	uxtb	r3, r3
 800947a:	e008      	b.n	800948e <HAL_TIM_PWM_Start_DMA+0x72>
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009482:	b2db      	uxtb	r3, r3
 8009484:	2b02      	cmp	r3, #2
 8009486:	bf0c      	ite	eq
 8009488:	2301      	moveq	r3, #1
 800948a:	2300      	movne	r3, #0
 800948c:	b2db      	uxtb	r3, r3
 800948e:	2b00      	cmp	r3, #0
 8009490:	d001      	beq.n	8009496 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8009492:	2302      	movs	r3, #2
 8009494:	e15d      	b.n	8009752 <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d109      	bne.n	80094b0 <HAL_TIM_PWM_Start_DMA+0x94>
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	bf0c      	ite	eq
 80094a8:	2301      	moveq	r3, #1
 80094aa:	2300      	movne	r3, #0
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	e022      	b.n	80094f6 <HAL_TIM_PWM_Start_DMA+0xda>
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	2b04      	cmp	r3, #4
 80094b4:	d109      	bne.n	80094ca <HAL_TIM_PWM_Start_DMA+0xae>
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	2b01      	cmp	r3, #1
 80094c0:	bf0c      	ite	eq
 80094c2:	2301      	moveq	r3, #1
 80094c4:	2300      	movne	r3, #0
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	e015      	b.n	80094f6 <HAL_TIM_PWM_Start_DMA+0xda>
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	2b08      	cmp	r3, #8
 80094ce:	d109      	bne.n	80094e4 <HAL_TIM_PWM_Start_DMA+0xc8>
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	2b01      	cmp	r3, #1
 80094da:	bf0c      	ite	eq
 80094dc:	2301      	moveq	r3, #1
 80094de:	2300      	movne	r3, #0
 80094e0:	b2db      	uxtb	r3, r3
 80094e2:	e008      	b.n	80094f6 <HAL_TIM_PWM_Start_DMA+0xda>
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094ea:	b2db      	uxtb	r3, r3
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	bf0c      	ite	eq
 80094f0:	2301      	moveq	r3, #1
 80094f2:	2300      	movne	r3, #0
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d024      	beq.n	8009544 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d002      	beq.n	8009506 <HAL_TIM_PWM_Start_DMA+0xea>
 8009500:	887b      	ldrh	r3, [r7, #2]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d101      	bne.n	800950a <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8009506:	2301      	movs	r3, #1
 8009508:	e123      	b.n	8009752 <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d104      	bne.n	800951a <HAL_TIM_PWM_Start_DMA+0xfe>
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	2202      	movs	r2, #2
 8009514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009518:	e016      	b.n	8009548 <HAL_TIM_PWM_Start_DMA+0x12c>
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	2b04      	cmp	r3, #4
 800951e:	d104      	bne.n	800952a <HAL_TIM_PWM_Start_DMA+0x10e>
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	2202      	movs	r2, #2
 8009524:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009528:	e00e      	b.n	8009548 <HAL_TIM_PWM_Start_DMA+0x12c>
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	2b08      	cmp	r3, #8
 800952e:	d104      	bne.n	800953a <HAL_TIM_PWM_Start_DMA+0x11e>
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	2202      	movs	r2, #2
 8009534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009538:	e006      	b.n	8009548 <HAL_TIM_PWM_Start_DMA+0x12c>
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	2202      	movs	r2, #2
 800953e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009542:	e001      	b.n	8009548 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8009544:	2301      	movs	r3, #1
 8009546:	e104      	b.n	8009752 <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	2b0c      	cmp	r3, #12
 800954c:	f200 80ae 	bhi.w	80096ac <HAL_TIM_PWM_Start_DMA+0x290>
 8009550:	a201      	add	r2, pc, #4	@ (adr r2, 8009558 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8009552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009556:	bf00      	nop
 8009558:	0800958d 	.word	0x0800958d
 800955c:	080096ad 	.word	0x080096ad
 8009560:	080096ad 	.word	0x080096ad
 8009564:	080096ad 	.word	0x080096ad
 8009568:	080095d5 	.word	0x080095d5
 800956c:	080096ad 	.word	0x080096ad
 8009570:	080096ad 	.word	0x080096ad
 8009574:	080096ad 	.word	0x080096ad
 8009578:	0800961d 	.word	0x0800961d
 800957c:	080096ad 	.word	0x080096ad
 8009580:	080096ad 	.word	0x080096ad
 8009584:	080096ad 	.word	0x080096ad
 8009588:	08009665 	.word	0x08009665
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009590:	4a72      	ldr	r2, [pc, #456]	@ (800975c <HAL_TIM_PWM_Start_DMA+0x340>)
 8009592:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009598:	4a71      	ldr	r2, [pc, #452]	@ (8009760 <HAL_TIM_PWM_Start_DMA+0x344>)
 800959a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095a0:	4a70      	ldr	r2, [pc, #448]	@ (8009764 <HAL_TIM_PWM_Start_DMA+0x348>)
 80095a2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80095a8:	6879      	ldr	r1, [r7, #4]
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	3334      	adds	r3, #52	@ 0x34
 80095b0:	461a      	mov	r2, r3
 80095b2:	887b      	ldrh	r3, [r7, #2]
 80095b4:	f7fc fac2 	bl	8005b3c <HAL_DMA_Start_IT>
 80095b8:	4603      	mov	r3, r0
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d001      	beq.n	80095c2 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80095be:	2301      	movs	r3, #1
 80095c0:	e0c7      	b.n	8009752 <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	68da      	ldr	r2, [r3, #12]
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80095d0:	60da      	str	r2, [r3, #12]
      break;
 80095d2:	e06e      	b.n	80096b2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095d8:	4a60      	ldr	r2, [pc, #384]	@ (800975c <HAL_TIM_PWM_Start_DMA+0x340>)
 80095da:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095e0:	4a5f      	ldr	r2, [pc, #380]	@ (8009760 <HAL_TIM_PWM_Start_DMA+0x344>)
 80095e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095e8:	4a5e      	ldr	r2, [pc, #376]	@ (8009764 <HAL_TIM_PWM_Start_DMA+0x348>)
 80095ea:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80095f0:	6879      	ldr	r1, [r7, #4]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	3338      	adds	r3, #56	@ 0x38
 80095f8:	461a      	mov	r2, r3
 80095fa:	887b      	ldrh	r3, [r7, #2]
 80095fc:	f7fc fa9e 	bl	8005b3c <HAL_DMA_Start_IT>
 8009600:	4603      	mov	r3, r0
 8009602:	2b00      	cmp	r3, #0
 8009604:	d001      	beq.n	800960a <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009606:	2301      	movs	r3, #1
 8009608:	e0a3      	b.n	8009752 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	68da      	ldr	r2, [r3, #12]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009618:	60da      	str	r2, [r3, #12]
      break;
 800961a:	e04a      	b.n	80096b2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009620:	4a4e      	ldr	r2, [pc, #312]	@ (800975c <HAL_TIM_PWM_Start_DMA+0x340>)
 8009622:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009628:	4a4d      	ldr	r2, [pc, #308]	@ (8009760 <HAL_TIM_PWM_Start_DMA+0x344>)
 800962a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009630:	4a4c      	ldr	r2, [pc, #304]	@ (8009764 <HAL_TIM_PWM_Start_DMA+0x348>)
 8009632:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8009638:	6879      	ldr	r1, [r7, #4]
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	333c      	adds	r3, #60	@ 0x3c
 8009640:	461a      	mov	r2, r3
 8009642:	887b      	ldrh	r3, [r7, #2]
 8009644:	f7fc fa7a 	bl	8005b3c <HAL_DMA_Start_IT>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d001      	beq.n	8009652 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800964e:	2301      	movs	r3, #1
 8009650:	e07f      	b.n	8009752 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	68da      	ldr	r2, [r3, #12]
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009660:	60da      	str	r2, [r3, #12]
      break;
 8009662:	e026      	b.n	80096b2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009668:	4a3c      	ldr	r2, [pc, #240]	@ (800975c <HAL_TIM_PWM_Start_DMA+0x340>)
 800966a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009670:	4a3b      	ldr	r2, [pc, #236]	@ (8009760 <HAL_TIM_PWM_Start_DMA+0x344>)
 8009672:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009678:	4a3a      	ldr	r2, [pc, #232]	@ (8009764 <HAL_TIM_PWM_Start_DMA+0x348>)
 800967a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009680:	6879      	ldr	r1, [r7, #4]
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	3340      	adds	r3, #64	@ 0x40
 8009688:	461a      	mov	r2, r3
 800968a:	887b      	ldrh	r3, [r7, #2]
 800968c:	f7fc fa56 	bl	8005b3c <HAL_DMA_Start_IT>
 8009690:	4603      	mov	r3, r0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d001      	beq.n	800969a <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	e05b      	b.n	8009752 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	68da      	ldr	r2, [r3, #12]
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80096a8:	60da      	str	r2, [r3, #12]
      break;
 80096aa:	e002      	b.n	80096b2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80096ac:	2301      	movs	r3, #1
 80096ae:	75fb      	strb	r3, [r7, #23]
      break;
 80096b0:	bf00      	nop
  }

  if (status == HAL_OK)
 80096b2:	7dfb      	ldrb	r3, [r7, #23]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d14b      	bne.n	8009750 <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	2201      	movs	r2, #1
 80096be:	68b9      	ldr	r1, [r7, #8]
 80096c0:	4618      	mov	r0, r3
 80096c2:	f000 fd85 	bl	800a1d0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	4a27      	ldr	r2, [pc, #156]	@ (8009768 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d107      	bne.n	80096e0 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80096de:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a20      	ldr	r2, [pc, #128]	@ (8009768 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d018      	beq.n	800971c <HAL_TIM_PWM_Start_DMA+0x300>
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096f2:	d013      	beq.n	800971c <HAL_TIM_PWM_Start_DMA+0x300>
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a1c      	ldr	r2, [pc, #112]	@ (800976c <HAL_TIM_PWM_Start_DMA+0x350>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d00e      	beq.n	800971c <HAL_TIM_PWM_Start_DMA+0x300>
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a1b      	ldr	r2, [pc, #108]	@ (8009770 <HAL_TIM_PWM_Start_DMA+0x354>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d009      	beq.n	800971c <HAL_TIM_PWM_Start_DMA+0x300>
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4a19      	ldr	r2, [pc, #100]	@ (8009774 <HAL_TIM_PWM_Start_DMA+0x358>)
 800970e:	4293      	cmp	r3, r2
 8009710:	d004      	beq.n	800971c <HAL_TIM_PWM_Start_DMA+0x300>
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a18      	ldr	r2, [pc, #96]	@ (8009778 <HAL_TIM_PWM_Start_DMA+0x35c>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d111      	bne.n	8009740 <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	f003 0307 	and.w	r3, r3, #7
 8009726:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	2b06      	cmp	r3, #6
 800972c:	d010      	beq.n	8009750 <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	681a      	ldr	r2, [r3, #0]
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f042 0201 	orr.w	r2, r2, #1
 800973c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800973e:	e007      	b.n	8009750 <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f042 0201 	orr.w	r2, r2, #1
 800974e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8009750:	7dfb      	ldrb	r3, [r7, #23]
}
 8009752:	4618      	mov	r0, r3
 8009754:	3718      	adds	r7, #24
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}
 800975a:	bf00      	nop
 800975c:	08009b5d 	.word	0x08009b5d
 8009760:	08009c05 	.word	0x08009c05
 8009764:	08009acb 	.word	0x08009acb
 8009768:	40010000 	.word	0x40010000
 800976c:	40000400 	.word	0x40000400
 8009770:	40000800 	.word	0x40000800
 8009774:	40000c00 	.word	0x40000c00
 8009778:	40014000 	.word	0x40014000

0800977c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b086      	sub	sp, #24
 8009780:	af00      	add	r7, sp, #0
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	60b9      	str	r1, [r7, #8]
 8009786:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009788:	2300      	movs	r3, #0
 800978a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009792:	2b01      	cmp	r3, #1
 8009794:	d101      	bne.n	800979a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009796:	2302      	movs	r3, #2
 8009798:	e0ae      	b.n	80098f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2201      	movs	r2, #1
 800979e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2b0c      	cmp	r3, #12
 80097a6:	f200 809f 	bhi.w	80098e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80097aa:	a201      	add	r2, pc, #4	@ (adr r2, 80097b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80097ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097b0:	080097e5 	.word	0x080097e5
 80097b4:	080098e9 	.word	0x080098e9
 80097b8:	080098e9 	.word	0x080098e9
 80097bc:	080098e9 	.word	0x080098e9
 80097c0:	08009825 	.word	0x08009825
 80097c4:	080098e9 	.word	0x080098e9
 80097c8:	080098e9 	.word	0x080098e9
 80097cc:	080098e9 	.word	0x080098e9
 80097d0:	08009867 	.word	0x08009867
 80097d4:	080098e9 	.word	0x080098e9
 80097d8:	080098e9 	.word	0x080098e9
 80097dc:	080098e9 	.word	0x080098e9
 80097e0:	080098a7 	.word	0x080098a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	68b9      	ldr	r1, [r7, #8]
 80097ea:	4618      	mov	r0, r3
 80097ec:	f000 faca 	bl	8009d84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	699a      	ldr	r2, [r3, #24]
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f042 0208 	orr.w	r2, r2, #8
 80097fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	699a      	ldr	r2, [r3, #24]
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f022 0204 	bic.w	r2, r2, #4
 800980e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	6999      	ldr	r1, [r3, #24]
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	691a      	ldr	r2, [r3, #16]
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	430a      	orrs	r2, r1
 8009820:	619a      	str	r2, [r3, #24]
      break;
 8009822:	e064      	b.n	80098ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	68b9      	ldr	r1, [r7, #8]
 800982a:	4618      	mov	r0, r3
 800982c:	f000 fb10 	bl	8009e50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	699a      	ldr	r2, [r3, #24]
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800983e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	699a      	ldr	r2, [r3, #24]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800984e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	6999      	ldr	r1, [r3, #24]
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	691b      	ldr	r3, [r3, #16]
 800985a:	021a      	lsls	r2, r3, #8
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	430a      	orrs	r2, r1
 8009862:	619a      	str	r2, [r3, #24]
      break;
 8009864:	e043      	b.n	80098ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	68b9      	ldr	r1, [r7, #8]
 800986c:	4618      	mov	r0, r3
 800986e:	f000 fb5b 	bl	8009f28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	69da      	ldr	r2, [r3, #28]
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f042 0208 	orr.w	r2, r2, #8
 8009880:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	69da      	ldr	r2, [r3, #28]
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f022 0204 	bic.w	r2, r2, #4
 8009890:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	69d9      	ldr	r1, [r3, #28]
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	691a      	ldr	r2, [r3, #16]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	430a      	orrs	r2, r1
 80098a2:	61da      	str	r2, [r3, #28]
      break;
 80098a4:	e023      	b.n	80098ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	68b9      	ldr	r1, [r7, #8]
 80098ac:	4618      	mov	r0, r3
 80098ae:	f000 fba5 	bl	8009ffc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	69da      	ldr	r2, [r3, #28]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80098c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	69da      	ldr	r2, [r3, #28]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80098d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	69d9      	ldr	r1, [r3, #28]
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	691b      	ldr	r3, [r3, #16]
 80098dc:	021a      	lsls	r2, r3, #8
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	430a      	orrs	r2, r1
 80098e4:	61da      	str	r2, [r3, #28]
      break;
 80098e6:	e002      	b.n	80098ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80098e8:	2301      	movs	r3, #1
 80098ea:	75fb      	strb	r3, [r7, #23]
      break;
 80098ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2200      	movs	r2, #0
 80098f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80098f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	3718      	adds	r7, #24
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}

08009900 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b084      	sub	sp, #16
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
 8009908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800990a:	2300      	movs	r3, #0
 800990c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009914:	2b01      	cmp	r3, #1
 8009916:	d101      	bne.n	800991c <HAL_TIM_ConfigClockSource+0x1c>
 8009918:	2302      	movs	r3, #2
 800991a:	e0b4      	b.n	8009a86 <HAL_TIM_ConfigClockSource+0x186>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2201      	movs	r2, #1
 8009920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2202      	movs	r2, #2
 8009928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	689b      	ldr	r3, [r3, #8]
 8009932:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800993a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009942:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	68ba      	ldr	r2, [r7, #8]
 800994a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009954:	d03e      	beq.n	80099d4 <HAL_TIM_ConfigClockSource+0xd4>
 8009956:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800995a:	f200 8087 	bhi.w	8009a6c <HAL_TIM_ConfigClockSource+0x16c>
 800995e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009962:	f000 8086 	beq.w	8009a72 <HAL_TIM_ConfigClockSource+0x172>
 8009966:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800996a:	d87f      	bhi.n	8009a6c <HAL_TIM_ConfigClockSource+0x16c>
 800996c:	2b70      	cmp	r3, #112	@ 0x70
 800996e:	d01a      	beq.n	80099a6 <HAL_TIM_ConfigClockSource+0xa6>
 8009970:	2b70      	cmp	r3, #112	@ 0x70
 8009972:	d87b      	bhi.n	8009a6c <HAL_TIM_ConfigClockSource+0x16c>
 8009974:	2b60      	cmp	r3, #96	@ 0x60
 8009976:	d050      	beq.n	8009a1a <HAL_TIM_ConfigClockSource+0x11a>
 8009978:	2b60      	cmp	r3, #96	@ 0x60
 800997a:	d877      	bhi.n	8009a6c <HAL_TIM_ConfigClockSource+0x16c>
 800997c:	2b50      	cmp	r3, #80	@ 0x50
 800997e:	d03c      	beq.n	80099fa <HAL_TIM_ConfigClockSource+0xfa>
 8009980:	2b50      	cmp	r3, #80	@ 0x50
 8009982:	d873      	bhi.n	8009a6c <HAL_TIM_ConfigClockSource+0x16c>
 8009984:	2b40      	cmp	r3, #64	@ 0x40
 8009986:	d058      	beq.n	8009a3a <HAL_TIM_ConfigClockSource+0x13a>
 8009988:	2b40      	cmp	r3, #64	@ 0x40
 800998a:	d86f      	bhi.n	8009a6c <HAL_TIM_ConfigClockSource+0x16c>
 800998c:	2b30      	cmp	r3, #48	@ 0x30
 800998e:	d064      	beq.n	8009a5a <HAL_TIM_ConfigClockSource+0x15a>
 8009990:	2b30      	cmp	r3, #48	@ 0x30
 8009992:	d86b      	bhi.n	8009a6c <HAL_TIM_ConfigClockSource+0x16c>
 8009994:	2b20      	cmp	r3, #32
 8009996:	d060      	beq.n	8009a5a <HAL_TIM_ConfigClockSource+0x15a>
 8009998:	2b20      	cmp	r3, #32
 800999a:	d867      	bhi.n	8009a6c <HAL_TIM_ConfigClockSource+0x16c>
 800999c:	2b00      	cmp	r3, #0
 800999e:	d05c      	beq.n	8009a5a <HAL_TIM_ConfigClockSource+0x15a>
 80099a0:	2b10      	cmp	r3, #16
 80099a2:	d05a      	beq.n	8009a5a <HAL_TIM_ConfigClockSource+0x15a>
 80099a4:	e062      	b.n	8009a6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80099b6:	f000 fbeb 	bl	800a190 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	689b      	ldr	r3, [r3, #8]
 80099c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80099c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	68ba      	ldr	r2, [r7, #8]
 80099d0:	609a      	str	r2, [r3, #8]
      break;
 80099d2:	e04f      	b.n	8009a74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80099e4:	f000 fbd4 	bl	800a190 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	689a      	ldr	r2, [r3, #8]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80099f6:	609a      	str	r2, [r3, #8]
      break;
 80099f8:	e03c      	b.n	8009a74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a06:	461a      	mov	r2, r3
 8009a08:	f000 fb48 	bl	800a09c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	2150      	movs	r1, #80	@ 0x50
 8009a12:	4618      	mov	r0, r3
 8009a14:	f000 fba1 	bl	800a15a <TIM_ITRx_SetConfig>
      break;
 8009a18:	e02c      	b.n	8009a74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a26:	461a      	mov	r2, r3
 8009a28:	f000 fb67 	bl	800a0fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	2160      	movs	r1, #96	@ 0x60
 8009a32:	4618      	mov	r0, r3
 8009a34:	f000 fb91 	bl	800a15a <TIM_ITRx_SetConfig>
      break;
 8009a38:	e01c      	b.n	8009a74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a46:	461a      	mov	r2, r3
 8009a48:	f000 fb28 	bl	800a09c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	2140      	movs	r1, #64	@ 0x40
 8009a52:	4618      	mov	r0, r3
 8009a54:	f000 fb81 	bl	800a15a <TIM_ITRx_SetConfig>
      break;
 8009a58:	e00c      	b.n	8009a74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681a      	ldr	r2, [r3, #0]
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4619      	mov	r1, r3
 8009a64:	4610      	mov	r0, r2
 8009a66:	f000 fb78 	bl	800a15a <TIM_ITRx_SetConfig>
      break;
 8009a6a:	e003      	b.n	8009a74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	73fb      	strb	r3, [r7, #15]
      break;
 8009a70:	e000      	b.n	8009a74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009a72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2201      	movs	r2, #1
 8009a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3710      	adds	r7, #16
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}

08009a8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009a8e:	b480      	push	{r7}
 8009a90:	b083      	sub	sp, #12
 8009a92:	af00      	add	r7, sp, #0
 8009a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009a96:	bf00      	nop
 8009a98:	370c      	adds	r7, #12
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa0:	4770      	bx	lr

08009aa2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009aa2:	b480      	push	{r7}
 8009aa4:	b083      	sub	sp, #12
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8009aaa:	bf00      	nop
 8009aac:	370c      	adds	r7, #12
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab4:	4770      	bx	lr

08009ab6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009ab6:	b480      	push	{r7}
 8009ab8:	b083      	sub	sp, #12
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009abe:	bf00      	nop
 8009ac0:	370c      	adds	r7, #12
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr

08009aca <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b084      	sub	sp, #16
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ad6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009adc:	687a      	ldr	r2, [r7, #4]
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d107      	bne.n	8009af2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	2201      	movs	r2, #1
 8009aec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009af0:	e02a      	b.n	8009b48 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009af6:	687a      	ldr	r2, [r7, #4]
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d107      	bne.n	8009b0c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	2202      	movs	r2, #2
 8009b00:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2201      	movs	r2, #1
 8009b06:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b0a:	e01d      	b.n	8009b48 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b10:	687a      	ldr	r2, [r7, #4]
 8009b12:	429a      	cmp	r2, r3
 8009b14:	d107      	bne.n	8009b26 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	2204      	movs	r2, #4
 8009b1a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2201      	movs	r2, #1
 8009b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b24:	e010      	b.n	8009b48 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b2a:	687a      	ldr	r2, [r7, #4]
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d107      	bne.n	8009b40 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2208      	movs	r2, #8
 8009b34:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2201      	movs	r2, #1
 8009b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009b3e:	e003      	b.n	8009b48 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	2201      	movs	r2, #1
 8009b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009b48:	68f8      	ldr	r0, [r7, #12]
 8009b4a:	f7ff ffb4 	bl	8009ab6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2200      	movs	r2, #0
 8009b52:	771a      	strb	r2, [r3, #28]
}
 8009b54:	bf00      	nop
 8009b56:	3710      	adds	r7, #16
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b084      	sub	sp, #16
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b68:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b6e:	687a      	ldr	r2, [r7, #4]
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d10b      	bne.n	8009b8c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2201      	movs	r2, #1
 8009b78:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	69db      	ldr	r3, [r3, #28]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d136      	bne.n	8009bf0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2201      	movs	r2, #1
 8009b86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b8a:	e031      	b.n	8009bf0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b90:	687a      	ldr	r2, [r7, #4]
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d10b      	bne.n	8009bae <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2202      	movs	r2, #2
 8009b9a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	69db      	ldr	r3, [r3, #28]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d125      	bne.n	8009bf0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009bac:	e020      	b.n	8009bf0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bb2:	687a      	ldr	r2, [r7, #4]
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	d10b      	bne.n	8009bd0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	2204      	movs	r2, #4
 8009bbc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	69db      	ldr	r3, [r3, #28]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d114      	bne.n	8009bf0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009bce:	e00f      	b.n	8009bf0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bd4:	687a      	ldr	r2, [r7, #4]
 8009bd6:	429a      	cmp	r2, r3
 8009bd8:	d10a      	bne.n	8009bf0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2208      	movs	r2, #8
 8009bde:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	69db      	ldr	r3, [r3, #28]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d103      	bne.n	8009bf0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	2201      	movs	r2, #1
 8009bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bf0:	68f8      	ldr	r0, [r7, #12]
 8009bf2:	f7ff ff4c 	bl	8009a8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	771a      	strb	r2, [r3, #28]
}
 8009bfc:	bf00      	nop
 8009bfe:	3710      	adds	r7, #16
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c10:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c16:	687a      	ldr	r2, [r7, #4]
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	d103      	bne.n	8009c24 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2201      	movs	r2, #1
 8009c20:	771a      	strb	r2, [r3, #28]
 8009c22:	e019      	b.n	8009c58 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c28:	687a      	ldr	r2, [r7, #4]
 8009c2a:	429a      	cmp	r2, r3
 8009c2c:	d103      	bne.n	8009c36 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	2202      	movs	r2, #2
 8009c32:	771a      	strb	r2, [r3, #28]
 8009c34:	e010      	b.n	8009c58 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d103      	bne.n	8009c48 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	2204      	movs	r2, #4
 8009c44:	771a      	strb	r2, [r3, #28]
 8009c46:	e007      	b.n	8009c58 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c4c:	687a      	ldr	r2, [r7, #4]
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	d102      	bne.n	8009c58 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2208      	movs	r2, #8
 8009c56:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8009c58:	68f8      	ldr	r0, [r7, #12]
 8009c5a:	f7ff ff22 	bl	8009aa2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	2200      	movs	r2, #0
 8009c62:	771a      	strb	r2, [r3, #28]
}
 8009c64:	bf00      	nop
 8009c66:	3710      	adds	r7, #16
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b085      	sub	sp, #20
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	4a3a      	ldr	r2, [pc, #232]	@ (8009d68 <TIM_Base_SetConfig+0xfc>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d00f      	beq.n	8009ca4 <TIM_Base_SetConfig+0x38>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c8a:	d00b      	beq.n	8009ca4 <TIM_Base_SetConfig+0x38>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	4a37      	ldr	r2, [pc, #220]	@ (8009d6c <TIM_Base_SetConfig+0x100>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d007      	beq.n	8009ca4 <TIM_Base_SetConfig+0x38>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	4a36      	ldr	r2, [pc, #216]	@ (8009d70 <TIM_Base_SetConfig+0x104>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d003      	beq.n	8009ca4 <TIM_Base_SetConfig+0x38>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	4a35      	ldr	r2, [pc, #212]	@ (8009d74 <TIM_Base_SetConfig+0x108>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d108      	bne.n	8009cb6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009caa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	68fa      	ldr	r2, [r7, #12]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	4a2b      	ldr	r2, [pc, #172]	@ (8009d68 <TIM_Base_SetConfig+0xfc>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d01b      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cc4:	d017      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	4a28      	ldr	r2, [pc, #160]	@ (8009d6c <TIM_Base_SetConfig+0x100>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d013      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	4a27      	ldr	r2, [pc, #156]	@ (8009d70 <TIM_Base_SetConfig+0x104>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d00f      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	4a26      	ldr	r2, [pc, #152]	@ (8009d74 <TIM_Base_SetConfig+0x108>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d00b      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	4a25      	ldr	r2, [pc, #148]	@ (8009d78 <TIM_Base_SetConfig+0x10c>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d007      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	4a24      	ldr	r2, [pc, #144]	@ (8009d7c <TIM_Base_SetConfig+0x110>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d003      	beq.n	8009cf6 <TIM_Base_SetConfig+0x8a>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	4a23      	ldr	r2, [pc, #140]	@ (8009d80 <TIM_Base_SetConfig+0x114>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d108      	bne.n	8009d08 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009cfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	68db      	ldr	r3, [r3, #12]
 8009d02:	68fa      	ldr	r2, [r7, #12]
 8009d04:	4313      	orrs	r3, r2
 8009d06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	695b      	ldr	r3, [r3, #20]
 8009d12:	4313      	orrs	r3, r2
 8009d14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	68fa      	ldr	r2, [r7, #12]
 8009d1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	689a      	ldr	r2, [r3, #8]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	681a      	ldr	r2, [r3, #0]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	4a0e      	ldr	r2, [pc, #56]	@ (8009d68 <TIM_Base_SetConfig+0xfc>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d103      	bne.n	8009d3c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	691a      	ldr	r2, [r3, #16]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	691b      	ldr	r3, [r3, #16]
 8009d46:	f003 0301 	and.w	r3, r3, #1
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d105      	bne.n	8009d5a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	691b      	ldr	r3, [r3, #16]
 8009d52:	f023 0201 	bic.w	r2, r3, #1
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	611a      	str	r2, [r3, #16]
  }
}
 8009d5a:	bf00      	nop
 8009d5c:	3714      	adds	r7, #20
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr
 8009d66:	bf00      	nop
 8009d68:	40010000 	.word	0x40010000
 8009d6c:	40000400 	.word	0x40000400
 8009d70:	40000800 	.word	0x40000800
 8009d74:	40000c00 	.word	0x40000c00
 8009d78:	40014000 	.word	0x40014000
 8009d7c:	40014400 	.word	0x40014400
 8009d80:	40014800 	.word	0x40014800

08009d84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d84:	b480      	push	{r7}
 8009d86:	b087      	sub	sp, #28
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
 8009d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6a1b      	ldr	r3, [r3, #32]
 8009d92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6a1b      	ldr	r3, [r3, #32]
 8009d98:	f023 0201 	bic.w	r2, r3, #1
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	685b      	ldr	r3, [r3, #4]
 8009da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	699b      	ldr	r3, [r3, #24]
 8009daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009db2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f023 0303 	bic.w	r3, r3, #3
 8009dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	68fa      	ldr	r2, [r7, #12]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009dc6:	697b      	ldr	r3, [r7, #20]
 8009dc8:	f023 0302 	bic.w	r3, r3, #2
 8009dcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	689b      	ldr	r3, [r3, #8]
 8009dd2:	697a      	ldr	r2, [r7, #20]
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a1c      	ldr	r2, [pc, #112]	@ (8009e4c <TIM_OC1_SetConfig+0xc8>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d10c      	bne.n	8009dfa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009de0:	697b      	ldr	r3, [r7, #20]
 8009de2:	f023 0308 	bic.w	r3, r3, #8
 8009de6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	68db      	ldr	r3, [r3, #12]
 8009dec:	697a      	ldr	r2, [r7, #20]
 8009dee:	4313      	orrs	r3, r2
 8009df0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	f023 0304 	bic.w	r3, r3, #4
 8009df8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a13      	ldr	r2, [pc, #76]	@ (8009e4c <TIM_OC1_SetConfig+0xc8>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d111      	bne.n	8009e26 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009e10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	695b      	ldr	r3, [r3, #20]
 8009e16:	693a      	ldr	r2, [r7, #16]
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	699b      	ldr	r3, [r3, #24]
 8009e20:	693a      	ldr	r2, [r7, #16]
 8009e22:	4313      	orrs	r3, r2
 8009e24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	693a      	ldr	r2, [r7, #16]
 8009e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	68fa      	ldr	r2, [r7, #12]
 8009e30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	685a      	ldr	r2, [r3, #4]
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	697a      	ldr	r2, [r7, #20]
 8009e3e:	621a      	str	r2, [r3, #32]
}
 8009e40:	bf00      	nop
 8009e42:	371c      	adds	r7, #28
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr
 8009e4c:	40010000 	.word	0x40010000

08009e50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e50:	b480      	push	{r7}
 8009e52:	b087      	sub	sp, #28
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
 8009e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6a1b      	ldr	r3, [r3, #32]
 8009e5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6a1b      	ldr	r3, [r3, #32]
 8009e64:	f023 0210 	bic.w	r2, r3, #16
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	699b      	ldr	r3, [r3, #24]
 8009e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	021b      	lsls	r3, r3, #8
 8009e8e:	68fa      	ldr	r2, [r7, #12]
 8009e90:	4313      	orrs	r3, r2
 8009e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	f023 0320 	bic.w	r3, r3, #32
 8009e9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	689b      	ldr	r3, [r3, #8]
 8009ea0:	011b      	lsls	r3, r3, #4
 8009ea2:	697a      	ldr	r2, [r7, #20]
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	4a1e      	ldr	r2, [pc, #120]	@ (8009f24 <TIM_OC2_SetConfig+0xd4>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d10d      	bne.n	8009ecc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009eb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	011b      	lsls	r3, r3, #4
 8009ebe:	697a      	ldr	r2, [r7, #20]
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009eca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	4a15      	ldr	r2, [pc, #84]	@ (8009f24 <TIM_OC2_SetConfig+0xd4>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d113      	bne.n	8009efc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009eda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009ee2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	695b      	ldr	r3, [r3, #20]
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	693a      	ldr	r2, [r7, #16]
 8009eec:	4313      	orrs	r3, r2
 8009eee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	699b      	ldr	r3, [r3, #24]
 8009ef4:	009b      	lsls	r3, r3, #2
 8009ef6:	693a      	ldr	r2, [r7, #16]
 8009ef8:	4313      	orrs	r3, r2
 8009efa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	693a      	ldr	r2, [r7, #16]
 8009f00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	68fa      	ldr	r2, [r7, #12]
 8009f06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	685a      	ldr	r2, [r3, #4]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	697a      	ldr	r2, [r7, #20]
 8009f14:	621a      	str	r2, [r3, #32]
}
 8009f16:	bf00      	nop
 8009f18:	371c      	adds	r7, #28
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f20:	4770      	bx	lr
 8009f22:	bf00      	nop
 8009f24:	40010000 	.word	0x40010000

08009f28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b087      	sub	sp, #28
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a1b      	ldr	r3, [r3, #32]
 8009f36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6a1b      	ldr	r3, [r3, #32]
 8009f3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	69db      	ldr	r3, [r3, #28]
 8009f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f023 0303 	bic.w	r3, r3, #3
 8009f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	68fa      	ldr	r2, [r7, #12]
 8009f66:	4313      	orrs	r3, r2
 8009f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009f70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	689b      	ldr	r3, [r3, #8]
 8009f76:	021b      	lsls	r3, r3, #8
 8009f78:	697a      	ldr	r2, [r7, #20]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4a1d      	ldr	r2, [pc, #116]	@ (8009ff8 <TIM_OC3_SetConfig+0xd0>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d10d      	bne.n	8009fa2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009f8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	68db      	ldr	r3, [r3, #12]
 8009f92:	021b      	lsls	r3, r3, #8
 8009f94:	697a      	ldr	r2, [r7, #20]
 8009f96:	4313      	orrs	r3, r2
 8009f98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009fa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	4a14      	ldr	r2, [pc, #80]	@ (8009ff8 <TIM_OC3_SetConfig+0xd0>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d113      	bne.n	8009fd2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	695b      	ldr	r3, [r3, #20]
 8009fbe:	011b      	lsls	r3, r3, #4
 8009fc0:	693a      	ldr	r2, [r7, #16]
 8009fc2:	4313      	orrs	r3, r2
 8009fc4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	699b      	ldr	r3, [r3, #24]
 8009fca:	011b      	lsls	r3, r3, #4
 8009fcc:	693a      	ldr	r2, [r7, #16]
 8009fce:	4313      	orrs	r3, r2
 8009fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	693a      	ldr	r2, [r7, #16]
 8009fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	68fa      	ldr	r2, [r7, #12]
 8009fdc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	685a      	ldr	r2, [r3, #4]
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	697a      	ldr	r2, [r7, #20]
 8009fea:	621a      	str	r2, [r3, #32]
}
 8009fec:	bf00      	nop
 8009fee:	371c      	adds	r7, #28
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr
 8009ff8:	40010000 	.word	0x40010000

08009ffc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b087      	sub	sp, #28
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6a1b      	ldr	r3, [r3, #32]
 800a00a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6a1b      	ldr	r3, [r3, #32]
 800a010:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	69db      	ldr	r3, [r3, #28]
 800a022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a02a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	021b      	lsls	r3, r3, #8
 800a03a:	68fa      	ldr	r2, [r7, #12]
 800a03c:	4313      	orrs	r3, r2
 800a03e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a046:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	031b      	lsls	r3, r3, #12
 800a04e:	693a      	ldr	r2, [r7, #16]
 800a050:	4313      	orrs	r3, r2
 800a052:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	4a10      	ldr	r2, [pc, #64]	@ (800a098 <TIM_OC4_SetConfig+0x9c>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d109      	bne.n	800a070 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a062:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	695b      	ldr	r3, [r3, #20]
 800a068:	019b      	lsls	r3, r3, #6
 800a06a:	697a      	ldr	r2, [r7, #20]
 800a06c:	4313      	orrs	r3, r2
 800a06e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	697a      	ldr	r2, [r7, #20]
 800a074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	68fa      	ldr	r2, [r7, #12]
 800a07a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	685a      	ldr	r2, [r3, #4]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	693a      	ldr	r2, [r7, #16]
 800a088:	621a      	str	r2, [r3, #32]
}
 800a08a:	bf00      	nop
 800a08c:	371c      	adds	r7, #28
 800a08e:	46bd      	mov	sp, r7
 800a090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a094:	4770      	bx	lr
 800a096:	bf00      	nop
 800a098:	40010000 	.word	0x40010000

0800a09c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b087      	sub	sp, #28
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	60b9      	str	r1, [r7, #8]
 800a0a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	6a1b      	ldr	r3, [r3, #32]
 800a0ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	6a1b      	ldr	r3, [r3, #32]
 800a0b2:	f023 0201 	bic.w	r2, r3, #1
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	699b      	ldr	r3, [r3, #24]
 800a0be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a0c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	011b      	lsls	r3, r3, #4
 800a0cc:	693a      	ldr	r2, [r7, #16]
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	f023 030a 	bic.w	r3, r3, #10
 800a0d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a0da:	697a      	ldr	r2, [r7, #20]
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	4313      	orrs	r3, r2
 800a0e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	693a      	ldr	r2, [r7, #16]
 800a0e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	697a      	ldr	r2, [r7, #20]
 800a0ec:	621a      	str	r2, [r3, #32]
}
 800a0ee:	bf00      	nop
 800a0f0:	371c      	adds	r7, #28
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f8:	4770      	bx	lr

0800a0fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a0fa:	b480      	push	{r7}
 800a0fc:	b087      	sub	sp, #28
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	60f8      	str	r0, [r7, #12]
 800a102:	60b9      	str	r1, [r7, #8]
 800a104:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	6a1b      	ldr	r3, [r3, #32]
 800a10a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	6a1b      	ldr	r3, [r3, #32]
 800a110:	f023 0210 	bic.w	r2, r3, #16
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	699b      	ldr	r3, [r3, #24]
 800a11c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a124:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	031b      	lsls	r3, r3, #12
 800a12a:	693a      	ldr	r2, [r7, #16]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a136:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	011b      	lsls	r3, r3, #4
 800a13c:	697a      	ldr	r2, [r7, #20]
 800a13e:	4313      	orrs	r3, r2
 800a140:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	693a      	ldr	r2, [r7, #16]
 800a146:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	697a      	ldr	r2, [r7, #20]
 800a14c:	621a      	str	r2, [r3, #32]
}
 800a14e:	bf00      	nop
 800a150:	371c      	adds	r7, #28
 800a152:	46bd      	mov	sp, r7
 800a154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a158:	4770      	bx	lr

0800a15a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a15a:	b480      	push	{r7}
 800a15c:	b085      	sub	sp, #20
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
 800a162:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	689b      	ldr	r3, [r3, #8]
 800a168:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a170:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a172:	683a      	ldr	r2, [r7, #0]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	4313      	orrs	r3, r2
 800a178:	f043 0307 	orr.w	r3, r3, #7
 800a17c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	68fa      	ldr	r2, [r7, #12]
 800a182:	609a      	str	r2, [r3, #8]
}
 800a184:	bf00      	nop
 800a186:	3714      	adds	r7, #20
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr

0800a190 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a190:	b480      	push	{r7}
 800a192:	b087      	sub	sp, #28
 800a194:	af00      	add	r7, sp, #0
 800a196:	60f8      	str	r0, [r7, #12]
 800a198:	60b9      	str	r1, [r7, #8]
 800a19a:	607a      	str	r2, [r7, #4]
 800a19c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	689b      	ldr	r3, [r3, #8]
 800a1a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a1aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	021a      	lsls	r2, r3, #8
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	431a      	orrs	r2, r3
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	697a      	ldr	r2, [r7, #20]
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	697a      	ldr	r2, [r7, #20]
 800a1c2:	609a      	str	r2, [r3, #8]
}
 800a1c4:	bf00      	nop
 800a1c6:	371c      	adds	r7, #28
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ce:	4770      	bx	lr

0800a1d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b087      	sub	sp, #28
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	f003 031f 	and.w	r3, r3, #31
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a1e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	6a1a      	ldr	r2, [r3, #32]
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	43db      	mvns	r3, r3
 800a1f2:	401a      	ands	r2, r3
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	6a1a      	ldr	r2, [r3, #32]
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	f003 031f 	and.w	r3, r3, #31
 800a202:	6879      	ldr	r1, [r7, #4]
 800a204:	fa01 f303 	lsl.w	r3, r1, r3
 800a208:	431a      	orrs	r2, r3
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	621a      	str	r2, [r3, #32]
}
 800a20e:	bf00      	nop
 800a210:	371c      	adds	r7, #28
 800a212:	46bd      	mov	sp, r7
 800a214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a218:	4770      	bx	lr
	...

0800a21c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d101      	bne.n	800a234 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a230:	2302      	movs	r3, #2
 800a232:	e050      	b.n	800a2d6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2201      	movs	r2, #1
 800a238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2202      	movs	r2, #2
 800a240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a25a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	68fa      	ldr	r2, [r7, #12]
 800a262:	4313      	orrs	r3, r2
 800a264:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	68fa      	ldr	r2, [r7, #12]
 800a26c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4a1c      	ldr	r2, [pc, #112]	@ (800a2e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d018      	beq.n	800a2aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a280:	d013      	beq.n	800a2aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a18      	ldr	r2, [pc, #96]	@ (800a2e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d00e      	beq.n	800a2aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a16      	ldr	r2, [pc, #88]	@ (800a2ec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d009      	beq.n	800a2aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a15      	ldr	r2, [pc, #84]	@ (800a2f0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d004      	beq.n	800a2aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4a13      	ldr	r2, [pc, #76]	@ (800a2f4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d10c      	bne.n	800a2c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a2aa:	68bb      	ldr	r3, [r7, #8]
 800a2ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a2b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	68ba      	ldr	r2, [r7, #8]
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	68ba      	ldr	r2, [r7, #8]
 800a2c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a2d4:	2300      	movs	r3, #0
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3714      	adds	r7, #20
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e0:	4770      	bx	lr
 800a2e2:	bf00      	nop
 800a2e4:	40010000 	.word	0x40010000
 800a2e8:	40000400 	.word	0x40000400
 800a2ec:	40000800 	.word	0x40000800
 800a2f0:	40000c00 	.word	0x40000c00
 800a2f4:	40014000 	.word	0x40014000

0800a2f8 <__cvt>:
 800a2f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2fc:	ec57 6b10 	vmov	r6, r7, d0
 800a300:	2f00      	cmp	r7, #0
 800a302:	460c      	mov	r4, r1
 800a304:	4619      	mov	r1, r3
 800a306:	463b      	mov	r3, r7
 800a308:	bfbb      	ittet	lt
 800a30a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a30e:	461f      	movlt	r7, r3
 800a310:	2300      	movge	r3, #0
 800a312:	232d      	movlt	r3, #45	@ 0x2d
 800a314:	700b      	strb	r3, [r1, #0]
 800a316:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a318:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a31c:	4691      	mov	r9, r2
 800a31e:	f023 0820 	bic.w	r8, r3, #32
 800a322:	bfbc      	itt	lt
 800a324:	4632      	movlt	r2, r6
 800a326:	4616      	movlt	r6, r2
 800a328:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a32c:	d005      	beq.n	800a33a <__cvt+0x42>
 800a32e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a332:	d100      	bne.n	800a336 <__cvt+0x3e>
 800a334:	3401      	adds	r4, #1
 800a336:	2102      	movs	r1, #2
 800a338:	e000      	b.n	800a33c <__cvt+0x44>
 800a33a:	2103      	movs	r1, #3
 800a33c:	ab03      	add	r3, sp, #12
 800a33e:	9301      	str	r3, [sp, #4]
 800a340:	ab02      	add	r3, sp, #8
 800a342:	9300      	str	r3, [sp, #0]
 800a344:	ec47 6b10 	vmov	d0, r6, r7
 800a348:	4653      	mov	r3, sl
 800a34a:	4622      	mov	r2, r4
 800a34c:	f000 fde0 	bl	800af10 <_dtoa_r>
 800a350:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a354:	4605      	mov	r5, r0
 800a356:	d119      	bne.n	800a38c <__cvt+0x94>
 800a358:	f019 0f01 	tst.w	r9, #1
 800a35c:	d00e      	beq.n	800a37c <__cvt+0x84>
 800a35e:	eb00 0904 	add.w	r9, r0, r4
 800a362:	2200      	movs	r2, #0
 800a364:	2300      	movs	r3, #0
 800a366:	4630      	mov	r0, r6
 800a368:	4639      	mov	r1, r7
 800a36a:	f7f6 fbb5 	bl	8000ad8 <__aeabi_dcmpeq>
 800a36e:	b108      	cbz	r0, 800a374 <__cvt+0x7c>
 800a370:	f8cd 900c 	str.w	r9, [sp, #12]
 800a374:	2230      	movs	r2, #48	@ 0x30
 800a376:	9b03      	ldr	r3, [sp, #12]
 800a378:	454b      	cmp	r3, r9
 800a37a:	d31e      	bcc.n	800a3ba <__cvt+0xc2>
 800a37c:	9b03      	ldr	r3, [sp, #12]
 800a37e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a380:	1b5b      	subs	r3, r3, r5
 800a382:	4628      	mov	r0, r5
 800a384:	6013      	str	r3, [r2, #0]
 800a386:	b004      	add	sp, #16
 800a388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a38c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a390:	eb00 0904 	add.w	r9, r0, r4
 800a394:	d1e5      	bne.n	800a362 <__cvt+0x6a>
 800a396:	7803      	ldrb	r3, [r0, #0]
 800a398:	2b30      	cmp	r3, #48	@ 0x30
 800a39a:	d10a      	bne.n	800a3b2 <__cvt+0xba>
 800a39c:	2200      	movs	r2, #0
 800a39e:	2300      	movs	r3, #0
 800a3a0:	4630      	mov	r0, r6
 800a3a2:	4639      	mov	r1, r7
 800a3a4:	f7f6 fb98 	bl	8000ad8 <__aeabi_dcmpeq>
 800a3a8:	b918      	cbnz	r0, 800a3b2 <__cvt+0xba>
 800a3aa:	f1c4 0401 	rsb	r4, r4, #1
 800a3ae:	f8ca 4000 	str.w	r4, [sl]
 800a3b2:	f8da 3000 	ldr.w	r3, [sl]
 800a3b6:	4499      	add	r9, r3
 800a3b8:	e7d3      	b.n	800a362 <__cvt+0x6a>
 800a3ba:	1c59      	adds	r1, r3, #1
 800a3bc:	9103      	str	r1, [sp, #12]
 800a3be:	701a      	strb	r2, [r3, #0]
 800a3c0:	e7d9      	b.n	800a376 <__cvt+0x7e>

0800a3c2 <__exponent>:
 800a3c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3c4:	2900      	cmp	r1, #0
 800a3c6:	bfba      	itte	lt
 800a3c8:	4249      	neglt	r1, r1
 800a3ca:	232d      	movlt	r3, #45	@ 0x2d
 800a3cc:	232b      	movge	r3, #43	@ 0x2b
 800a3ce:	2909      	cmp	r1, #9
 800a3d0:	7002      	strb	r2, [r0, #0]
 800a3d2:	7043      	strb	r3, [r0, #1]
 800a3d4:	dd29      	ble.n	800a42a <__exponent+0x68>
 800a3d6:	f10d 0307 	add.w	r3, sp, #7
 800a3da:	461d      	mov	r5, r3
 800a3dc:	270a      	movs	r7, #10
 800a3de:	461a      	mov	r2, r3
 800a3e0:	fbb1 f6f7 	udiv	r6, r1, r7
 800a3e4:	fb07 1416 	mls	r4, r7, r6, r1
 800a3e8:	3430      	adds	r4, #48	@ 0x30
 800a3ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	2c63      	cmp	r4, #99	@ 0x63
 800a3f2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a3f6:	4631      	mov	r1, r6
 800a3f8:	dcf1      	bgt.n	800a3de <__exponent+0x1c>
 800a3fa:	3130      	adds	r1, #48	@ 0x30
 800a3fc:	1e94      	subs	r4, r2, #2
 800a3fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a402:	1c41      	adds	r1, r0, #1
 800a404:	4623      	mov	r3, r4
 800a406:	42ab      	cmp	r3, r5
 800a408:	d30a      	bcc.n	800a420 <__exponent+0x5e>
 800a40a:	f10d 0309 	add.w	r3, sp, #9
 800a40e:	1a9b      	subs	r3, r3, r2
 800a410:	42ac      	cmp	r4, r5
 800a412:	bf88      	it	hi
 800a414:	2300      	movhi	r3, #0
 800a416:	3302      	adds	r3, #2
 800a418:	4403      	add	r3, r0
 800a41a:	1a18      	subs	r0, r3, r0
 800a41c:	b003      	add	sp, #12
 800a41e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a420:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a424:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a428:	e7ed      	b.n	800a406 <__exponent+0x44>
 800a42a:	2330      	movs	r3, #48	@ 0x30
 800a42c:	3130      	adds	r1, #48	@ 0x30
 800a42e:	7083      	strb	r3, [r0, #2]
 800a430:	70c1      	strb	r1, [r0, #3]
 800a432:	1d03      	adds	r3, r0, #4
 800a434:	e7f1      	b.n	800a41a <__exponent+0x58>
	...

0800a438 <_printf_float>:
 800a438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a43c:	b08d      	sub	sp, #52	@ 0x34
 800a43e:	460c      	mov	r4, r1
 800a440:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a444:	4616      	mov	r6, r2
 800a446:	461f      	mov	r7, r3
 800a448:	4605      	mov	r5, r0
 800a44a:	f000 fc97 	bl	800ad7c <_localeconv_r>
 800a44e:	6803      	ldr	r3, [r0, #0]
 800a450:	9304      	str	r3, [sp, #16]
 800a452:	4618      	mov	r0, r3
 800a454:	f7f5 ff14 	bl	8000280 <strlen>
 800a458:	2300      	movs	r3, #0
 800a45a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a45c:	f8d8 3000 	ldr.w	r3, [r8]
 800a460:	9005      	str	r0, [sp, #20]
 800a462:	3307      	adds	r3, #7
 800a464:	f023 0307 	bic.w	r3, r3, #7
 800a468:	f103 0208 	add.w	r2, r3, #8
 800a46c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a470:	f8d4 b000 	ldr.w	fp, [r4]
 800a474:	f8c8 2000 	str.w	r2, [r8]
 800a478:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a47c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a480:	9307      	str	r3, [sp, #28]
 800a482:	f8cd 8018 	str.w	r8, [sp, #24]
 800a486:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a48a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a48e:	4b9c      	ldr	r3, [pc, #624]	@ (800a700 <_printf_float+0x2c8>)
 800a490:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a494:	f7f6 fb52 	bl	8000b3c <__aeabi_dcmpun>
 800a498:	bb70      	cbnz	r0, 800a4f8 <_printf_float+0xc0>
 800a49a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a49e:	4b98      	ldr	r3, [pc, #608]	@ (800a700 <_printf_float+0x2c8>)
 800a4a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a4a4:	f7f6 fb2c 	bl	8000b00 <__aeabi_dcmple>
 800a4a8:	bb30      	cbnz	r0, 800a4f8 <_printf_float+0xc0>
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	4640      	mov	r0, r8
 800a4b0:	4649      	mov	r1, r9
 800a4b2:	f7f6 fb1b 	bl	8000aec <__aeabi_dcmplt>
 800a4b6:	b110      	cbz	r0, 800a4be <_printf_float+0x86>
 800a4b8:	232d      	movs	r3, #45	@ 0x2d
 800a4ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4be:	4a91      	ldr	r2, [pc, #580]	@ (800a704 <_printf_float+0x2cc>)
 800a4c0:	4b91      	ldr	r3, [pc, #580]	@ (800a708 <_printf_float+0x2d0>)
 800a4c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a4c6:	bf94      	ite	ls
 800a4c8:	4690      	movls	r8, r2
 800a4ca:	4698      	movhi	r8, r3
 800a4cc:	2303      	movs	r3, #3
 800a4ce:	6123      	str	r3, [r4, #16]
 800a4d0:	f02b 0304 	bic.w	r3, fp, #4
 800a4d4:	6023      	str	r3, [r4, #0]
 800a4d6:	f04f 0900 	mov.w	r9, #0
 800a4da:	9700      	str	r7, [sp, #0]
 800a4dc:	4633      	mov	r3, r6
 800a4de:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a4e0:	4621      	mov	r1, r4
 800a4e2:	4628      	mov	r0, r5
 800a4e4:	f000 f9d2 	bl	800a88c <_printf_common>
 800a4e8:	3001      	adds	r0, #1
 800a4ea:	f040 808d 	bne.w	800a608 <_printf_float+0x1d0>
 800a4ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4f2:	b00d      	add	sp, #52	@ 0x34
 800a4f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f8:	4642      	mov	r2, r8
 800a4fa:	464b      	mov	r3, r9
 800a4fc:	4640      	mov	r0, r8
 800a4fe:	4649      	mov	r1, r9
 800a500:	f7f6 fb1c 	bl	8000b3c <__aeabi_dcmpun>
 800a504:	b140      	cbz	r0, 800a518 <_printf_float+0xe0>
 800a506:	464b      	mov	r3, r9
 800a508:	2b00      	cmp	r3, #0
 800a50a:	bfbc      	itt	lt
 800a50c:	232d      	movlt	r3, #45	@ 0x2d
 800a50e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a512:	4a7e      	ldr	r2, [pc, #504]	@ (800a70c <_printf_float+0x2d4>)
 800a514:	4b7e      	ldr	r3, [pc, #504]	@ (800a710 <_printf_float+0x2d8>)
 800a516:	e7d4      	b.n	800a4c2 <_printf_float+0x8a>
 800a518:	6863      	ldr	r3, [r4, #4]
 800a51a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a51e:	9206      	str	r2, [sp, #24]
 800a520:	1c5a      	adds	r2, r3, #1
 800a522:	d13b      	bne.n	800a59c <_printf_float+0x164>
 800a524:	2306      	movs	r3, #6
 800a526:	6063      	str	r3, [r4, #4]
 800a528:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a52c:	2300      	movs	r3, #0
 800a52e:	6022      	str	r2, [r4, #0]
 800a530:	9303      	str	r3, [sp, #12]
 800a532:	ab0a      	add	r3, sp, #40	@ 0x28
 800a534:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a538:	ab09      	add	r3, sp, #36	@ 0x24
 800a53a:	9300      	str	r3, [sp, #0]
 800a53c:	6861      	ldr	r1, [r4, #4]
 800a53e:	ec49 8b10 	vmov	d0, r8, r9
 800a542:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a546:	4628      	mov	r0, r5
 800a548:	f7ff fed6 	bl	800a2f8 <__cvt>
 800a54c:	9b06      	ldr	r3, [sp, #24]
 800a54e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a550:	2b47      	cmp	r3, #71	@ 0x47
 800a552:	4680      	mov	r8, r0
 800a554:	d129      	bne.n	800a5aa <_printf_float+0x172>
 800a556:	1cc8      	adds	r0, r1, #3
 800a558:	db02      	blt.n	800a560 <_printf_float+0x128>
 800a55a:	6863      	ldr	r3, [r4, #4]
 800a55c:	4299      	cmp	r1, r3
 800a55e:	dd41      	ble.n	800a5e4 <_printf_float+0x1ac>
 800a560:	f1aa 0a02 	sub.w	sl, sl, #2
 800a564:	fa5f fa8a 	uxtb.w	sl, sl
 800a568:	3901      	subs	r1, #1
 800a56a:	4652      	mov	r2, sl
 800a56c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a570:	9109      	str	r1, [sp, #36]	@ 0x24
 800a572:	f7ff ff26 	bl	800a3c2 <__exponent>
 800a576:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a578:	1813      	adds	r3, r2, r0
 800a57a:	2a01      	cmp	r2, #1
 800a57c:	4681      	mov	r9, r0
 800a57e:	6123      	str	r3, [r4, #16]
 800a580:	dc02      	bgt.n	800a588 <_printf_float+0x150>
 800a582:	6822      	ldr	r2, [r4, #0]
 800a584:	07d2      	lsls	r2, r2, #31
 800a586:	d501      	bpl.n	800a58c <_printf_float+0x154>
 800a588:	3301      	adds	r3, #1
 800a58a:	6123      	str	r3, [r4, #16]
 800a58c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a590:	2b00      	cmp	r3, #0
 800a592:	d0a2      	beq.n	800a4da <_printf_float+0xa2>
 800a594:	232d      	movs	r3, #45	@ 0x2d
 800a596:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a59a:	e79e      	b.n	800a4da <_printf_float+0xa2>
 800a59c:	9a06      	ldr	r2, [sp, #24]
 800a59e:	2a47      	cmp	r2, #71	@ 0x47
 800a5a0:	d1c2      	bne.n	800a528 <_printf_float+0xf0>
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d1c0      	bne.n	800a528 <_printf_float+0xf0>
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e7bd      	b.n	800a526 <_printf_float+0xee>
 800a5aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a5ae:	d9db      	bls.n	800a568 <_printf_float+0x130>
 800a5b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a5b4:	d118      	bne.n	800a5e8 <_printf_float+0x1b0>
 800a5b6:	2900      	cmp	r1, #0
 800a5b8:	6863      	ldr	r3, [r4, #4]
 800a5ba:	dd0b      	ble.n	800a5d4 <_printf_float+0x19c>
 800a5bc:	6121      	str	r1, [r4, #16]
 800a5be:	b913      	cbnz	r3, 800a5c6 <_printf_float+0x18e>
 800a5c0:	6822      	ldr	r2, [r4, #0]
 800a5c2:	07d0      	lsls	r0, r2, #31
 800a5c4:	d502      	bpl.n	800a5cc <_printf_float+0x194>
 800a5c6:	3301      	adds	r3, #1
 800a5c8:	440b      	add	r3, r1
 800a5ca:	6123      	str	r3, [r4, #16]
 800a5cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a5ce:	f04f 0900 	mov.w	r9, #0
 800a5d2:	e7db      	b.n	800a58c <_printf_float+0x154>
 800a5d4:	b913      	cbnz	r3, 800a5dc <_printf_float+0x1a4>
 800a5d6:	6822      	ldr	r2, [r4, #0]
 800a5d8:	07d2      	lsls	r2, r2, #31
 800a5da:	d501      	bpl.n	800a5e0 <_printf_float+0x1a8>
 800a5dc:	3302      	adds	r3, #2
 800a5de:	e7f4      	b.n	800a5ca <_printf_float+0x192>
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e7f2      	b.n	800a5ca <_printf_float+0x192>
 800a5e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a5e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5ea:	4299      	cmp	r1, r3
 800a5ec:	db05      	blt.n	800a5fa <_printf_float+0x1c2>
 800a5ee:	6823      	ldr	r3, [r4, #0]
 800a5f0:	6121      	str	r1, [r4, #16]
 800a5f2:	07d8      	lsls	r0, r3, #31
 800a5f4:	d5ea      	bpl.n	800a5cc <_printf_float+0x194>
 800a5f6:	1c4b      	adds	r3, r1, #1
 800a5f8:	e7e7      	b.n	800a5ca <_printf_float+0x192>
 800a5fa:	2900      	cmp	r1, #0
 800a5fc:	bfd4      	ite	le
 800a5fe:	f1c1 0202 	rsble	r2, r1, #2
 800a602:	2201      	movgt	r2, #1
 800a604:	4413      	add	r3, r2
 800a606:	e7e0      	b.n	800a5ca <_printf_float+0x192>
 800a608:	6823      	ldr	r3, [r4, #0]
 800a60a:	055a      	lsls	r2, r3, #21
 800a60c:	d407      	bmi.n	800a61e <_printf_float+0x1e6>
 800a60e:	6923      	ldr	r3, [r4, #16]
 800a610:	4642      	mov	r2, r8
 800a612:	4631      	mov	r1, r6
 800a614:	4628      	mov	r0, r5
 800a616:	47b8      	blx	r7
 800a618:	3001      	adds	r0, #1
 800a61a:	d12b      	bne.n	800a674 <_printf_float+0x23c>
 800a61c:	e767      	b.n	800a4ee <_printf_float+0xb6>
 800a61e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a622:	f240 80dd 	bls.w	800a7e0 <_printf_float+0x3a8>
 800a626:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a62a:	2200      	movs	r2, #0
 800a62c:	2300      	movs	r3, #0
 800a62e:	f7f6 fa53 	bl	8000ad8 <__aeabi_dcmpeq>
 800a632:	2800      	cmp	r0, #0
 800a634:	d033      	beq.n	800a69e <_printf_float+0x266>
 800a636:	4a37      	ldr	r2, [pc, #220]	@ (800a714 <_printf_float+0x2dc>)
 800a638:	2301      	movs	r3, #1
 800a63a:	4631      	mov	r1, r6
 800a63c:	4628      	mov	r0, r5
 800a63e:	47b8      	blx	r7
 800a640:	3001      	adds	r0, #1
 800a642:	f43f af54 	beq.w	800a4ee <_printf_float+0xb6>
 800a646:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a64a:	4543      	cmp	r3, r8
 800a64c:	db02      	blt.n	800a654 <_printf_float+0x21c>
 800a64e:	6823      	ldr	r3, [r4, #0]
 800a650:	07d8      	lsls	r0, r3, #31
 800a652:	d50f      	bpl.n	800a674 <_printf_float+0x23c>
 800a654:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a658:	4631      	mov	r1, r6
 800a65a:	4628      	mov	r0, r5
 800a65c:	47b8      	blx	r7
 800a65e:	3001      	adds	r0, #1
 800a660:	f43f af45 	beq.w	800a4ee <_printf_float+0xb6>
 800a664:	f04f 0900 	mov.w	r9, #0
 800a668:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a66c:	f104 0a1a 	add.w	sl, r4, #26
 800a670:	45c8      	cmp	r8, r9
 800a672:	dc09      	bgt.n	800a688 <_printf_float+0x250>
 800a674:	6823      	ldr	r3, [r4, #0]
 800a676:	079b      	lsls	r3, r3, #30
 800a678:	f100 8103 	bmi.w	800a882 <_printf_float+0x44a>
 800a67c:	68e0      	ldr	r0, [r4, #12]
 800a67e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a680:	4298      	cmp	r0, r3
 800a682:	bfb8      	it	lt
 800a684:	4618      	movlt	r0, r3
 800a686:	e734      	b.n	800a4f2 <_printf_float+0xba>
 800a688:	2301      	movs	r3, #1
 800a68a:	4652      	mov	r2, sl
 800a68c:	4631      	mov	r1, r6
 800a68e:	4628      	mov	r0, r5
 800a690:	47b8      	blx	r7
 800a692:	3001      	adds	r0, #1
 800a694:	f43f af2b 	beq.w	800a4ee <_printf_float+0xb6>
 800a698:	f109 0901 	add.w	r9, r9, #1
 800a69c:	e7e8      	b.n	800a670 <_printf_float+0x238>
 800a69e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	dc39      	bgt.n	800a718 <_printf_float+0x2e0>
 800a6a4:	4a1b      	ldr	r2, [pc, #108]	@ (800a714 <_printf_float+0x2dc>)
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	4631      	mov	r1, r6
 800a6aa:	4628      	mov	r0, r5
 800a6ac:	47b8      	blx	r7
 800a6ae:	3001      	adds	r0, #1
 800a6b0:	f43f af1d 	beq.w	800a4ee <_printf_float+0xb6>
 800a6b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a6b8:	ea59 0303 	orrs.w	r3, r9, r3
 800a6bc:	d102      	bne.n	800a6c4 <_printf_float+0x28c>
 800a6be:	6823      	ldr	r3, [r4, #0]
 800a6c0:	07d9      	lsls	r1, r3, #31
 800a6c2:	d5d7      	bpl.n	800a674 <_printf_float+0x23c>
 800a6c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6c8:	4631      	mov	r1, r6
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	47b8      	blx	r7
 800a6ce:	3001      	adds	r0, #1
 800a6d0:	f43f af0d 	beq.w	800a4ee <_printf_float+0xb6>
 800a6d4:	f04f 0a00 	mov.w	sl, #0
 800a6d8:	f104 0b1a 	add.w	fp, r4, #26
 800a6dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6de:	425b      	negs	r3, r3
 800a6e0:	4553      	cmp	r3, sl
 800a6e2:	dc01      	bgt.n	800a6e8 <_printf_float+0x2b0>
 800a6e4:	464b      	mov	r3, r9
 800a6e6:	e793      	b.n	800a610 <_printf_float+0x1d8>
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	465a      	mov	r2, fp
 800a6ec:	4631      	mov	r1, r6
 800a6ee:	4628      	mov	r0, r5
 800a6f0:	47b8      	blx	r7
 800a6f2:	3001      	adds	r0, #1
 800a6f4:	f43f aefb 	beq.w	800a4ee <_printf_float+0xb6>
 800a6f8:	f10a 0a01 	add.w	sl, sl, #1
 800a6fc:	e7ee      	b.n	800a6dc <_printf_float+0x2a4>
 800a6fe:	bf00      	nop
 800a700:	7fefffff 	.word	0x7fefffff
 800a704:	080219b4 	.word	0x080219b4
 800a708:	080219b8 	.word	0x080219b8
 800a70c:	080219bc 	.word	0x080219bc
 800a710:	080219c0 	.word	0x080219c0
 800a714:	080219c4 	.word	0x080219c4
 800a718:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a71a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a71e:	4553      	cmp	r3, sl
 800a720:	bfa8      	it	ge
 800a722:	4653      	movge	r3, sl
 800a724:	2b00      	cmp	r3, #0
 800a726:	4699      	mov	r9, r3
 800a728:	dc36      	bgt.n	800a798 <_printf_float+0x360>
 800a72a:	f04f 0b00 	mov.w	fp, #0
 800a72e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a732:	f104 021a 	add.w	r2, r4, #26
 800a736:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a738:	9306      	str	r3, [sp, #24]
 800a73a:	eba3 0309 	sub.w	r3, r3, r9
 800a73e:	455b      	cmp	r3, fp
 800a740:	dc31      	bgt.n	800a7a6 <_printf_float+0x36e>
 800a742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a744:	459a      	cmp	sl, r3
 800a746:	dc3a      	bgt.n	800a7be <_printf_float+0x386>
 800a748:	6823      	ldr	r3, [r4, #0]
 800a74a:	07da      	lsls	r2, r3, #31
 800a74c:	d437      	bmi.n	800a7be <_printf_float+0x386>
 800a74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a750:	ebaa 0903 	sub.w	r9, sl, r3
 800a754:	9b06      	ldr	r3, [sp, #24]
 800a756:	ebaa 0303 	sub.w	r3, sl, r3
 800a75a:	4599      	cmp	r9, r3
 800a75c:	bfa8      	it	ge
 800a75e:	4699      	movge	r9, r3
 800a760:	f1b9 0f00 	cmp.w	r9, #0
 800a764:	dc33      	bgt.n	800a7ce <_printf_float+0x396>
 800a766:	f04f 0800 	mov.w	r8, #0
 800a76a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a76e:	f104 0b1a 	add.w	fp, r4, #26
 800a772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a774:	ebaa 0303 	sub.w	r3, sl, r3
 800a778:	eba3 0309 	sub.w	r3, r3, r9
 800a77c:	4543      	cmp	r3, r8
 800a77e:	f77f af79 	ble.w	800a674 <_printf_float+0x23c>
 800a782:	2301      	movs	r3, #1
 800a784:	465a      	mov	r2, fp
 800a786:	4631      	mov	r1, r6
 800a788:	4628      	mov	r0, r5
 800a78a:	47b8      	blx	r7
 800a78c:	3001      	adds	r0, #1
 800a78e:	f43f aeae 	beq.w	800a4ee <_printf_float+0xb6>
 800a792:	f108 0801 	add.w	r8, r8, #1
 800a796:	e7ec      	b.n	800a772 <_printf_float+0x33a>
 800a798:	4642      	mov	r2, r8
 800a79a:	4631      	mov	r1, r6
 800a79c:	4628      	mov	r0, r5
 800a79e:	47b8      	blx	r7
 800a7a0:	3001      	adds	r0, #1
 800a7a2:	d1c2      	bne.n	800a72a <_printf_float+0x2f2>
 800a7a4:	e6a3      	b.n	800a4ee <_printf_float+0xb6>
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	4631      	mov	r1, r6
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	9206      	str	r2, [sp, #24]
 800a7ae:	47b8      	blx	r7
 800a7b0:	3001      	adds	r0, #1
 800a7b2:	f43f ae9c 	beq.w	800a4ee <_printf_float+0xb6>
 800a7b6:	9a06      	ldr	r2, [sp, #24]
 800a7b8:	f10b 0b01 	add.w	fp, fp, #1
 800a7bc:	e7bb      	b.n	800a736 <_printf_float+0x2fe>
 800a7be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7c2:	4631      	mov	r1, r6
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	47b8      	blx	r7
 800a7c8:	3001      	adds	r0, #1
 800a7ca:	d1c0      	bne.n	800a74e <_printf_float+0x316>
 800a7cc:	e68f      	b.n	800a4ee <_printf_float+0xb6>
 800a7ce:	9a06      	ldr	r2, [sp, #24]
 800a7d0:	464b      	mov	r3, r9
 800a7d2:	4442      	add	r2, r8
 800a7d4:	4631      	mov	r1, r6
 800a7d6:	4628      	mov	r0, r5
 800a7d8:	47b8      	blx	r7
 800a7da:	3001      	adds	r0, #1
 800a7dc:	d1c3      	bne.n	800a766 <_printf_float+0x32e>
 800a7de:	e686      	b.n	800a4ee <_printf_float+0xb6>
 800a7e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a7e4:	f1ba 0f01 	cmp.w	sl, #1
 800a7e8:	dc01      	bgt.n	800a7ee <_printf_float+0x3b6>
 800a7ea:	07db      	lsls	r3, r3, #31
 800a7ec:	d536      	bpl.n	800a85c <_printf_float+0x424>
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	4642      	mov	r2, r8
 800a7f2:	4631      	mov	r1, r6
 800a7f4:	4628      	mov	r0, r5
 800a7f6:	47b8      	blx	r7
 800a7f8:	3001      	adds	r0, #1
 800a7fa:	f43f ae78 	beq.w	800a4ee <_printf_float+0xb6>
 800a7fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a802:	4631      	mov	r1, r6
 800a804:	4628      	mov	r0, r5
 800a806:	47b8      	blx	r7
 800a808:	3001      	adds	r0, #1
 800a80a:	f43f ae70 	beq.w	800a4ee <_printf_float+0xb6>
 800a80e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a812:	2200      	movs	r2, #0
 800a814:	2300      	movs	r3, #0
 800a816:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a81a:	f7f6 f95d 	bl	8000ad8 <__aeabi_dcmpeq>
 800a81e:	b9c0      	cbnz	r0, 800a852 <_printf_float+0x41a>
 800a820:	4653      	mov	r3, sl
 800a822:	f108 0201 	add.w	r2, r8, #1
 800a826:	4631      	mov	r1, r6
 800a828:	4628      	mov	r0, r5
 800a82a:	47b8      	blx	r7
 800a82c:	3001      	adds	r0, #1
 800a82e:	d10c      	bne.n	800a84a <_printf_float+0x412>
 800a830:	e65d      	b.n	800a4ee <_printf_float+0xb6>
 800a832:	2301      	movs	r3, #1
 800a834:	465a      	mov	r2, fp
 800a836:	4631      	mov	r1, r6
 800a838:	4628      	mov	r0, r5
 800a83a:	47b8      	blx	r7
 800a83c:	3001      	adds	r0, #1
 800a83e:	f43f ae56 	beq.w	800a4ee <_printf_float+0xb6>
 800a842:	f108 0801 	add.w	r8, r8, #1
 800a846:	45d0      	cmp	r8, sl
 800a848:	dbf3      	blt.n	800a832 <_printf_float+0x3fa>
 800a84a:	464b      	mov	r3, r9
 800a84c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a850:	e6df      	b.n	800a612 <_printf_float+0x1da>
 800a852:	f04f 0800 	mov.w	r8, #0
 800a856:	f104 0b1a 	add.w	fp, r4, #26
 800a85a:	e7f4      	b.n	800a846 <_printf_float+0x40e>
 800a85c:	2301      	movs	r3, #1
 800a85e:	4642      	mov	r2, r8
 800a860:	e7e1      	b.n	800a826 <_printf_float+0x3ee>
 800a862:	2301      	movs	r3, #1
 800a864:	464a      	mov	r2, r9
 800a866:	4631      	mov	r1, r6
 800a868:	4628      	mov	r0, r5
 800a86a:	47b8      	blx	r7
 800a86c:	3001      	adds	r0, #1
 800a86e:	f43f ae3e 	beq.w	800a4ee <_printf_float+0xb6>
 800a872:	f108 0801 	add.w	r8, r8, #1
 800a876:	68e3      	ldr	r3, [r4, #12]
 800a878:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a87a:	1a5b      	subs	r3, r3, r1
 800a87c:	4543      	cmp	r3, r8
 800a87e:	dcf0      	bgt.n	800a862 <_printf_float+0x42a>
 800a880:	e6fc      	b.n	800a67c <_printf_float+0x244>
 800a882:	f04f 0800 	mov.w	r8, #0
 800a886:	f104 0919 	add.w	r9, r4, #25
 800a88a:	e7f4      	b.n	800a876 <_printf_float+0x43e>

0800a88c <_printf_common>:
 800a88c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a890:	4616      	mov	r6, r2
 800a892:	4698      	mov	r8, r3
 800a894:	688a      	ldr	r2, [r1, #8]
 800a896:	690b      	ldr	r3, [r1, #16]
 800a898:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a89c:	4293      	cmp	r3, r2
 800a89e:	bfb8      	it	lt
 800a8a0:	4613      	movlt	r3, r2
 800a8a2:	6033      	str	r3, [r6, #0]
 800a8a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8a8:	4607      	mov	r7, r0
 800a8aa:	460c      	mov	r4, r1
 800a8ac:	b10a      	cbz	r2, 800a8b2 <_printf_common+0x26>
 800a8ae:	3301      	adds	r3, #1
 800a8b0:	6033      	str	r3, [r6, #0]
 800a8b2:	6823      	ldr	r3, [r4, #0]
 800a8b4:	0699      	lsls	r1, r3, #26
 800a8b6:	bf42      	ittt	mi
 800a8b8:	6833      	ldrmi	r3, [r6, #0]
 800a8ba:	3302      	addmi	r3, #2
 800a8bc:	6033      	strmi	r3, [r6, #0]
 800a8be:	6825      	ldr	r5, [r4, #0]
 800a8c0:	f015 0506 	ands.w	r5, r5, #6
 800a8c4:	d106      	bne.n	800a8d4 <_printf_common+0x48>
 800a8c6:	f104 0a19 	add.w	sl, r4, #25
 800a8ca:	68e3      	ldr	r3, [r4, #12]
 800a8cc:	6832      	ldr	r2, [r6, #0]
 800a8ce:	1a9b      	subs	r3, r3, r2
 800a8d0:	42ab      	cmp	r3, r5
 800a8d2:	dc26      	bgt.n	800a922 <_printf_common+0x96>
 800a8d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a8d8:	6822      	ldr	r2, [r4, #0]
 800a8da:	3b00      	subs	r3, #0
 800a8dc:	bf18      	it	ne
 800a8de:	2301      	movne	r3, #1
 800a8e0:	0692      	lsls	r2, r2, #26
 800a8e2:	d42b      	bmi.n	800a93c <_printf_common+0xb0>
 800a8e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a8e8:	4641      	mov	r1, r8
 800a8ea:	4638      	mov	r0, r7
 800a8ec:	47c8      	blx	r9
 800a8ee:	3001      	adds	r0, #1
 800a8f0:	d01e      	beq.n	800a930 <_printf_common+0xa4>
 800a8f2:	6823      	ldr	r3, [r4, #0]
 800a8f4:	6922      	ldr	r2, [r4, #16]
 800a8f6:	f003 0306 	and.w	r3, r3, #6
 800a8fa:	2b04      	cmp	r3, #4
 800a8fc:	bf02      	ittt	eq
 800a8fe:	68e5      	ldreq	r5, [r4, #12]
 800a900:	6833      	ldreq	r3, [r6, #0]
 800a902:	1aed      	subeq	r5, r5, r3
 800a904:	68a3      	ldr	r3, [r4, #8]
 800a906:	bf0c      	ite	eq
 800a908:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a90c:	2500      	movne	r5, #0
 800a90e:	4293      	cmp	r3, r2
 800a910:	bfc4      	itt	gt
 800a912:	1a9b      	subgt	r3, r3, r2
 800a914:	18ed      	addgt	r5, r5, r3
 800a916:	2600      	movs	r6, #0
 800a918:	341a      	adds	r4, #26
 800a91a:	42b5      	cmp	r5, r6
 800a91c:	d11a      	bne.n	800a954 <_printf_common+0xc8>
 800a91e:	2000      	movs	r0, #0
 800a920:	e008      	b.n	800a934 <_printf_common+0xa8>
 800a922:	2301      	movs	r3, #1
 800a924:	4652      	mov	r2, sl
 800a926:	4641      	mov	r1, r8
 800a928:	4638      	mov	r0, r7
 800a92a:	47c8      	blx	r9
 800a92c:	3001      	adds	r0, #1
 800a92e:	d103      	bne.n	800a938 <_printf_common+0xac>
 800a930:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a938:	3501      	adds	r5, #1
 800a93a:	e7c6      	b.n	800a8ca <_printf_common+0x3e>
 800a93c:	18e1      	adds	r1, r4, r3
 800a93e:	1c5a      	adds	r2, r3, #1
 800a940:	2030      	movs	r0, #48	@ 0x30
 800a942:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a946:	4422      	add	r2, r4
 800a948:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a94c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a950:	3302      	adds	r3, #2
 800a952:	e7c7      	b.n	800a8e4 <_printf_common+0x58>
 800a954:	2301      	movs	r3, #1
 800a956:	4622      	mov	r2, r4
 800a958:	4641      	mov	r1, r8
 800a95a:	4638      	mov	r0, r7
 800a95c:	47c8      	blx	r9
 800a95e:	3001      	adds	r0, #1
 800a960:	d0e6      	beq.n	800a930 <_printf_common+0xa4>
 800a962:	3601      	adds	r6, #1
 800a964:	e7d9      	b.n	800a91a <_printf_common+0x8e>
	...

0800a968 <_printf_i>:
 800a968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a96c:	7e0f      	ldrb	r7, [r1, #24]
 800a96e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a970:	2f78      	cmp	r7, #120	@ 0x78
 800a972:	4691      	mov	r9, r2
 800a974:	4680      	mov	r8, r0
 800a976:	460c      	mov	r4, r1
 800a978:	469a      	mov	sl, r3
 800a97a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a97e:	d807      	bhi.n	800a990 <_printf_i+0x28>
 800a980:	2f62      	cmp	r7, #98	@ 0x62
 800a982:	d80a      	bhi.n	800a99a <_printf_i+0x32>
 800a984:	2f00      	cmp	r7, #0
 800a986:	f000 80d2 	beq.w	800ab2e <_printf_i+0x1c6>
 800a98a:	2f58      	cmp	r7, #88	@ 0x58
 800a98c:	f000 80b9 	beq.w	800ab02 <_printf_i+0x19a>
 800a990:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a994:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a998:	e03a      	b.n	800aa10 <_printf_i+0xa8>
 800a99a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a99e:	2b15      	cmp	r3, #21
 800a9a0:	d8f6      	bhi.n	800a990 <_printf_i+0x28>
 800a9a2:	a101      	add	r1, pc, #4	@ (adr r1, 800a9a8 <_printf_i+0x40>)
 800a9a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9a8:	0800aa01 	.word	0x0800aa01
 800a9ac:	0800aa15 	.word	0x0800aa15
 800a9b0:	0800a991 	.word	0x0800a991
 800a9b4:	0800a991 	.word	0x0800a991
 800a9b8:	0800a991 	.word	0x0800a991
 800a9bc:	0800a991 	.word	0x0800a991
 800a9c0:	0800aa15 	.word	0x0800aa15
 800a9c4:	0800a991 	.word	0x0800a991
 800a9c8:	0800a991 	.word	0x0800a991
 800a9cc:	0800a991 	.word	0x0800a991
 800a9d0:	0800a991 	.word	0x0800a991
 800a9d4:	0800ab15 	.word	0x0800ab15
 800a9d8:	0800aa3f 	.word	0x0800aa3f
 800a9dc:	0800aacf 	.word	0x0800aacf
 800a9e0:	0800a991 	.word	0x0800a991
 800a9e4:	0800a991 	.word	0x0800a991
 800a9e8:	0800ab37 	.word	0x0800ab37
 800a9ec:	0800a991 	.word	0x0800a991
 800a9f0:	0800aa3f 	.word	0x0800aa3f
 800a9f4:	0800a991 	.word	0x0800a991
 800a9f8:	0800a991 	.word	0x0800a991
 800a9fc:	0800aad7 	.word	0x0800aad7
 800aa00:	6833      	ldr	r3, [r6, #0]
 800aa02:	1d1a      	adds	r2, r3, #4
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	6032      	str	r2, [r6, #0]
 800aa08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa10:	2301      	movs	r3, #1
 800aa12:	e09d      	b.n	800ab50 <_printf_i+0x1e8>
 800aa14:	6833      	ldr	r3, [r6, #0]
 800aa16:	6820      	ldr	r0, [r4, #0]
 800aa18:	1d19      	adds	r1, r3, #4
 800aa1a:	6031      	str	r1, [r6, #0]
 800aa1c:	0606      	lsls	r6, r0, #24
 800aa1e:	d501      	bpl.n	800aa24 <_printf_i+0xbc>
 800aa20:	681d      	ldr	r5, [r3, #0]
 800aa22:	e003      	b.n	800aa2c <_printf_i+0xc4>
 800aa24:	0645      	lsls	r5, r0, #25
 800aa26:	d5fb      	bpl.n	800aa20 <_printf_i+0xb8>
 800aa28:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa2c:	2d00      	cmp	r5, #0
 800aa2e:	da03      	bge.n	800aa38 <_printf_i+0xd0>
 800aa30:	232d      	movs	r3, #45	@ 0x2d
 800aa32:	426d      	negs	r5, r5
 800aa34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa38:	4859      	ldr	r0, [pc, #356]	@ (800aba0 <_printf_i+0x238>)
 800aa3a:	230a      	movs	r3, #10
 800aa3c:	e011      	b.n	800aa62 <_printf_i+0xfa>
 800aa3e:	6821      	ldr	r1, [r4, #0]
 800aa40:	6833      	ldr	r3, [r6, #0]
 800aa42:	0608      	lsls	r0, r1, #24
 800aa44:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa48:	d402      	bmi.n	800aa50 <_printf_i+0xe8>
 800aa4a:	0649      	lsls	r1, r1, #25
 800aa4c:	bf48      	it	mi
 800aa4e:	b2ad      	uxthmi	r5, r5
 800aa50:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa52:	4853      	ldr	r0, [pc, #332]	@ (800aba0 <_printf_i+0x238>)
 800aa54:	6033      	str	r3, [r6, #0]
 800aa56:	bf14      	ite	ne
 800aa58:	230a      	movne	r3, #10
 800aa5a:	2308      	moveq	r3, #8
 800aa5c:	2100      	movs	r1, #0
 800aa5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa62:	6866      	ldr	r6, [r4, #4]
 800aa64:	60a6      	str	r6, [r4, #8]
 800aa66:	2e00      	cmp	r6, #0
 800aa68:	bfa2      	ittt	ge
 800aa6a:	6821      	ldrge	r1, [r4, #0]
 800aa6c:	f021 0104 	bicge.w	r1, r1, #4
 800aa70:	6021      	strge	r1, [r4, #0]
 800aa72:	b90d      	cbnz	r5, 800aa78 <_printf_i+0x110>
 800aa74:	2e00      	cmp	r6, #0
 800aa76:	d04b      	beq.n	800ab10 <_printf_i+0x1a8>
 800aa78:	4616      	mov	r6, r2
 800aa7a:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa7e:	fb03 5711 	mls	r7, r3, r1, r5
 800aa82:	5dc7      	ldrb	r7, [r0, r7]
 800aa84:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa88:	462f      	mov	r7, r5
 800aa8a:	42bb      	cmp	r3, r7
 800aa8c:	460d      	mov	r5, r1
 800aa8e:	d9f4      	bls.n	800aa7a <_printf_i+0x112>
 800aa90:	2b08      	cmp	r3, #8
 800aa92:	d10b      	bne.n	800aaac <_printf_i+0x144>
 800aa94:	6823      	ldr	r3, [r4, #0]
 800aa96:	07df      	lsls	r7, r3, #31
 800aa98:	d508      	bpl.n	800aaac <_printf_i+0x144>
 800aa9a:	6923      	ldr	r3, [r4, #16]
 800aa9c:	6861      	ldr	r1, [r4, #4]
 800aa9e:	4299      	cmp	r1, r3
 800aaa0:	bfde      	ittt	le
 800aaa2:	2330      	movle	r3, #48	@ 0x30
 800aaa4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aaa8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800aaac:	1b92      	subs	r2, r2, r6
 800aaae:	6122      	str	r2, [r4, #16]
 800aab0:	f8cd a000 	str.w	sl, [sp]
 800aab4:	464b      	mov	r3, r9
 800aab6:	aa03      	add	r2, sp, #12
 800aab8:	4621      	mov	r1, r4
 800aaba:	4640      	mov	r0, r8
 800aabc:	f7ff fee6 	bl	800a88c <_printf_common>
 800aac0:	3001      	adds	r0, #1
 800aac2:	d14a      	bne.n	800ab5a <_printf_i+0x1f2>
 800aac4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aac8:	b004      	add	sp, #16
 800aaca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aace:	6823      	ldr	r3, [r4, #0]
 800aad0:	f043 0320 	orr.w	r3, r3, #32
 800aad4:	6023      	str	r3, [r4, #0]
 800aad6:	4833      	ldr	r0, [pc, #204]	@ (800aba4 <_printf_i+0x23c>)
 800aad8:	2778      	movs	r7, #120	@ 0x78
 800aada:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aade:	6823      	ldr	r3, [r4, #0]
 800aae0:	6831      	ldr	r1, [r6, #0]
 800aae2:	061f      	lsls	r7, r3, #24
 800aae4:	f851 5b04 	ldr.w	r5, [r1], #4
 800aae8:	d402      	bmi.n	800aaf0 <_printf_i+0x188>
 800aaea:	065f      	lsls	r7, r3, #25
 800aaec:	bf48      	it	mi
 800aaee:	b2ad      	uxthmi	r5, r5
 800aaf0:	6031      	str	r1, [r6, #0]
 800aaf2:	07d9      	lsls	r1, r3, #31
 800aaf4:	bf44      	itt	mi
 800aaf6:	f043 0320 	orrmi.w	r3, r3, #32
 800aafa:	6023      	strmi	r3, [r4, #0]
 800aafc:	b11d      	cbz	r5, 800ab06 <_printf_i+0x19e>
 800aafe:	2310      	movs	r3, #16
 800ab00:	e7ac      	b.n	800aa5c <_printf_i+0xf4>
 800ab02:	4827      	ldr	r0, [pc, #156]	@ (800aba0 <_printf_i+0x238>)
 800ab04:	e7e9      	b.n	800aada <_printf_i+0x172>
 800ab06:	6823      	ldr	r3, [r4, #0]
 800ab08:	f023 0320 	bic.w	r3, r3, #32
 800ab0c:	6023      	str	r3, [r4, #0]
 800ab0e:	e7f6      	b.n	800aafe <_printf_i+0x196>
 800ab10:	4616      	mov	r6, r2
 800ab12:	e7bd      	b.n	800aa90 <_printf_i+0x128>
 800ab14:	6833      	ldr	r3, [r6, #0]
 800ab16:	6825      	ldr	r5, [r4, #0]
 800ab18:	6961      	ldr	r1, [r4, #20]
 800ab1a:	1d18      	adds	r0, r3, #4
 800ab1c:	6030      	str	r0, [r6, #0]
 800ab1e:	062e      	lsls	r6, r5, #24
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	d501      	bpl.n	800ab28 <_printf_i+0x1c0>
 800ab24:	6019      	str	r1, [r3, #0]
 800ab26:	e002      	b.n	800ab2e <_printf_i+0x1c6>
 800ab28:	0668      	lsls	r0, r5, #25
 800ab2a:	d5fb      	bpl.n	800ab24 <_printf_i+0x1bc>
 800ab2c:	8019      	strh	r1, [r3, #0]
 800ab2e:	2300      	movs	r3, #0
 800ab30:	6123      	str	r3, [r4, #16]
 800ab32:	4616      	mov	r6, r2
 800ab34:	e7bc      	b.n	800aab0 <_printf_i+0x148>
 800ab36:	6833      	ldr	r3, [r6, #0]
 800ab38:	1d1a      	adds	r2, r3, #4
 800ab3a:	6032      	str	r2, [r6, #0]
 800ab3c:	681e      	ldr	r6, [r3, #0]
 800ab3e:	6862      	ldr	r2, [r4, #4]
 800ab40:	2100      	movs	r1, #0
 800ab42:	4630      	mov	r0, r6
 800ab44:	f7f5 fb4c 	bl	80001e0 <memchr>
 800ab48:	b108      	cbz	r0, 800ab4e <_printf_i+0x1e6>
 800ab4a:	1b80      	subs	r0, r0, r6
 800ab4c:	6060      	str	r0, [r4, #4]
 800ab4e:	6863      	ldr	r3, [r4, #4]
 800ab50:	6123      	str	r3, [r4, #16]
 800ab52:	2300      	movs	r3, #0
 800ab54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab58:	e7aa      	b.n	800aab0 <_printf_i+0x148>
 800ab5a:	6923      	ldr	r3, [r4, #16]
 800ab5c:	4632      	mov	r2, r6
 800ab5e:	4649      	mov	r1, r9
 800ab60:	4640      	mov	r0, r8
 800ab62:	47d0      	blx	sl
 800ab64:	3001      	adds	r0, #1
 800ab66:	d0ad      	beq.n	800aac4 <_printf_i+0x15c>
 800ab68:	6823      	ldr	r3, [r4, #0]
 800ab6a:	079b      	lsls	r3, r3, #30
 800ab6c:	d413      	bmi.n	800ab96 <_printf_i+0x22e>
 800ab6e:	68e0      	ldr	r0, [r4, #12]
 800ab70:	9b03      	ldr	r3, [sp, #12]
 800ab72:	4298      	cmp	r0, r3
 800ab74:	bfb8      	it	lt
 800ab76:	4618      	movlt	r0, r3
 800ab78:	e7a6      	b.n	800aac8 <_printf_i+0x160>
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	4632      	mov	r2, r6
 800ab7e:	4649      	mov	r1, r9
 800ab80:	4640      	mov	r0, r8
 800ab82:	47d0      	blx	sl
 800ab84:	3001      	adds	r0, #1
 800ab86:	d09d      	beq.n	800aac4 <_printf_i+0x15c>
 800ab88:	3501      	adds	r5, #1
 800ab8a:	68e3      	ldr	r3, [r4, #12]
 800ab8c:	9903      	ldr	r1, [sp, #12]
 800ab8e:	1a5b      	subs	r3, r3, r1
 800ab90:	42ab      	cmp	r3, r5
 800ab92:	dcf2      	bgt.n	800ab7a <_printf_i+0x212>
 800ab94:	e7eb      	b.n	800ab6e <_printf_i+0x206>
 800ab96:	2500      	movs	r5, #0
 800ab98:	f104 0619 	add.w	r6, r4, #25
 800ab9c:	e7f5      	b.n	800ab8a <_printf_i+0x222>
 800ab9e:	bf00      	nop
 800aba0:	080219c6 	.word	0x080219c6
 800aba4:	080219d7 	.word	0x080219d7

0800aba8 <siprintf>:
 800aba8:	b40e      	push	{r1, r2, r3}
 800abaa:	b500      	push	{lr}
 800abac:	b09c      	sub	sp, #112	@ 0x70
 800abae:	ab1d      	add	r3, sp, #116	@ 0x74
 800abb0:	9002      	str	r0, [sp, #8]
 800abb2:	9006      	str	r0, [sp, #24]
 800abb4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800abb8:	4809      	ldr	r0, [pc, #36]	@ (800abe0 <siprintf+0x38>)
 800abba:	9107      	str	r1, [sp, #28]
 800abbc:	9104      	str	r1, [sp, #16]
 800abbe:	4909      	ldr	r1, [pc, #36]	@ (800abe4 <siprintf+0x3c>)
 800abc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800abc4:	9105      	str	r1, [sp, #20]
 800abc6:	6800      	ldr	r0, [r0, #0]
 800abc8:	9301      	str	r3, [sp, #4]
 800abca:	a902      	add	r1, sp, #8
 800abcc:	f000 ffc0 	bl	800bb50 <_svfiprintf_r>
 800abd0:	9b02      	ldr	r3, [sp, #8]
 800abd2:	2200      	movs	r2, #0
 800abd4:	701a      	strb	r2, [r3, #0]
 800abd6:	b01c      	add	sp, #112	@ 0x70
 800abd8:	f85d eb04 	ldr.w	lr, [sp], #4
 800abdc:	b003      	add	sp, #12
 800abde:	4770      	bx	lr
 800abe0:	20000030 	.word	0x20000030
 800abe4:	ffff0208 	.word	0xffff0208

0800abe8 <std>:
 800abe8:	2300      	movs	r3, #0
 800abea:	b510      	push	{r4, lr}
 800abec:	4604      	mov	r4, r0
 800abee:	e9c0 3300 	strd	r3, r3, [r0]
 800abf2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abf6:	6083      	str	r3, [r0, #8]
 800abf8:	8181      	strh	r1, [r0, #12]
 800abfa:	6643      	str	r3, [r0, #100]	@ 0x64
 800abfc:	81c2      	strh	r2, [r0, #14]
 800abfe:	6183      	str	r3, [r0, #24]
 800ac00:	4619      	mov	r1, r3
 800ac02:	2208      	movs	r2, #8
 800ac04:	305c      	adds	r0, #92	@ 0x5c
 800ac06:	f000 f8b1 	bl	800ad6c <memset>
 800ac0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac40 <std+0x58>)
 800ac0c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac0e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac44 <std+0x5c>)
 800ac10:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac12:	4b0d      	ldr	r3, [pc, #52]	@ (800ac48 <std+0x60>)
 800ac14:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac16:	4b0d      	ldr	r3, [pc, #52]	@ (800ac4c <std+0x64>)
 800ac18:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac50 <std+0x68>)
 800ac1c:	6224      	str	r4, [r4, #32]
 800ac1e:	429c      	cmp	r4, r3
 800ac20:	d006      	beq.n	800ac30 <std+0x48>
 800ac22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac26:	4294      	cmp	r4, r2
 800ac28:	d002      	beq.n	800ac30 <std+0x48>
 800ac2a:	33d0      	adds	r3, #208	@ 0xd0
 800ac2c:	429c      	cmp	r4, r3
 800ac2e:	d105      	bne.n	800ac3c <std+0x54>
 800ac30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac38:	f000 b8ce 	b.w	800add8 <__retarget_lock_init_recursive>
 800ac3c:	bd10      	pop	{r4, pc}
 800ac3e:	bf00      	nop
 800ac40:	0800c711 	.word	0x0800c711
 800ac44:	0800c733 	.word	0x0800c733
 800ac48:	0800c76b 	.word	0x0800c76b
 800ac4c:	0800c78f 	.word	0x0800c78f
 800ac50:	200055e0 	.word	0x200055e0

0800ac54 <stdio_exit_handler>:
 800ac54:	4a02      	ldr	r2, [pc, #8]	@ (800ac60 <stdio_exit_handler+0xc>)
 800ac56:	4903      	ldr	r1, [pc, #12]	@ (800ac64 <stdio_exit_handler+0x10>)
 800ac58:	4803      	ldr	r0, [pc, #12]	@ (800ac68 <stdio_exit_handler+0x14>)
 800ac5a:	f000 b869 	b.w	800ad30 <_fwalk_sglue>
 800ac5e:	bf00      	nop
 800ac60:	20000024 	.word	0x20000024
 800ac64:	0800bfa5 	.word	0x0800bfa5
 800ac68:	20000034 	.word	0x20000034

0800ac6c <cleanup_stdio>:
 800ac6c:	6841      	ldr	r1, [r0, #4]
 800ac6e:	4b0c      	ldr	r3, [pc, #48]	@ (800aca0 <cleanup_stdio+0x34>)
 800ac70:	4299      	cmp	r1, r3
 800ac72:	b510      	push	{r4, lr}
 800ac74:	4604      	mov	r4, r0
 800ac76:	d001      	beq.n	800ac7c <cleanup_stdio+0x10>
 800ac78:	f001 f994 	bl	800bfa4 <_fflush_r>
 800ac7c:	68a1      	ldr	r1, [r4, #8]
 800ac7e:	4b09      	ldr	r3, [pc, #36]	@ (800aca4 <cleanup_stdio+0x38>)
 800ac80:	4299      	cmp	r1, r3
 800ac82:	d002      	beq.n	800ac8a <cleanup_stdio+0x1e>
 800ac84:	4620      	mov	r0, r4
 800ac86:	f001 f98d 	bl	800bfa4 <_fflush_r>
 800ac8a:	68e1      	ldr	r1, [r4, #12]
 800ac8c:	4b06      	ldr	r3, [pc, #24]	@ (800aca8 <cleanup_stdio+0x3c>)
 800ac8e:	4299      	cmp	r1, r3
 800ac90:	d004      	beq.n	800ac9c <cleanup_stdio+0x30>
 800ac92:	4620      	mov	r0, r4
 800ac94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac98:	f001 b984 	b.w	800bfa4 <_fflush_r>
 800ac9c:	bd10      	pop	{r4, pc}
 800ac9e:	bf00      	nop
 800aca0:	200055e0 	.word	0x200055e0
 800aca4:	20005648 	.word	0x20005648
 800aca8:	200056b0 	.word	0x200056b0

0800acac <global_stdio_init.part.0>:
 800acac:	b510      	push	{r4, lr}
 800acae:	4b0b      	ldr	r3, [pc, #44]	@ (800acdc <global_stdio_init.part.0+0x30>)
 800acb0:	4c0b      	ldr	r4, [pc, #44]	@ (800ace0 <global_stdio_init.part.0+0x34>)
 800acb2:	4a0c      	ldr	r2, [pc, #48]	@ (800ace4 <global_stdio_init.part.0+0x38>)
 800acb4:	601a      	str	r2, [r3, #0]
 800acb6:	4620      	mov	r0, r4
 800acb8:	2200      	movs	r2, #0
 800acba:	2104      	movs	r1, #4
 800acbc:	f7ff ff94 	bl	800abe8 <std>
 800acc0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800acc4:	2201      	movs	r2, #1
 800acc6:	2109      	movs	r1, #9
 800acc8:	f7ff ff8e 	bl	800abe8 <std>
 800accc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800acd0:	2202      	movs	r2, #2
 800acd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acd6:	2112      	movs	r1, #18
 800acd8:	f7ff bf86 	b.w	800abe8 <std>
 800acdc:	20005718 	.word	0x20005718
 800ace0:	200055e0 	.word	0x200055e0
 800ace4:	0800ac55 	.word	0x0800ac55

0800ace8 <__sfp_lock_acquire>:
 800ace8:	4801      	ldr	r0, [pc, #4]	@ (800acf0 <__sfp_lock_acquire+0x8>)
 800acea:	f000 b876 	b.w	800adda <__retarget_lock_acquire_recursive>
 800acee:	bf00      	nop
 800acf0:	2000571d 	.word	0x2000571d

0800acf4 <__sfp_lock_release>:
 800acf4:	4801      	ldr	r0, [pc, #4]	@ (800acfc <__sfp_lock_release+0x8>)
 800acf6:	f000 b871 	b.w	800addc <__retarget_lock_release_recursive>
 800acfa:	bf00      	nop
 800acfc:	2000571d 	.word	0x2000571d

0800ad00 <__sinit>:
 800ad00:	b510      	push	{r4, lr}
 800ad02:	4604      	mov	r4, r0
 800ad04:	f7ff fff0 	bl	800ace8 <__sfp_lock_acquire>
 800ad08:	6a23      	ldr	r3, [r4, #32]
 800ad0a:	b11b      	cbz	r3, 800ad14 <__sinit+0x14>
 800ad0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad10:	f7ff bff0 	b.w	800acf4 <__sfp_lock_release>
 800ad14:	4b04      	ldr	r3, [pc, #16]	@ (800ad28 <__sinit+0x28>)
 800ad16:	6223      	str	r3, [r4, #32]
 800ad18:	4b04      	ldr	r3, [pc, #16]	@ (800ad2c <__sinit+0x2c>)
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d1f5      	bne.n	800ad0c <__sinit+0xc>
 800ad20:	f7ff ffc4 	bl	800acac <global_stdio_init.part.0>
 800ad24:	e7f2      	b.n	800ad0c <__sinit+0xc>
 800ad26:	bf00      	nop
 800ad28:	0800ac6d 	.word	0x0800ac6d
 800ad2c:	20005718 	.word	0x20005718

0800ad30 <_fwalk_sglue>:
 800ad30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad34:	4607      	mov	r7, r0
 800ad36:	4688      	mov	r8, r1
 800ad38:	4614      	mov	r4, r2
 800ad3a:	2600      	movs	r6, #0
 800ad3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad40:	f1b9 0901 	subs.w	r9, r9, #1
 800ad44:	d505      	bpl.n	800ad52 <_fwalk_sglue+0x22>
 800ad46:	6824      	ldr	r4, [r4, #0]
 800ad48:	2c00      	cmp	r4, #0
 800ad4a:	d1f7      	bne.n	800ad3c <_fwalk_sglue+0xc>
 800ad4c:	4630      	mov	r0, r6
 800ad4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad52:	89ab      	ldrh	r3, [r5, #12]
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d907      	bls.n	800ad68 <_fwalk_sglue+0x38>
 800ad58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad5c:	3301      	adds	r3, #1
 800ad5e:	d003      	beq.n	800ad68 <_fwalk_sglue+0x38>
 800ad60:	4629      	mov	r1, r5
 800ad62:	4638      	mov	r0, r7
 800ad64:	47c0      	blx	r8
 800ad66:	4306      	orrs	r6, r0
 800ad68:	3568      	adds	r5, #104	@ 0x68
 800ad6a:	e7e9      	b.n	800ad40 <_fwalk_sglue+0x10>

0800ad6c <memset>:
 800ad6c:	4402      	add	r2, r0
 800ad6e:	4603      	mov	r3, r0
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d100      	bne.n	800ad76 <memset+0xa>
 800ad74:	4770      	bx	lr
 800ad76:	f803 1b01 	strb.w	r1, [r3], #1
 800ad7a:	e7f9      	b.n	800ad70 <memset+0x4>

0800ad7c <_localeconv_r>:
 800ad7c:	4800      	ldr	r0, [pc, #0]	@ (800ad80 <_localeconv_r+0x4>)
 800ad7e:	4770      	bx	lr
 800ad80:	20000170 	.word	0x20000170

0800ad84 <__errno>:
 800ad84:	4b01      	ldr	r3, [pc, #4]	@ (800ad8c <__errno+0x8>)
 800ad86:	6818      	ldr	r0, [r3, #0]
 800ad88:	4770      	bx	lr
 800ad8a:	bf00      	nop
 800ad8c:	20000030 	.word	0x20000030

0800ad90 <__libc_init_array>:
 800ad90:	b570      	push	{r4, r5, r6, lr}
 800ad92:	4d0d      	ldr	r5, [pc, #52]	@ (800adc8 <__libc_init_array+0x38>)
 800ad94:	4c0d      	ldr	r4, [pc, #52]	@ (800adcc <__libc_init_array+0x3c>)
 800ad96:	1b64      	subs	r4, r4, r5
 800ad98:	10a4      	asrs	r4, r4, #2
 800ad9a:	2600      	movs	r6, #0
 800ad9c:	42a6      	cmp	r6, r4
 800ad9e:	d109      	bne.n	800adb4 <__libc_init_array+0x24>
 800ada0:	4d0b      	ldr	r5, [pc, #44]	@ (800add0 <__libc_init_array+0x40>)
 800ada2:	4c0c      	ldr	r4, [pc, #48]	@ (800add4 <__libc_init_array+0x44>)
 800ada4:	f002 f8f0 	bl	800cf88 <_init>
 800ada8:	1b64      	subs	r4, r4, r5
 800adaa:	10a4      	asrs	r4, r4, #2
 800adac:	2600      	movs	r6, #0
 800adae:	42a6      	cmp	r6, r4
 800adb0:	d105      	bne.n	800adbe <__libc_init_array+0x2e>
 800adb2:	bd70      	pop	{r4, r5, r6, pc}
 800adb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800adb8:	4798      	blx	r3
 800adba:	3601      	adds	r6, #1
 800adbc:	e7ee      	b.n	800ad9c <__libc_init_array+0xc>
 800adbe:	f855 3b04 	ldr.w	r3, [r5], #4
 800adc2:	4798      	blx	r3
 800adc4:	3601      	adds	r6, #1
 800adc6:	e7f2      	b.n	800adae <__libc_init_array+0x1e>
 800adc8:	08021d30 	.word	0x08021d30
 800adcc:	08021d30 	.word	0x08021d30
 800add0:	08021d30 	.word	0x08021d30
 800add4:	08021d34 	.word	0x08021d34

0800add8 <__retarget_lock_init_recursive>:
 800add8:	4770      	bx	lr

0800adda <__retarget_lock_acquire_recursive>:
 800adda:	4770      	bx	lr

0800addc <__retarget_lock_release_recursive>:
 800addc:	4770      	bx	lr

0800adde <memcpy>:
 800adde:	440a      	add	r2, r1
 800ade0:	4291      	cmp	r1, r2
 800ade2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ade6:	d100      	bne.n	800adea <memcpy+0xc>
 800ade8:	4770      	bx	lr
 800adea:	b510      	push	{r4, lr}
 800adec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adf0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adf4:	4291      	cmp	r1, r2
 800adf6:	d1f9      	bne.n	800adec <memcpy+0xe>
 800adf8:	bd10      	pop	{r4, pc}

0800adfa <quorem>:
 800adfa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adfe:	6903      	ldr	r3, [r0, #16]
 800ae00:	690c      	ldr	r4, [r1, #16]
 800ae02:	42a3      	cmp	r3, r4
 800ae04:	4607      	mov	r7, r0
 800ae06:	db7e      	blt.n	800af06 <quorem+0x10c>
 800ae08:	3c01      	subs	r4, #1
 800ae0a:	f101 0814 	add.w	r8, r1, #20
 800ae0e:	00a3      	lsls	r3, r4, #2
 800ae10:	f100 0514 	add.w	r5, r0, #20
 800ae14:	9300      	str	r3, [sp, #0]
 800ae16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae1a:	9301      	str	r3, [sp, #4]
 800ae1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ae20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae24:	3301      	adds	r3, #1
 800ae26:	429a      	cmp	r2, r3
 800ae28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ae2c:	fbb2 f6f3 	udiv	r6, r2, r3
 800ae30:	d32e      	bcc.n	800ae90 <quorem+0x96>
 800ae32:	f04f 0a00 	mov.w	sl, #0
 800ae36:	46c4      	mov	ip, r8
 800ae38:	46ae      	mov	lr, r5
 800ae3a:	46d3      	mov	fp, sl
 800ae3c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ae40:	b298      	uxth	r0, r3
 800ae42:	fb06 a000 	mla	r0, r6, r0, sl
 800ae46:	0c02      	lsrs	r2, r0, #16
 800ae48:	0c1b      	lsrs	r3, r3, #16
 800ae4a:	fb06 2303 	mla	r3, r6, r3, r2
 800ae4e:	f8de 2000 	ldr.w	r2, [lr]
 800ae52:	b280      	uxth	r0, r0
 800ae54:	b292      	uxth	r2, r2
 800ae56:	1a12      	subs	r2, r2, r0
 800ae58:	445a      	add	r2, fp
 800ae5a:	f8de 0000 	ldr.w	r0, [lr]
 800ae5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae62:	b29b      	uxth	r3, r3
 800ae64:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ae68:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ae6c:	b292      	uxth	r2, r2
 800ae6e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ae72:	45e1      	cmp	r9, ip
 800ae74:	f84e 2b04 	str.w	r2, [lr], #4
 800ae78:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ae7c:	d2de      	bcs.n	800ae3c <quorem+0x42>
 800ae7e:	9b00      	ldr	r3, [sp, #0]
 800ae80:	58eb      	ldr	r3, [r5, r3]
 800ae82:	b92b      	cbnz	r3, 800ae90 <quorem+0x96>
 800ae84:	9b01      	ldr	r3, [sp, #4]
 800ae86:	3b04      	subs	r3, #4
 800ae88:	429d      	cmp	r5, r3
 800ae8a:	461a      	mov	r2, r3
 800ae8c:	d32f      	bcc.n	800aeee <quorem+0xf4>
 800ae8e:	613c      	str	r4, [r7, #16]
 800ae90:	4638      	mov	r0, r7
 800ae92:	f001 fb35 	bl	800c500 <__mcmp>
 800ae96:	2800      	cmp	r0, #0
 800ae98:	db25      	blt.n	800aee6 <quorem+0xec>
 800ae9a:	4629      	mov	r1, r5
 800ae9c:	2000      	movs	r0, #0
 800ae9e:	f858 2b04 	ldr.w	r2, [r8], #4
 800aea2:	f8d1 c000 	ldr.w	ip, [r1]
 800aea6:	fa1f fe82 	uxth.w	lr, r2
 800aeaa:	fa1f f38c 	uxth.w	r3, ip
 800aeae:	eba3 030e 	sub.w	r3, r3, lr
 800aeb2:	4403      	add	r3, r0
 800aeb4:	0c12      	lsrs	r2, r2, #16
 800aeb6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800aeba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800aebe:	b29b      	uxth	r3, r3
 800aec0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aec4:	45c1      	cmp	r9, r8
 800aec6:	f841 3b04 	str.w	r3, [r1], #4
 800aeca:	ea4f 4022 	mov.w	r0, r2, asr #16
 800aece:	d2e6      	bcs.n	800ae9e <quorem+0xa4>
 800aed0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aed4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aed8:	b922      	cbnz	r2, 800aee4 <quorem+0xea>
 800aeda:	3b04      	subs	r3, #4
 800aedc:	429d      	cmp	r5, r3
 800aede:	461a      	mov	r2, r3
 800aee0:	d30b      	bcc.n	800aefa <quorem+0x100>
 800aee2:	613c      	str	r4, [r7, #16]
 800aee4:	3601      	adds	r6, #1
 800aee6:	4630      	mov	r0, r6
 800aee8:	b003      	add	sp, #12
 800aeea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeee:	6812      	ldr	r2, [r2, #0]
 800aef0:	3b04      	subs	r3, #4
 800aef2:	2a00      	cmp	r2, #0
 800aef4:	d1cb      	bne.n	800ae8e <quorem+0x94>
 800aef6:	3c01      	subs	r4, #1
 800aef8:	e7c6      	b.n	800ae88 <quorem+0x8e>
 800aefa:	6812      	ldr	r2, [r2, #0]
 800aefc:	3b04      	subs	r3, #4
 800aefe:	2a00      	cmp	r2, #0
 800af00:	d1ef      	bne.n	800aee2 <quorem+0xe8>
 800af02:	3c01      	subs	r4, #1
 800af04:	e7ea      	b.n	800aedc <quorem+0xe2>
 800af06:	2000      	movs	r0, #0
 800af08:	e7ee      	b.n	800aee8 <quorem+0xee>
 800af0a:	0000      	movs	r0, r0
 800af0c:	0000      	movs	r0, r0
	...

0800af10 <_dtoa_r>:
 800af10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af14:	69c7      	ldr	r7, [r0, #28]
 800af16:	b099      	sub	sp, #100	@ 0x64
 800af18:	ed8d 0b02 	vstr	d0, [sp, #8]
 800af1c:	ec55 4b10 	vmov	r4, r5, d0
 800af20:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800af22:	9109      	str	r1, [sp, #36]	@ 0x24
 800af24:	4683      	mov	fp, r0
 800af26:	920e      	str	r2, [sp, #56]	@ 0x38
 800af28:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af2a:	b97f      	cbnz	r7, 800af4c <_dtoa_r+0x3c>
 800af2c:	2010      	movs	r0, #16
 800af2e:	f000 ff0b 	bl	800bd48 <malloc>
 800af32:	4602      	mov	r2, r0
 800af34:	f8cb 001c 	str.w	r0, [fp, #28]
 800af38:	b920      	cbnz	r0, 800af44 <_dtoa_r+0x34>
 800af3a:	4ba7      	ldr	r3, [pc, #668]	@ (800b1d8 <_dtoa_r+0x2c8>)
 800af3c:	21ef      	movs	r1, #239	@ 0xef
 800af3e:	48a7      	ldr	r0, [pc, #668]	@ (800b1dc <_dtoa_r+0x2cc>)
 800af40:	f001 fcc8 	bl	800c8d4 <__assert_func>
 800af44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800af48:	6007      	str	r7, [r0, #0]
 800af4a:	60c7      	str	r7, [r0, #12]
 800af4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af50:	6819      	ldr	r1, [r3, #0]
 800af52:	b159      	cbz	r1, 800af6c <_dtoa_r+0x5c>
 800af54:	685a      	ldr	r2, [r3, #4]
 800af56:	604a      	str	r2, [r1, #4]
 800af58:	2301      	movs	r3, #1
 800af5a:	4093      	lsls	r3, r2
 800af5c:	608b      	str	r3, [r1, #8]
 800af5e:	4658      	mov	r0, fp
 800af60:	f001 f894 	bl	800c08c <_Bfree>
 800af64:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af68:	2200      	movs	r2, #0
 800af6a:	601a      	str	r2, [r3, #0]
 800af6c:	1e2b      	subs	r3, r5, #0
 800af6e:	bfb9      	ittee	lt
 800af70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800af74:	9303      	strlt	r3, [sp, #12]
 800af76:	2300      	movge	r3, #0
 800af78:	6033      	strge	r3, [r6, #0]
 800af7a:	9f03      	ldr	r7, [sp, #12]
 800af7c:	4b98      	ldr	r3, [pc, #608]	@ (800b1e0 <_dtoa_r+0x2d0>)
 800af7e:	bfbc      	itt	lt
 800af80:	2201      	movlt	r2, #1
 800af82:	6032      	strlt	r2, [r6, #0]
 800af84:	43bb      	bics	r3, r7
 800af86:	d112      	bne.n	800afae <_dtoa_r+0x9e>
 800af88:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800af8e:	6013      	str	r3, [r2, #0]
 800af90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af94:	4323      	orrs	r3, r4
 800af96:	f000 854d 	beq.w	800ba34 <_dtoa_r+0xb24>
 800af9a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af9c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b1f4 <_dtoa_r+0x2e4>
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	f000 854f 	beq.w	800ba44 <_dtoa_r+0xb34>
 800afa6:	f10a 0303 	add.w	r3, sl, #3
 800afaa:	f000 bd49 	b.w	800ba40 <_dtoa_r+0xb30>
 800afae:	ed9d 7b02 	vldr	d7, [sp, #8]
 800afb2:	2200      	movs	r2, #0
 800afb4:	ec51 0b17 	vmov	r0, r1, d7
 800afb8:	2300      	movs	r3, #0
 800afba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800afbe:	f7f5 fd8b 	bl	8000ad8 <__aeabi_dcmpeq>
 800afc2:	4680      	mov	r8, r0
 800afc4:	b158      	cbz	r0, 800afde <_dtoa_r+0xce>
 800afc6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800afc8:	2301      	movs	r3, #1
 800afca:	6013      	str	r3, [r2, #0]
 800afcc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800afce:	b113      	cbz	r3, 800afd6 <_dtoa_r+0xc6>
 800afd0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800afd2:	4b84      	ldr	r3, [pc, #528]	@ (800b1e4 <_dtoa_r+0x2d4>)
 800afd4:	6013      	str	r3, [r2, #0]
 800afd6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b1f8 <_dtoa_r+0x2e8>
 800afda:	f000 bd33 	b.w	800ba44 <_dtoa_r+0xb34>
 800afde:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800afe2:	aa16      	add	r2, sp, #88	@ 0x58
 800afe4:	a917      	add	r1, sp, #92	@ 0x5c
 800afe6:	4658      	mov	r0, fp
 800afe8:	f001 fb3a 	bl	800c660 <__d2b>
 800afec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aff0:	4681      	mov	r9, r0
 800aff2:	2e00      	cmp	r6, #0
 800aff4:	d077      	beq.n	800b0e6 <_dtoa_r+0x1d6>
 800aff6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aff8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800affc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b000:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b004:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b008:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b00c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b010:	4619      	mov	r1, r3
 800b012:	2200      	movs	r2, #0
 800b014:	4b74      	ldr	r3, [pc, #464]	@ (800b1e8 <_dtoa_r+0x2d8>)
 800b016:	f7f5 f93f 	bl	8000298 <__aeabi_dsub>
 800b01a:	a369      	add	r3, pc, #420	@ (adr r3, 800b1c0 <_dtoa_r+0x2b0>)
 800b01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b020:	f7f5 faf2 	bl	8000608 <__aeabi_dmul>
 800b024:	a368      	add	r3, pc, #416	@ (adr r3, 800b1c8 <_dtoa_r+0x2b8>)
 800b026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b02a:	f7f5 f937 	bl	800029c <__adddf3>
 800b02e:	4604      	mov	r4, r0
 800b030:	4630      	mov	r0, r6
 800b032:	460d      	mov	r5, r1
 800b034:	f7f5 fa7e 	bl	8000534 <__aeabi_i2d>
 800b038:	a365      	add	r3, pc, #404	@ (adr r3, 800b1d0 <_dtoa_r+0x2c0>)
 800b03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03e:	f7f5 fae3 	bl	8000608 <__aeabi_dmul>
 800b042:	4602      	mov	r2, r0
 800b044:	460b      	mov	r3, r1
 800b046:	4620      	mov	r0, r4
 800b048:	4629      	mov	r1, r5
 800b04a:	f7f5 f927 	bl	800029c <__adddf3>
 800b04e:	4604      	mov	r4, r0
 800b050:	460d      	mov	r5, r1
 800b052:	f7f5 fd89 	bl	8000b68 <__aeabi_d2iz>
 800b056:	2200      	movs	r2, #0
 800b058:	4607      	mov	r7, r0
 800b05a:	2300      	movs	r3, #0
 800b05c:	4620      	mov	r0, r4
 800b05e:	4629      	mov	r1, r5
 800b060:	f7f5 fd44 	bl	8000aec <__aeabi_dcmplt>
 800b064:	b140      	cbz	r0, 800b078 <_dtoa_r+0x168>
 800b066:	4638      	mov	r0, r7
 800b068:	f7f5 fa64 	bl	8000534 <__aeabi_i2d>
 800b06c:	4622      	mov	r2, r4
 800b06e:	462b      	mov	r3, r5
 800b070:	f7f5 fd32 	bl	8000ad8 <__aeabi_dcmpeq>
 800b074:	b900      	cbnz	r0, 800b078 <_dtoa_r+0x168>
 800b076:	3f01      	subs	r7, #1
 800b078:	2f16      	cmp	r7, #22
 800b07a:	d851      	bhi.n	800b120 <_dtoa_r+0x210>
 800b07c:	4b5b      	ldr	r3, [pc, #364]	@ (800b1ec <_dtoa_r+0x2dc>)
 800b07e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b086:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b08a:	f7f5 fd2f 	bl	8000aec <__aeabi_dcmplt>
 800b08e:	2800      	cmp	r0, #0
 800b090:	d048      	beq.n	800b124 <_dtoa_r+0x214>
 800b092:	3f01      	subs	r7, #1
 800b094:	2300      	movs	r3, #0
 800b096:	9312      	str	r3, [sp, #72]	@ 0x48
 800b098:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b09a:	1b9b      	subs	r3, r3, r6
 800b09c:	1e5a      	subs	r2, r3, #1
 800b09e:	bf44      	itt	mi
 800b0a0:	f1c3 0801 	rsbmi	r8, r3, #1
 800b0a4:	2300      	movmi	r3, #0
 800b0a6:	9208      	str	r2, [sp, #32]
 800b0a8:	bf54      	ite	pl
 800b0aa:	f04f 0800 	movpl.w	r8, #0
 800b0ae:	9308      	strmi	r3, [sp, #32]
 800b0b0:	2f00      	cmp	r7, #0
 800b0b2:	db39      	blt.n	800b128 <_dtoa_r+0x218>
 800b0b4:	9b08      	ldr	r3, [sp, #32]
 800b0b6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b0b8:	443b      	add	r3, r7
 800b0ba:	9308      	str	r3, [sp, #32]
 800b0bc:	2300      	movs	r3, #0
 800b0be:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0c2:	2b09      	cmp	r3, #9
 800b0c4:	d864      	bhi.n	800b190 <_dtoa_r+0x280>
 800b0c6:	2b05      	cmp	r3, #5
 800b0c8:	bfc4      	itt	gt
 800b0ca:	3b04      	subgt	r3, #4
 800b0cc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b0ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0d0:	f1a3 0302 	sub.w	r3, r3, #2
 800b0d4:	bfcc      	ite	gt
 800b0d6:	2400      	movgt	r4, #0
 800b0d8:	2401      	movle	r4, #1
 800b0da:	2b03      	cmp	r3, #3
 800b0dc:	d863      	bhi.n	800b1a6 <_dtoa_r+0x296>
 800b0de:	e8df f003 	tbb	[pc, r3]
 800b0e2:	372a      	.short	0x372a
 800b0e4:	5535      	.short	0x5535
 800b0e6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b0ea:	441e      	add	r6, r3
 800b0ec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b0f0:	2b20      	cmp	r3, #32
 800b0f2:	bfc1      	itttt	gt
 800b0f4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b0f8:	409f      	lslgt	r7, r3
 800b0fa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b0fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b102:	bfd6      	itet	le
 800b104:	f1c3 0320 	rsble	r3, r3, #32
 800b108:	ea47 0003 	orrgt.w	r0, r7, r3
 800b10c:	fa04 f003 	lslle.w	r0, r4, r3
 800b110:	f7f5 fa00 	bl	8000514 <__aeabi_ui2d>
 800b114:	2201      	movs	r2, #1
 800b116:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b11a:	3e01      	subs	r6, #1
 800b11c:	9214      	str	r2, [sp, #80]	@ 0x50
 800b11e:	e777      	b.n	800b010 <_dtoa_r+0x100>
 800b120:	2301      	movs	r3, #1
 800b122:	e7b8      	b.n	800b096 <_dtoa_r+0x186>
 800b124:	9012      	str	r0, [sp, #72]	@ 0x48
 800b126:	e7b7      	b.n	800b098 <_dtoa_r+0x188>
 800b128:	427b      	negs	r3, r7
 800b12a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b12c:	2300      	movs	r3, #0
 800b12e:	eba8 0807 	sub.w	r8, r8, r7
 800b132:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b134:	e7c4      	b.n	800b0c0 <_dtoa_r+0x1b0>
 800b136:	2300      	movs	r3, #0
 800b138:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b13a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	dc35      	bgt.n	800b1ac <_dtoa_r+0x29c>
 800b140:	2301      	movs	r3, #1
 800b142:	9300      	str	r3, [sp, #0]
 800b144:	9307      	str	r3, [sp, #28]
 800b146:	461a      	mov	r2, r3
 800b148:	920e      	str	r2, [sp, #56]	@ 0x38
 800b14a:	e00b      	b.n	800b164 <_dtoa_r+0x254>
 800b14c:	2301      	movs	r3, #1
 800b14e:	e7f3      	b.n	800b138 <_dtoa_r+0x228>
 800b150:	2300      	movs	r3, #0
 800b152:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b154:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b156:	18fb      	adds	r3, r7, r3
 800b158:	9300      	str	r3, [sp, #0]
 800b15a:	3301      	adds	r3, #1
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	9307      	str	r3, [sp, #28]
 800b160:	bfb8      	it	lt
 800b162:	2301      	movlt	r3, #1
 800b164:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b168:	2100      	movs	r1, #0
 800b16a:	2204      	movs	r2, #4
 800b16c:	f102 0514 	add.w	r5, r2, #20
 800b170:	429d      	cmp	r5, r3
 800b172:	d91f      	bls.n	800b1b4 <_dtoa_r+0x2a4>
 800b174:	6041      	str	r1, [r0, #4]
 800b176:	4658      	mov	r0, fp
 800b178:	f000 ff48 	bl	800c00c <_Balloc>
 800b17c:	4682      	mov	sl, r0
 800b17e:	2800      	cmp	r0, #0
 800b180:	d13c      	bne.n	800b1fc <_dtoa_r+0x2ec>
 800b182:	4b1b      	ldr	r3, [pc, #108]	@ (800b1f0 <_dtoa_r+0x2e0>)
 800b184:	4602      	mov	r2, r0
 800b186:	f240 11af 	movw	r1, #431	@ 0x1af
 800b18a:	e6d8      	b.n	800af3e <_dtoa_r+0x2e>
 800b18c:	2301      	movs	r3, #1
 800b18e:	e7e0      	b.n	800b152 <_dtoa_r+0x242>
 800b190:	2401      	movs	r4, #1
 800b192:	2300      	movs	r3, #0
 800b194:	9309      	str	r3, [sp, #36]	@ 0x24
 800b196:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b198:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b19c:	9300      	str	r3, [sp, #0]
 800b19e:	9307      	str	r3, [sp, #28]
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	2312      	movs	r3, #18
 800b1a4:	e7d0      	b.n	800b148 <_dtoa_r+0x238>
 800b1a6:	2301      	movs	r3, #1
 800b1a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1aa:	e7f5      	b.n	800b198 <_dtoa_r+0x288>
 800b1ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1ae:	9300      	str	r3, [sp, #0]
 800b1b0:	9307      	str	r3, [sp, #28]
 800b1b2:	e7d7      	b.n	800b164 <_dtoa_r+0x254>
 800b1b4:	3101      	adds	r1, #1
 800b1b6:	0052      	lsls	r2, r2, #1
 800b1b8:	e7d8      	b.n	800b16c <_dtoa_r+0x25c>
 800b1ba:	bf00      	nop
 800b1bc:	f3af 8000 	nop.w
 800b1c0:	636f4361 	.word	0x636f4361
 800b1c4:	3fd287a7 	.word	0x3fd287a7
 800b1c8:	8b60c8b3 	.word	0x8b60c8b3
 800b1cc:	3fc68a28 	.word	0x3fc68a28
 800b1d0:	509f79fb 	.word	0x509f79fb
 800b1d4:	3fd34413 	.word	0x3fd34413
 800b1d8:	080219f5 	.word	0x080219f5
 800b1dc:	08021a0c 	.word	0x08021a0c
 800b1e0:	7ff00000 	.word	0x7ff00000
 800b1e4:	080219c5 	.word	0x080219c5
 800b1e8:	3ff80000 	.word	0x3ff80000
 800b1ec:	08021b18 	.word	0x08021b18
 800b1f0:	08021a64 	.word	0x08021a64
 800b1f4:	080219f1 	.word	0x080219f1
 800b1f8:	080219c4 	.word	0x080219c4
 800b1fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b200:	6018      	str	r0, [r3, #0]
 800b202:	9b07      	ldr	r3, [sp, #28]
 800b204:	2b0e      	cmp	r3, #14
 800b206:	f200 80a4 	bhi.w	800b352 <_dtoa_r+0x442>
 800b20a:	2c00      	cmp	r4, #0
 800b20c:	f000 80a1 	beq.w	800b352 <_dtoa_r+0x442>
 800b210:	2f00      	cmp	r7, #0
 800b212:	dd33      	ble.n	800b27c <_dtoa_r+0x36c>
 800b214:	4bad      	ldr	r3, [pc, #692]	@ (800b4cc <_dtoa_r+0x5bc>)
 800b216:	f007 020f 	and.w	r2, r7, #15
 800b21a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b21e:	ed93 7b00 	vldr	d7, [r3]
 800b222:	05f8      	lsls	r0, r7, #23
 800b224:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b228:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b22c:	d516      	bpl.n	800b25c <_dtoa_r+0x34c>
 800b22e:	4ba8      	ldr	r3, [pc, #672]	@ (800b4d0 <_dtoa_r+0x5c0>)
 800b230:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b234:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b238:	f7f5 fb10 	bl	800085c <__aeabi_ddiv>
 800b23c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b240:	f004 040f 	and.w	r4, r4, #15
 800b244:	2603      	movs	r6, #3
 800b246:	4da2      	ldr	r5, [pc, #648]	@ (800b4d0 <_dtoa_r+0x5c0>)
 800b248:	b954      	cbnz	r4, 800b260 <_dtoa_r+0x350>
 800b24a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b24e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b252:	f7f5 fb03 	bl	800085c <__aeabi_ddiv>
 800b256:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b25a:	e028      	b.n	800b2ae <_dtoa_r+0x39e>
 800b25c:	2602      	movs	r6, #2
 800b25e:	e7f2      	b.n	800b246 <_dtoa_r+0x336>
 800b260:	07e1      	lsls	r1, r4, #31
 800b262:	d508      	bpl.n	800b276 <_dtoa_r+0x366>
 800b264:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b268:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b26c:	f7f5 f9cc 	bl	8000608 <__aeabi_dmul>
 800b270:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b274:	3601      	adds	r6, #1
 800b276:	1064      	asrs	r4, r4, #1
 800b278:	3508      	adds	r5, #8
 800b27a:	e7e5      	b.n	800b248 <_dtoa_r+0x338>
 800b27c:	f000 80d2 	beq.w	800b424 <_dtoa_r+0x514>
 800b280:	427c      	negs	r4, r7
 800b282:	4b92      	ldr	r3, [pc, #584]	@ (800b4cc <_dtoa_r+0x5bc>)
 800b284:	4d92      	ldr	r5, [pc, #584]	@ (800b4d0 <_dtoa_r+0x5c0>)
 800b286:	f004 020f 	and.w	r2, r4, #15
 800b28a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b292:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b296:	f7f5 f9b7 	bl	8000608 <__aeabi_dmul>
 800b29a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b29e:	1124      	asrs	r4, r4, #4
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	2602      	movs	r6, #2
 800b2a4:	2c00      	cmp	r4, #0
 800b2a6:	f040 80b2 	bne.w	800b40e <_dtoa_r+0x4fe>
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d1d3      	bne.n	800b256 <_dtoa_r+0x346>
 800b2ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b2b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	f000 80b7 	beq.w	800b428 <_dtoa_r+0x518>
 800b2ba:	4b86      	ldr	r3, [pc, #536]	@ (800b4d4 <_dtoa_r+0x5c4>)
 800b2bc:	2200      	movs	r2, #0
 800b2be:	4620      	mov	r0, r4
 800b2c0:	4629      	mov	r1, r5
 800b2c2:	f7f5 fc13 	bl	8000aec <__aeabi_dcmplt>
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	f000 80ae 	beq.w	800b428 <_dtoa_r+0x518>
 800b2cc:	9b07      	ldr	r3, [sp, #28]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	f000 80aa 	beq.w	800b428 <_dtoa_r+0x518>
 800b2d4:	9b00      	ldr	r3, [sp, #0]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	dd37      	ble.n	800b34a <_dtoa_r+0x43a>
 800b2da:	1e7b      	subs	r3, r7, #1
 800b2dc:	9304      	str	r3, [sp, #16]
 800b2de:	4620      	mov	r0, r4
 800b2e0:	4b7d      	ldr	r3, [pc, #500]	@ (800b4d8 <_dtoa_r+0x5c8>)
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	4629      	mov	r1, r5
 800b2e6:	f7f5 f98f 	bl	8000608 <__aeabi_dmul>
 800b2ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2ee:	9c00      	ldr	r4, [sp, #0]
 800b2f0:	3601      	adds	r6, #1
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	f7f5 f91e 	bl	8000534 <__aeabi_i2d>
 800b2f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2fc:	f7f5 f984 	bl	8000608 <__aeabi_dmul>
 800b300:	4b76      	ldr	r3, [pc, #472]	@ (800b4dc <_dtoa_r+0x5cc>)
 800b302:	2200      	movs	r2, #0
 800b304:	f7f4 ffca 	bl	800029c <__adddf3>
 800b308:	4605      	mov	r5, r0
 800b30a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b30e:	2c00      	cmp	r4, #0
 800b310:	f040 808d 	bne.w	800b42e <_dtoa_r+0x51e>
 800b314:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b318:	4b71      	ldr	r3, [pc, #452]	@ (800b4e0 <_dtoa_r+0x5d0>)
 800b31a:	2200      	movs	r2, #0
 800b31c:	f7f4 ffbc 	bl	8000298 <__aeabi_dsub>
 800b320:	4602      	mov	r2, r0
 800b322:	460b      	mov	r3, r1
 800b324:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b328:	462a      	mov	r2, r5
 800b32a:	4633      	mov	r3, r6
 800b32c:	f7f5 fbfc 	bl	8000b28 <__aeabi_dcmpgt>
 800b330:	2800      	cmp	r0, #0
 800b332:	f040 828b 	bne.w	800b84c <_dtoa_r+0x93c>
 800b336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b33a:	462a      	mov	r2, r5
 800b33c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b340:	f7f5 fbd4 	bl	8000aec <__aeabi_dcmplt>
 800b344:	2800      	cmp	r0, #0
 800b346:	f040 8128 	bne.w	800b59a <_dtoa_r+0x68a>
 800b34a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b34e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b352:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b354:	2b00      	cmp	r3, #0
 800b356:	f2c0 815a 	blt.w	800b60e <_dtoa_r+0x6fe>
 800b35a:	2f0e      	cmp	r7, #14
 800b35c:	f300 8157 	bgt.w	800b60e <_dtoa_r+0x6fe>
 800b360:	4b5a      	ldr	r3, [pc, #360]	@ (800b4cc <_dtoa_r+0x5bc>)
 800b362:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b366:	ed93 7b00 	vldr	d7, [r3]
 800b36a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	ed8d 7b00 	vstr	d7, [sp]
 800b372:	da03      	bge.n	800b37c <_dtoa_r+0x46c>
 800b374:	9b07      	ldr	r3, [sp, #28]
 800b376:	2b00      	cmp	r3, #0
 800b378:	f340 8101 	ble.w	800b57e <_dtoa_r+0x66e>
 800b37c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b380:	4656      	mov	r6, sl
 800b382:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b386:	4620      	mov	r0, r4
 800b388:	4629      	mov	r1, r5
 800b38a:	f7f5 fa67 	bl	800085c <__aeabi_ddiv>
 800b38e:	f7f5 fbeb 	bl	8000b68 <__aeabi_d2iz>
 800b392:	4680      	mov	r8, r0
 800b394:	f7f5 f8ce 	bl	8000534 <__aeabi_i2d>
 800b398:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b39c:	f7f5 f934 	bl	8000608 <__aeabi_dmul>
 800b3a0:	4602      	mov	r2, r0
 800b3a2:	460b      	mov	r3, r1
 800b3a4:	4620      	mov	r0, r4
 800b3a6:	4629      	mov	r1, r5
 800b3a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b3ac:	f7f4 ff74 	bl	8000298 <__aeabi_dsub>
 800b3b0:	f806 4b01 	strb.w	r4, [r6], #1
 800b3b4:	9d07      	ldr	r5, [sp, #28]
 800b3b6:	eba6 040a 	sub.w	r4, r6, sl
 800b3ba:	42a5      	cmp	r5, r4
 800b3bc:	4602      	mov	r2, r0
 800b3be:	460b      	mov	r3, r1
 800b3c0:	f040 8117 	bne.w	800b5f2 <_dtoa_r+0x6e2>
 800b3c4:	f7f4 ff6a 	bl	800029c <__adddf3>
 800b3c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3cc:	4604      	mov	r4, r0
 800b3ce:	460d      	mov	r5, r1
 800b3d0:	f7f5 fbaa 	bl	8000b28 <__aeabi_dcmpgt>
 800b3d4:	2800      	cmp	r0, #0
 800b3d6:	f040 80f9 	bne.w	800b5cc <_dtoa_r+0x6bc>
 800b3da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3de:	4620      	mov	r0, r4
 800b3e0:	4629      	mov	r1, r5
 800b3e2:	f7f5 fb79 	bl	8000ad8 <__aeabi_dcmpeq>
 800b3e6:	b118      	cbz	r0, 800b3f0 <_dtoa_r+0x4e0>
 800b3e8:	f018 0f01 	tst.w	r8, #1
 800b3ec:	f040 80ee 	bne.w	800b5cc <_dtoa_r+0x6bc>
 800b3f0:	4649      	mov	r1, r9
 800b3f2:	4658      	mov	r0, fp
 800b3f4:	f000 fe4a 	bl	800c08c <_Bfree>
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	7033      	strb	r3, [r6, #0]
 800b3fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b3fe:	3701      	adds	r7, #1
 800b400:	601f      	str	r7, [r3, #0]
 800b402:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b404:	2b00      	cmp	r3, #0
 800b406:	f000 831d 	beq.w	800ba44 <_dtoa_r+0xb34>
 800b40a:	601e      	str	r6, [r3, #0]
 800b40c:	e31a      	b.n	800ba44 <_dtoa_r+0xb34>
 800b40e:	07e2      	lsls	r2, r4, #31
 800b410:	d505      	bpl.n	800b41e <_dtoa_r+0x50e>
 800b412:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b416:	f7f5 f8f7 	bl	8000608 <__aeabi_dmul>
 800b41a:	3601      	adds	r6, #1
 800b41c:	2301      	movs	r3, #1
 800b41e:	1064      	asrs	r4, r4, #1
 800b420:	3508      	adds	r5, #8
 800b422:	e73f      	b.n	800b2a4 <_dtoa_r+0x394>
 800b424:	2602      	movs	r6, #2
 800b426:	e742      	b.n	800b2ae <_dtoa_r+0x39e>
 800b428:	9c07      	ldr	r4, [sp, #28]
 800b42a:	9704      	str	r7, [sp, #16]
 800b42c:	e761      	b.n	800b2f2 <_dtoa_r+0x3e2>
 800b42e:	4b27      	ldr	r3, [pc, #156]	@ (800b4cc <_dtoa_r+0x5bc>)
 800b430:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b432:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b436:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b43a:	4454      	add	r4, sl
 800b43c:	2900      	cmp	r1, #0
 800b43e:	d053      	beq.n	800b4e8 <_dtoa_r+0x5d8>
 800b440:	4928      	ldr	r1, [pc, #160]	@ (800b4e4 <_dtoa_r+0x5d4>)
 800b442:	2000      	movs	r0, #0
 800b444:	f7f5 fa0a 	bl	800085c <__aeabi_ddiv>
 800b448:	4633      	mov	r3, r6
 800b44a:	462a      	mov	r2, r5
 800b44c:	f7f4 ff24 	bl	8000298 <__aeabi_dsub>
 800b450:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b454:	4656      	mov	r6, sl
 800b456:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b45a:	f7f5 fb85 	bl	8000b68 <__aeabi_d2iz>
 800b45e:	4605      	mov	r5, r0
 800b460:	f7f5 f868 	bl	8000534 <__aeabi_i2d>
 800b464:	4602      	mov	r2, r0
 800b466:	460b      	mov	r3, r1
 800b468:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b46c:	f7f4 ff14 	bl	8000298 <__aeabi_dsub>
 800b470:	3530      	adds	r5, #48	@ 0x30
 800b472:	4602      	mov	r2, r0
 800b474:	460b      	mov	r3, r1
 800b476:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b47a:	f806 5b01 	strb.w	r5, [r6], #1
 800b47e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b482:	f7f5 fb33 	bl	8000aec <__aeabi_dcmplt>
 800b486:	2800      	cmp	r0, #0
 800b488:	d171      	bne.n	800b56e <_dtoa_r+0x65e>
 800b48a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b48e:	4911      	ldr	r1, [pc, #68]	@ (800b4d4 <_dtoa_r+0x5c4>)
 800b490:	2000      	movs	r0, #0
 800b492:	f7f4 ff01 	bl	8000298 <__aeabi_dsub>
 800b496:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b49a:	f7f5 fb27 	bl	8000aec <__aeabi_dcmplt>
 800b49e:	2800      	cmp	r0, #0
 800b4a0:	f040 8095 	bne.w	800b5ce <_dtoa_r+0x6be>
 800b4a4:	42a6      	cmp	r6, r4
 800b4a6:	f43f af50 	beq.w	800b34a <_dtoa_r+0x43a>
 800b4aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b4ae:	4b0a      	ldr	r3, [pc, #40]	@ (800b4d8 <_dtoa_r+0x5c8>)
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	f7f5 f8a9 	bl	8000608 <__aeabi_dmul>
 800b4b6:	4b08      	ldr	r3, [pc, #32]	@ (800b4d8 <_dtoa_r+0x5c8>)
 800b4b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b4bc:	2200      	movs	r2, #0
 800b4be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4c2:	f7f5 f8a1 	bl	8000608 <__aeabi_dmul>
 800b4c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4ca:	e7c4      	b.n	800b456 <_dtoa_r+0x546>
 800b4cc:	08021b18 	.word	0x08021b18
 800b4d0:	08021af0 	.word	0x08021af0
 800b4d4:	3ff00000 	.word	0x3ff00000
 800b4d8:	40240000 	.word	0x40240000
 800b4dc:	401c0000 	.word	0x401c0000
 800b4e0:	40140000 	.word	0x40140000
 800b4e4:	3fe00000 	.word	0x3fe00000
 800b4e8:	4631      	mov	r1, r6
 800b4ea:	4628      	mov	r0, r5
 800b4ec:	f7f5 f88c 	bl	8000608 <__aeabi_dmul>
 800b4f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b4f4:	9415      	str	r4, [sp, #84]	@ 0x54
 800b4f6:	4656      	mov	r6, sl
 800b4f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4fc:	f7f5 fb34 	bl	8000b68 <__aeabi_d2iz>
 800b500:	4605      	mov	r5, r0
 800b502:	f7f5 f817 	bl	8000534 <__aeabi_i2d>
 800b506:	4602      	mov	r2, r0
 800b508:	460b      	mov	r3, r1
 800b50a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b50e:	f7f4 fec3 	bl	8000298 <__aeabi_dsub>
 800b512:	3530      	adds	r5, #48	@ 0x30
 800b514:	f806 5b01 	strb.w	r5, [r6], #1
 800b518:	4602      	mov	r2, r0
 800b51a:	460b      	mov	r3, r1
 800b51c:	42a6      	cmp	r6, r4
 800b51e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b522:	f04f 0200 	mov.w	r2, #0
 800b526:	d124      	bne.n	800b572 <_dtoa_r+0x662>
 800b528:	4bac      	ldr	r3, [pc, #688]	@ (800b7dc <_dtoa_r+0x8cc>)
 800b52a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b52e:	f7f4 feb5 	bl	800029c <__adddf3>
 800b532:	4602      	mov	r2, r0
 800b534:	460b      	mov	r3, r1
 800b536:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b53a:	f7f5 faf5 	bl	8000b28 <__aeabi_dcmpgt>
 800b53e:	2800      	cmp	r0, #0
 800b540:	d145      	bne.n	800b5ce <_dtoa_r+0x6be>
 800b542:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b546:	49a5      	ldr	r1, [pc, #660]	@ (800b7dc <_dtoa_r+0x8cc>)
 800b548:	2000      	movs	r0, #0
 800b54a:	f7f4 fea5 	bl	8000298 <__aeabi_dsub>
 800b54e:	4602      	mov	r2, r0
 800b550:	460b      	mov	r3, r1
 800b552:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b556:	f7f5 fac9 	bl	8000aec <__aeabi_dcmplt>
 800b55a:	2800      	cmp	r0, #0
 800b55c:	f43f aef5 	beq.w	800b34a <_dtoa_r+0x43a>
 800b560:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b562:	1e73      	subs	r3, r6, #1
 800b564:	9315      	str	r3, [sp, #84]	@ 0x54
 800b566:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b56a:	2b30      	cmp	r3, #48	@ 0x30
 800b56c:	d0f8      	beq.n	800b560 <_dtoa_r+0x650>
 800b56e:	9f04      	ldr	r7, [sp, #16]
 800b570:	e73e      	b.n	800b3f0 <_dtoa_r+0x4e0>
 800b572:	4b9b      	ldr	r3, [pc, #620]	@ (800b7e0 <_dtoa_r+0x8d0>)
 800b574:	f7f5 f848 	bl	8000608 <__aeabi_dmul>
 800b578:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b57c:	e7bc      	b.n	800b4f8 <_dtoa_r+0x5e8>
 800b57e:	d10c      	bne.n	800b59a <_dtoa_r+0x68a>
 800b580:	4b98      	ldr	r3, [pc, #608]	@ (800b7e4 <_dtoa_r+0x8d4>)
 800b582:	2200      	movs	r2, #0
 800b584:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b588:	f7f5 f83e 	bl	8000608 <__aeabi_dmul>
 800b58c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b590:	f7f5 fac0 	bl	8000b14 <__aeabi_dcmpge>
 800b594:	2800      	cmp	r0, #0
 800b596:	f000 8157 	beq.w	800b848 <_dtoa_r+0x938>
 800b59a:	2400      	movs	r4, #0
 800b59c:	4625      	mov	r5, r4
 800b59e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5a0:	43db      	mvns	r3, r3
 800b5a2:	9304      	str	r3, [sp, #16]
 800b5a4:	4656      	mov	r6, sl
 800b5a6:	2700      	movs	r7, #0
 800b5a8:	4621      	mov	r1, r4
 800b5aa:	4658      	mov	r0, fp
 800b5ac:	f000 fd6e 	bl	800c08c <_Bfree>
 800b5b0:	2d00      	cmp	r5, #0
 800b5b2:	d0dc      	beq.n	800b56e <_dtoa_r+0x65e>
 800b5b4:	b12f      	cbz	r7, 800b5c2 <_dtoa_r+0x6b2>
 800b5b6:	42af      	cmp	r7, r5
 800b5b8:	d003      	beq.n	800b5c2 <_dtoa_r+0x6b2>
 800b5ba:	4639      	mov	r1, r7
 800b5bc:	4658      	mov	r0, fp
 800b5be:	f000 fd65 	bl	800c08c <_Bfree>
 800b5c2:	4629      	mov	r1, r5
 800b5c4:	4658      	mov	r0, fp
 800b5c6:	f000 fd61 	bl	800c08c <_Bfree>
 800b5ca:	e7d0      	b.n	800b56e <_dtoa_r+0x65e>
 800b5cc:	9704      	str	r7, [sp, #16]
 800b5ce:	4633      	mov	r3, r6
 800b5d0:	461e      	mov	r6, r3
 800b5d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b5d6:	2a39      	cmp	r2, #57	@ 0x39
 800b5d8:	d107      	bne.n	800b5ea <_dtoa_r+0x6da>
 800b5da:	459a      	cmp	sl, r3
 800b5dc:	d1f8      	bne.n	800b5d0 <_dtoa_r+0x6c0>
 800b5de:	9a04      	ldr	r2, [sp, #16]
 800b5e0:	3201      	adds	r2, #1
 800b5e2:	9204      	str	r2, [sp, #16]
 800b5e4:	2230      	movs	r2, #48	@ 0x30
 800b5e6:	f88a 2000 	strb.w	r2, [sl]
 800b5ea:	781a      	ldrb	r2, [r3, #0]
 800b5ec:	3201      	adds	r2, #1
 800b5ee:	701a      	strb	r2, [r3, #0]
 800b5f0:	e7bd      	b.n	800b56e <_dtoa_r+0x65e>
 800b5f2:	4b7b      	ldr	r3, [pc, #492]	@ (800b7e0 <_dtoa_r+0x8d0>)
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	f7f5 f807 	bl	8000608 <__aeabi_dmul>
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	4604      	mov	r4, r0
 800b600:	460d      	mov	r5, r1
 800b602:	f7f5 fa69 	bl	8000ad8 <__aeabi_dcmpeq>
 800b606:	2800      	cmp	r0, #0
 800b608:	f43f aebb 	beq.w	800b382 <_dtoa_r+0x472>
 800b60c:	e6f0      	b.n	800b3f0 <_dtoa_r+0x4e0>
 800b60e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b610:	2a00      	cmp	r2, #0
 800b612:	f000 80db 	beq.w	800b7cc <_dtoa_r+0x8bc>
 800b616:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b618:	2a01      	cmp	r2, #1
 800b61a:	f300 80bf 	bgt.w	800b79c <_dtoa_r+0x88c>
 800b61e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b620:	2a00      	cmp	r2, #0
 800b622:	f000 80b7 	beq.w	800b794 <_dtoa_r+0x884>
 800b626:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b62a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b62c:	4646      	mov	r6, r8
 800b62e:	9a08      	ldr	r2, [sp, #32]
 800b630:	2101      	movs	r1, #1
 800b632:	441a      	add	r2, r3
 800b634:	4658      	mov	r0, fp
 800b636:	4498      	add	r8, r3
 800b638:	9208      	str	r2, [sp, #32]
 800b63a:	f000 fddb 	bl	800c1f4 <__i2b>
 800b63e:	4605      	mov	r5, r0
 800b640:	b15e      	cbz	r6, 800b65a <_dtoa_r+0x74a>
 800b642:	9b08      	ldr	r3, [sp, #32]
 800b644:	2b00      	cmp	r3, #0
 800b646:	dd08      	ble.n	800b65a <_dtoa_r+0x74a>
 800b648:	42b3      	cmp	r3, r6
 800b64a:	9a08      	ldr	r2, [sp, #32]
 800b64c:	bfa8      	it	ge
 800b64e:	4633      	movge	r3, r6
 800b650:	eba8 0803 	sub.w	r8, r8, r3
 800b654:	1af6      	subs	r6, r6, r3
 800b656:	1ad3      	subs	r3, r2, r3
 800b658:	9308      	str	r3, [sp, #32]
 800b65a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b65c:	b1f3      	cbz	r3, 800b69c <_dtoa_r+0x78c>
 800b65e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b660:	2b00      	cmp	r3, #0
 800b662:	f000 80b7 	beq.w	800b7d4 <_dtoa_r+0x8c4>
 800b666:	b18c      	cbz	r4, 800b68c <_dtoa_r+0x77c>
 800b668:	4629      	mov	r1, r5
 800b66a:	4622      	mov	r2, r4
 800b66c:	4658      	mov	r0, fp
 800b66e:	f000 fe81 	bl	800c374 <__pow5mult>
 800b672:	464a      	mov	r2, r9
 800b674:	4601      	mov	r1, r0
 800b676:	4605      	mov	r5, r0
 800b678:	4658      	mov	r0, fp
 800b67a:	f000 fdd1 	bl	800c220 <__multiply>
 800b67e:	4649      	mov	r1, r9
 800b680:	9004      	str	r0, [sp, #16]
 800b682:	4658      	mov	r0, fp
 800b684:	f000 fd02 	bl	800c08c <_Bfree>
 800b688:	9b04      	ldr	r3, [sp, #16]
 800b68a:	4699      	mov	r9, r3
 800b68c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b68e:	1b1a      	subs	r2, r3, r4
 800b690:	d004      	beq.n	800b69c <_dtoa_r+0x78c>
 800b692:	4649      	mov	r1, r9
 800b694:	4658      	mov	r0, fp
 800b696:	f000 fe6d 	bl	800c374 <__pow5mult>
 800b69a:	4681      	mov	r9, r0
 800b69c:	2101      	movs	r1, #1
 800b69e:	4658      	mov	r0, fp
 800b6a0:	f000 fda8 	bl	800c1f4 <__i2b>
 800b6a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6a6:	4604      	mov	r4, r0
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	f000 81cf 	beq.w	800ba4c <_dtoa_r+0xb3c>
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	4601      	mov	r1, r0
 800b6b2:	4658      	mov	r0, fp
 800b6b4:	f000 fe5e 	bl	800c374 <__pow5mult>
 800b6b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6ba:	2b01      	cmp	r3, #1
 800b6bc:	4604      	mov	r4, r0
 800b6be:	f300 8095 	bgt.w	800b7ec <_dtoa_r+0x8dc>
 800b6c2:	9b02      	ldr	r3, [sp, #8]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	f040 8087 	bne.w	800b7d8 <_dtoa_r+0x8c8>
 800b6ca:	9b03      	ldr	r3, [sp, #12]
 800b6cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	f040 8089 	bne.w	800b7e8 <_dtoa_r+0x8d8>
 800b6d6:	9b03      	ldr	r3, [sp, #12]
 800b6d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b6dc:	0d1b      	lsrs	r3, r3, #20
 800b6de:	051b      	lsls	r3, r3, #20
 800b6e0:	b12b      	cbz	r3, 800b6ee <_dtoa_r+0x7de>
 800b6e2:	9b08      	ldr	r3, [sp, #32]
 800b6e4:	3301      	adds	r3, #1
 800b6e6:	9308      	str	r3, [sp, #32]
 800b6e8:	f108 0801 	add.w	r8, r8, #1
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800b6f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	f000 81b0 	beq.w	800ba58 <_dtoa_r+0xb48>
 800b6f8:	6923      	ldr	r3, [r4, #16]
 800b6fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b6fe:	6918      	ldr	r0, [r3, #16]
 800b700:	f000 fd2c 	bl	800c15c <__hi0bits>
 800b704:	f1c0 0020 	rsb	r0, r0, #32
 800b708:	9b08      	ldr	r3, [sp, #32]
 800b70a:	4418      	add	r0, r3
 800b70c:	f010 001f 	ands.w	r0, r0, #31
 800b710:	d077      	beq.n	800b802 <_dtoa_r+0x8f2>
 800b712:	f1c0 0320 	rsb	r3, r0, #32
 800b716:	2b04      	cmp	r3, #4
 800b718:	dd6b      	ble.n	800b7f2 <_dtoa_r+0x8e2>
 800b71a:	9b08      	ldr	r3, [sp, #32]
 800b71c:	f1c0 001c 	rsb	r0, r0, #28
 800b720:	4403      	add	r3, r0
 800b722:	4480      	add	r8, r0
 800b724:	4406      	add	r6, r0
 800b726:	9308      	str	r3, [sp, #32]
 800b728:	f1b8 0f00 	cmp.w	r8, #0
 800b72c:	dd05      	ble.n	800b73a <_dtoa_r+0x82a>
 800b72e:	4649      	mov	r1, r9
 800b730:	4642      	mov	r2, r8
 800b732:	4658      	mov	r0, fp
 800b734:	f000 fe78 	bl	800c428 <__lshift>
 800b738:	4681      	mov	r9, r0
 800b73a:	9b08      	ldr	r3, [sp, #32]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	dd05      	ble.n	800b74c <_dtoa_r+0x83c>
 800b740:	4621      	mov	r1, r4
 800b742:	461a      	mov	r2, r3
 800b744:	4658      	mov	r0, fp
 800b746:	f000 fe6f 	bl	800c428 <__lshift>
 800b74a:	4604      	mov	r4, r0
 800b74c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d059      	beq.n	800b806 <_dtoa_r+0x8f6>
 800b752:	4621      	mov	r1, r4
 800b754:	4648      	mov	r0, r9
 800b756:	f000 fed3 	bl	800c500 <__mcmp>
 800b75a:	2800      	cmp	r0, #0
 800b75c:	da53      	bge.n	800b806 <_dtoa_r+0x8f6>
 800b75e:	1e7b      	subs	r3, r7, #1
 800b760:	9304      	str	r3, [sp, #16]
 800b762:	4649      	mov	r1, r9
 800b764:	2300      	movs	r3, #0
 800b766:	220a      	movs	r2, #10
 800b768:	4658      	mov	r0, fp
 800b76a:	f000 fcb1 	bl	800c0d0 <__multadd>
 800b76e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b770:	4681      	mov	r9, r0
 800b772:	2b00      	cmp	r3, #0
 800b774:	f000 8172 	beq.w	800ba5c <_dtoa_r+0xb4c>
 800b778:	2300      	movs	r3, #0
 800b77a:	4629      	mov	r1, r5
 800b77c:	220a      	movs	r2, #10
 800b77e:	4658      	mov	r0, fp
 800b780:	f000 fca6 	bl	800c0d0 <__multadd>
 800b784:	9b00      	ldr	r3, [sp, #0]
 800b786:	2b00      	cmp	r3, #0
 800b788:	4605      	mov	r5, r0
 800b78a:	dc67      	bgt.n	800b85c <_dtoa_r+0x94c>
 800b78c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b78e:	2b02      	cmp	r3, #2
 800b790:	dc41      	bgt.n	800b816 <_dtoa_r+0x906>
 800b792:	e063      	b.n	800b85c <_dtoa_r+0x94c>
 800b794:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b796:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b79a:	e746      	b.n	800b62a <_dtoa_r+0x71a>
 800b79c:	9b07      	ldr	r3, [sp, #28]
 800b79e:	1e5c      	subs	r4, r3, #1
 800b7a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7a2:	42a3      	cmp	r3, r4
 800b7a4:	bfbf      	itttt	lt
 800b7a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b7a8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b7aa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b7ac:	1ae3      	sublt	r3, r4, r3
 800b7ae:	bfb4      	ite	lt
 800b7b0:	18d2      	addlt	r2, r2, r3
 800b7b2:	1b1c      	subge	r4, r3, r4
 800b7b4:	9b07      	ldr	r3, [sp, #28]
 800b7b6:	bfbc      	itt	lt
 800b7b8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b7ba:	2400      	movlt	r4, #0
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	bfb5      	itete	lt
 800b7c0:	eba8 0603 	sublt.w	r6, r8, r3
 800b7c4:	9b07      	ldrge	r3, [sp, #28]
 800b7c6:	2300      	movlt	r3, #0
 800b7c8:	4646      	movge	r6, r8
 800b7ca:	e730      	b.n	800b62e <_dtoa_r+0x71e>
 800b7cc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b7ce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b7d0:	4646      	mov	r6, r8
 800b7d2:	e735      	b.n	800b640 <_dtoa_r+0x730>
 800b7d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b7d6:	e75c      	b.n	800b692 <_dtoa_r+0x782>
 800b7d8:	2300      	movs	r3, #0
 800b7da:	e788      	b.n	800b6ee <_dtoa_r+0x7de>
 800b7dc:	3fe00000 	.word	0x3fe00000
 800b7e0:	40240000 	.word	0x40240000
 800b7e4:	40140000 	.word	0x40140000
 800b7e8:	9b02      	ldr	r3, [sp, #8]
 800b7ea:	e780      	b.n	800b6ee <_dtoa_r+0x7de>
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7f0:	e782      	b.n	800b6f8 <_dtoa_r+0x7e8>
 800b7f2:	d099      	beq.n	800b728 <_dtoa_r+0x818>
 800b7f4:	9a08      	ldr	r2, [sp, #32]
 800b7f6:	331c      	adds	r3, #28
 800b7f8:	441a      	add	r2, r3
 800b7fa:	4498      	add	r8, r3
 800b7fc:	441e      	add	r6, r3
 800b7fe:	9208      	str	r2, [sp, #32]
 800b800:	e792      	b.n	800b728 <_dtoa_r+0x818>
 800b802:	4603      	mov	r3, r0
 800b804:	e7f6      	b.n	800b7f4 <_dtoa_r+0x8e4>
 800b806:	9b07      	ldr	r3, [sp, #28]
 800b808:	9704      	str	r7, [sp, #16]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	dc20      	bgt.n	800b850 <_dtoa_r+0x940>
 800b80e:	9300      	str	r3, [sp, #0]
 800b810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b812:	2b02      	cmp	r3, #2
 800b814:	dd1e      	ble.n	800b854 <_dtoa_r+0x944>
 800b816:	9b00      	ldr	r3, [sp, #0]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	f47f aec0 	bne.w	800b59e <_dtoa_r+0x68e>
 800b81e:	4621      	mov	r1, r4
 800b820:	2205      	movs	r2, #5
 800b822:	4658      	mov	r0, fp
 800b824:	f000 fc54 	bl	800c0d0 <__multadd>
 800b828:	4601      	mov	r1, r0
 800b82a:	4604      	mov	r4, r0
 800b82c:	4648      	mov	r0, r9
 800b82e:	f000 fe67 	bl	800c500 <__mcmp>
 800b832:	2800      	cmp	r0, #0
 800b834:	f77f aeb3 	ble.w	800b59e <_dtoa_r+0x68e>
 800b838:	4656      	mov	r6, sl
 800b83a:	2331      	movs	r3, #49	@ 0x31
 800b83c:	f806 3b01 	strb.w	r3, [r6], #1
 800b840:	9b04      	ldr	r3, [sp, #16]
 800b842:	3301      	adds	r3, #1
 800b844:	9304      	str	r3, [sp, #16]
 800b846:	e6ae      	b.n	800b5a6 <_dtoa_r+0x696>
 800b848:	9c07      	ldr	r4, [sp, #28]
 800b84a:	9704      	str	r7, [sp, #16]
 800b84c:	4625      	mov	r5, r4
 800b84e:	e7f3      	b.n	800b838 <_dtoa_r+0x928>
 800b850:	9b07      	ldr	r3, [sp, #28]
 800b852:	9300      	str	r3, [sp, #0]
 800b854:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b856:	2b00      	cmp	r3, #0
 800b858:	f000 8104 	beq.w	800ba64 <_dtoa_r+0xb54>
 800b85c:	2e00      	cmp	r6, #0
 800b85e:	dd05      	ble.n	800b86c <_dtoa_r+0x95c>
 800b860:	4629      	mov	r1, r5
 800b862:	4632      	mov	r2, r6
 800b864:	4658      	mov	r0, fp
 800b866:	f000 fddf 	bl	800c428 <__lshift>
 800b86a:	4605      	mov	r5, r0
 800b86c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d05a      	beq.n	800b928 <_dtoa_r+0xa18>
 800b872:	6869      	ldr	r1, [r5, #4]
 800b874:	4658      	mov	r0, fp
 800b876:	f000 fbc9 	bl	800c00c <_Balloc>
 800b87a:	4606      	mov	r6, r0
 800b87c:	b928      	cbnz	r0, 800b88a <_dtoa_r+0x97a>
 800b87e:	4b84      	ldr	r3, [pc, #528]	@ (800ba90 <_dtoa_r+0xb80>)
 800b880:	4602      	mov	r2, r0
 800b882:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b886:	f7ff bb5a 	b.w	800af3e <_dtoa_r+0x2e>
 800b88a:	692a      	ldr	r2, [r5, #16]
 800b88c:	3202      	adds	r2, #2
 800b88e:	0092      	lsls	r2, r2, #2
 800b890:	f105 010c 	add.w	r1, r5, #12
 800b894:	300c      	adds	r0, #12
 800b896:	f7ff faa2 	bl	800adde <memcpy>
 800b89a:	2201      	movs	r2, #1
 800b89c:	4631      	mov	r1, r6
 800b89e:	4658      	mov	r0, fp
 800b8a0:	f000 fdc2 	bl	800c428 <__lshift>
 800b8a4:	f10a 0301 	add.w	r3, sl, #1
 800b8a8:	9307      	str	r3, [sp, #28]
 800b8aa:	9b00      	ldr	r3, [sp, #0]
 800b8ac:	4453      	add	r3, sl
 800b8ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b8b0:	9b02      	ldr	r3, [sp, #8]
 800b8b2:	f003 0301 	and.w	r3, r3, #1
 800b8b6:	462f      	mov	r7, r5
 800b8b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8ba:	4605      	mov	r5, r0
 800b8bc:	9b07      	ldr	r3, [sp, #28]
 800b8be:	4621      	mov	r1, r4
 800b8c0:	3b01      	subs	r3, #1
 800b8c2:	4648      	mov	r0, r9
 800b8c4:	9300      	str	r3, [sp, #0]
 800b8c6:	f7ff fa98 	bl	800adfa <quorem>
 800b8ca:	4639      	mov	r1, r7
 800b8cc:	9002      	str	r0, [sp, #8]
 800b8ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b8d2:	4648      	mov	r0, r9
 800b8d4:	f000 fe14 	bl	800c500 <__mcmp>
 800b8d8:	462a      	mov	r2, r5
 800b8da:	9008      	str	r0, [sp, #32]
 800b8dc:	4621      	mov	r1, r4
 800b8de:	4658      	mov	r0, fp
 800b8e0:	f000 fe2a 	bl	800c538 <__mdiff>
 800b8e4:	68c2      	ldr	r2, [r0, #12]
 800b8e6:	4606      	mov	r6, r0
 800b8e8:	bb02      	cbnz	r2, 800b92c <_dtoa_r+0xa1c>
 800b8ea:	4601      	mov	r1, r0
 800b8ec:	4648      	mov	r0, r9
 800b8ee:	f000 fe07 	bl	800c500 <__mcmp>
 800b8f2:	4602      	mov	r2, r0
 800b8f4:	4631      	mov	r1, r6
 800b8f6:	4658      	mov	r0, fp
 800b8f8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b8fa:	f000 fbc7 	bl	800c08c <_Bfree>
 800b8fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b900:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b902:	9e07      	ldr	r6, [sp, #28]
 800b904:	ea43 0102 	orr.w	r1, r3, r2
 800b908:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b90a:	4319      	orrs	r1, r3
 800b90c:	d110      	bne.n	800b930 <_dtoa_r+0xa20>
 800b90e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b912:	d029      	beq.n	800b968 <_dtoa_r+0xa58>
 800b914:	9b08      	ldr	r3, [sp, #32]
 800b916:	2b00      	cmp	r3, #0
 800b918:	dd02      	ble.n	800b920 <_dtoa_r+0xa10>
 800b91a:	9b02      	ldr	r3, [sp, #8]
 800b91c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b920:	9b00      	ldr	r3, [sp, #0]
 800b922:	f883 8000 	strb.w	r8, [r3]
 800b926:	e63f      	b.n	800b5a8 <_dtoa_r+0x698>
 800b928:	4628      	mov	r0, r5
 800b92a:	e7bb      	b.n	800b8a4 <_dtoa_r+0x994>
 800b92c:	2201      	movs	r2, #1
 800b92e:	e7e1      	b.n	800b8f4 <_dtoa_r+0x9e4>
 800b930:	9b08      	ldr	r3, [sp, #32]
 800b932:	2b00      	cmp	r3, #0
 800b934:	db04      	blt.n	800b940 <_dtoa_r+0xa30>
 800b936:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b938:	430b      	orrs	r3, r1
 800b93a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b93c:	430b      	orrs	r3, r1
 800b93e:	d120      	bne.n	800b982 <_dtoa_r+0xa72>
 800b940:	2a00      	cmp	r2, #0
 800b942:	dded      	ble.n	800b920 <_dtoa_r+0xa10>
 800b944:	4649      	mov	r1, r9
 800b946:	2201      	movs	r2, #1
 800b948:	4658      	mov	r0, fp
 800b94a:	f000 fd6d 	bl	800c428 <__lshift>
 800b94e:	4621      	mov	r1, r4
 800b950:	4681      	mov	r9, r0
 800b952:	f000 fdd5 	bl	800c500 <__mcmp>
 800b956:	2800      	cmp	r0, #0
 800b958:	dc03      	bgt.n	800b962 <_dtoa_r+0xa52>
 800b95a:	d1e1      	bne.n	800b920 <_dtoa_r+0xa10>
 800b95c:	f018 0f01 	tst.w	r8, #1
 800b960:	d0de      	beq.n	800b920 <_dtoa_r+0xa10>
 800b962:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b966:	d1d8      	bne.n	800b91a <_dtoa_r+0xa0a>
 800b968:	9a00      	ldr	r2, [sp, #0]
 800b96a:	2339      	movs	r3, #57	@ 0x39
 800b96c:	7013      	strb	r3, [r2, #0]
 800b96e:	4633      	mov	r3, r6
 800b970:	461e      	mov	r6, r3
 800b972:	3b01      	subs	r3, #1
 800b974:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b978:	2a39      	cmp	r2, #57	@ 0x39
 800b97a:	d052      	beq.n	800ba22 <_dtoa_r+0xb12>
 800b97c:	3201      	adds	r2, #1
 800b97e:	701a      	strb	r2, [r3, #0]
 800b980:	e612      	b.n	800b5a8 <_dtoa_r+0x698>
 800b982:	2a00      	cmp	r2, #0
 800b984:	dd07      	ble.n	800b996 <_dtoa_r+0xa86>
 800b986:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b98a:	d0ed      	beq.n	800b968 <_dtoa_r+0xa58>
 800b98c:	9a00      	ldr	r2, [sp, #0]
 800b98e:	f108 0301 	add.w	r3, r8, #1
 800b992:	7013      	strb	r3, [r2, #0]
 800b994:	e608      	b.n	800b5a8 <_dtoa_r+0x698>
 800b996:	9b07      	ldr	r3, [sp, #28]
 800b998:	9a07      	ldr	r2, [sp, #28]
 800b99a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b99e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d028      	beq.n	800b9f6 <_dtoa_r+0xae6>
 800b9a4:	4649      	mov	r1, r9
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	220a      	movs	r2, #10
 800b9aa:	4658      	mov	r0, fp
 800b9ac:	f000 fb90 	bl	800c0d0 <__multadd>
 800b9b0:	42af      	cmp	r7, r5
 800b9b2:	4681      	mov	r9, r0
 800b9b4:	f04f 0300 	mov.w	r3, #0
 800b9b8:	f04f 020a 	mov.w	r2, #10
 800b9bc:	4639      	mov	r1, r7
 800b9be:	4658      	mov	r0, fp
 800b9c0:	d107      	bne.n	800b9d2 <_dtoa_r+0xac2>
 800b9c2:	f000 fb85 	bl	800c0d0 <__multadd>
 800b9c6:	4607      	mov	r7, r0
 800b9c8:	4605      	mov	r5, r0
 800b9ca:	9b07      	ldr	r3, [sp, #28]
 800b9cc:	3301      	adds	r3, #1
 800b9ce:	9307      	str	r3, [sp, #28]
 800b9d0:	e774      	b.n	800b8bc <_dtoa_r+0x9ac>
 800b9d2:	f000 fb7d 	bl	800c0d0 <__multadd>
 800b9d6:	4629      	mov	r1, r5
 800b9d8:	4607      	mov	r7, r0
 800b9da:	2300      	movs	r3, #0
 800b9dc:	220a      	movs	r2, #10
 800b9de:	4658      	mov	r0, fp
 800b9e0:	f000 fb76 	bl	800c0d0 <__multadd>
 800b9e4:	4605      	mov	r5, r0
 800b9e6:	e7f0      	b.n	800b9ca <_dtoa_r+0xaba>
 800b9e8:	9b00      	ldr	r3, [sp, #0]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	bfcc      	ite	gt
 800b9ee:	461e      	movgt	r6, r3
 800b9f0:	2601      	movle	r6, #1
 800b9f2:	4456      	add	r6, sl
 800b9f4:	2700      	movs	r7, #0
 800b9f6:	4649      	mov	r1, r9
 800b9f8:	2201      	movs	r2, #1
 800b9fa:	4658      	mov	r0, fp
 800b9fc:	f000 fd14 	bl	800c428 <__lshift>
 800ba00:	4621      	mov	r1, r4
 800ba02:	4681      	mov	r9, r0
 800ba04:	f000 fd7c 	bl	800c500 <__mcmp>
 800ba08:	2800      	cmp	r0, #0
 800ba0a:	dcb0      	bgt.n	800b96e <_dtoa_r+0xa5e>
 800ba0c:	d102      	bne.n	800ba14 <_dtoa_r+0xb04>
 800ba0e:	f018 0f01 	tst.w	r8, #1
 800ba12:	d1ac      	bne.n	800b96e <_dtoa_r+0xa5e>
 800ba14:	4633      	mov	r3, r6
 800ba16:	461e      	mov	r6, r3
 800ba18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba1c:	2a30      	cmp	r2, #48	@ 0x30
 800ba1e:	d0fa      	beq.n	800ba16 <_dtoa_r+0xb06>
 800ba20:	e5c2      	b.n	800b5a8 <_dtoa_r+0x698>
 800ba22:	459a      	cmp	sl, r3
 800ba24:	d1a4      	bne.n	800b970 <_dtoa_r+0xa60>
 800ba26:	9b04      	ldr	r3, [sp, #16]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	9304      	str	r3, [sp, #16]
 800ba2c:	2331      	movs	r3, #49	@ 0x31
 800ba2e:	f88a 3000 	strb.w	r3, [sl]
 800ba32:	e5b9      	b.n	800b5a8 <_dtoa_r+0x698>
 800ba34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ba36:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ba94 <_dtoa_r+0xb84>
 800ba3a:	b11b      	cbz	r3, 800ba44 <_dtoa_r+0xb34>
 800ba3c:	f10a 0308 	add.w	r3, sl, #8
 800ba40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ba42:	6013      	str	r3, [r2, #0]
 800ba44:	4650      	mov	r0, sl
 800ba46:	b019      	add	sp, #100	@ 0x64
 800ba48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba4e:	2b01      	cmp	r3, #1
 800ba50:	f77f ae37 	ble.w	800b6c2 <_dtoa_r+0x7b2>
 800ba54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba56:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba58:	2001      	movs	r0, #1
 800ba5a:	e655      	b.n	800b708 <_dtoa_r+0x7f8>
 800ba5c:	9b00      	ldr	r3, [sp, #0]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	f77f aed6 	ble.w	800b810 <_dtoa_r+0x900>
 800ba64:	4656      	mov	r6, sl
 800ba66:	4621      	mov	r1, r4
 800ba68:	4648      	mov	r0, r9
 800ba6a:	f7ff f9c6 	bl	800adfa <quorem>
 800ba6e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ba72:	f806 8b01 	strb.w	r8, [r6], #1
 800ba76:	9b00      	ldr	r3, [sp, #0]
 800ba78:	eba6 020a 	sub.w	r2, r6, sl
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	ddb3      	ble.n	800b9e8 <_dtoa_r+0xad8>
 800ba80:	4649      	mov	r1, r9
 800ba82:	2300      	movs	r3, #0
 800ba84:	220a      	movs	r2, #10
 800ba86:	4658      	mov	r0, fp
 800ba88:	f000 fb22 	bl	800c0d0 <__multadd>
 800ba8c:	4681      	mov	r9, r0
 800ba8e:	e7ea      	b.n	800ba66 <_dtoa_r+0xb56>
 800ba90:	08021a64 	.word	0x08021a64
 800ba94:	080219e8 	.word	0x080219e8

0800ba98 <__ssputs_r>:
 800ba98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba9c:	688e      	ldr	r6, [r1, #8]
 800ba9e:	461f      	mov	r7, r3
 800baa0:	42be      	cmp	r6, r7
 800baa2:	680b      	ldr	r3, [r1, #0]
 800baa4:	4682      	mov	sl, r0
 800baa6:	460c      	mov	r4, r1
 800baa8:	4690      	mov	r8, r2
 800baaa:	d82d      	bhi.n	800bb08 <__ssputs_r+0x70>
 800baac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bab0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bab4:	d026      	beq.n	800bb04 <__ssputs_r+0x6c>
 800bab6:	6965      	ldr	r5, [r4, #20]
 800bab8:	6909      	ldr	r1, [r1, #16]
 800baba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800babe:	eba3 0901 	sub.w	r9, r3, r1
 800bac2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bac6:	1c7b      	adds	r3, r7, #1
 800bac8:	444b      	add	r3, r9
 800baca:	106d      	asrs	r5, r5, #1
 800bacc:	429d      	cmp	r5, r3
 800bace:	bf38      	it	cc
 800bad0:	461d      	movcc	r5, r3
 800bad2:	0553      	lsls	r3, r2, #21
 800bad4:	d527      	bpl.n	800bb26 <__ssputs_r+0x8e>
 800bad6:	4629      	mov	r1, r5
 800bad8:	f000 f960 	bl	800bd9c <_malloc_r>
 800badc:	4606      	mov	r6, r0
 800bade:	b360      	cbz	r0, 800bb3a <__ssputs_r+0xa2>
 800bae0:	6921      	ldr	r1, [r4, #16]
 800bae2:	464a      	mov	r2, r9
 800bae4:	f7ff f97b 	bl	800adde <memcpy>
 800bae8:	89a3      	ldrh	r3, [r4, #12]
 800baea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800baee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800baf2:	81a3      	strh	r3, [r4, #12]
 800baf4:	6126      	str	r6, [r4, #16]
 800baf6:	6165      	str	r5, [r4, #20]
 800baf8:	444e      	add	r6, r9
 800bafa:	eba5 0509 	sub.w	r5, r5, r9
 800bafe:	6026      	str	r6, [r4, #0]
 800bb00:	60a5      	str	r5, [r4, #8]
 800bb02:	463e      	mov	r6, r7
 800bb04:	42be      	cmp	r6, r7
 800bb06:	d900      	bls.n	800bb0a <__ssputs_r+0x72>
 800bb08:	463e      	mov	r6, r7
 800bb0a:	6820      	ldr	r0, [r4, #0]
 800bb0c:	4632      	mov	r2, r6
 800bb0e:	4641      	mov	r1, r8
 800bb10:	f000 fe6f 	bl	800c7f2 <memmove>
 800bb14:	68a3      	ldr	r3, [r4, #8]
 800bb16:	1b9b      	subs	r3, r3, r6
 800bb18:	60a3      	str	r3, [r4, #8]
 800bb1a:	6823      	ldr	r3, [r4, #0]
 800bb1c:	4433      	add	r3, r6
 800bb1e:	6023      	str	r3, [r4, #0]
 800bb20:	2000      	movs	r0, #0
 800bb22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb26:	462a      	mov	r2, r5
 800bb28:	f000 fe35 	bl	800c796 <_realloc_r>
 800bb2c:	4606      	mov	r6, r0
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	d1e0      	bne.n	800baf4 <__ssputs_r+0x5c>
 800bb32:	6921      	ldr	r1, [r4, #16]
 800bb34:	4650      	mov	r0, sl
 800bb36:	f000 feff 	bl	800c938 <_free_r>
 800bb3a:	230c      	movs	r3, #12
 800bb3c:	f8ca 3000 	str.w	r3, [sl]
 800bb40:	89a3      	ldrh	r3, [r4, #12]
 800bb42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb46:	81a3      	strh	r3, [r4, #12]
 800bb48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb4c:	e7e9      	b.n	800bb22 <__ssputs_r+0x8a>
	...

0800bb50 <_svfiprintf_r>:
 800bb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb54:	4698      	mov	r8, r3
 800bb56:	898b      	ldrh	r3, [r1, #12]
 800bb58:	061b      	lsls	r3, r3, #24
 800bb5a:	b09d      	sub	sp, #116	@ 0x74
 800bb5c:	4607      	mov	r7, r0
 800bb5e:	460d      	mov	r5, r1
 800bb60:	4614      	mov	r4, r2
 800bb62:	d510      	bpl.n	800bb86 <_svfiprintf_r+0x36>
 800bb64:	690b      	ldr	r3, [r1, #16]
 800bb66:	b973      	cbnz	r3, 800bb86 <_svfiprintf_r+0x36>
 800bb68:	2140      	movs	r1, #64	@ 0x40
 800bb6a:	f000 f917 	bl	800bd9c <_malloc_r>
 800bb6e:	6028      	str	r0, [r5, #0]
 800bb70:	6128      	str	r0, [r5, #16]
 800bb72:	b930      	cbnz	r0, 800bb82 <_svfiprintf_r+0x32>
 800bb74:	230c      	movs	r3, #12
 800bb76:	603b      	str	r3, [r7, #0]
 800bb78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb7c:	b01d      	add	sp, #116	@ 0x74
 800bb7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb82:	2340      	movs	r3, #64	@ 0x40
 800bb84:	616b      	str	r3, [r5, #20]
 800bb86:	2300      	movs	r3, #0
 800bb88:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb8a:	2320      	movs	r3, #32
 800bb8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb90:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb94:	2330      	movs	r3, #48	@ 0x30
 800bb96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bd34 <_svfiprintf_r+0x1e4>
 800bb9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb9e:	f04f 0901 	mov.w	r9, #1
 800bba2:	4623      	mov	r3, r4
 800bba4:	469a      	mov	sl, r3
 800bba6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbaa:	b10a      	cbz	r2, 800bbb0 <_svfiprintf_r+0x60>
 800bbac:	2a25      	cmp	r2, #37	@ 0x25
 800bbae:	d1f9      	bne.n	800bba4 <_svfiprintf_r+0x54>
 800bbb0:	ebba 0b04 	subs.w	fp, sl, r4
 800bbb4:	d00b      	beq.n	800bbce <_svfiprintf_r+0x7e>
 800bbb6:	465b      	mov	r3, fp
 800bbb8:	4622      	mov	r2, r4
 800bbba:	4629      	mov	r1, r5
 800bbbc:	4638      	mov	r0, r7
 800bbbe:	f7ff ff6b 	bl	800ba98 <__ssputs_r>
 800bbc2:	3001      	adds	r0, #1
 800bbc4:	f000 80a7 	beq.w	800bd16 <_svfiprintf_r+0x1c6>
 800bbc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbca:	445a      	add	r2, fp
 800bbcc:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbce:	f89a 3000 	ldrb.w	r3, [sl]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	f000 809f 	beq.w	800bd16 <_svfiprintf_r+0x1c6>
 800bbd8:	2300      	movs	r3, #0
 800bbda:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bbde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bbe2:	f10a 0a01 	add.w	sl, sl, #1
 800bbe6:	9304      	str	r3, [sp, #16]
 800bbe8:	9307      	str	r3, [sp, #28]
 800bbea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bbee:	931a      	str	r3, [sp, #104]	@ 0x68
 800bbf0:	4654      	mov	r4, sl
 800bbf2:	2205      	movs	r2, #5
 800bbf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbf8:	484e      	ldr	r0, [pc, #312]	@ (800bd34 <_svfiprintf_r+0x1e4>)
 800bbfa:	f7f4 faf1 	bl	80001e0 <memchr>
 800bbfe:	9a04      	ldr	r2, [sp, #16]
 800bc00:	b9d8      	cbnz	r0, 800bc3a <_svfiprintf_r+0xea>
 800bc02:	06d0      	lsls	r0, r2, #27
 800bc04:	bf44      	itt	mi
 800bc06:	2320      	movmi	r3, #32
 800bc08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc0c:	0711      	lsls	r1, r2, #28
 800bc0e:	bf44      	itt	mi
 800bc10:	232b      	movmi	r3, #43	@ 0x2b
 800bc12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc16:	f89a 3000 	ldrb.w	r3, [sl]
 800bc1a:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc1c:	d015      	beq.n	800bc4a <_svfiprintf_r+0xfa>
 800bc1e:	9a07      	ldr	r2, [sp, #28]
 800bc20:	4654      	mov	r4, sl
 800bc22:	2000      	movs	r0, #0
 800bc24:	f04f 0c0a 	mov.w	ip, #10
 800bc28:	4621      	mov	r1, r4
 800bc2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc2e:	3b30      	subs	r3, #48	@ 0x30
 800bc30:	2b09      	cmp	r3, #9
 800bc32:	d94b      	bls.n	800bccc <_svfiprintf_r+0x17c>
 800bc34:	b1b0      	cbz	r0, 800bc64 <_svfiprintf_r+0x114>
 800bc36:	9207      	str	r2, [sp, #28]
 800bc38:	e014      	b.n	800bc64 <_svfiprintf_r+0x114>
 800bc3a:	eba0 0308 	sub.w	r3, r0, r8
 800bc3e:	fa09 f303 	lsl.w	r3, r9, r3
 800bc42:	4313      	orrs	r3, r2
 800bc44:	9304      	str	r3, [sp, #16]
 800bc46:	46a2      	mov	sl, r4
 800bc48:	e7d2      	b.n	800bbf0 <_svfiprintf_r+0xa0>
 800bc4a:	9b03      	ldr	r3, [sp, #12]
 800bc4c:	1d19      	adds	r1, r3, #4
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	9103      	str	r1, [sp, #12]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	bfbb      	ittet	lt
 800bc56:	425b      	neglt	r3, r3
 800bc58:	f042 0202 	orrlt.w	r2, r2, #2
 800bc5c:	9307      	strge	r3, [sp, #28]
 800bc5e:	9307      	strlt	r3, [sp, #28]
 800bc60:	bfb8      	it	lt
 800bc62:	9204      	strlt	r2, [sp, #16]
 800bc64:	7823      	ldrb	r3, [r4, #0]
 800bc66:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc68:	d10a      	bne.n	800bc80 <_svfiprintf_r+0x130>
 800bc6a:	7863      	ldrb	r3, [r4, #1]
 800bc6c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc6e:	d132      	bne.n	800bcd6 <_svfiprintf_r+0x186>
 800bc70:	9b03      	ldr	r3, [sp, #12]
 800bc72:	1d1a      	adds	r2, r3, #4
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	9203      	str	r2, [sp, #12]
 800bc78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc7c:	3402      	adds	r4, #2
 800bc7e:	9305      	str	r3, [sp, #20]
 800bc80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bd44 <_svfiprintf_r+0x1f4>
 800bc84:	7821      	ldrb	r1, [r4, #0]
 800bc86:	2203      	movs	r2, #3
 800bc88:	4650      	mov	r0, sl
 800bc8a:	f7f4 faa9 	bl	80001e0 <memchr>
 800bc8e:	b138      	cbz	r0, 800bca0 <_svfiprintf_r+0x150>
 800bc90:	9b04      	ldr	r3, [sp, #16]
 800bc92:	eba0 000a 	sub.w	r0, r0, sl
 800bc96:	2240      	movs	r2, #64	@ 0x40
 800bc98:	4082      	lsls	r2, r0
 800bc9a:	4313      	orrs	r3, r2
 800bc9c:	3401      	adds	r4, #1
 800bc9e:	9304      	str	r3, [sp, #16]
 800bca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bca4:	4824      	ldr	r0, [pc, #144]	@ (800bd38 <_svfiprintf_r+0x1e8>)
 800bca6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bcaa:	2206      	movs	r2, #6
 800bcac:	f7f4 fa98 	bl	80001e0 <memchr>
 800bcb0:	2800      	cmp	r0, #0
 800bcb2:	d036      	beq.n	800bd22 <_svfiprintf_r+0x1d2>
 800bcb4:	4b21      	ldr	r3, [pc, #132]	@ (800bd3c <_svfiprintf_r+0x1ec>)
 800bcb6:	bb1b      	cbnz	r3, 800bd00 <_svfiprintf_r+0x1b0>
 800bcb8:	9b03      	ldr	r3, [sp, #12]
 800bcba:	3307      	adds	r3, #7
 800bcbc:	f023 0307 	bic.w	r3, r3, #7
 800bcc0:	3308      	adds	r3, #8
 800bcc2:	9303      	str	r3, [sp, #12]
 800bcc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcc6:	4433      	add	r3, r6
 800bcc8:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcca:	e76a      	b.n	800bba2 <_svfiprintf_r+0x52>
 800bccc:	fb0c 3202 	mla	r2, ip, r2, r3
 800bcd0:	460c      	mov	r4, r1
 800bcd2:	2001      	movs	r0, #1
 800bcd4:	e7a8      	b.n	800bc28 <_svfiprintf_r+0xd8>
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	3401      	adds	r4, #1
 800bcda:	9305      	str	r3, [sp, #20]
 800bcdc:	4619      	mov	r1, r3
 800bcde:	f04f 0c0a 	mov.w	ip, #10
 800bce2:	4620      	mov	r0, r4
 800bce4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bce8:	3a30      	subs	r2, #48	@ 0x30
 800bcea:	2a09      	cmp	r2, #9
 800bcec:	d903      	bls.n	800bcf6 <_svfiprintf_r+0x1a6>
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d0c6      	beq.n	800bc80 <_svfiprintf_r+0x130>
 800bcf2:	9105      	str	r1, [sp, #20]
 800bcf4:	e7c4      	b.n	800bc80 <_svfiprintf_r+0x130>
 800bcf6:	fb0c 2101 	mla	r1, ip, r1, r2
 800bcfa:	4604      	mov	r4, r0
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	e7f0      	b.n	800bce2 <_svfiprintf_r+0x192>
 800bd00:	ab03      	add	r3, sp, #12
 800bd02:	9300      	str	r3, [sp, #0]
 800bd04:	462a      	mov	r2, r5
 800bd06:	4b0e      	ldr	r3, [pc, #56]	@ (800bd40 <_svfiprintf_r+0x1f0>)
 800bd08:	a904      	add	r1, sp, #16
 800bd0a:	4638      	mov	r0, r7
 800bd0c:	f7fe fb94 	bl	800a438 <_printf_float>
 800bd10:	1c42      	adds	r2, r0, #1
 800bd12:	4606      	mov	r6, r0
 800bd14:	d1d6      	bne.n	800bcc4 <_svfiprintf_r+0x174>
 800bd16:	89ab      	ldrh	r3, [r5, #12]
 800bd18:	065b      	lsls	r3, r3, #25
 800bd1a:	f53f af2d 	bmi.w	800bb78 <_svfiprintf_r+0x28>
 800bd1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd20:	e72c      	b.n	800bb7c <_svfiprintf_r+0x2c>
 800bd22:	ab03      	add	r3, sp, #12
 800bd24:	9300      	str	r3, [sp, #0]
 800bd26:	462a      	mov	r2, r5
 800bd28:	4b05      	ldr	r3, [pc, #20]	@ (800bd40 <_svfiprintf_r+0x1f0>)
 800bd2a:	a904      	add	r1, sp, #16
 800bd2c:	4638      	mov	r0, r7
 800bd2e:	f7fe fe1b 	bl	800a968 <_printf_i>
 800bd32:	e7ed      	b.n	800bd10 <_svfiprintf_r+0x1c0>
 800bd34:	08021a75 	.word	0x08021a75
 800bd38:	08021a7f 	.word	0x08021a7f
 800bd3c:	0800a439 	.word	0x0800a439
 800bd40:	0800ba99 	.word	0x0800ba99
 800bd44:	08021a7b 	.word	0x08021a7b

0800bd48 <malloc>:
 800bd48:	4b02      	ldr	r3, [pc, #8]	@ (800bd54 <malloc+0xc>)
 800bd4a:	4601      	mov	r1, r0
 800bd4c:	6818      	ldr	r0, [r3, #0]
 800bd4e:	f000 b825 	b.w	800bd9c <_malloc_r>
 800bd52:	bf00      	nop
 800bd54:	20000030 	.word	0x20000030

0800bd58 <sbrk_aligned>:
 800bd58:	b570      	push	{r4, r5, r6, lr}
 800bd5a:	4e0f      	ldr	r6, [pc, #60]	@ (800bd98 <sbrk_aligned+0x40>)
 800bd5c:	460c      	mov	r4, r1
 800bd5e:	6831      	ldr	r1, [r6, #0]
 800bd60:	4605      	mov	r5, r0
 800bd62:	b911      	cbnz	r1, 800bd6a <sbrk_aligned+0x12>
 800bd64:	f000 fd94 	bl	800c890 <_sbrk_r>
 800bd68:	6030      	str	r0, [r6, #0]
 800bd6a:	4621      	mov	r1, r4
 800bd6c:	4628      	mov	r0, r5
 800bd6e:	f000 fd8f 	bl	800c890 <_sbrk_r>
 800bd72:	1c43      	adds	r3, r0, #1
 800bd74:	d103      	bne.n	800bd7e <sbrk_aligned+0x26>
 800bd76:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bd7a:	4620      	mov	r0, r4
 800bd7c:	bd70      	pop	{r4, r5, r6, pc}
 800bd7e:	1cc4      	adds	r4, r0, #3
 800bd80:	f024 0403 	bic.w	r4, r4, #3
 800bd84:	42a0      	cmp	r0, r4
 800bd86:	d0f8      	beq.n	800bd7a <sbrk_aligned+0x22>
 800bd88:	1a21      	subs	r1, r4, r0
 800bd8a:	4628      	mov	r0, r5
 800bd8c:	f000 fd80 	bl	800c890 <_sbrk_r>
 800bd90:	3001      	adds	r0, #1
 800bd92:	d1f2      	bne.n	800bd7a <sbrk_aligned+0x22>
 800bd94:	e7ef      	b.n	800bd76 <sbrk_aligned+0x1e>
 800bd96:	bf00      	nop
 800bd98:	20005720 	.word	0x20005720

0800bd9c <_malloc_r>:
 800bd9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bda0:	1ccd      	adds	r5, r1, #3
 800bda2:	f025 0503 	bic.w	r5, r5, #3
 800bda6:	3508      	adds	r5, #8
 800bda8:	2d0c      	cmp	r5, #12
 800bdaa:	bf38      	it	cc
 800bdac:	250c      	movcc	r5, #12
 800bdae:	2d00      	cmp	r5, #0
 800bdb0:	4606      	mov	r6, r0
 800bdb2:	db01      	blt.n	800bdb8 <_malloc_r+0x1c>
 800bdb4:	42a9      	cmp	r1, r5
 800bdb6:	d904      	bls.n	800bdc2 <_malloc_r+0x26>
 800bdb8:	230c      	movs	r3, #12
 800bdba:	6033      	str	r3, [r6, #0]
 800bdbc:	2000      	movs	r0, #0
 800bdbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdc2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800be98 <_malloc_r+0xfc>
 800bdc6:	f000 f915 	bl	800bff4 <__malloc_lock>
 800bdca:	f8d8 3000 	ldr.w	r3, [r8]
 800bdce:	461c      	mov	r4, r3
 800bdd0:	bb44      	cbnz	r4, 800be24 <_malloc_r+0x88>
 800bdd2:	4629      	mov	r1, r5
 800bdd4:	4630      	mov	r0, r6
 800bdd6:	f7ff ffbf 	bl	800bd58 <sbrk_aligned>
 800bdda:	1c43      	adds	r3, r0, #1
 800bddc:	4604      	mov	r4, r0
 800bdde:	d158      	bne.n	800be92 <_malloc_r+0xf6>
 800bde0:	f8d8 4000 	ldr.w	r4, [r8]
 800bde4:	4627      	mov	r7, r4
 800bde6:	2f00      	cmp	r7, #0
 800bde8:	d143      	bne.n	800be72 <_malloc_r+0xd6>
 800bdea:	2c00      	cmp	r4, #0
 800bdec:	d04b      	beq.n	800be86 <_malloc_r+0xea>
 800bdee:	6823      	ldr	r3, [r4, #0]
 800bdf0:	4639      	mov	r1, r7
 800bdf2:	4630      	mov	r0, r6
 800bdf4:	eb04 0903 	add.w	r9, r4, r3
 800bdf8:	f000 fd4a 	bl	800c890 <_sbrk_r>
 800bdfc:	4581      	cmp	r9, r0
 800bdfe:	d142      	bne.n	800be86 <_malloc_r+0xea>
 800be00:	6821      	ldr	r1, [r4, #0]
 800be02:	1a6d      	subs	r5, r5, r1
 800be04:	4629      	mov	r1, r5
 800be06:	4630      	mov	r0, r6
 800be08:	f7ff ffa6 	bl	800bd58 <sbrk_aligned>
 800be0c:	3001      	adds	r0, #1
 800be0e:	d03a      	beq.n	800be86 <_malloc_r+0xea>
 800be10:	6823      	ldr	r3, [r4, #0]
 800be12:	442b      	add	r3, r5
 800be14:	6023      	str	r3, [r4, #0]
 800be16:	f8d8 3000 	ldr.w	r3, [r8]
 800be1a:	685a      	ldr	r2, [r3, #4]
 800be1c:	bb62      	cbnz	r2, 800be78 <_malloc_r+0xdc>
 800be1e:	f8c8 7000 	str.w	r7, [r8]
 800be22:	e00f      	b.n	800be44 <_malloc_r+0xa8>
 800be24:	6822      	ldr	r2, [r4, #0]
 800be26:	1b52      	subs	r2, r2, r5
 800be28:	d420      	bmi.n	800be6c <_malloc_r+0xd0>
 800be2a:	2a0b      	cmp	r2, #11
 800be2c:	d917      	bls.n	800be5e <_malloc_r+0xc2>
 800be2e:	1961      	adds	r1, r4, r5
 800be30:	42a3      	cmp	r3, r4
 800be32:	6025      	str	r5, [r4, #0]
 800be34:	bf18      	it	ne
 800be36:	6059      	strne	r1, [r3, #4]
 800be38:	6863      	ldr	r3, [r4, #4]
 800be3a:	bf08      	it	eq
 800be3c:	f8c8 1000 	streq.w	r1, [r8]
 800be40:	5162      	str	r2, [r4, r5]
 800be42:	604b      	str	r3, [r1, #4]
 800be44:	4630      	mov	r0, r6
 800be46:	f000 f8db 	bl	800c000 <__malloc_unlock>
 800be4a:	f104 000b 	add.w	r0, r4, #11
 800be4e:	1d23      	adds	r3, r4, #4
 800be50:	f020 0007 	bic.w	r0, r0, #7
 800be54:	1ac2      	subs	r2, r0, r3
 800be56:	bf1c      	itt	ne
 800be58:	1a1b      	subne	r3, r3, r0
 800be5a:	50a3      	strne	r3, [r4, r2]
 800be5c:	e7af      	b.n	800bdbe <_malloc_r+0x22>
 800be5e:	6862      	ldr	r2, [r4, #4]
 800be60:	42a3      	cmp	r3, r4
 800be62:	bf0c      	ite	eq
 800be64:	f8c8 2000 	streq.w	r2, [r8]
 800be68:	605a      	strne	r2, [r3, #4]
 800be6a:	e7eb      	b.n	800be44 <_malloc_r+0xa8>
 800be6c:	4623      	mov	r3, r4
 800be6e:	6864      	ldr	r4, [r4, #4]
 800be70:	e7ae      	b.n	800bdd0 <_malloc_r+0x34>
 800be72:	463c      	mov	r4, r7
 800be74:	687f      	ldr	r7, [r7, #4]
 800be76:	e7b6      	b.n	800bde6 <_malloc_r+0x4a>
 800be78:	461a      	mov	r2, r3
 800be7a:	685b      	ldr	r3, [r3, #4]
 800be7c:	42a3      	cmp	r3, r4
 800be7e:	d1fb      	bne.n	800be78 <_malloc_r+0xdc>
 800be80:	2300      	movs	r3, #0
 800be82:	6053      	str	r3, [r2, #4]
 800be84:	e7de      	b.n	800be44 <_malloc_r+0xa8>
 800be86:	230c      	movs	r3, #12
 800be88:	6033      	str	r3, [r6, #0]
 800be8a:	4630      	mov	r0, r6
 800be8c:	f000 f8b8 	bl	800c000 <__malloc_unlock>
 800be90:	e794      	b.n	800bdbc <_malloc_r+0x20>
 800be92:	6005      	str	r5, [r0, #0]
 800be94:	e7d6      	b.n	800be44 <_malloc_r+0xa8>
 800be96:	bf00      	nop
 800be98:	20005724 	.word	0x20005724

0800be9c <__sflush_r>:
 800be9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bea4:	0716      	lsls	r6, r2, #28
 800bea6:	4605      	mov	r5, r0
 800bea8:	460c      	mov	r4, r1
 800beaa:	d454      	bmi.n	800bf56 <__sflush_r+0xba>
 800beac:	684b      	ldr	r3, [r1, #4]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	dc02      	bgt.n	800beb8 <__sflush_r+0x1c>
 800beb2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	dd48      	ble.n	800bf4a <__sflush_r+0xae>
 800beb8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800beba:	2e00      	cmp	r6, #0
 800bebc:	d045      	beq.n	800bf4a <__sflush_r+0xae>
 800bebe:	2300      	movs	r3, #0
 800bec0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bec4:	682f      	ldr	r7, [r5, #0]
 800bec6:	6a21      	ldr	r1, [r4, #32]
 800bec8:	602b      	str	r3, [r5, #0]
 800beca:	d030      	beq.n	800bf2e <__sflush_r+0x92>
 800becc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bece:	89a3      	ldrh	r3, [r4, #12]
 800bed0:	0759      	lsls	r1, r3, #29
 800bed2:	d505      	bpl.n	800bee0 <__sflush_r+0x44>
 800bed4:	6863      	ldr	r3, [r4, #4]
 800bed6:	1ad2      	subs	r2, r2, r3
 800bed8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800beda:	b10b      	cbz	r3, 800bee0 <__sflush_r+0x44>
 800bedc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bede:	1ad2      	subs	r2, r2, r3
 800bee0:	2300      	movs	r3, #0
 800bee2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bee4:	6a21      	ldr	r1, [r4, #32]
 800bee6:	4628      	mov	r0, r5
 800bee8:	47b0      	blx	r6
 800beea:	1c43      	adds	r3, r0, #1
 800beec:	89a3      	ldrh	r3, [r4, #12]
 800beee:	d106      	bne.n	800befe <__sflush_r+0x62>
 800bef0:	6829      	ldr	r1, [r5, #0]
 800bef2:	291d      	cmp	r1, #29
 800bef4:	d82b      	bhi.n	800bf4e <__sflush_r+0xb2>
 800bef6:	4a2a      	ldr	r2, [pc, #168]	@ (800bfa0 <__sflush_r+0x104>)
 800bef8:	410a      	asrs	r2, r1
 800befa:	07d6      	lsls	r6, r2, #31
 800befc:	d427      	bmi.n	800bf4e <__sflush_r+0xb2>
 800befe:	2200      	movs	r2, #0
 800bf00:	6062      	str	r2, [r4, #4]
 800bf02:	04d9      	lsls	r1, r3, #19
 800bf04:	6922      	ldr	r2, [r4, #16]
 800bf06:	6022      	str	r2, [r4, #0]
 800bf08:	d504      	bpl.n	800bf14 <__sflush_r+0x78>
 800bf0a:	1c42      	adds	r2, r0, #1
 800bf0c:	d101      	bne.n	800bf12 <__sflush_r+0x76>
 800bf0e:	682b      	ldr	r3, [r5, #0]
 800bf10:	b903      	cbnz	r3, 800bf14 <__sflush_r+0x78>
 800bf12:	6560      	str	r0, [r4, #84]	@ 0x54
 800bf14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bf16:	602f      	str	r7, [r5, #0]
 800bf18:	b1b9      	cbz	r1, 800bf4a <__sflush_r+0xae>
 800bf1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf1e:	4299      	cmp	r1, r3
 800bf20:	d002      	beq.n	800bf28 <__sflush_r+0x8c>
 800bf22:	4628      	mov	r0, r5
 800bf24:	f000 fd08 	bl	800c938 <_free_r>
 800bf28:	2300      	movs	r3, #0
 800bf2a:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf2c:	e00d      	b.n	800bf4a <__sflush_r+0xae>
 800bf2e:	2301      	movs	r3, #1
 800bf30:	4628      	mov	r0, r5
 800bf32:	47b0      	blx	r6
 800bf34:	4602      	mov	r2, r0
 800bf36:	1c50      	adds	r0, r2, #1
 800bf38:	d1c9      	bne.n	800bece <__sflush_r+0x32>
 800bf3a:	682b      	ldr	r3, [r5, #0]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d0c6      	beq.n	800bece <__sflush_r+0x32>
 800bf40:	2b1d      	cmp	r3, #29
 800bf42:	d001      	beq.n	800bf48 <__sflush_r+0xac>
 800bf44:	2b16      	cmp	r3, #22
 800bf46:	d11e      	bne.n	800bf86 <__sflush_r+0xea>
 800bf48:	602f      	str	r7, [r5, #0]
 800bf4a:	2000      	movs	r0, #0
 800bf4c:	e022      	b.n	800bf94 <__sflush_r+0xf8>
 800bf4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf52:	b21b      	sxth	r3, r3
 800bf54:	e01b      	b.n	800bf8e <__sflush_r+0xf2>
 800bf56:	690f      	ldr	r7, [r1, #16]
 800bf58:	2f00      	cmp	r7, #0
 800bf5a:	d0f6      	beq.n	800bf4a <__sflush_r+0xae>
 800bf5c:	0793      	lsls	r3, r2, #30
 800bf5e:	680e      	ldr	r6, [r1, #0]
 800bf60:	bf08      	it	eq
 800bf62:	694b      	ldreq	r3, [r1, #20]
 800bf64:	600f      	str	r7, [r1, #0]
 800bf66:	bf18      	it	ne
 800bf68:	2300      	movne	r3, #0
 800bf6a:	eba6 0807 	sub.w	r8, r6, r7
 800bf6e:	608b      	str	r3, [r1, #8]
 800bf70:	f1b8 0f00 	cmp.w	r8, #0
 800bf74:	dde9      	ble.n	800bf4a <__sflush_r+0xae>
 800bf76:	6a21      	ldr	r1, [r4, #32]
 800bf78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bf7a:	4643      	mov	r3, r8
 800bf7c:	463a      	mov	r2, r7
 800bf7e:	4628      	mov	r0, r5
 800bf80:	47b0      	blx	r6
 800bf82:	2800      	cmp	r0, #0
 800bf84:	dc08      	bgt.n	800bf98 <__sflush_r+0xfc>
 800bf86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf8e:	81a3      	strh	r3, [r4, #12]
 800bf90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf98:	4407      	add	r7, r0
 800bf9a:	eba8 0800 	sub.w	r8, r8, r0
 800bf9e:	e7e7      	b.n	800bf70 <__sflush_r+0xd4>
 800bfa0:	dfbffffe 	.word	0xdfbffffe

0800bfa4 <_fflush_r>:
 800bfa4:	b538      	push	{r3, r4, r5, lr}
 800bfa6:	690b      	ldr	r3, [r1, #16]
 800bfa8:	4605      	mov	r5, r0
 800bfaa:	460c      	mov	r4, r1
 800bfac:	b913      	cbnz	r3, 800bfb4 <_fflush_r+0x10>
 800bfae:	2500      	movs	r5, #0
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	bd38      	pop	{r3, r4, r5, pc}
 800bfb4:	b118      	cbz	r0, 800bfbe <_fflush_r+0x1a>
 800bfb6:	6a03      	ldr	r3, [r0, #32]
 800bfb8:	b90b      	cbnz	r3, 800bfbe <_fflush_r+0x1a>
 800bfba:	f7fe fea1 	bl	800ad00 <__sinit>
 800bfbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d0f3      	beq.n	800bfae <_fflush_r+0xa>
 800bfc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bfc8:	07d0      	lsls	r0, r2, #31
 800bfca:	d404      	bmi.n	800bfd6 <_fflush_r+0x32>
 800bfcc:	0599      	lsls	r1, r3, #22
 800bfce:	d402      	bmi.n	800bfd6 <_fflush_r+0x32>
 800bfd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bfd2:	f7fe ff02 	bl	800adda <__retarget_lock_acquire_recursive>
 800bfd6:	4628      	mov	r0, r5
 800bfd8:	4621      	mov	r1, r4
 800bfda:	f7ff ff5f 	bl	800be9c <__sflush_r>
 800bfde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bfe0:	07da      	lsls	r2, r3, #31
 800bfe2:	4605      	mov	r5, r0
 800bfe4:	d4e4      	bmi.n	800bfb0 <_fflush_r+0xc>
 800bfe6:	89a3      	ldrh	r3, [r4, #12]
 800bfe8:	059b      	lsls	r3, r3, #22
 800bfea:	d4e1      	bmi.n	800bfb0 <_fflush_r+0xc>
 800bfec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bfee:	f7fe fef5 	bl	800addc <__retarget_lock_release_recursive>
 800bff2:	e7dd      	b.n	800bfb0 <_fflush_r+0xc>

0800bff4 <__malloc_lock>:
 800bff4:	4801      	ldr	r0, [pc, #4]	@ (800bffc <__malloc_lock+0x8>)
 800bff6:	f7fe bef0 	b.w	800adda <__retarget_lock_acquire_recursive>
 800bffa:	bf00      	nop
 800bffc:	2000571c 	.word	0x2000571c

0800c000 <__malloc_unlock>:
 800c000:	4801      	ldr	r0, [pc, #4]	@ (800c008 <__malloc_unlock+0x8>)
 800c002:	f7fe beeb 	b.w	800addc <__retarget_lock_release_recursive>
 800c006:	bf00      	nop
 800c008:	2000571c 	.word	0x2000571c

0800c00c <_Balloc>:
 800c00c:	b570      	push	{r4, r5, r6, lr}
 800c00e:	69c6      	ldr	r6, [r0, #28]
 800c010:	4604      	mov	r4, r0
 800c012:	460d      	mov	r5, r1
 800c014:	b976      	cbnz	r6, 800c034 <_Balloc+0x28>
 800c016:	2010      	movs	r0, #16
 800c018:	f7ff fe96 	bl	800bd48 <malloc>
 800c01c:	4602      	mov	r2, r0
 800c01e:	61e0      	str	r0, [r4, #28]
 800c020:	b920      	cbnz	r0, 800c02c <_Balloc+0x20>
 800c022:	4b18      	ldr	r3, [pc, #96]	@ (800c084 <_Balloc+0x78>)
 800c024:	4818      	ldr	r0, [pc, #96]	@ (800c088 <_Balloc+0x7c>)
 800c026:	216b      	movs	r1, #107	@ 0x6b
 800c028:	f000 fc54 	bl	800c8d4 <__assert_func>
 800c02c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c030:	6006      	str	r6, [r0, #0]
 800c032:	60c6      	str	r6, [r0, #12]
 800c034:	69e6      	ldr	r6, [r4, #28]
 800c036:	68f3      	ldr	r3, [r6, #12]
 800c038:	b183      	cbz	r3, 800c05c <_Balloc+0x50>
 800c03a:	69e3      	ldr	r3, [r4, #28]
 800c03c:	68db      	ldr	r3, [r3, #12]
 800c03e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c042:	b9b8      	cbnz	r0, 800c074 <_Balloc+0x68>
 800c044:	2101      	movs	r1, #1
 800c046:	fa01 f605 	lsl.w	r6, r1, r5
 800c04a:	1d72      	adds	r2, r6, #5
 800c04c:	0092      	lsls	r2, r2, #2
 800c04e:	4620      	mov	r0, r4
 800c050:	f000 fc5e 	bl	800c910 <_calloc_r>
 800c054:	b160      	cbz	r0, 800c070 <_Balloc+0x64>
 800c056:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c05a:	e00e      	b.n	800c07a <_Balloc+0x6e>
 800c05c:	2221      	movs	r2, #33	@ 0x21
 800c05e:	2104      	movs	r1, #4
 800c060:	4620      	mov	r0, r4
 800c062:	f000 fc55 	bl	800c910 <_calloc_r>
 800c066:	69e3      	ldr	r3, [r4, #28]
 800c068:	60f0      	str	r0, [r6, #12]
 800c06a:	68db      	ldr	r3, [r3, #12]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d1e4      	bne.n	800c03a <_Balloc+0x2e>
 800c070:	2000      	movs	r0, #0
 800c072:	bd70      	pop	{r4, r5, r6, pc}
 800c074:	6802      	ldr	r2, [r0, #0]
 800c076:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c07a:	2300      	movs	r3, #0
 800c07c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c080:	e7f7      	b.n	800c072 <_Balloc+0x66>
 800c082:	bf00      	nop
 800c084:	080219f5 	.word	0x080219f5
 800c088:	08021a86 	.word	0x08021a86

0800c08c <_Bfree>:
 800c08c:	b570      	push	{r4, r5, r6, lr}
 800c08e:	69c6      	ldr	r6, [r0, #28]
 800c090:	4605      	mov	r5, r0
 800c092:	460c      	mov	r4, r1
 800c094:	b976      	cbnz	r6, 800c0b4 <_Bfree+0x28>
 800c096:	2010      	movs	r0, #16
 800c098:	f7ff fe56 	bl	800bd48 <malloc>
 800c09c:	4602      	mov	r2, r0
 800c09e:	61e8      	str	r0, [r5, #28]
 800c0a0:	b920      	cbnz	r0, 800c0ac <_Bfree+0x20>
 800c0a2:	4b09      	ldr	r3, [pc, #36]	@ (800c0c8 <_Bfree+0x3c>)
 800c0a4:	4809      	ldr	r0, [pc, #36]	@ (800c0cc <_Bfree+0x40>)
 800c0a6:	218f      	movs	r1, #143	@ 0x8f
 800c0a8:	f000 fc14 	bl	800c8d4 <__assert_func>
 800c0ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0b0:	6006      	str	r6, [r0, #0]
 800c0b2:	60c6      	str	r6, [r0, #12]
 800c0b4:	b13c      	cbz	r4, 800c0c6 <_Bfree+0x3a>
 800c0b6:	69eb      	ldr	r3, [r5, #28]
 800c0b8:	6862      	ldr	r2, [r4, #4]
 800c0ba:	68db      	ldr	r3, [r3, #12]
 800c0bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0c0:	6021      	str	r1, [r4, #0]
 800c0c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c0c6:	bd70      	pop	{r4, r5, r6, pc}
 800c0c8:	080219f5 	.word	0x080219f5
 800c0cc:	08021a86 	.word	0x08021a86

0800c0d0 <__multadd>:
 800c0d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0d4:	690d      	ldr	r5, [r1, #16]
 800c0d6:	4607      	mov	r7, r0
 800c0d8:	460c      	mov	r4, r1
 800c0da:	461e      	mov	r6, r3
 800c0dc:	f101 0c14 	add.w	ip, r1, #20
 800c0e0:	2000      	movs	r0, #0
 800c0e2:	f8dc 3000 	ldr.w	r3, [ip]
 800c0e6:	b299      	uxth	r1, r3
 800c0e8:	fb02 6101 	mla	r1, r2, r1, r6
 800c0ec:	0c1e      	lsrs	r6, r3, #16
 800c0ee:	0c0b      	lsrs	r3, r1, #16
 800c0f0:	fb02 3306 	mla	r3, r2, r6, r3
 800c0f4:	b289      	uxth	r1, r1
 800c0f6:	3001      	adds	r0, #1
 800c0f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c0fc:	4285      	cmp	r5, r0
 800c0fe:	f84c 1b04 	str.w	r1, [ip], #4
 800c102:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c106:	dcec      	bgt.n	800c0e2 <__multadd+0x12>
 800c108:	b30e      	cbz	r6, 800c14e <__multadd+0x7e>
 800c10a:	68a3      	ldr	r3, [r4, #8]
 800c10c:	42ab      	cmp	r3, r5
 800c10e:	dc19      	bgt.n	800c144 <__multadd+0x74>
 800c110:	6861      	ldr	r1, [r4, #4]
 800c112:	4638      	mov	r0, r7
 800c114:	3101      	adds	r1, #1
 800c116:	f7ff ff79 	bl	800c00c <_Balloc>
 800c11a:	4680      	mov	r8, r0
 800c11c:	b928      	cbnz	r0, 800c12a <__multadd+0x5a>
 800c11e:	4602      	mov	r2, r0
 800c120:	4b0c      	ldr	r3, [pc, #48]	@ (800c154 <__multadd+0x84>)
 800c122:	480d      	ldr	r0, [pc, #52]	@ (800c158 <__multadd+0x88>)
 800c124:	21ba      	movs	r1, #186	@ 0xba
 800c126:	f000 fbd5 	bl	800c8d4 <__assert_func>
 800c12a:	6922      	ldr	r2, [r4, #16]
 800c12c:	3202      	adds	r2, #2
 800c12e:	f104 010c 	add.w	r1, r4, #12
 800c132:	0092      	lsls	r2, r2, #2
 800c134:	300c      	adds	r0, #12
 800c136:	f7fe fe52 	bl	800adde <memcpy>
 800c13a:	4621      	mov	r1, r4
 800c13c:	4638      	mov	r0, r7
 800c13e:	f7ff ffa5 	bl	800c08c <_Bfree>
 800c142:	4644      	mov	r4, r8
 800c144:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c148:	3501      	adds	r5, #1
 800c14a:	615e      	str	r6, [r3, #20]
 800c14c:	6125      	str	r5, [r4, #16]
 800c14e:	4620      	mov	r0, r4
 800c150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c154:	08021a64 	.word	0x08021a64
 800c158:	08021a86 	.word	0x08021a86

0800c15c <__hi0bits>:
 800c15c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c160:	4603      	mov	r3, r0
 800c162:	bf36      	itet	cc
 800c164:	0403      	lslcc	r3, r0, #16
 800c166:	2000      	movcs	r0, #0
 800c168:	2010      	movcc	r0, #16
 800c16a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c16e:	bf3c      	itt	cc
 800c170:	021b      	lslcc	r3, r3, #8
 800c172:	3008      	addcc	r0, #8
 800c174:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c178:	bf3c      	itt	cc
 800c17a:	011b      	lslcc	r3, r3, #4
 800c17c:	3004      	addcc	r0, #4
 800c17e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c182:	bf3c      	itt	cc
 800c184:	009b      	lslcc	r3, r3, #2
 800c186:	3002      	addcc	r0, #2
 800c188:	2b00      	cmp	r3, #0
 800c18a:	db05      	blt.n	800c198 <__hi0bits+0x3c>
 800c18c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c190:	f100 0001 	add.w	r0, r0, #1
 800c194:	bf08      	it	eq
 800c196:	2020      	moveq	r0, #32
 800c198:	4770      	bx	lr

0800c19a <__lo0bits>:
 800c19a:	6803      	ldr	r3, [r0, #0]
 800c19c:	4602      	mov	r2, r0
 800c19e:	f013 0007 	ands.w	r0, r3, #7
 800c1a2:	d00b      	beq.n	800c1bc <__lo0bits+0x22>
 800c1a4:	07d9      	lsls	r1, r3, #31
 800c1a6:	d421      	bmi.n	800c1ec <__lo0bits+0x52>
 800c1a8:	0798      	lsls	r0, r3, #30
 800c1aa:	bf49      	itett	mi
 800c1ac:	085b      	lsrmi	r3, r3, #1
 800c1ae:	089b      	lsrpl	r3, r3, #2
 800c1b0:	2001      	movmi	r0, #1
 800c1b2:	6013      	strmi	r3, [r2, #0]
 800c1b4:	bf5c      	itt	pl
 800c1b6:	6013      	strpl	r3, [r2, #0]
 800c1b8:	2002      	movpl	r0, #2
 800c1ba:	4770      	bx	lr
 800c1bc:	b299      	uxth	r1, r3
 800c1be:	b909      	cbnz	r1, 800c1c4 <__lo0bits+0x2a>
 800c1c0:	0c1b      	lsrs	r3, r3, #16
 800c1c2:	2010      	movs	r0, #16
 800c1c4:	b2d9      	uxtb	r1, r3
 800c1c6:	b909      	cbnz	r1, 800c1cc <__lo0bits+0x32>
 800c1c8:	3008      	adds	r0, #8
 800c1ca:	0a1b      	lsrs	r3, r3, #8
 800c1cc:	0719      	lsls	r1, r3, #28
 800c1ce:	bf04      	itt	eq
 800c1d0:	091b      	lsreq	r3, r3, #4
 800c1d2:	3004      	addeq	r0, #4
 800c1d4:	0799      	lsls	r1, r3, #30
 800c1d6:	bf04      	itt	eq
 800c1d8:	089b      	lsreq	r3, r3, #2
 800c1da:	3002      	addeq	r0, #2
 800c1dc:	07d9      	lsls	r1, r3, #31
 800c1de:	d403      	bmi.n	800c1e8 <__lo0bits+0x4e>
 800c1e0:	085b      	lsrs	r3, r3, #1
 800c1e2:	f100 0001 	add.w	r0, r0, #1
 800c1e6:	d003      	beq.n	800c1f0 <__lo0bits+0x56>
 800c1e8:	6013      	str	r3, [r2, #0]
 800c1ea:	4770      	bx	lr
 800c1ec:	2000      	movs	r0, #0
 800c1ee:	4770      	bx	lr
 800c1f0:	2020      	movs	r0, #32
 800c1f2:	4770      	bx	lr

0800c1f4 <__i2b>:
 800c1f4:	b510      	push	{r4, lr}
 800c1f6:	460c      	mov	r4, r1
 800c1f8:	2101      	movs	r1, #1
 800c1fa:	f7ff ff07 	bl	800c00c <_Balloc>
 800c1fe:	4602      	mov	r2, r0
 800c200:	b928      	cbnz	r0, 800c20e <__i2b+0x1a>
 800c202:	4b05      	ldr	r3, [pc, #20]	@ (800c218 <__i2b+0x24>)
 800c204:	4805      	ldr	r0, [pc, #20]	@ (800c21c <__i2b+0x28>)
 800c206:	f240 1145 	movw	r1, #325	@ 0x145
 800c20a:	f000 fb63 	bl	800c8d4 <__assert_func>
 800c20e:	2301      	movs	r3, #1
 800c210:	6144      	str	r4, [r0, #20]
 800c212:	6103      	str	r3, [r0, #16]
 800c214:	bd10      	pop	{r4, pc}
 800c216:	bf00      	nop
 800c218:	08021a64 	.word	0x08021a64
 800c21c:	08021a86 	.word	0x08021a86

0800c220 <__multiply>:
 800c220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c224:	4614      	mov	r4, r2
 800c226:	690a      	ldr	r2, [r1, #16]
 800c228:	6923      	ldr	r3, [r4, #16]
 800c22a:	429a      	cmp	r2, r3
 800c22c:	bfa8      	it	ge
 800c22e:	4623      	movge	r3, r4
 800c230:	460f      	mov	r7, r1
 800c232:	bfa4      	itt	ge
 800c234:	460c      	movge	r4, r1
 800c236:	461f      	movge	r7, r3
 800c238:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c23c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c240:	68a3      	ldr	r3, [r4, #8]
 800c242:	6861      	ldr	r1, [r4, #4]
 800c244:	eb0a 0609 	add.w	r6, sl, r9
 800c248:	42b3      	cmp	r3, r6
 800c24a:	b085      	sub	sp, #20
 800c24c:	bfb8      	it	lt
 800c24e:	3101      	addlt	r1, #1
 800c250:	f7ff fedc 	bl	800c00c <_Balloc>
 800c254:	b930      	cbnz	r0, 800c264 <__multiply+0x44>
 800c256:	4602      	mov	r2, r0
 800c258:	4b44      	ldr	r3, [pc, #272]	@ (800c36c <__multiply+0x14c>)
 800c25a:	4845      	ldr	r0, [pc, #276]	@ (800c370 <__multiply+0x150>)
 800c25c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c260:	f000 fb38 	bl	800c8d4 <__assert_func>
 800c264:	f100 0514 	add.w	r5, r0, #20
 800c268:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c26c:	462b      	mov	r3, r5
 800c26e:	2200      	movs	r2, #0
 800c270:	4543      	cmp	r3, r8
 800c272:	d321      	bcc.n	800c2b8 <__multiply+0x98>
 800c274:	f107 0114 	add.w	r1, r7, #20
 800c278:	f104 0214 	add.w	r2, r4, #20
 800c27c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c280:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c284:	9302      	str	r3, [sp, #8]
 800c286:	1b13      	subs	r3, r2, r4
 800c288:	3b15      	subs	r3, #21
 800c28a:	f023 0303 	bic.w	r3, r3, #3
 800c28e:	3304      	adds	r3, #4
 800c290:	f104 0715 	add.w	r7, r4, #21
 800c294:	42ba      	cmp	r2, r7
 800c296:	bf38      	it	cc
 800c298:	2304      	movcc	r3, #4
 800c29a:	9301      	str	r3, [sp, #4]
 800c29c:	9b02      	ldr	r3, [sp, #8]
 800c29e:	9103      	str	r1, [sp, #12]
 800c2a0:	428b      	cmp	r3, r1
 800c2a2:	d80c      	bhi.n	800c2be <__multiply+0x9e>
 800c2a4:	2e00      	cmp	r6, #0
 800c2a6:	dd03      	ble.n	800c2b0 <__multiply+0x90>
 800c2a8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d05b      	beq.n	800c368 <__multiply+0x148>
 800c2b0:	6106      	str	r6, [r0, #16]
 800c2b2:	b005      	add	sp, #20
 800c2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2b8:	f843 2b04 	str.w	r2, [r3], #4
 800c2bc:	e7d8      	b.n	800c270 <__multiply+0x50>
 800c2be:	f8b1 a000 	ldrh.w	sl, [r1]
 800c2c2:	f1ba 0f00 	cmp.w	sl, #0
 800c2c6:	d024      	beq.n	800c312 <__multiply+0xf2>
 800c2c8:	f104 0e14 	add.w	lr, r4, #20
 800c2cc:	46a9      	mov	r9, r5
 800c2ce:	f04f 0c00 	mov.w	ip, #0
 800c2d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c2d6:	f8d9 3000 	ldr.w	r3, [r9]
 800c2da:	fa1f fb87 	uxth.w	fp, r7
 800c2de:	b29b      	uxth	r3, r3
 800c2e0:	fb0a 330b 	mla	r3, sl, fp, r3
 800c2e4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c2e8:	f8d9 7000 	ldr.w	r7, [r9]
 800c2ec:	4463      	add	r3, ip
 800c2ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c2f2:	fb0a c70b 	mla	r7, sl, fp, ip
 800c2f6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c2fa:	b29b      	uxth	r3, r3
 800c2fc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c300:	4572      	cmp	r2, lr
 800c302:	f849 3b04 	str.w	r3, [r9], #4
 800c306:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c30a:	d8e2      	bhi.n	800c2d2 <__multiply+0xb2>
 800c30c:	9b01      	ldr	r3, [sp, #4]
 800c30e:	f845 c003 	str.w	ip, [r5, r3]
 800c312:	9b03      	ldr	r3, [sp, #12]
 800c314:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c318:	3104      	adds	r1, #4
 800c31a:	f1b9 0f00 	cmp.w	r9, #0
 800c31e:	d021      	beq.n	800c364 <__multiply+0x144>
 800c320:	682b      	ldr	r3, [r5, #0]
 800c322:	f104 0c14 	add.w	ip, r4, #20
 800c326:	46ae      	mov	lr, r5
 800c328:	f04f 0a00 	mov.w	sl, #0
 800c32c:	f8bc b000 	ldrh.w	fp, [ip]
 800c330:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c334:	fb09 770b 	mla	r7, r9, fp, r7
 800c338:	4457      	add	r7, sl
 800c33a:	b29b      	uxth	r3, r3
 800c33c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c340:	f84e 3b04 	str.w	r3, [lr], #4
 800c344:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c348:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c34c:	f8be 3000 	ldrh.w	r3, [lr]
 800c350:	fb09 330a 	mla	r3, r9, sl, r3
 800c354:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c358:	4562      	cmp	r2, ip
 800c35a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c35e:	d8e5      	bhi.n	800c32c <__multiply+0x10c>
 800c360:	9f01      	ldr	r7, [sp, #4]
 800c362:	51eb      	str	r3, [r5, r7]
 800c364:	3504      	adds	r5, #4
 800c366:	e799      	b.n	800c29c <__multiply+0x7c>
 800c368:	3e01      	subs	r6, #1
 800c36a:	e79b      	b.n	800c2a4 <__multiply+0x84>
 800c36c:	08021a64 	.word	0x08021a64
 800c370:	08021a86 	.word	0x08021a86

0800c374 <__pow5mult>:
 800c374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c378:	4615      	mov	r5, r2
 800c37a:	f012 0203 	ands.w	r2, r2, #3
 800c37e:	4607      	mov	r7, r0
 800c380:	460e      	mov	r6, r1
 800c382:	d007      	beq.n	800c394 <__pow5mult+0x20>
 800c384:	4c25      	ldr	r4, [pc, #148]	@ (800c41c <__pow5mult+0xa8>)
 800c386:	3a01      	subs	r2, #1
 800c388:	2300      	movs	r3, #0
 800c38a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c38e:	f7ff fe9f 	bl	800c0d0 <__multadd>
 800c392:	4606      	mov	r6, r0
 800c394:	10ad      	asrs	r5, r5, #2
 800c396:	d03d      	beq.n	800c414 <__pow5mult+0xa0>
 800c398:	69fc      	ldr	r4, [r7, #28]
 800c39a:	b97c      	cbnz	r4, 800c3bc <__pow5mult+0x48>
 800c39c:	2010      	movs	r0, #16
 800c39e:	f7ff fcd3 	bl	800bd48 <malloc>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	61f8      	str	r0, [r7, #28]
 800c3a6:	b928      	cbnz	r0, 800c3b4 <__pow5mult+0x40>
 800c3a8:	4b1d      	ldr	r3, [pc, #116]	@ (800c420 <__pow5mult+0xac>)
 800c3aa:	481e      	ldr	r0, [pc, #120]	@ (800c424 <__pow5mult+0xb0>)
 800c3ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c3b0:	f000 fa90 	bl	800c8d4 <__assert_func>
 800c3b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c3b8:	6004      	str	r4, [r0, #0]
 800c3ba:	60c4      	str	r4, [r0, #12]
 800c3bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c3c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c3c4:	b94c      	cbnz	r4, 800c3da <__pow5mult+0x66>
 800c3c6:	f240 2171 	movw	r1, #625	@ 0x271
 800c3ca:	4638      	mov	r0, r7
 800c3cc:	f7ff ff12 	bl	800c1f4 <__i2b>
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3d6:	4604      	mov	r4, r0
 800c3d8:	6003      	str	r3, [r0, #0]
 800c3da:	f04f 0900 	mov.w	r9, #0
 800c3de:	07eb      	lsls	r3, r5, #31
 800c3e0:	d50a      	bpl.n	800c3f8 <__pow5mult+0x84>
 800c3e2:	4631      	mov	r1, r6
 800c3e4:	4622      	mov	r2, r4
 800c3e6:	4638      	mov	r0, r7
 800c3e8:	f7ff ff1a 	bl	800c220 <__multiply>
 800c3ec:	4631      	mov	r1, r6
 800c3ee:	4680      	mov	r8, r0
 800c3f0:	4638      	mov	r0, r7
 800c3f2:	f7ff fe4b 	bl	800c08c <_Bfree>
 800c3f6:	4646      	mov	r6, r8
 800c3f8:	106d      	asrs	r5, r5, #1
 800c3fa:	d00b      	beq.n	800c414 <__pow5mult+0xa0>
 800c3fc:	6820      	ldr	r0, [r4, #0]
 800c3fe:	b938      	cbnz	r0, 800c410 <__pow5mult+0x9c>
 800c400:	4622      	mov	r2, r4
 800c402:	4621      	mov	r1, r4
 800c404:	4638      	mov	r0, r7
 800c406:	f7ff ff0b 	bl	800c220 <__multiply>
 800c40a:	6020      	str	r0, [r4, #0]
 800c40c:	f8c0 9000 	str.w	r9, [r0]
 800c410:	4604      	mov	r4, r0
 800c412:	e7e4      	b.n	800c3de <__pow5mult+0x6a>
 800c414:	4630      	mov	r0, r6
 800c416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c41a:	bf00      	nop
 800c41c:	08021ae0 	.word	0x08021ae0
 800c420:	080219f5 	.word	0x080219f5
 800c424:	08021a86 	.word	0x08021a86

0800c428 <__lshift>:
 800c428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c42c:	460c      	mov	r4, r1
 800c42e:	6849      	ldr	r1, [r1, #4]
 800c430:	6923      	ldr	r3, [r4, #16]
 800c432:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c436:	68a3      	ldr	r3, [r4, #8]
 800c438:	4607      	mov	r7, r0
 800c43a:	4691      	mov	r9, r2
 800c43c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c440:	f108 0601 	add.w	r6, r8, #1
 800c444:	42b3      	cmp	r3, r6
 800c446:	db0b      	blt.n	800c460 <__lshift+0x38>
 800c448:	4638      	mov	r0, r7
 800c44a:	f7ff fddf 	bl	800c00c <_Balloc>
 800c44e:	4605      	mov	r5, r0
 800c450:	b948      	cbnz	r0, 800c466 <__lshift+0x3e>
 800c452:	4602      	mov	r2, r0
 800c454:	4b28      	ldr	r3, [pc, #160]	@ (800c4f8 <__lshift+0xd0>)
 800c456:	4829      	ldr	r0, [pc, #164]	@ (800c4fc <__lshift+0xd4>)
 800c458:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c45c:	f000 fa3a 	bl	800c8d4 <__assert_func>
 800c460:	3101      	adds	r1, #1
 800c462:	005b      	lsls	r3, r3, #1
 800c464:	e7ee      	b.n	800c444 <__lshift+0x1c>
 800c466:	2300      	movs	r3, #0
 800c468:	f100 0114 	add.w	r1, r0, #20
 800c46c:	f100 0210 	add.w	r2, r0, #16
 800c470:	4618      	mov	r0, r3
 800c472:	4553      	cmp	r3, sl
 800c474:	db33      	blt.n	800c4de <__lshift+0xb6>
 800c476:	6920      	ldr	r0, [r4, #16]
 800c478:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c47c:	f104 0314 	add.w	r3, r4, #20
 800c480:	f019 091f 	ands.w	r9, r9, #31
 800c484:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c488:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c48c:	d02b      	beq.n	800c4e6 <__lshift+0xbe>
 800c48e:	f1c9 0e20 	rsb	lr, r9, #32
 800c492:	468a      	mov	sl, r1
 800c494:	2200      	movs	r2, #0
 800c496:	6818      	ldr	r0, [r3, #0]
 800c498:	fa00 f009 	lsl.w	r0, r0, r9
 800c49c:	4310      	orrs	r0, r2
 800c49e:	f84a 0b04 	str.w	r0, [sl], #4
 800c4a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4a6:	459c      	cmp	ip, r3
 800c4a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c4ac:	d8f3      	bhi.n	800c496 <__lshift+0x6e>
 800c4ae:	ebac 0304 	sub.w	r3, ip, r4
 800c4b2:	3b15      	subs	r3, #21
 800c4b4:	f023 0303 	bic.w	r3, r3, #3
 800c4b8:	3304      	adds	r3, #4
 800c4ba:	f104 0015 	add.w	r0, r4, #21
 800c4be:	4584      	cmp	ip, r0
 800c4c0:	bf38      	it	cc
 800c4c2:	2304      	movcc	r3, #4
 800c4c4:	50ca      	str	r2, [r1, r3]
 800c4c6:	b10a      	cbz	r2, 800c4cc <__lshift+0xa4>
 800c4c8:	f108 0602 	add.w	r6, r8, #2
 800c4cc:	3e01      	subs	r6, #1
 800c4ce:	4638      	mov	r0, r7
 800c4d0:	612e      	str	r6, [r5, #16]
 800c4d2:	4621      	mov	r1, r4
 800c4d4:	f7ff fdda 	bl	800c08c <_Bfree>
 800c4d8:	4628      	mov	r0, r5
 800c4da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4de:	f842 0f04 	str.w	r0, [r2, #4]!
 800c4e2:	3301      	adds	r3, #1
 800c4e4:	e7c5      	b.n	800c472 <__lshift+0x4a>
 800c4e6:	3904      	subs	r1, #4
 800c4e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800c4f0:	459c      	cmp	ip, r3
 800c4f2:	d8f9      	bhi.n	800c4e8 <__lshift+0xc0>
 800c4f4:	e7ea      	b.n	800c4cc <__lshift+0xa4>
 800c4f6:	bf00      	nop
 800c4f8:	08021a64 	.word	0x08021a64
 800c4fc:	08021a86 	.word	0x08021a86

0800c500 <__mcmp>:
 800c500:	690a      	ldr	r2, [r1, #16]
 800c502:	4603      	mov	r3, r0
 800c504:	6900      	ldr	r0, [r0, #16]
 800c506:	1a80      	subs	r0, r0, r2
 800c508:	b530      	push	{r4, r5, lr}
 800c50a:	d10e      	bne.n	800c52a <__mcmp+0x2a>
 800c50c:	3314      	adds	r3, #20
 800c50e:	3114      	adds	r1, #20
 800c510:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c514:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c518:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c51c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c520:	4295      	cmp	r5, r2
 800c522:	d003      	beq.n	800c52c <__mcmp+0x2c>
 800c524:	d205      	bcs.n	800c532 <__mcmp+0x32>
 800c526:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c52a:	bd30      	pop	{r4, r5, pc}
 800c52c:	42a3      	cmp	r3, r4
 800c52e:	d3f3      	bcc.n	800c518 <__mcmp+0x18>
 800c530:	e7fb      	b.n	800c52a <__mcmp+0x2a>
 800c532:	2001      	movs	r0, #1
 800c534:	e7f9      	b.n	800c52a <__mcmp+0x2a>
	...

0800c538 <__mdiff>:
 800c538:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c53c:	4689      	mov	r9, r1
 800c53e:	4606      	mov	r6, r0
 800c540:	4611      	mov	r1, r2
 800c542:	4648      	mov	r0, r9
 800c544:	4614      	mov	r4, r2
 800c546:	f7ff ffdb 	bl	800c500 <__mcmp>
 800c54a:	1e05      	subs	r5, r0, #0
 800c54c:	d112      	bne.n	800c574 <__mdiff+0x3c>
 800c54e:	4629      	mov	r1, r5
 800c550:	4630      	mov	r0, r6
 800c552:	f7ff fd5b 	bl	800c00c <_Balloc>
 800c556:	4602      	mov	r2, r0
 800c558:	b928      	cbnz	r0, 800c566 <__mdiff+0x2e>
 800c55a:	4b3f      	ldr	r3, [pc, #252]	@ (800c658 <__mdiff+0x120>)
 800c55c:	f240 2137 	movw	r1, #567	@ 0x237
 800c560:	483e      	ldr	r0, [pc, #248]	@ (800c65c <__mdiff+0x124>)
 800c562:	f000 f9b7 	bl	800c8d4 <__assert_func>
 800c566:	2301      	movs	r3, #1
 800c568:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c56c:	4610      	mov	r0, r2
 800c56e:	b003      	add	sp, #12
 800c570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c574:	bfbc      	itt	lt
 800c576:	464b      	movlt	r3, r9
 800c578:	46a1      	movlt	r9, r4
 800c57a:	4630      	mov	r0, r6
 800c57c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c580:	bfba      	itte	lt
 800c582:	461c      	movlt	r4, r3
 800c584:	2501      	movlt	r5, #1
 800c586:	2500      	movge	r5, #0
 800c588:	f7ff fd40 	bl	800c00c <_Balloc>
 800c58c:	4602      	mov	r2, r0
 800c58e:	b918      	cbnz	r0, 800c598 <__mdiff+0x60>
 800c590:	4b31      	ldr	r3, [pc, #196]	@ (800c658 <__mdiff+0x120>)
 800c592:	f240 2145 	movw	r1, #581	@ 0x245
 800c596:	e7e3      	b.n	800c560 <__mdiff+0x28>
 800c598:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c59c:	6926      	ldr	r6, [r4, #16]
 800c59e:	60c5      	str	r5, [r0, #12]
 800c5a0:	f109 0310 	add.w	r3, r9, #16
 800c5a4:	f109 0514 	add.w	r5, r9, #20
 800c5a8:	f104 0e14 	add.w	lr, r4, #20
 800c5ac:	f100 0b14 	add.w	fp, r0, #20
 800c5b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c5b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c5b8:	9301      	str	r3, [sp, #4]
 800c5ba:	46d9      	mov	r9, fp
 800c5bc:	f04f 0c00 	mov.w	ip, #0
 800c5c0:	9b01      	ldr	r3, [sp, #4]
 800c5c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c5c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c5ca:	9301      	str	r3, [sp, #4]
 800c5cc:	fa1f f38a 	uxth.w	r3, sl
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	b283      	uxth	r3, r0
 800c5d4:	1acb      	subs	r3, r1, r3
 800c5d6:	0c00      	lsrs	r0, r0, #16
 800c5d8:	4463      	add	r3, ip
 800c5da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c5de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c5e2:	b29b      	uxth	r3, r3
 800c5e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c5e8:	4576      	cmp	r6, lr
 800c5ea:	f849 3b04 	str.w	r3, [r9], #4
 800c5ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c5f2:	d8e5      	bhi.n	800c5c0 <__mdiff+0x88>
 800c5f4:	1b33      	subs	r3, r6, r4
 800c5f6:	3b15      	subs	r3, #21
 800c5f8:	f023 0303 	bic.w	r3, r3, #3
 800c5fc:	3415      	adds	r4, #21
 800c5fe:	3304      	adds	r3, #4
 800c600:	42a6      	cmp	r6, r4
 800c602:	bf38      	it	cc
 800c604:	2304      	movcc	r3, #4
 800c606:	441d      	add	r5, r3
 800c608:	445b      	add	r3, fp
 800c60a:	461e      	mov	r6, r3
 800c60c:	462c      	mov	r4, r5
 800c60e:	4544      	cmp	r4, r8
 800c610:	d30e      	bcc.n	800c630 <__mdiff+0xf8>
 800c612:	f108 0103 	add.w	r1, r8, #3
 800c616:	1b49      	subs	r1, r1, r5
 800c618:	f021 0103 	bic.w	r1, r1, #3
 800c61c:	3d03      	subs	r5, #3
 800c61e:	45a8      	cmp	r8, r5
 800c620:	bf38      	it	cc
 800c622:	2100      	movcc	r1, #0
 800c624:	440b      	add	r3, r1
 800c626:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c62a:	b191      	cbz	r1, 800c652 <__mdiff+0x11a>
 800c62c:	6117      	str	r7, [r2, #16]
 800c62e:	e79d      	b.n	800c56c <__mdiff+0x34>
 800c630:	f854 1b04 	ldr.w	r1, [r4], #4
 800c634:	46e6      	mov	lr, ip
 800c636:	0c08      	lsrs	r0, r1, #16
 800c638:	fa1c fc81 	uxtah	ip, ip, r1
 800c63c:	4471      	add	r1, lr
 800c63e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c642:	b289      	uxth	r1, r1
 800c644:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c648:	f846 1b04 	str.w	r1, [r6], #4
 800c64c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c650:	e7dd      	b.n	800c60e <__mdiff+0xd6>
 800c652:	3f01      	subs	r7, #1
 800c654:	e7e7      	b.n	800c626 <__mdiff+0xee>
 800c656:	bf00      	nop
 800c658:	08021a64 	.word	0x08021a64
 800c65c:	08021a86 	.word	0x08021a86

0800c660 <__d2b>:
 800c660:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c664:	460f      	mov	r7, r1
 800c666:	2101      	movs	r1, #1
 800c668:	ec59 8b10 	vmov	r8, r9, d0
 800c66c:	4616      	mov	r6, r2
 800c66e:	f7ff fccd 	bl	800c00c <_Balloc>
 800c672:	4604      	mov	r4, r0
 800c674:	b930      	cbnz	r0, 800c684 <__d2b+0x24>
 800c676:	4602      	mov	r2, r0
 800c678:	4b23      	ldr	r3, [pc, #140]	@ (800c708 <__d2b+0xa8>)
 800c67a:	4824      	ldr	r0, [pc, #144]	@ (800c70c <__d2b+0xac>)
 800c67c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c680:	f000 f928 	bl	800c8d4 <__assert_func>
 800c684:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c688:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c68c:	b10d      	cbz	r5, 800c692 <__d2b+0x32>
 800c68e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c692:	9301      	str	r3, [sp, #4]
 800c694:	f1b8 0300 	subs.w	r3, r8, #0
 800c698:	d023      	beq.n	800c6e2 <__d2b+0x82>
 800c69a:	4668      	mov	r0, sp
 800c69c:	9300      	str	r3, [sp, #0]
 800c69e:	f7ff fd7c 	bl	800c19a <__lo0bits>
 800c6a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c6a6:	b1d0      	cbz	r0, 800c6de <__d2b+0x7e>
 800c6a8:	f1c0 0320 	rsb	r3, r0, #32
 800c6ac:	fa02 f303 	lsl.w	r3, r2, r3
 800c6b0:	430b      	orrs	r3, r1
 800c6b2:	40c2      	lsrs	r2, r0
 800c6b4:	6163      	str	r3, [r4, #20]
 800c6b6:	9201      	str	r2, [sp, #4]
 800c6b8:	9b01      	ldr	r3, [sp, #4]
 800c6ba:	61a3      	str	r3, [r4, #24]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	bf0c      	ite	eq
 800c6c0:	2201      	moveq	r2, #1
 800c6c2:	2202      	movne	r2, #2
 800c6c4:	6122      	str	r2, [r4, #16]
 800c6c6:	b1a5      	cbz	r5, 800c6f2 <__d2b+0x92>
 800c6c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c6cc:	4405      	add	r5, r0
 800c6ce:	603d      	str	r5, [r7, #0]
 800c6d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c6d4:	6030      	str	r0, [r6, #0]
 800c6d6:	4620      	mov	r0, r4
 800c6d8:	b003      	add	sp, #12
 800c6da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6de:	6161      	str	r1, [r4, #20]
 800c6e0:	e7ea      	b.n	800c6b8 <__d2b+0x58>
 800c6e2:	a801      	add	r0, sp, #4
 800c6e4:	f7ff fd59 	bl	800c19a <__lo0bits>
 800c6e8:	9b01      	ldr	r3, [sp, #4]
 800c6ea:	6163      	str	r3, [r4, #20]
 800c6ec:	3020      	adds	r0, #32
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	e7e8      	b.n	800c6c4 <__d2b+0x64>
 800c6f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c6f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c6fa:	6038      	str	r0, [r7, #0]
 800c6fc:	6918      	ldr	r0, [r3, #16]
 800c6fe:	f7ff fd2d 	bl	800c15c <__hi0bits>
 800c702:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c706:	e7e5      	b.n	800c6d4 <__d2b+0x74>
 800c708:	08021a64 	.word	0x08021a64
 800c70c:	08021a86 	.word	0x08021a86

0800c710 <__sread>:
 800c710:	b510      	push	{r4, lr}
 800c712:	460c      	mov	r4, r1
 800c714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c718:	f000 f8a8 	bl	800c86c <_read_r>
 800c71c:	2800      	cmp	r0, #0
 800c71e:	bfab      	itete	ge
 800c720:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c722:	89a3      	ldrhlt	r3, [r4, #12]
 800c724:	181b      	addge	r3, r3, r0
 800c726:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c72a:	bfac      	ite	ge
 800c72c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c72e:	81a3      	strhlt	r3, [r4, #12]
 800c730:	bd10      	pop	{r4, pc}

0800c732 <__swrite>:
 800c732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c736:	461f      	mov	r7, r3
 800c738:	898b      	ldrh	r3, [r1, #12]
 800c73a:	05db      	lsls	r3, r3, #23
 800c73c:	4605      	mov	r5, r0
 800c73e:	460c      	mov	r4, r1
 800c740:	4616      	mov	r6, r2
 800c742:	d505      	bpl.n	800c750 <__swrite+0x1e>
 800c744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c748:	2302      	movs	r3, #2
 800c74a:	2200      	movs	r2, #0
 800c74c:	f000 f87c 	bl	800c848 <_lseek_r>
 800c750:	89a3      	ldrh	r3, [r4, #12]
 800c752:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c756:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c75a:	81a3      	strh	r3, [r4, #12]
 800c75c:	4632      	mov	r2, r6
 800c75e:	463b      	mov	r3, r7
 800c760:	4628      	mov	r0, r5
 800c762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c766:	f000 b8a3 	b.w	800c8b0 <_write_r>

0800c76a <__sseek>:
 800c76a:	b510      	push	{r4, lr}
 800c76c:	460c      	mov	r4, r1
 800c76e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c772:	f000 f869 	bl	800c848 <_lseek_r>
 800c776:	1c43      	adds	r3, r0, #1
 800c778:	89a3      	ldrh	r3, [r4, #12]
 800c77a:	bf15      	itete	ne
 800c77c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c77e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c782:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c786:	81a3      	strheq	r3, [r4, #12]
 800c788:	bf18      	it	ne
 800c78a:	81a3      	strhne	r3, [r4, #12]
 800c78c:	bd10      	pop	{r4, pc}

0800c78e <__sclose>:
 800c78e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c792:	f000 b849 	b.w	800c828 <_close_r>

0800c796 <_realloc_r>:
 800c796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c79a:	4680      	mov	r8, r0
 800c79c:	4615      	mov	r5, r2
 800c79e:	460c      	mov	r4, r1
 800c7a0:	b921      	cbnz	r1, 800c7ac <_realloc_r+0x16>
 800c7a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c7a6:	4611      	mov	r1, r2
 800c7a8:	f7ff baf8 	b.w	800bd9c <_malloc_r>
 800c7ac:	b92a      	cbnz	r2, 800c7ba <_realloc_r+0x24>
 800c7ae:	f000 f8c3 	bl	800c938 <_free_r>
 800c7b2:	2400      	movs	r4, #0
 800c7b4:	4620      	mov	r0, r4
 800c7b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7ba:	f000 f919 	bl	800c9f0 <_malloc_usable_size_r>
 800c7be:	4285      	cmp	r5, r0
 800c7c0:	4606      	mov	r6, r0
 800c7c2:	d802      	bhi.n	800c7ca <_realloc_r+0x34>
 800c7c4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c7c8:	d8f4      	bhi.n	800c7b4 <_realloc_r+0x1e>
 800c7ca:	4629      	mov	r1, r5
 800c7cc:	4640      	mov	r0, r8
 800c7ce:	f7ff fae5 	bl	800bd9c <_malloc_r>
 800c7d2:	4607      	mov	r7, r0
 800c7d4:	2800      	cmp	r0, #0
 800c7d6:	d0ec      	beq.n	800c7b2 <_realloc_r+0x1c>
 800c7d8:	42b5      	cmp	r5, r6
 800c7da:	462a      	mov	r2, r5
 800c7dc:	4621      	mov	r1, r4
 800c7de:	bf28      	it	cs
 800c7e0:	4632      	movcs	r2, r6
 800c7e2:	f7fe fafc 	bl	800adde <memcpy>
 800c7e6:	4621      	mov	r1, r4
 800c7e8:	4640      	mov	r0, r8
 800c7ea:	f000 f8a5 	bl	800c938 <_free_r>
 800c7ee:	463c      	mov	r4, r7
 800c7f0:	e7e0      	b.n	800c7b4 <_realloc_r+0x1e>

0800c7f2 <memmove>:
 800c7f2:	4288      	cmp	r0, r1
 800c7f4:	b510      	push	{r4, lr}
 800c7f6:	eb01 0402 	add.w	r4, r1, r2
 800c7fa:	d902      	bls.n	800c802 <memmove+0x10>
 800c7fc:	4284      	cmp	r4, r0
 800c7fe:	4623      	mov	r3, r4
 800c800:	d807      	bhi.n	800c812 <memmove+0x20>
 800c802:	1e43      	subs	r3, r0, #1
 800c804:	42a1      	cmp	r1, r4
 800c806:	d008      	beq.n	800c81a <memmove+0x28>
 800c808:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c80c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c810:	e7f8      	b.n	800c804 <memmove+0x12>
 800c812:	4402      	add	r2, r0
 800c814:	4601      	mov	r1, r0
 800c816:	428a      	cmp	r2, r1
 800c818:	d100      	bne.n	800c81c <memmove+0x2a>
 800c81a:	bd10      	pop	{r4, pc}
 800c81c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c820:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c824:	e7f7      	b.n	800c816 <memmove+0x24>
	...

0800c828 <_close_r>:
 800c828:	b538      	push	{r3, r4, r5, lr}
 800c82a:	4d06      	ldr	r5, [pc, #24]	@ (800c844 <_close_r+0x1c>)
 800c82c:	2300      	movs	r3, #0
 800c82e:	4604      	mov	r4, r0
 800c830:	4608      	mov	r0, r1
 800c832:	602b      	str	r3, [r5, #0]
 800c834:	f7f5 fcdc 	bl	80021f0 <_close>
 800c838:	1c43      	adds	r3, r0, #1
 800c83a:	d102      	bne.n	800c842 <_close_r+0x1a>
 800c83c:	682b      	ldr	r3, [r5, #0]
 800c83e:	b103      	cbz	r3, 800c842 <_close_r+0x1a>
 800c840:	6023      	str	r3, [r4, #0]
 800c842:	bd38      	pop	{r3, r4, r5, pc}
 800c844:	20005728 	.word	0x20005728

0800c848 <_lseek_r>:
 800c848:	b538      	push	{r3, r4, r5, lr}
 800c84a:	4d07      	ldr	r5, [pc, #28]	@ (800c868 <_lseek_r+0x20>)
 800c84c:	4604      	mov	r4, r0
 800c84e:	4608      	mov	r0, r1
 800c850:	4611      	mov	r1, r2
 800c852:	2200      	movs	r2, #0
 800c854:	602a      	str	r2, [r5, #0]
 800c856:	461a      	mov	r2, r3
 800c858:	f7f5 fcf1 	bl	800223e <_lseek>
 800c85c:	1c43      	adds	r3, r0, #1
 800c85e:	d102      	bne.n	800c866 <_lseek_r+0x1e>
 800c860:	682b      	ldr	r3, [r5, #0]
 800c862:	b103      	cbz	r3, 800c866 <_lseek_r+0x1e>
 800c864:	6023      	str	r3, [r4, #0]
 800c866:	bd38      	pop	{r3, r4, r5, pc}
 800c868:	20005728 	.word	0x20005728

0800c86c <_read_r>:
 800c86c:	b538      	push	{r3, r4, r5, lr}
 800c86e:	4d07      	ldr	r5, [pc, #28]	@ (800c88c <_read_r+0x20>)
 800c870:	4604      	mov	r4, r0
 800c872:	4608      	mov	r0, r1
 800c874:	4611      	mov	r1, r2
 800c876:	2200      	movs	r2, #0
 800c878:	602a      	str	r2, [r5, #0]
 800c87a:	461a      	mov	r2, r3
 800c87c:	f7f5 fc7f 	bl	800217e <_read>
 800c880:	1c43      	adds	r3, r0, #1
 800c882:	d102      	bne.n	800c88a <_read_r+0x1e>
 800c884:	682b      	ldr	r3, [r5, #0]
 800c886:	b103      	cbz	r3, 800c88a <_read_r+0x1e>
 800c888:	6023      	str	r3, [r4, #0]
 800c88a:	bd38      	pop	{r3, r4, r5, pc}
 800c88c:	20005728 	.word	0x20005728

0800c890 <_sbrk_r>:
 800c890:	b538      	push	{r3, r4, r5, lr}
 800c892:	4d06      	ldr	r5, [pc, #24]	@ (800c8ac <_sbrk_r+0x1c>)
 800c894:	2300      	movs	r3, #0
 800c896:	4604      	mov	r4, r0
 800c898:	4608      	mov	r0, r1
 800c89a:	602b      	str	r3, [r5, #0]
 800c89c:	f7f5 fcdc 	bl	8002258 <_sbrk>
 800c8a0:	1c43      	adds	r3, r0, #1
 800c8a2:	d102      	bne.n	800c8aa <_sbrk_r+0x1a>
 800c8a4:	682b      	ldr	r3, [r5, #0]
 800c8a6:	b103      	cbz	r3, 800c8aa <_sbrk_r+0x1a>
 800c8a8:	6023      	str	r3, [r4, #0]
 800c8aa:	bd38      	pop	{r3, r4, r5, pc}
 800c8ac:	20005728 	.word	0x20005728

0800c8b0 <_write_r>:
 800c8b0:	b538      	push	{r3, r4, r5, lr}
 800c8b2:	4d07      	ldr	r5, [pc, #28]	@ (800c8d0 <_write_r+0x20>)
 800c8b4:	4604      	mov	r4, r0
 800c8b6:	4608      	mov	r0, r1
 800c8b8:	4611      	mov	r1, r2
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	602a      	str	r2, [r5, #0]
 800c8be:	461a      	mov	r2, r3
 800c8c0:	f7f5 fc7a 	bl	80021b8 <_write>
 800c8c4:	1c43      	adds	r3, r0, #1
 800c8c6:	d102      	bne.n	800c8ce <_write_r+0x1e>
 800c8c8:	682b      	ldr	r3, [r5, #0]
 800c8ca:	b103      	cbz	r3, 800c8ce <_write_r+0x1e>
 800c8cc:	6023      	str	r3, [r4, #0]
 800c8ce:	bd38      	pop	{r3, r4, r5, pc}
 800c8d0:	20005728 	.word	0x20005728

0800c8d4 <__assert_func>:
 800c8d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c8d6:	4614      	mov	r4, r2
 800c8d8:	461a      	mov	r2, r3
 800c8da:	4b09      	ldr	r3, [pc, #36]	@ (800c900 <__assert_func+0x2c>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	4605      	mov	r5, r0
 800c8e0:	68d8      	ldr	r0, [r3, #12]
 800c8e2:	b954      	cbnz	r4, 800c8fa <__assert_func+0x26>
 800c8e4:	4b07      	ldr	r3, [pc, #28]	@ (800c904 <__assert_func+0x30>)
 800c8e6:	461c      	mov	r4, r3
 800c8e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c8ec:	9100      	str	r1, [sp, #0]
 800c8ee:	462b      	mov	r3, r5
 800c8f0:	4905      	ldr	r1, [pc, #20]	@ (800c908 <__assert_func+0x34>)
 800c8f2:	f000 f885 	bl	800ca00 <fiprintf>
 800c8f6:	f000 f8a2 	bl	800ca3e <abort>
 800c8fa:	4b04      	ldr	r3, [pc, #16]	@ (800c90c <__assert_func+0x38>)
 800c8fc:	e7f4      	b.n	800c8e8 <__assert_func+0x14>
 800c8fe:	bf00      	nop
 800c900:	20000030 	.word	0x20000030
 800c904:	08021d26 	.word	0x08021d26
 800c908:	08021cf8 	.word	0x08021cf8
 800c90c:	08021ceb 	.word	0x08021ceb

0800c910 <_calloc_r>:
 800c910:	b570      	push	{r4, r5, r6, lr}
 800c912:	fba1 5402 	umull	r5, r4, r1, r2
 800c916:	b93c      	cbnz	r4, 800c928 <_calloc_r+0x18>
 800c918:	4629      	mov	r1, r5
 800c91a:	f7ff fa3f 	bl	800bd9c <_malloc_r>
 800c91e:	4606      	mov	r6, r0
 800c920:	b928      	cbnz	r0, 800c92e <_calloc_r+0x1e>
 800c922:	2600      	movs	r6, #0
 800c924:	4630      	mov	r0, r6
 800c926:	bd70      	pop	{r4, r5, r6, pc}
 800c928:	220c      	movs	r2, #12
 800c92a:	6002      	str	r2, [r0, #0]
 800c92c:	e7f9      	b.n	800c922 <_calloc_r+0x12>
 800c92e:	462a      	mov	r2, r5
 800c930:	4621      	mov	r1, r4
 800c932:	f7fe fa1b 	bl	800ad6c <memset>
 800c936:	e7f5      	b.n	800c924 <_calloc_r+0x14>

0800c938 <_free_r>:
 800c938:	b538      	push	{r3, r4, r5, lr}
 800c93a:	4605      	mov	r5, r0
 800c93c:	2900      	cmp	r1, #0
 800c93e:	d041      	beq.n	800c9c4 <_free_r+0x8c>
 800c940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c944:	1f0c      	subs	r4, r1, #4
 800c946:	2b00      	cmp	r3, #0
 800c948:	bfb8      	it	lt
 800c94a:	18e4      	addlt	r4, r4, r3
 800c94c:	f7ff fb52 	bl	800bff4 <__malloc_lock>
 800c950:	4a1d      	ldr	r2, [pc, #116]	@ (800c9c8 <_free_r+0x90>)
 800c952:	6813      	ldr	r3, [r2, #0]
 800c954:	b933      	cbnz	r3, 800c964 <_free_r+0x2c>
 800c956:	6063      	str	r3, [r4, #4]
 800c958:	6014      	str	r4, [r2, #0]
 800c95a:	4628      	mov	r0, r5
 800c95c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c960:	f7ff bb4e 	b.w	800c000 <__malloc_unlock>
 800c964:	42a3      	cmp	r3, r4
 800c966:	d908      	bls.n	800c97a <_free_r+0x42>
 800c968:	6820      	ldr	r0, [r4, #0]
 800c96a:	1821      	adds	r1, r4, r0
 800c96c:	428b      	cmp	r3, r1
 800c96e:	bf01      	itttt	eq
 800c970:	6819      	ldreq	r1, [r3, #0]
 800c972:	685b      	ldreq	r3, [r3, #4]
 800c974:	1809      	addeq	r1, r1, r0
 800c976:	6021      	streq	r1, [r4, #0]
 800c978:	e7ed      	b.n	800c956 <_free_r+0x1e>
 800c97a:	461a      	mov	r2, r3
 800c97c:	685b      	ldr	r3, [r3, #4]
 800c97e:	b10b      	cbz	r3, 800c984 <_free_r+0x4c>
 800c980:	42a3      	cmp	r3, r4
 800c982:	d9fa      	bls.n	800c97a <_free_r+0x42>
 800c984:	6811      	ldr	r1, [r2, #0]
 800c986:	1850      	adds	r0, r2, r1
 800c988:	42a0      	cmp	r0, r4
 800c98a:	d10b      	bne.n	800c9a4 <_free_r+0x6c>
 800c98c:	6820      	ldr	r0, [r4, #0]
 800c98e:	4401      	add	r1, r0
 800c990:	1850      	adds	r0, r2, r1
 800c992:	4283      	cmp	r3, r0
 800c994:	6011      	str	r1, [r2, #0]
 800c996:	d1e0      	bne.n	800c95a <_free_r+0x22>
 800c998:	6818      	ldr	r0, [r3, #0]
 800c99a:	685b      	ldr	r3, [r3, #4]
 800c99c:	6053      	str	r3, [r2, #4]
 800c99e:	4408      	add	r0, r1
 800c9a0:	6010      	str	r0, [r2, #0]
 800c9a2:	e7da      	b.n	800c95a <_free_r+0x22>
 800c9a4:	d902      	bls.n	800c9ac <_free_r+0x74>
 800c9a6:	230c      	movs	r3, #12
 800c9a8:	602b      	str	r3, [r5, #0]
 800c9aa:	e7d6      	b.n	800c95a <_free_r+0x22>
 800c9ac:	6820      	ldr	r0, [r4, #0]
 800c9ae:	1821      	adds	r1, r4, r0
 800c9b0:	428b      	cmp	r3, r1
 800c9b2:	bf04      	itt	eq
 800c9b4:	6819      	ldreq	r1, [r3, #0]
 800c9b6:	685b      	ldreq	r3, [r3, #4]
 800c9b8:	6063      	str	r3, [r4, #4]
 800c9ba:	bf04      	itt	eq
 800c9bc:	1809      	addeq	r1, r1, r0
 800c9be:	6021      	streq	r1, [r4, #0]
 800c9c0:	6054      	str	r4, [r2, #4]
 800c9c2:	e7ca      	b.n	800c95a <_free_r+0x22>
 800c9c4:	bd38      	pop	{r3, r4, r5, pc}
 800c9c6:	bf00      	nop
 800c9c8:	20005724 	.word	0x20005724

0800c9cc <__ascii_mbtowc>:
 800c9cc:	b082      	sub	sp, #8
 800c9ce:	b901      	cbnz	r1, 800c9d2 <__ascii_mbtowc+0x6>
 800c9d0:	a901      	add	r1, sp, #4
 800c9d2:	b142      	cbz	r2, 800c9e6 <__ascii_mbtowc+0x1a>
 800c9d4:	b14b      	cbz	r3, 800c9ea <__ascii_mbtowc+0x1e>
 800c9d6:	7813      	ldrb	r3, [r2, #0]
 800c9d8:	600b      	str	r3, [r1, #0]
 800c9da:	7812      	ldrb	r2, [r2, #0]
 800c9dc:	1e10      	subs	r0, r2, #0
 800c9de:	bf18      	it	ne
 800c9e0:	2001      	movne	r0, #1
 800c9e2:	b002      	add	sp, #8
 800c9e4:	4770      	bx	lr
 800c9e6:	4610      	mov	r0, r2
 800c9e8:	e7fb      	b.n	800c9e2 <__ascii_mbtowc+0x16>
 800c9ea:	f06f 0001 	mvn.w	r0, #1
 800c9ee:	e7f8      	b.n	800c9e2 <__ascii_mbtowc+0x16>

0800c9f0 <_malloc_usable_size_r>:
 800c9f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9f4:	1f18      	subs	r0, r3, #4
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	bfbc      	itt	lt
 800c9fa:	580b      	ldrlt	r3, [r1, r0]
 800c9fc:	18c0      	addlt	r0, r0, r3
 800c9fe:	4770      	bx	lr

0800ca00 <fiprintf>:
 800ca00:	b40e      	push	{r1, r2, r3}
 800ca02:	b503      	push	{r0, r1, lr}
 800ca04:	4601      	mov	r1, r0
 800ca06:	ab03      	add	r3, sp, #12
 800ca08:	4805      	ldr	r0, [pc, #20]	@ (800ca20 <fiprintf+0x20>)
 800ca0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca0e:	6800      	ldr	r0, [r0, #0]
 800ca10:	9301      	str	r3, [sp, #4]
 800ca12:	f000 f845 	bl	800caa0 <_vfiprintf_r>
 800ca16:	b002      	add	sp, #8
 800ca18:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca1c:	b003      	add	sp, #12
 800ca1e:	4770      	bx	lr
 800ca20:	20000030 	.word	0x20000030

0800ca24 <__ascii_wctomb>:
 800ca24:	4603      	mov	r3, r0
 800ca26:	4608      	mov	r0, r1
 800ca28:	b141      	cbz	r1, 800ca3c <__ascii_wctomb+0x18>
 800ca2a:	2aff      	cmp	r2, #255	@ 0xff
 800ca2c:	d904      	bls.n	800ca38 <__ascii_wctomb+0x14>
 800ca2e:	228a      	movs	r2, #138	@ 0x8a
 800ca30:	601a      	str	r2, [r3, #0]
 800ca32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ca36:	4770      	bx	lr
 800ca38:	700a      	strb	r2, [r1, #0]
 800ca3a:	2001      	movs	r0, #1
 800ca3c:	4770      	bx	lr

0800ca3e <abort>:
 800ca3e:	b508      	push	{r3, lr}
 800ca40:	2006      	movs	r0, #6
 800ca42:	f000 fa85 	bl	800cf50 <raise>
 800ca46:	2001      	movs	r0, #1
 800ca48:	f7f5 fb8e 	bl	8002168 <_exit>

0800ca4c <__sfputc_r>:
 800ca4c:	6893      	ldr	r3, [r2, #8]
 800ca4e:	3b01      	subs	r3, #1
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	b410      	push	{r4}
 800ca54:	6093      	str	r3, [r2, #8]
 800ca56:	da08      	bge.n	800ca6a <__sfputc_r+0x1e>
 800ca58:	6994      	ldr	r4, [r2, #24]
 800ca5a:	42a3      	cmp	r3, r4
 800ca5c:	db01      	blt.n	800ca62 <__sfputc_r+0x16>
 800ca5e:	290a      	cmp	r1, #10
 800ca60:	d103      	bne.n	800ca6a <__sfputc_r+0x1e>
 800ca62:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca66:	f000 b933 	b.w	800ccd0 <__swbuf_r>
 800ca6a:	6813      	ldr	r3, [r2, #0]
 800ca6c:	1c58      	adds	r0, r3, #1
 800ca6e:	6010      	str	r0, [r2, #0]
 800ca70:	7019      	strb	r1, [r3, #0]
 800ca72:	4608      	mov	r0, r1
 800ca74:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca78:	4770      	bx	lr

0800ca7a <__sfputs_r>:
 800ca7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca7c:	4606      	mov	r6, r0
 800ca7e:	460f      	mov	r7, r1
 800ca80:	4614      	mov	r4, r2
 800ca82:	18d5      	adds	r5, r2, r3
 800ca84:	42ac      	cmp	r4, r5
 800ca86:	d101      	bne.n	800ca8c <__sfputs_r+0x12>
 800ca88:	2000      	movs	r0, #0
 800ca8a:	e007      	b.n	800ca9c <__sfputs_r+0x22>
 800ca8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca90:	463a      	mov	r2, r7
 800ca92:	4630      	mov	r0, r6
 800ca94:	f7ff ffda 	bl	800ca4c <__sfputc_r>
 800ca98:	1c43      	adds	r3, r0, #1
 800ca9a:	d1f3      	bne.n	800ca84 <__sfputs_r+0xa>
 800ca9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800caa0 <_vfiprintf_r>:
 800caa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caa4:	460d      	mov	r5, r1
 800caa6:	b09d      	sub	sp, #116	@ 0x74
 800caa8:	4614      	mov	r4, r2
 800caaa:	4698      	mov	r8, r3
 800caac:	4606      	mov	r6, r0
 800caae:	b118      	cbz	r0, 800cab8 <_vfiprintf_r+0x18>
 800cab0:	6a03      	ldr	r3, [r0, #32]
 800cab2:	b90b      	cbnz	r3, 800cab8 <_vfiprintf_r+0x18>
 800cab4:	f7fe f924 	bl	800ad00 <__sinit>
 800cab8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800caba:	07d9      	lsls	r1, r3, #31
 800cabc:	d405      	bmi.n	800caca <_vfiprintf_r+0x2a>
 800cabe:	89ab      	ldrh	r3, [r5, #12]
 800cac0:	059a      	lsls	r2, r3, #22
 800cac2:	d402      	bmi.n	800caca <_vfiprintf_r+0x2a>
 800cac4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cac6:	f7fe f988 	bl	800adda <__retarget_lock_acquire_recursive>
 800caca:	89ab      	ldrh	r3, [r5, #12]
 800cacc:	071b      	lsls	r3, r3, #28
 800cace:	d501      	bpl.n	800cad4 <_vfiprintf_r+0x34>
 800cad0:	692b      	ldr	r3, [r5, #16]
 800cad2:	b99b      	cbnz	r3, 800cafc <_vfiprintf_r+0x5c>
 800cad4:	4629      	mov	r1, r5
 800cad6:	4630      	mov	r0, r6
 800cad8:	f000 f938 	bl	800cd4c <__swsetup_r>
 800cadc:	b170      	cbz	r0, 800cafc <_vfiprintf_r+0x5c>
 800cade:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cae0:	07dc      	lsls	r4, r3, #31
 800cae2:	d504      	bpl.n	800caee <_vfiprintf_r+0x4e>
 800cae4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cae8:	b01d      	add	sp, #116	@ 0x74
 800caea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caee:	89ab      	ldrh	r3, [r5, #12]
 800caf0:	0598      	lsls	r0, r3, #22
 800caf2:	d4f7      	bmi.n	800cae4 <_vfiprintf_r+0x44>
 800caf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800caf6:	f7fe f971 	bl	800addc <__retarget_lock_release_recursive>
 800cafa:	e7f3      	b.n	800cae4 <_vfiprintf_r+0x44>
 800cafc:	2300      	movs	r3, #0
 800cafe:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb00:	2320      	movs	r3, #32
 800cb02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cb06:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb0a:	2330      	movs	r3, #48	@ 0x30
 800cb0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ccbc <_vfiprintf_r+0x21c>
 800cb10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cb14:	f04f 0901 	mov.w	r9, #1
 800cb18:	4623      	mov	r3, r4
 800cb1a:	469a      	mov	sl, r3
 800cb1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb20:	b10a      	cbz	r2, 800cb26 <_vfiprintf_r+0x86>
 800cb22:	2a25      	cmp	r2, #37	@ 0x25
 800cb24:	d1f9      	bne.n	800cb1a <_vfiprintf_r+0x7a>
 800cb26:	ebba 0b04 	subs.w	fp, sl, r4
 800cb2a:	d00b      	beq.n	800cb44 <_vfiprintf_r+0xa4>
 800cb2c:	465b      	mov	r3, fp
 800cb2e:	4622      	mov	r2, r4
 800cb30:	4629      	mov	r1, r5
 800cb32:	4630      	mov	r0, r6
 800cb34:	f7ff ffa1 	bl	800ca7a <__sfputs_r>
 800cb38:	3001      	adds	r0, #1
 800cb3a:	f000 80a7 	beq.w	800cc8c <_vfiprintf_r+0x1ec>
 800cb3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb40:	445a      	add	r2, fp
 800cb42:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb44:	f89a 3000 	ldrb.w	r3, [sl]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	f000 809f 	beq.w	800cc8c <_vfiprintf_r+0x1ec>
 800cb4e:	2300      	movs	r3, #0
 800cb50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cb54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb58:	f10a 0a01 	add.w	sl, sl, #1
 800cb5c:	9304      	str	r3, [sp, #16]
 800cb5e:	9307      	str	r3, [sp, #28]
 800cb60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cb64:	931a      	str	r3, [sp, #104]	@ 0x68
 800cb66:	4654      	mov	r4, sl
 800cb68:	2205      	movs	r2, #5
 800cb6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb6e:	4853      	ldr	r0, [pc, #332]	@ (800ccbc <_vfiprintf_r+0x21c>)
 800cb70:	f7f3 fb36 	bl	80001e0 <memchr>
 800cb74:	9a04      	ldr	r2, [sp, #16]
 800cb76:	b9d8      	cbnz	r0, 800cbb0 <_vfiprintf_r+0x110>
 800cb78:	06d1      	lsls	r1, r2, #27
 800cb7a:	bf44      	itt	mi
 800cb7c:	2320      	movmi	r3, #32
 800cb7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb82:	0713      	lsls	r3, r2, #28
 800cb84:	bf44      	itt	mi
 800cb86:	232b      	movmi	r3, #43	@ 0x2b
 800cb88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb8c:	f89a 3000 	ldrb.w	r3, [sl]
 800cb90:	2b2a      	cmp	r3, #42	@ 0x2a
 800cb92:	d015      	beq.n	800cbc0 <_vfiprintf_r+0x120>
 800cb94:	9a07      	ldr	r2, [sp, #28]
 800cb96:	4654      	mov	r4, sl
 800cb98:	2000      	movs	r0, #0
 800cb9a:	f04f 0c0a 	mov.w	ip, #10
 800cb9e:	4621      	mov	r1, r4
 800cba0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cba4:	3b30      	subs	r3, #48	@ 0x30
 800cba6:	2b09      	cmp	r3, #9
 800cba8:	d94b      	bls.n	800cc42 <_vfiprintf_r+0x1a2>
 800cbaa:	b1b0      	cbz	r0, 800cbda <_vfiprintf_r+0x13a>
 800cbac:	9207      	str	r2, [sp, #28]
 800cbae:	e014      	b.n	800cbda <_vfiprintf_r+0x13a>
 800cbb0:	eba0 0308 	sub.w	r3, r0, r8
 800cbb4:	fa09 f303 	lsl.w	r3, r9, r3
 800cbb8:	4313      	orrs	r3, r2
 800cbba:	9304      	str	r3, [sp, #16]
 800cbbc:	46a2      	mov	sl, r4
 800cbbe:	e7d2      	b.n	800cb66 <_vfiprintf_r+0xc6>
 800cbc0:	9b03      	ldr	r3, [sp, #12]
 800cbc2:	1d19      	adds	r1, r3, #4
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	9103      	str	r1, [sp, #12]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	bfbb      	ittet	lt
 800cbcc:	425b      	neglt	r3, r3
 800cbce:	f042 0202 	orrlt.w	r2, r2, #2
 800cbd2:	9307      	strge	r3, [sp, #28]
 800cbd4:	9307      	strlt	r3, [sp, #28]
 800cbd6:	bfb8      	it	lt
 800cbd8:	9204      	strlt	r2, [sp, #16]
 800cbda:	7823      	ldrb	r3, [r4, #0]
 800cbdc:	2b2e      	cmp	r3, #46	@ 0x2e
 800cbde:	d10a      	bne.n	800cbf6 <_vfiprintf_r+0x156>
 800cbe0:	7863      	ldrb	r3, [r4, #1]
 800cbe2:	2b2a      	cmp	r3, #42	@ 0x2a
 800cbe4:	d132      	bne.n	800cc4c <_vfiprintf_r+0x1ac>
 800cbe6:	9b03      	ldr	r3, [sp, #12]
 800cbe8:	1d1a      	adds	r2, r3, #4
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	9203      	str	r2, [sp, #12]
 800cbee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cbf2:	3402      	adds	r4, #2
 800cbf4:	9305      	str	r3, [sp, #20]
 800cbf6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cccc <_vfiprintf_r+0x22c>
 800cbfa:	7821      	ldrb	r1, [r4, #0]
 800cbfc:	2203      	movs	r2, #3
 800cbfe:	4650      	mov	r0, sl
 800cc00:	f7f3 faee 	bl	80001e0 <memchr>
 800cc04:	b138      	cbz	r0, 800cc16 <_vfiprintf_r+0x176>
 800cc06:	9b04      	ldr	r3, [sp, #16]
 800cc08:	eba0 000a 	sub.w	r0, r0, sl
 800cc0c:	2240      	movs	r2, #64	@ 0x40
 800cc0e:	4082      	lsls	r2, r0
 800cc10:	4313      	orrs	r3, r2
 800cc12:	3401      	adds	r4, #1
 800cc14:	9304      	str	r3, [sp, #16]
 800cc16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc1a:	4829      	ldr	r0, [pc, #164]	@ (800ccc0 <_vfiprintf_r+0x220>)
 800cc1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc20:	2206      	movs	r2, #6
 800cc22:	f7f3 fadd 	bl	80001e0 <memchr>
 800cc26:	2800      	cmp	r0, #0
 800cc28:	d03f      	beq.n	800ccaa <_vfiprintf_r+0x20a>
 800cc2a:	4b26      	ldr	r3, [pc, #152]	@ (800ccc4 <_vfiprintf_r+0x224>)
 800cc2c:	bb1b      	cbnz	r3, 800cc76 <_vfiprintf_r+0x1d6>
 800cc2e:	9b03      	ldr	r3, [sp, #12]
 800cc30:	3307      	adds	r3, #7
 800cc32:	f023 0307 	bic.w	r3, r3, #7
 800cc36:	3308      	adds	r3, #8
 800cc38:	9303      	str	r3, [sp, #12]
 800cc3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc3c:	443b      	add	r3, r7
 800cc3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc40:	e76a      	b.n	800cb18 <_vfiprintf_r+0x78>
 800cc42:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc46:	460c      	mov	r4, r1
 800cc48:	2001      	movs	r0, #1
 800cc4a:	e7a8      	b.n	800cb9e <_vfiprintf_r+0xfe>
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	3401      	adds	r4, #1
 800cc50:	9305      	str	r3, [sp, #20]
 800cc52:	4619      	mov	r1, r3
 800cc54:	f04f 0c0a 	mov.w	ip, #10
 800cc58:	4620      	mov	r0, r4
 800cc5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc5e:	3a30      	subs	r2, #48	@ 0x30
 800cc60:	2a09      	cmp	r2, #9
 800cc62:	d903      	bls.n	800cc6c <_vfiprintf_r+0x1cc>
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d0c6      	beq.n	800cbf6 <_vfiprintf_r+0x156>
 800cc68:	9105      	str	r1, [sp, #20]
 800cc6a:	e7c4      	b.n	800cbf6 <_vfiprintf_r+0x156>
 800cc6c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc70:	4604      	mov	r4, r0
 800cc72:	2301      	movs	r3, #1
 800cc74:	e7f0      	b.n	800cc58 <_vfiprintf_r+0x1b8>
 800cc76:	ab03      	add	r3, sp, #12
 800cc78:	9300      	str	r3, [sp, #0]
 800cc7a:	462a      	mov	r2, r5
 800cc7c:	4b12      	ldr	r3, [pc, #72]	@ (800ccc8 <_vfiprintf_r+0x228>)
 800cc7e:	a904      	add	r1, sp, #16
 800cc80:	4630      	mov	r0, r6
 800cc82:	f7fd fbd9 	bl	800a438 <_printf_float>
 800cc86:	4607      	mov	r7, r0
 800cc88:	1c78      	adds	r0, r7, #1
 800cc8a:	d1d6      	bne.n	800cc3a <_vfiprintf_r+0x19a>
 800cc8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc8e:	07d9      	lsls	r1, r3, #31
 800cc90:	d405      	bmi.n	800cc9e <_vfiprintf_r+0x1fe>
 800cc92:	89ab      	ldrh	r3, [r5, #12]
 800cc94:	059a      	lsls	r2, r3, #22
 800cc96:	d402      	bmi.n	800cc9e <_vfiprintf_r+0x1fe>
 800cc98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc9a:	f7fe f89f 	bl	800addc <__retarget_lock_release_recursive>
 800cc9e:	89ab      	ldrh	r3, [r5, #12]
 800cca0:	065b      	lsls	r3, r3, #25
 800cca2:	f53f af1f 	bmi.w	800cae4 <_vfiprintf_r+0x44>
 800cca6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cca8:	e71e      	b.n	800cae8 <_vfiprintf_r+0x48>
 800ccaa:	ab03      	add	r3, sp, #12
 800ccac:	9300      	str	r3, [sp, #0]
 800ccae:	462a      	mov	r2, r5
 800ccb0:	4b05      	ldr	r3, [pc, #20]	@ (800ccc8 <_vfiprintf_r+0x228>)
 800ccb2:	a904      	add	r1, sp, #16
 800ccb4:	4630      	mov	r0, r6
 800ccb6:	f7fd fe57 	bl	800a968 <_printf_i>
 800ccba:	e7e4      	b.n	800cc86 <_vfiprintf_r+0x1e6>
 800ccbc:	08021a75 	.word	0x08021a75
 800ccc0:	08021a7f 	.word	0x08021a7f
 800ccc4:	0800a439 	.word	0x0800a439
 800ccc8:	0800ca7b 	.word	0x0800ca7b
 800cccc:	08021a7b 	.word	0x08021a7b

0800ccd0 <__swbuf_r>:
 800ccd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccd2:	460e      	mov	r6, r1
 800ccd4:	4614      	mov	r4, r2
 800ccd6:	4605      	mov	r5, r0
 800ccd8:	b118      	cbz	r0, 800cce2 <__swbuf_r+0x12>
 800ccda:	6a03      	ldr	r3, [r0, #32]
 800ccdc:	b90b      	cbnz	r3, 800cce2 <__swbuf_r+0x12>
 800ccde:	f7fe f80f 	bl	800ad00 <__sinit>
 800cce2:	69a3      	ldr	r3, [r4, #24]
 800cce4:	60a3      	str	r3, [r4, #8]
 800cce6:	89a3      	ldrh	r3, [r4, #12]
 800cce8:	071a      	lsls	r2, r3, #28
 800ccea:	d501      	bpl.n	800ccf0 <__swbuf_r+0x20>
 800ccec:	6923      	ldr	r3, [r4, #16]
 800ccee:	b943      	cbnz	r3, 800cd02 <__swbuf_r+0x32>
 800ccf0:	4621      	mov	r1, r4
 800ccf2:	4628      	mov	r0, r5
 800ccf4:	f000 f82a 	bl	800cd4c <__swsetup_r>
 800ccf8:	b118      	cbz	r0, 800cd02 <__swbuf_r+0x32>
 800ccfa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ccfe:	4638      	mov	r0, r7
 800cd00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd02:	6823      	ldr	r3, [r4, #0]
 800cd04:	6922      	ldr	r2, [r4, #16]
 800cd06:	1a98      	subs	r0, r3, r2
 800cd08:	6963      	ldr	r3, [r4, #20]
 800cd0a:	b2f6      	uxtb	r6, r6
 800cd0c:	4283      	cmp	r3, r0
 800cd0e:	4637      	mov	r7, r6
 800cd10:	dc05      	bgt.n	800cd1e <__swbuf_r+0x4e>
 800cd12:	4621      	mov	r1, r4
 800cd14:	4628      	mov	r0, r5
 800cd16:	f7ff f945 	bl	800bfa4 <_fflush_r>
 800cd1a:	2800      	cmp	r0, #0
 800cd1c:	d1ed      	bne.n	800ccfa <__swbuf_r+0x2a>
 800cd1e:	68a3      	ldr	r3, [r4, #8]
 800cd20:	3b01      	subs	r3, #1
 800cd22:	60a3      	str	r3, [r4, #8]
 800cd24:	6823      	ldr	r3, [r4, #0]
 800cd26:	1c5a      	adds	r2, r3, #1
 800cd28:	6022      	str	r2, [r4, #0]
 800cd2a:	701e      	strb	r6, [r3, #0]
 800cd2c:	6962      	ldr	r2, [r4, #20]
 800cd2e:	1c43      	adds	r3, r0, #1
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d004      	beq.n	800cd3e <__swbuf_r+0x6e>
 800cd34:	89a3      	ldrh	r3, [r4, #12]
 800cd36:	07db      	lsls	r3, r3, #31
 800cd38:	d5e1      	bpl.n	800ccfe <__swbuf_r+0x2e>
 800cd3a:	2e0a      	cmp	r6, #10
 800cd3c:	d1df      	bne.n	800ccfe <__swbuf_r+0x2e>
 800cd3e:	4621      	mov	r1, r4
 800cd40:	4628      	mov	r0, r5
 800cd42:	f7ff f92f 	bl	800bfa4 <_fflush_r>
 800cd46:	2800      	cmp	r0, #0
 800cd48:	d0d9      	beq.n	800ccfe <__swbuf_r+0x2e>
 800cd4a:	e7d6      	b.n	800ccfa <__swbuf_r+0x2a>

0800cd4c <__swsetup_r>:
 800cd4c:	b538      	push	{r3, r4, r5, lr}
 800cd4e:	4b29      	ldr	r3, [pc, #164]	@ (800cdf4 <__swsetup_r+0xa8>)
 800cd50:	4605      	mov	r5, r0
 800cd52:	6818      	ldr	r0, [r3, #0]
 800cd54:	460c      	mov	r4, r1
 800cd56:	b118      	cbz	r0, 800cd60 <__swsetup_r+0x14>
 800cd58:	6a03      	ldr	r3, [r0, #32]
 800cd5a:	b90b      	cbnz	r3, 800cd60 <__swsetup_r+0x14>
 800cd5c:	f7fd ffd0 	bl	800ad00 <__sinit>
 800cd60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd64:	0719      	lsls	r1, r3, #28
 800cd66:	d422      	bmi.n	800cdae <__swsetup_r+0x62>
 800cd68:	06da      	lsls	r2, r3, #27
 800cd6a:	d407      	bmi.n	800cd7c <__swsetup_r+0x30>
 800cd6c:	2209      	movs	r2, #9
 800cd6e:	602a      	str	r2, [r5, #0]
 800cd70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd74:	81a3      	strh	r3, [r4, #12]
 800cd76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd7a:	e033      	b.n	800cde4 <__swsetup_r+0x98>
 800cd7c:	0758      	lsls	r0, r3, #29
 800cd7e:	d512      	bpl.n	800cda6 <__swsetup_r+0x5a>
 800cd80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cd82:	b141      	cbz	r1, 800cd96 <__swsetup_r+0x4a>
 800cd84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cd88:	4299      	cmp	r1, r3
 800cd8a:	d002      	beq.n	800cd92 <__swsetup_r+0x46>
 800cd8c:	4628      	mov	r0, r5
 800cd8e:	f7ff fdd3 	bl	800c938 <_free_r>
 800cd92:	2300      	movs	r3, #0
 800cd94:	6363      	str	r3, [r4, #52]	@ 0x34
 800cd96:	89a3      	ldrh	r3, [r4, #12]
 800cd98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cd9c:	81a3      	strh	r3, [r4, #12]
 800cd9e:	2300      	movs	r3, #0
 800cda0:	6063      	str	r3, [r4, #4]
 800cda2:	6923      	ldr	r3, [r4, #16]
 800cda4:	6023      	str	r3, [r4, #0]
 800cda6:	89a3      	ldrh	r3, [r4, #12]
 800cda8:	f043 0308 	orr.w	r3, r3, #8
 800cdac:	81a3      	strh	r3, [r4, #12]
 800cdae:	6923      	ldr	r3, [r4, #16]
 800cdb0:	b94b      	cbnz	r3, 800cdc6 <__swsetup_r+0x7a>
 800cdb2:	89a3      	ldrh	r3, [r4, #12]
 800cdb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cdb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cdbc:	d003      	beq.n	800cdc6 <__swsetup_r+0x7a>
 800cdbe:	4621      	mov	r1, r4
 800cdc0:	4628      	mov	r0, r5
 800cdc2:	f000 f83f 	bl	800ce44 <__smakebuf_r>
 800cdc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdca:	f013 0201 	ands.w	r2, r3, #1
 800cdce:	d00a      	beq.n	800cde6 <__swsetup_r+0x9a>
 800cdd0:	2200      	movs	r2, #0
 800cdd2:	60a2      	str	r2, [r4, #8]
 800cdd4:	6962      	ldr	r2, [r4, #20]
 800cdd6:	4252      	negs	r2, r2
 800cdd8:	61a2      	str	r2, [r4, #24]
 800cdda:	6922      	ldr	r2, [r4, #16]
 800cddc:	b942      	cbnz	r2, 800cdf0 <__swsetup_r+0xa4>
 800cdde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cde2:	d1c5      	bne.n	800cd70 <__swsetup_r+0x24>
 800cde4:	bd38      	pop	{r3, r4, r5, pc}
 800cde6:	0799      	lsls	r1, r3, #30
 800cde8:	bf58      	it	pl
 800cdea:	6962      	ldrpl	r2, [r4, #20]
 800cdec:	60a2      	str	r2, [r4, #8]
 800cdee:	e7f4      	b.n	800cdda <__swsetup_r+0x8e>
 800cdf0:	2000      	movs	r0, #0
 800cdf2:	e7f7      	b.n	800cde4 <__swsetup_r+0x98>
 800cdf4:	20000030 	.word	0x20000030

0800cdf8 <__swhatbuf_r>:
 800cdf8:	b570      	push	{r4, r5, r6, lr}
 800cdfa:	460c      	mov	r4, r1
 800cdfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce00:	2900      	cmp	r1, #0
 800ce02:	b096      	sub	sp, #88	@ 0x58
 800ce04:	4615      	mov	r5, r2
 800ce06:	461e      	mov	r6, r3
 800ce08:	da0d      	bge.n	800ce26 <__swhatbuf_r+0x2e>
 800ce0a:	89a3      	ldrh	r3, [r4, #12]
 800ce0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ce10:	f04f 0100 	mov.w	r1, #0
 800ce14:	bf14      	ite	ne
 800ce16:	2340      	movne	r3, #64	@ 0x40
 800ce18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ce1c:	2000      	movs	r0, #0
 800ce1e:	6031      	str	r1, [r6, #0]
 800ce20:	602b      	str	r3, [r5, #0]
 800ce22:	b016      	add	sp, #88	@ 0x58
 800ce24:	bd70      	pop	{r4, r5, r6, pc}
 800ce26:	466a      	mov	r2, sp
 800ce28:	f000 f848 	bl	800cebc <_fstat_r>
 800ce2c:	2800      	cmp	r0, #0
 800ce2e:	dbec      	blt.n	800ce0a <__swhatbuf_r+0x12>
 800ce30:	9901      	ldr	r1, [sp, #4]
 800ce32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ce36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ce3a:	4259      	negs	r1, r3
 800ce3c:	4159      	adcs	r1, r3
 800ce3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ce42:	e7eb      	b.n	800ce1c <__swhatbuf_r+0x24>

0800ce44 <__smakebuf_r>:
 800ce44:	898b      	ldrh	r3, [r1, #12]
 800ce46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce48:	079d      	lsls	r5, r3, #30
 800ce4a:	4606      	mov	r6, r0
 800ce4c:	460c      	mov	r4, r1
 800ce4e:	d507      	bpl.n	800ce60 <__smakebuf_r+0x1c>
 800ce50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ce54:	6023      	str	r3, [r4, #0]
 800ce56:	6123      	str	r3, [r4, #16]
 800ce58:	2301      	movs	r3, #1
 800ce5a:	6163      	str	r3, [r4, #20]
 800ce5c:	b003      	add	sp, #12
 800ce5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce60:	ab01      	add	r3, sp, #4
 800ce62:	466a      	mov	r2, sp
 800ce64:	f7ff ffc8 	bl	800cdf8 <__swhatbuf_r>
 800ce68:	9f00      	ldr	r7, [sp, #0]
 800ce6a:	4605      	mov	r5, r0
 800ce6c:	4639      	mov	r1, r7
 800ce6e:	4630      	mov	r0, r6
 800ce70:	f7fe ff94 	bl	800bd9c <_malloc_r>
 800ce74:	b948      	cbnz	r0, 800ce8a <__smakebuf_r+0x46>
 800ce76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce7a:	059a      	lsls	r2, r3, #22
 800ce7c:	d4ee      	bmi.n	800ce5c <__smakebuf_r+0x18>
 800ce7e:	f023 0303 	bic.w	r3, r3, #3
 800ce82:	f043 0302 	orr.w	r3, r3, #2
 800ce86:	81a3      	strh	r3, [r4, #12]
 800ce88:	e7e2      	b.n	800ce50 <__smakebuf_r+0xc>
 800ce8a:	89a3      	ldrh	r3, [r4, #12]
 800ce8c:	6020      	str	r0, [r4, #0]
 800ce8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce92:	81a3      	strh	r3, [r4, #12]
 800ce94:	9b01      	ldr	r3, [sp, #4]
 800ce96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ce9a:	b15b      	cbz	r3, 800ceb4 <__smakebuf_r+0x70>
 800ce9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cea0:	4630      	mov	r0, r6
 800cea2:	f000 f81d 	bl	800cee0 <_isatty_r>
 800cea6:	b128      	cbz	r0, 800ceb4 <__smakebuf_r+0x70>
 800cea8:	89a3      	ldrh	r3, [r4, #12]
 800ceaa:	f023 0303 	bic.w	r3, r3, #3
 800ceae:	f043 0301 	orr.w	r3, r3, #1
 800ceb2:	81a3      	strh	r3, [r4, #12]
 800ceb4:	89a3      	ldrh	r3, [r4, #12]
 800ceb6:	431d      	orrs	r5, r3
 800ceb8:	81a5      	strh	r5, [r4, #12]
 800ceba:	e7cf      	b.n	800ce5c <__smakebuf_r+0x18>

0800cebc <_fstat_r>:
 800cebc:	b538      	push	{r3, r4, r5, lr}
 800cebe:	4d07      	ldr	r5, [pc, #28]	@ (800cedc <_fstat_r+0x20>)
 800cec0:	2300      	movs	r3, #0
 800cec2:	4604      	mov	r4, r0
 800cec4:	4608      	mov	r0, r1
 800cec6:	4611      	mov	r1, r2
 800cec8:	602b      	str	r3, [r5, #0]
 800ceca:	f7f5 f99d 	bl	8002208 <_fstat>
 800cece:	1c43      	adds	r3, r0, #1
 800ced0:	d102      	bne.n	800ced8 <_fstat_r+0x1c>
 800ced2:	682b      	ldr	r3, [r5, #0]
 800ced4:	b103      	cbz	r3, 800ced8 <_fstat_r+0x1c>
 800ced6:	6023      	str	r3, [r4, #0]
 800ced8:	bd38      	pop	{r3, r4, r5, pc}
 800ceda:	bf00      	nop
 800cedc:	20005728 	.word	0x20005728

0800cee0 <_isatty_r>:
 800cee0:	b538      	push	{r3, r4, r5, lr}
 800cee2:	4d06      	ldr	r5, [pc, #24]	@ (800cefc <_isatty_r+0x1c>)
 800cee4:	2300      	movs	r3, #0
 800cee6:	4604      	mov	r4, r0
 800cee8:	4608      	mov	r0, r1
 800ceea:	602b      	str	r3, [r5, #0]
 800ceec:	f7f5 f99c 	bl	8002228 <_isatty>
 800cef0:	1c43      	adds	r3, r0, #1
 800cef2:	d102      	bne.n	800cefa <_isatty_r+0x1a>
 800cef4:	682b      	ldr	r3, [r5, #0]
 800cef6:	b103      	cbz	r3, 800cefa <_isatty_r+0x1a>
 800cef8:	6023      	str	r3, [r4, #0]
 800cefa:	bd38      	pop	{r3, r4, r5, pc}
 800cefc:	20005728 	.word	0x20005728

0800cf00 <_raise_r>:
 800cf00:	291f      	cmp	r1, #31
 800cf02:	b538      	push	{r3, r4, r5, lr}
 800cf04:	4605      	mov	r5, r0
 800cf06:	460c      	mov	r4, r1
 800cf08:	d904      	bls.n	800cf14 <_raise_r+0x14>
 800cf0a:	2316      	movs	r3, #22
 800cf0c:	6003      	str	r3, [r0, #0]
 800cf0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf12:	bd38      	pop	{r3, r4, r5, pc}
 800cf14:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cf16:	b112      	cbz	r2, 800cf1e <_raise_r+0x1e>
 800cf18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf1c:	b94b      	cbnz	r3, 800cf32 <_raise_r+0x32>
 800cf1e:	4628      	mov	r0, r5
 800cf20:	f000 f830 	bl	800cf84 <_getpid_r>
 800cf24:	4622      	mov	r2, r4
 800cf26:	4601      	mov	r1, r0
 800cf28:	4628      	mov	r0, r5
 800cf2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf2e:	f000 b817 	b.w	800cf60 <_kill_r>
 800cf32:	2b01      	cmp	r3, #1
 800cf34:	d00a      	beq.n	800cf4c <_raise_r+0x4c>
 800cf36:	1c59      	adds	r1, r3, #1
 800cf38:	d103      	bne.n	800cf42 <_raise_r+0x42>
 800cf3a:	2316      	movs	r3, #22
 800cf3c:	6003      	str	r3, [r0, #0]
 800cf3e:	2001      	movs	r0, #1
 800cf40:	e7e7      	b.n	800cf12 <_raise_r+0x12>
 800cf42:	2100      	movs	r1, #0
 800cf44:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cf48:	4620      	mov	r0, r4
 800cf4a:	4798      	blx	r3
 800cf4c:	2000      	movs	r0, #0
 800cf4e:	e7e0      	b.n	800cf12 <_raise_r+0x12>

0800cf50 <raise>:
 800cf50:	4b02      	ldr	r3, [pc, #8]	@ (800cf5c <raise+0xc>)
 800cf52:	4601      	mov	r1, r0
 800cf54:	6818      	ldr	r0, [r3, #0]
 800cf56:	f7ff bfd3 	b.w	800cf00 <_raise_r>
 800cf5a:	bf00      	nop
 800cf5c:	20000030 	.word	0x20000030

0800cf60 <_kill_r>:
 800cf60:	b538      	push	{r3, r4, r5, lr}
 800cf62:	4d07      	ldr	r5, [pc, #28]	@ (800cf80 <_kill_r+0x20>)
 800cf64:	2300      	movs	r3, #0
 800cf66:	4604      	mov	r4, r0
 800cf68:	4608      	mov	r0, r1
 800cf6a:	4611      	mov	r1, r2
 800cf6c:	602b      	str	r3, [r5, #0]
 800cf6e:	f7f5 f8eb 	bl	8002148 <_kill>
 800cf72:	1c43      	adds	r3, r0, #1
 800cf74:	d102      	bne.n	800cf7c <_kill_r+0x1c>
 800cf76:	682b      	ldr	r3, [r5, #0]
 800cf78:	b103      	cbz	r3, 800cf7c <_kill_r+0x1c>
 800cf7a:	6023      	str	r3, [r4, #0]
 800cf7c:	bd38      	pop	{r3, r4, r5, pc}
 800cf7e:	bf00      	nop
 800cf80:	20005728 	.word	0x20005728

0800cf84 <_getpid_r>:
 800cf84:	f7f5 b8d8 	b.w	8002138 <_getpid>

0800cf88 <_init>:
 800cf88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf8a:	bf00      	nop
 800cf8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf8e:	bc08      	pop	{r3}
 800cf90:	469e      	mov	lr, r3
 800cf92:	4770      	bx	lr

0800cf94 <_fini>:
 800cf94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf96:	bf00      	nop
 800cf98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf9a:	bc08      	pop	{r3}
 800cf9c:	469e      	mov	lr, r3
 800cf9e:	4770      	bx	lr
