`timescale 1ns / 1ps
module binary_counter(
input clk,
input enable,
input set,
input reset,
output reg [3:0] count,
input [3:0] value,
input up
    );
always@(posedge clk, posedge reset) begin
if(reset)
count<=4'd0;
else if(set)
count<=value;
else if(enable) begin
if(up)
count<=count+1;
else
count<=count-1;
end
end
endmodule
