INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_c_addsub_0_0/sim/AXIS_SUB_c_addsub_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXIS_SUB_c_addsub_0_0'
