--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1842 paths analyzed, 239 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.608ns.
--------------------------------------------------------------------------------

Paths for end point button1_count_0 (SLICE_X16Y36.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_31 (FF)
  Destination:          button1_count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_31 to button1_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.447   button1_count<31>
                                                       button1_count_31
    SLICE_X17Y38.A1      net (fanout=2)        1.002   button1_count<31>
    SLICE_X17Y38.A       Tilo                  0.259   N12
                                                       button_click<31>12
    SLICE_X17Y40.A6      net (fanout=2)        0.584   button_click<31>12
    SLICE_X17Y40.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y36.CE      net (fanout=8)        0.677   button_done_inv
    SLICE_X16Y36.CLK     Tceck                 0.331   button1_count<3>
                                                       button1_count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.296ns logic, 2.263ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_28 (FF)
  Destination:          button1_count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.518ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_28 to button1_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.447   button1_count<31>
                                                       button1_count_28
    SLICE_X17Y40.B1      net (fanout=2)        0.777   button1_count<28>
    SLICE_X17Y40.B       Tilo                  0.259   button_click<31>11
                                                       button_click<31>14
    SLICE_X17Y40.A1      net (fanout=2)        0.768   button_click<31>14
    SLICE_X17Y40.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y36.CE      net (fanout=8)        0.677   button_done_inv
    SLICE_X16Y36.CLK     Tceck                 0.331   button1_count<3>
                                                       button1_count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (1.296ns logic, 2.222ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_23 (FF)
  Destination:          button1_count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.238 - 0.247)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_23 to button1_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.DQ      Tcko                  0.447   button1_count<23>
                                                       button1_count_23
    SLICE_X17Y40.B2      net (fanout=2)        0.605   button1_count<23>
    SLICE_X17Y40.B       Tilo                  0.259   button_click<31>11
                                                       button_click<31>14
    SLICE_X17Y40.A1      net (fanout=2)        0.768   button_click<31>14
    SLICE_X17Y40.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y36.CE      net (fanout=8)        0.677   button_done_inv
    SLICE_X16Y36.CLK     Tceck                 0.331   button1_count<3>
                                                       button1_count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.296ns logic, 2.050ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point button1_count_25 (SLICE_X16Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_sync (FF)
  Destination:          button1_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.235 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_sync to button1_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.408   button1_sync
                                                       button1_sync
    SLICE_X22Y32.D2      net (fanout=1)        0.446   button1_sync
    SLICE_X22Y32.D       Tilo                  0.205   button1_sync
                                                       button1_sync_inv1_INV_0
    SLICE_X16Y42.SR      net (fanout=8)        2.016   button1_sync_inv
    SLICE_X16Y42.CLK     Tsrck                 0.442   button1_count<27>
                                                       button1_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (1.055ns logic, 2.462ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point button1_count_27 (SLICE_X16Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_sync (FF)
  Destination:          button1_count_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.235 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_sync to button1_count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.408   button1_sync
                                                       button1_sync
    SLICE_X22Y32.D2      net (fanout=1)        0.446   button1_sync
    SLICE_X22Y32.D       Tilo                  0.205   button1_sync
                                                       button1_sync_inv1_INV_0
    SLICE_X16Y42.SR      net (fanout=8)        2.016   button1_sync_inv
    SLICE_X16Y42.CLK     Tsrck                 0.439   button1_count<27>
                                                       button1_count_27
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.052ns logic, 2.462ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X18Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd1 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd1 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.200   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X18Y40.A6      net (fanout=5)        0.042   state_FSM_FFd1
    SLICE_X18Y40.CLK     Tah         (-Th)    -0.190   state_FSM_FFd2
                                                       state_FSM_FFd1_rstpot
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_15 (SLICE_X10Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.DQ      Tcko                  0.200   counter<15>
                                                       counter_15
    SLICE_X10Y47.D6      net (fanout=2)        0.022   counter<15>
    SLICE_X10Y47.CLK     Tah         (-Th)    -0.237   counter<15>
                                                       counter<15>_rt
                                                       Mcount_counter_xor<15>
                                                       counter_15
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2 (SLICE_X18Y40.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd2 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd2 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.CQ      Tcko                  0.200   state_FSM_FFd2
                                                       state_FSM_FFd2
    SLICE_X18Y40.C5      net (fanout=6)        0.085   state_FSM_FFd2
    SLICE_X18Y40.CLK     Tah         (-Th)    -0.190   state_FSM_FFd2
                                                       state_FSM_FFd2_rstpot
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.390ns logic, 0.085ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.608|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1842 paths, 0 nets, and 175 connections

Design statistics:
   Minimum period:   3.608ns{1}   (Maximum frequency: 277.162MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 24 21:52:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



