# Digital VLSI Systems - ECE-NTUA

**lab1**  Binary Decoders, Registers, and Counters in VHDL  
**lab2**  Design of Arithmetic Units with Hierarchical Design  
**lab3**  Design of Hardware Units using Pipelining Technique  
**lab4**  Implementation of FIR Filter  
**lab5**  Implementation of FIR Filter with AXI Interface on Zynq SoC FPGA  
**lab6**  Implementation of Debayering Filter with AXI Interface on Zynq SoC FPGA  

This repository contains the lab exercises for the **Digital VLSI Systems** course at the **School of Electrical and Computer Engineering, National Technical University of Athens (ECE-NTUA)** for the academic year **2023-2024**.
