
*** Running vivado
    with args -log swerv_eh1_reference_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_eh1_reference_design.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source swerv_eh1_reference_design.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 435.551 ; gain = 146.934
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 725.816 ; gain = 29.832
Command: synth_design -top swerv_eh1_reference_design -part xc7z020clg484-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.633 ; gain = 231.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swerv_eh1_reference_design' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:16]
INFO: [Synth 8-6157] synthesizing module 'clk_and_rst_wrapper' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/peripherals/bd/clk_and_rst/hdl/clk_and_rst_wrapper.v:28]
INFO: [Synth 8-6157] synthesizing module 'clk_and_rst' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/clk_and_rst/synth/clk_and_rst.v:13]
INFO: [Synth 8-6157] synthesizing module 'clk_and_rst_clk_wiz_0_1' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/synth_1/.Xil/Vivado-16764-Nimi/realtime/clk_and_rst_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_and_rst_clk_wiz_0_1' (1#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/synth_1/.Xil/Vivado-16764-Nimi/realtime/clk_and_rst_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_and_rst_proc_sys_reset_0_0' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/synth_1/.Xil/Vivado-16764-Nimi/realtime/clk_and_rst_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_and_rst_proc_sys_reset_0_0' (2#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/synth_1/.Xil/Vivado-16764-Nimi/realtime/clk_and_rst_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_and_rst' (3#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/clk_and_rst/synth/clk_and_rst.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clk_and_rst_wrapper' (4#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/peripherals/bd/clk_and_rst/hdl/clk_and_rst_wrapper.v:28]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:69974]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (5#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:69974]
WARNING: [Synth 8-6104] Input port 'jtag_tdi' has an internal driver [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:292]
WARNING: [Synth 8-6104] Input port 'jtag_tms' has an internal driver [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:293]
WARNING: [Synth 8-6104] Input port 'jtag_nrst' has an internal driver [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:294]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33402]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (6#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33402]
INFO: [Synth 8-6157] synthesizing module 'swerv_wrapper' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/swerv_wrapper.sv:25]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'swerv' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/swerv.sv:23]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvoclkhdr' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'rvoclkhdr' (7#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:184]
INFO: [Synth 8-6157] synthesizing module 'dbg' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dbg/dbg.sv:24]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff' (8#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs' (9#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized0' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized0' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized0' (9#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized0' (9#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized1' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized1' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized1' (9#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized1' (9#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffe' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized2' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized2' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized2' (9#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized2' (9#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe' (10#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized3' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized3' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized3' (10#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized3' (10#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffsc' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:59]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffsc' (11#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:59]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:76]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized4' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized4' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized4' (11#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized4' (11#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga' (12#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:76]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized0' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized5' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized5' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized5' (12#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized5' (12#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized0' (12#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
WARNING: [Synth 8-3848] Net bus_clk in module/entity dbg does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dbg/dbg.sv:233]
INFO: [Synth 8-6155] done synthesizing module 'dbg' (13#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dbg/dbg.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ifu' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu.sv:22]
	Parameter TAGWIDTH bound to: 2 - type: integer 
	Parameter IDWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ifu_ifc_ctl' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized1' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized6' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized6' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized6' (13#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized6' (13#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized1' (13#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'ifu_ifc_ctl' (14#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ifu_bp_ctl' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_bp_ctl.sv:27]
	Parameter PC4 bound to: 4 - type: integer 
	Parameter BOFF bound to: 3 - type: integer 
	Parameter CALL bound to: 2 - type: integer 
	Parameter RET bound to: 1 - type: integer 
	Parameter BV bound to: 0 - type: integer 
	Parameter LRU_SIZE bound to: 4 - type: integer 
	Parameter NUM_BHT_LOOP bound to: 16 - type: integer 
	Parameter NUM_BHT_LOOP_INNER_HI bound to: 7 - type: integer 
	Parameter NUM_BHT_LOOP_OUTER_LO bound to: 4 - type: integer 
	Parameter BHT_NO_ADDR_MATCH bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized2' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized7' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized7' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized7' (14#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized7' (14#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized2' (14#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:99]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga' (15#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:99]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_addr_hash' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:416]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_addr_hash' (16#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:416]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized8' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized8' (16#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized3' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized8' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized9' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized9' (16#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized8' (16#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized3' (16#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-226] default block is never used [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_bp_ctl.sv:1075]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized4' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized9' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized10' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized10' (16#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized9' (16#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized4' (16#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvbradder' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:281]
INFO: [Synth 8-6155] done synthesizing module 'rvbradder' (17#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:281]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_tag_hash' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:396]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_tag_hash' (18#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:396]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized11' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized11' (18#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_ghr_hash' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:431]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_ghr_hash' (19#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:431]
INFO: [Synth 8-6155] done synthesizing module 'ifu_bp_ctl' (20#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_bp_ctl.sv:27]
INFO: [Synth 8-6157] synthesizing module 'ifu_aln_ctl' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_aln_ctl.sv:21]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter MHI bound to: 52 - type: integer 
	Parameter MSIZE bound to: 53 - type: integer 
	Parameter BRDATA_SIZE bound to: 48 - type: integer 
	Parameter BRDATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rveven_paritycheck' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:479]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritycheck' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:479]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized5' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 53 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized10' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 53 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized12' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 53 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized12' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized10' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized5' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized6' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized11' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized13' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized13' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized11' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized6' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized14' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized14' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized7' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized12' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized12' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized7' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized8' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized13' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized15' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized15' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized13' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized8' (21#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'ifu_compress_ctl' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_compress_ctl' (22#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_aln_ctl' (23#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_aln_ctl.sv:21]
INFO: [Synth 8-6157] synthesizing module 'ifu_mem_ctl' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_mem_ctl.sv:24]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_OF_BEATS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rveven_paritygen' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:470]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritygen' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:470]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized0' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:76]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized0' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:76]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized1' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:76]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized1' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:76]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized2' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:76]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized2' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:76]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized16' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized16' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized14' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized14' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdff_fpga__parameterized3' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:76]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff_fpga__parameterized3' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:76]
INFO: [Synth 8-6157] synthesizing module 'rvdffs_fpga__parameterized0' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:99]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs_fpga__parameterized0' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:99]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized9' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized15' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized15' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized9' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized10' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized16' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized17' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized17' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized16' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized10' (24#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
WARNING: [Synth 8-3848] Net axiclk in module/entity ifu_mem_ctl does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_mem_ctl.sv:940]
WARNING: [Synth 8-3848] Net fetch_f1_f2_c1_clk in module/entity ifu_mem_ctl does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_mem_ctl.sv:289]
WARNING: [Synth 8-3848] Net axiclk_reset in module/entity ifu_mem_ctl does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_mem_ctl.sv:941]
INFO: [Synth 8-6155] done synthesizing module 'ifu_mem_ctl' (25#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu_mem_ctl.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'ifu' (26#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/ifu/ifu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'dec' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dec/dec.sv:30]
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dec_ib_ctl' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dec/dec_ib_ctl.sv:16]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized11' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized17' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized18' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized18' (26#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized17' (26#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized11' (26#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized12' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized18' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized19' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized19' (26#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized18' (26#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized12' (26#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'dec_ib_ctl' (27#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dec/dec_ib_ctl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'dec_decode_ctl' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dec/dec_decode_ctl.sv:17]
	Parameter NBLOAD_SIZE bound to: 8 - type: integer 
	Parameter NBLOAD_SIZE_MSB bound to: 7 - type: integer 
	Parameter NBLOAD_TAG_MSB bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized20' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized20' (27#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dec_dec_ctl' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dec/dec_decode_ctl.sv:2493]
INFO: [Synth 8-6155] done synthesizing module 'dec_dec_ctl' (28#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dec/dec_decode_ctl.sv:2493]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized13' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized19' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized21' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized21' (28#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized19' (28#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized13' (28#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized14' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized20' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized22' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized22' (28#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized20' (28#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized14' (28#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:203]
WARNING: [Synth 8-5858] RAM cam_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'dec_decode_ctl' (29#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dec/dec_decode_ctl.sv:17]
INFO: [Synth 8-6157] synthesizing module 'dec_tlu_ctl' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dec/dec_tlu_ctl.sv:26]
INFO: [Synth 8-6157] synthesizing module 'dec_timer_ctl' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dec/dec_tlu_ctl.sv:2623]
INFO: [Synth 8-6155] done synthesizing module 'dec_timer_ctl' (30#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dec/dec_tlu_ctl.sv:2623]
INFO: [Synth 8-6157] synthesizing module 'rvsyncss' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:236]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized23' (30#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvsyncss' (31#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:236]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized24' (31#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized25' (31#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized26' (31#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized27' (31#1) [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
WARNING: [Synth 8-3848] Net exu_mul_c1_e3_clk in module/entity exu_mul_ctl does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/exu/exu_mul_ctl.sv:43]
WARNING: [Synth 8-3848] Net exu_mul_c1_e2_clk in module/entity exu_mul_ctl does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/exu/exu_mul_ctl.sv:43]
WARNING: [Synth 8-3848] Net exu_mul_c1_e1_clk in module/entity exu_mul_ctl does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/exu/exu_mul_ctl.sv:43]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
WARNING: [Synth 8-3848] Net exu_mp_pkt[valid] in module/entity exu does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_error] in module/entity exu does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_start_error] in module/entity exu does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[prett] in module/entity exu does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/exu/exu.sv:159]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_REGION bound to: 4'b1111 
	Parameter PIC_REGION bound to: 4'b1111 
	Parameter ICCM_REGION bound to: 4'b1110 
	Parameter ICCM_ENABLE bound to: 1'b0 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter CCM_SADR bound to: -268173312 - type: integer 
	Parameter CCM_SIZE bound to: 64 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 16 - type: integer 
	Parameter CCM_SADR bound to: -267649024 - type: integer 
	Parameter CCM_SIZE bound to: 32 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter PIC_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TIMER bound to: 8 - type: integer 
	Parameter TIMER_LOG2 bound to: 3 - type: integer 
	Parameter TIMER_MAX bound to: 3'sb111 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_LEVELS bound to: 4 - type: integer 
	Parameter INTPRIORITY_BASE_ADDR bound to: -267649024 - type: integer 
	Parameter INTPEND_BASE_ADDR bound to: -267644928 - type: integer 
	Parameter INTENABLE_BASE_ADDR bound to: -267640832 - type: integer 
	Parameter EXT_INTR_PIC_CONFIG bound to: -267636736 - type: integer 
	Parameter EXT_INTR_GW_CONFIG bound to: -267632640 - type: integer 
	Parameter EXT_INTR_GW_CLEAR bound to: -267628544 - type: integer 
	Parameter INTPEND_SIZE bound to: 32 - type: integer 
	Parameter INT_GRPS bound to: 1 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter GW_CONFIG bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DEPTH_PTR bound to: 2 - type: integer 
	Parameter NACK_COUNT bound to: 7 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net dma_bus_clk in module/entity dma_ctrl does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dma_ctrl.sv:183]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter DCCM_INDEX_BITS bound to: 11 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter USER_DR_LENGTH bound to: 41 - type: integer 
	Parameter TEST_LOGIC_RESET_STATE bound to: 0 - type: integer 
	Parameter RUN_TEST_IDLE_STATE bound to: 1 - type: integer 
	Parameter SELECT_DR_SCAN_STATE bound to: 2 - type: integer 
	Parameter CAPTURE_DR_STATE bound to: 3 - type: integer 
	Parameter SHIFT_DR_STATE bound to: 4 - type: integer 
	Parameter EXIT1_DR_STATE bound to: 5 - type: integer 
	Parameter PAUSE_DR_STATE bound to: 6 - type: integer 
	Parameter EXIT2_DR_STATE bound to: 7 - type: integer 
	Parameter UPDATE_DR_STATE bound to: 8 - type: integer 
	Parameter SELECT_IR_SCAN_STATE bound to: 9 - type: integer 
	Parameter CAPTURE_IR_STATE bound to: 10 - type: integer 
	Parameter SHIFT_IR_STATE bound to: 11 - type: integer 
	Parameter EXIT1_IR_STATE bound to: 12 - type: integer 
	Parameter PAUSE_IR_STATE bound to: 13 - type: integer 
	Parameter EXIT2_IR_STATE bound to: 14 - type: integer 
	Parameter UPDATE_IR_STATE bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dmi/rvjtag_tap.sv:95]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dmi/rvjtag_tap.sv:176]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/dmi/rvjtag_tap.sv:165]
WARNING: [Synth 8-689] width (1) of port connection 'dec_tlu_perfcnt0' does not match port width (2) of module 'swerv_wrapper' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:512]
WARNING: [Synth 8-689] width (1) of port connection 'dec_tlu_perfcnt1' does not match port width (2) of module 'swerv_wrapper' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:513]
WARNING: [Synth 8-689] width (1) of port connection 'dec_tlu_perfcnt2' does not match port width (2) of module 'swerv_wrapper' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:514]
WARNING: [Synth 8-689] width (1) of port connection 'dec_tlu_perfcnt3' does not match port width (2) of module 'swerv_wrapper' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:515]
WARNING: [Synth 8-7023] instance 'swerv_wrapper_inst' of module 'swerv_wrapper' has 191 connections declared, but only 190 given [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:306]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'axi_intc_auto_ds_0' has 76 connections declared, but only 72 given [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:2616]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'axi_intc_m01_regslice_0' has 40 connections declared, but only 38 given [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:3352]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'axi_intc_auto_cc_2' has 82 connections declared, but only 80 given [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:3716]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'axi_intc_auto_cc_3' has 82 connections declared, but only 80 given [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:4122]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'axi_intc_auto_cc_4' has 82 connections declared, but only 80 given [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:4528]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'axi_intc_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:796]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'axi_intc_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:818]
WARNING: [Synth 8-689] width (4) of port connection 'S00_AXI_0_arid' does not match port width (3) of module 'axi_intc_wrapper' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:560]
WARNING: [Synth 8-689] width (4) of port connection 'S00_AXI_0_awid' does not match port width (3) of module 'axi_intc_wrapper' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:572]
WARNING: [Synth 8-689] width (4) of port connection 'S00_AXI_0_bid' does not match port width (3) of module 'axi_intc_wrapper' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:581]
WARNING: [Synth 8-689] width (4) of port connection 'S00_AXI_0_rid' does not match port width (3) of module 'axi_intc_wrapper' [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:586]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
WARNING: [Synth 8-3848] Net nmi_int in module/entity swerv_eh1_reference_design does not have driver. [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/design_top/swerv_eh1_reference_design.v:40]
WARNING: [Synth 8-3331] design s02_couplers_imp_10LJ4TO has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design s02_couplers_imp_10LJ4TO has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design s02_couplers_imp_10LJ4TO has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design s02_couplers_imp_10LJ4TO has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design s02_couplers_imp_10LJ4TO has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design s02_couplers_imp_10LJ4TO has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design s02_couplers_imp_10LJ4TO has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design s02_couplers_imp_10LJ4TO has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design s01_couplers_imp_T8KJ0U has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design s01_couplers_imp_T8KJ0U has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design s01_couplers_imp_T8KJ0U has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design s01_couplers_imp_T8KJ0U has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design s00_couplers_imp_118GM27 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design s00_couplers_imp_118GM27 has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design s00_couplers_imp_118GM27 has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design s00_couplers_imp_118GM27 has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z91WJ1 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design dmi_wrapper has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvoclkhdr has unconnected port en
WARNING: [Synth 8-3331] design rvoclkhdr has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffe__parameterized24 has unconnected port scan_mode
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_wr_addr[1]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_wr_addr[0]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_lo[1]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_lo[0]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_hi[1]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_hi[0]
WARNING: [Synth 8-3331] design mem has unconnected port icm_clk_override
WARNING: [Synth 8-3331] design mem has unconnected port dec_tlu_core_ecc_disable
WARNING: [Synth 8-3331] design rvdffe__parameterized0 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffe has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdff_fpga__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design rvdff_fpga__parameterized0 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized1 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized0 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized2 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffsc_fpga has unconnected port clk
WARNING: [Synth 8-3331] design rvdffsc_fpga has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[14]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[13]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[12]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[11]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[10]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[9]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[8]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[7]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[6]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[5]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[4]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[3]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[2]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[1]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[0]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[15]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[14]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[13]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[12]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[11]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[10]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[9]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[8]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[7]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[6]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[5]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[4]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[3]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[2]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1618.160 ; gain = 591.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1636.508 ; gain = 610.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1636.508 ; gain = 610.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ibufg_jtag_tck' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_bram_ctrl_0_0/axi_intc_axi_bram_ctrl_0_0/axi_intc_axi_bram_ctrl_0_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_bram_ctrl_0_0/axi_intc_axi_bram_ctrl_0_0/axi_intc_axi_bram_ctrl_0_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_xbar_0/axi_intc_xbar_0/axi_intc_xbar_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_xbar_0/axi_intc_xbar_0/axi_intc_xbar_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_blk_mem_gen_0_0/axi_intc_blk_mem_gen_0_0/axi_intc_blk_mem_gen_0_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_blk_mem_gen_0_0/axi_intc_blk_mem_gen_0_0/axi_intc_blk_mem_gen_0_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_2/axi_intc_auto_cc_2/axi_intc_auto_cc_2_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_2/axi_intc_auto_cc_2/axi_intc_auto_cc_2_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_3/axi_intc_auto_cc_3/axi_intc_auto_cc_2_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_3/axi_intc_auto_cc_3/axi_intc_auto_cc_2_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_4/axi_intc_auto_cc_4/axi_intc_auto_cc_4_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_4/axi_intc_auto_cc_4/axi_intc_auto_cc_4_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_0/axi_intc_auto_cc_0/axi_intc_auto_cc_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_0/axi_intc_auto_cc_0/axi_intc_auto_cc_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_ds_0/axi_intc_auto_ds_0/axi_intc_auto_ds_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_ds_0/axi_intc_auto_ds_0/axi_intc_auto_ds_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_m01_regslice_0/axi_intc_m01_regslice_0/axi_intc_m01_regslice_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_m01_regslice_0/axi_intc_m01_regslice_0/axi_intc_m01_regslice_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_1/axi_intc_auto_cc_1/axi_intc_auto_cc_1_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_1/axi_intc_auto_cc_1/axi_intc_auto_cc_1_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_ds_1/axi_intc_auto_ds_1/axi_intc_auto_ds_1_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_ds_1/axi_intc_auto_ds_1/axi_intc_auto_ds_1_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_pc_0/axi_intc_auto_pc_0/axi_intc_auto_pc_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_pc_0/axi_intc_auto_pc_0/axi_intc_auto_pc_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_rs_0/axi_intc_auto_rs_0/axi_intc_auto_rs_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_rs'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_rs_0/axi_intc_auto_rs_0/axi_intc_auto_rs_0_in_context.xdc] for cell 'axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_rs'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0_1/clk_and_rst_clk_wiz_0_1/clk_and_rst_clk_wiz_0_1_in_context.xdc] for cell 'clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0_1/clk_and_rst_clk_wiz_0_1/clk_and_rst_clk_wiz_0_1_in_context.xdc] for cell 'clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0'
Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0_in_context.xdc] for cell 'clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0_in_context.xdc] for cell 'clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0'
Parsing XDC File [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/constrs_1/imports/constraints/zedboard.xdc]
Finished Parsing XDC File [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/constrs_1/imports/constraints/zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.srcs/constrs_1/imports/constraints/zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/swerv_eh1_reference_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/swerv_eh1_reference_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1849.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.513 . Memory (MB): peak = 1849.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:34 . Memory (MB): peak = 1849.281 ; gain = 822.910
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rvjtag_tap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  TEST_LOGIC_RESET_STATE |                 0001000000000000 |                             0000
     RUN_TEST_IDLE_STATE |                 0000100000000000 |                             0001
    SELECT_DR_SCAN_STATE |                 0000000000100000 |                             0010
    SELECT_IR_SCAN_STATE |                 0000000001000000 |                             1001
        CAPTURE_IR_STATE |                 0000010000000000 |                             1010
          SHIFT_IR_STATE |                 0000001000000000 |                             1011
          EXIT1_IR_STATE |                 0000000010000000 |                             1100
          PAUSE_IR_STATE |                 0000000000001000 |                             1101
          EXIT2_IR_STATE |                 0000000000010000 |                             1110
         UPDATE_IR_STATE |                 0000000100000000 |                             1111
        CAPTURE_DR_STATE |                 0000000000000001 |                             0011
          SHIFT_DR_STATE |                 0000000000000100 |                             0100
          EXIT1_DR_STATE |                 0000000000000010 |                             0101
          PAUSE_DR_STATE |                 1000000000000000 |                             0110
          EXIT2_DR_STATE |                 0010000000000000 |                             0111
         UPDATE_DR_STATE |                 0100000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rvjtag_tap'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:17 ; elapsed = 00:02:17 . Memory (MB): peak = 1849.281 ; gain = 822.910
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'swerv_wrapper_inst/swerv/dbg/axi_bready_ff' (rvdffs) to 'swerv_wrapper_inst/swerv/dbg/axi_rready_ff'
INFO: [Synth 8-223] decloning instance 'swerv_wrapper_inst/swerv/exu/div_e1/dividend_c' (rvtwoscomp) to 'swerv_wrapper_inst/swerv/exu/div_e1/q_ff_c'
INFO: [Synth 8-223] decloning instance 'swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_bready_ff' (rvdff_fpga__parameterized0) to 'swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rready_ff'

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |dec__GB0                        |           1|     37987|
|2     |dec__GB1                        |           1|     23272|
|3     |lsu__GB0                        |           1|     30025|
|4     |lsu__GB1                        |           1|     18210|
|5     |swerv__GCB0                     |           1|     37711|
|6     |exu                             |           1|     22012|
|7     |swerv_wrapper__GC0              |           1|      1972|
|8     |swerv_eh1_reference_design__GC0 |           1|      3275|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 9     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 14    
	   2 Input     13 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 5     
	  14 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 13    
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     39 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 5     
	   3 Input      2 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 51    
	   4 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 5     
	  19 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 3     
	               16 Bit    Wide XORs := 8     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               76 Bit    Registers := 6     
	               74 Bit    Registers := 9     
	               68 Bit    Registers := 4     
	               67 Bit    Registers := 5     
	               64 Bit    Registers := 15    
	               63 Bit    Registers := 2     
	               53 Bit    Registers := 3     
	               48 Bit    Registers := 3     
	               41 Bit    Registers := 2     
	               39 Bit    Registers := 11    
	               37 Bit    Registers := 5     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 166   
	               31 Bit    Registers := 34    
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 44    
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 8     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 56    
	                3 Bit    Registers := 59    
	                2 Bit    Registers := 188   
	                1 Bit    Registers := 375   
+---Multipliers : 
	                33x33  Multipliers := 1     
+---RAMs : 
	              78K Bit         RAMs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     76 Bit        Muxes := 6     
	   2 Input     74 Bit        Muxes := 9     
	   2 Input     68 Bit        Muxes := 4     
	   2 Input     67 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 34    
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 3     
	   3 Input     41 Bit        Muxes := 1     
	   4 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 6     
	   2 Input     37 Bit        Muxes := 5     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 296   
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 57    
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 44    
	   5 Input     26 Bit        Muxes := 8     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 42    
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 20    
	   2 Input     11 Bit        Muxes := 17    
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 141   
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 33    
	   2 Input      4 Bit        Muxes := 120   
	   6 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 115   
	   7 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 474   
	   8 Input      2 Bit        Muxes := 2     
	  26 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 943   
	   6 Input      1 Bit        Muxes := 42    
	   8 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rvdff__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized18__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdffs__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module rvdff__parameterized18__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdffs__parameterized17__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module rvdff__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module rvdffs__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module rvdff__parameterized19__2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module rvdffs__parameterized18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module rvdff__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized18__4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdffs__parameterized17__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module rvdff__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdffs__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module rvdff__parameterized19__3 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module rvdffs__parameterized18__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module rvdff__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module rvdffs__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module rvdff__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dec_ib_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdffs__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module rvdff__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdffs__parameterized17__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module rvdff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rvdffs__parameterized15__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module rvdff__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdffs__parameterized19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
Module rvdff__parameterized21__2 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdffs__parameterized19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
Module rvdff__parameterized21__3 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdffs__parameterized19__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
Module rvdff__parameterized21__4 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdffs__parameterized19__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
Module rvdff__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdffs__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
Module rvdff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdffs__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module rvdff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized22__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvbradder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized20__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized20__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized20__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized20__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized20__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized20__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized20__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module dec_decode_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 16    
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 62    
Module rvdff__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dec_timer_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
Module rvdff__parameterized23__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized23__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module rvdff__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module rvdff__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized25__1 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
Module rvdff__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module rvdff__parameterized26__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdff__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module rvdff__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdff__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module rvdff__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized23__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized23__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdff__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rvdffs__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module rvdff__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module rvdffs__parameterized21__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module rvdff__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module rvdffs__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
Module rvdff__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module rvdffs__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module rvdff__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module rvdffs__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module rvdff__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized20__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized20__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized20__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized20__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized23__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdffs__parameterized24__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module rvdff__parameterized23__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdffs__parameterized24__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module rvdff__parameterized23__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdffs__parameterized24__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module rvdff__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdffs__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module rvdff__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized20__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module dec_tlu_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module rvmaskandmatch__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvdff__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__157 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__155 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__156 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized30__4 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvdff__parameterized30__5 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvdff__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module exu_mul_ctl 
Detailed RTL Component Info : 
+---Multipliers : 
	                33x33  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rvdff__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdff__parameterized30__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvdff__parameterized30__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvdff__parameterized30__3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvtwoscomp__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvtwoscomp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvdff__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module exu_div_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__160 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__31 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized22__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized31__6 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvbradder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module exu_alu_ctl__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rvdff__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__163 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__162 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__32 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized22__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized31__7 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvbradder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module exu_alu_ctl__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rvdff__parameterized31__2 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvdff__parameterized31__3 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvdff__parameterized31__4 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvdff__parameterized31__5 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvdff__parameterized32__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized33__1 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized33__2 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized33__3 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized33__4 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized33__5 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdffs__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module rvdff__parameterized4__186 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdff__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__165 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__164 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__33 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized22__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized31__8 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvbradder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module exu_alu_ctl__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rvdff__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__153 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__154 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__30 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized31__1 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvbradder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module exu_alu_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rvdff__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvdff__parameterized2__158 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvdff__parameterized34__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module rvdffs__parameterized29__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
Module rvdff__parameterized2__159 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module rvdffs__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
Module rvdff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized4__187 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__184 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__185 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module exu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 11    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 36    
Module rvdff__parameterized2__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized22__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvlsadder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized26__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdffs__parameterized30__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module rvdff__parameterized26__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdffs__parameterized30__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module rvdff__parameterized26__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdffs__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module rvdff__parameterized26__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdff__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdff__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lsu_lsc_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module rvdff__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lsu_bus_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 3     
	  14 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 44    
	   6 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 28    
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 31    
	   7 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 15    
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 85    
	   6 Input      1 Bit        Muxes := 40    
Module rvdff__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module lsu_bus_intf 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
Module rvmaskandmatch__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvecc_decode__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module rvecc_decode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module rvecc_encode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
Module lsu_ecc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
Module rvdff__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized2__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lsu_stbuf 
Detailed RTL Component Info : 
+---Adders : 
	  11 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 14    
Module rvdff__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized35__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module rvdffs__parameterized31__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module rvdff__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module rvdffs__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module rvdff__parameterized2__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lsu_dccm_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 32    
Module rvdff__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdffs__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module rvdff__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized2__147 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__148 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__149 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized2__150 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__151 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized2__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized4__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dbg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
Module rvdff__parameterized4__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized6__28 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized4__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdff__parameterized4__183 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized6__18 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__29 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdff__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ifu_ifc_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvbtb_addr_hash__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvbtb_addr_hash 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvdff__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module rvdff__parameterized9__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdff__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module rvdffs__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module rvbradder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvbradder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvbtb_tag_hash 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvdff__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rvbtb_ghr_hash__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
Module rvbtb_ghr_hash__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
Module rvbtb_ghr_hash__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
Module rvbtb_ghr_hash 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
Module rvdff__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__12 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized6__24 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__25 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__26 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__27 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized7__13 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__14 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__15 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__16 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__17 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__18 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__19 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__20 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__21 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__22 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__23 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__24 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__25 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__26 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__27 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__28 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__29 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__30 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__31 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__32 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__33 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__34 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__35 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__36 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__37 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__38 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__39 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__40 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__41 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__42 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__43 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized4__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__113 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__114 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__115 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__116 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__117 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__118 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__119 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__120 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__121 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__122 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__123 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__124 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__125 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__126 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__127 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__128 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__129 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__130 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__131 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__132 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__133 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__134 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__135 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__136 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__137 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__138 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__139 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__140 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__141 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__142 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__143 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__144 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__145 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__146 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__147 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__148 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__149 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__150 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__151 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__152 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__153 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__154 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__155 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__156 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__157 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__158 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__159 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__160 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__161 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__162 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__163 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__164 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__165 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__166 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__167 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__168 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__169 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__170 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__171 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__172 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__173 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__174 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__175 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__176 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__177 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__178 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__179 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__180 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__181 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__182 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ifu_bp_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     26 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 259   
	   2 Input      1 Bit        Muxes := 5     
Module rvdff__parameterized4__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module rvdffs__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module rvdff__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module rvdffs__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module rvdff__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module rvdffs__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module rvdff__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module rvdffs__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module rvdff__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module rvdffs__parameterized11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module rvdff__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module rvdffs__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module rvdff__parameterized6__21 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__22 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__23 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized14__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized14__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized14__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__parameterized14__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__parameterized14__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module rvdffs__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rvdff__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module rvdffs__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rvdff__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module rvdffs__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rvbtb_addr_hash__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvbtb_addr_hash__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvbtb_addr_hash__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvbtb_addr_hash__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvbtb_tag_hash__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvbtb_tag_hash__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvbtb_tag_hash__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvbtb_tag_hash__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvdff__parameterized9__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rveven_paritycheck__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritycheck__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritycheck__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritycheck 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module ifu_aln_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized6__19 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized6__20 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized6__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module rvdff__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module rvdffs__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module rvdff__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdff__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rvdffs__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module rvdff__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module rvdffs__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module rvdff__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rveven_paritygen__1 
Detailed RTL Component Info : 
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritygen__2 
Detailed RTL Component Info : 
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritygen__3 
Detailed RTL Component Info : 
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritygen 
Detailed RTL Component Info : 
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module ifu_mem_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
Module rvdff__parameterized2__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__152 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized14__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized14__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized14__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module cmp_and_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module pic_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  26 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized4__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized2__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffsc__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffsc__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffsc__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__145 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffsc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__146 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized5__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dma_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module swerv 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized25__2 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
Module rvdffs__parameterized32__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module rvdff__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
Module rvdffs__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module rvdff__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module ram_2048x39__1 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__2 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__3 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__4 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__5 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__6 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__7 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module lsu_dccm_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 16    
Module rvjtag_tap 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     41 Bit        Muxes := 1     
	   4 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module dmi_jtag_to_core_sync 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swerv_wrapper_insti_6/\dmi_wrapper/i_dmi_jtag_to_core_sync/wren_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swerv_wrapper_insti_6/\dmi_wrapper/i_dmi_jtag_to_core_sync/rden_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swerv_wrapper_insti_6/\dmi_wrapper/i_dmi_jtag_to_core_sync/wren_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swerv_wrapper_insti_6/\dmi_wrapper/i_dmi_jtag_to_core_sync/wren_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swerv_wrapper_insti_6/\dmi_wrapper/i_dmi_jtag_to_core_sync/rden_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swerv_wrapper_insti_6/\dmi_wrapper/i_dmi_jtag_to_core_sync/rden_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlu/\mip_ff/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arf/\bankid_ff/dffs/dout_reg[0] )
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc2_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc3_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c1_dc2_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c1_dc3_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_freeze_c2_dc1_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port lsu_busm_clk driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[31] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[30] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[19] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[18] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[15] driven by constant 0
INFO: [Synth 8-5546] ROM "pic_ctrl_inst/mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pic_ctrl_inst/mask" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[31] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[30] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[29] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[28] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[27] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[26] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[25] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[24] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[23] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[22] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[21] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[20] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[19] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[18] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[17] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[16] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[15] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[14] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[13] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[12] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[11] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[10] driven by constant 0
WARNING: [Synth 8-3917] design swerv__GCB0 has port picm_rd_data[9] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/\mem_ctl/dma_ok_prev_ff/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pic_ctrl_inst/claimid_ff/dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pic_ctrl_inst/claimid_ff/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pic_ctrl_inst/claimid_ff/dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pic_ctrl_inst/claimid_ff/dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/\mem_ctl/sbiccm_err_ff/dout_reg[0] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/exu/exu_mul_ctl.sv:108]
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:03 ; elapsed = 00:07:03 . Memory (MB): peak = 1849.281 ; gain = 822.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
+---------------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_mul_ctl | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |dec__GB0                        |           1|     35429|
|2     |dec__GB1                        |           1|     19562|
|3     |lsu__GB0                        |           1|     23805|
|4     |lsu__GB1                        |           1|      9441|
|5     |swerv__GCB0                     |           1|     32310|
|6     |exu                             |           1|     18124|
|7     |swerv_wrapper__GC0              |           1|      1659|
|8     |swerv_eh1_reference_design__GC0 |           1|      3274|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:35 ; elapsed = 00:07:36 . Memory (MB): peak = 1849.281 ; gain = 822.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/\pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/\pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/\pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/\pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/\pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/\pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/\pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/\pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/wrbuf_dataff/\dff/dffs/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_byteenff/dffs/dffs/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_byteenff/dffs/dffs/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_byteenff/dffs/dffs/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_byteenff/dffs/dffs/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_byteenff/dffs/dffs/dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_byteenff/dffs/dffs/dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_byteenff/dffs/dffs/dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_byteenff/dffs/dffs/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_sizeff/dffs/dffs/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\rdbuf_sizeff/dffs/dffs/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\rdbuf_sizeff/dffs/dffs/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_sizeff/dffs/dffs/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\wrbuf_sizeff/dffs/dffs/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (swervi_5/dma_ctrl/\rdbuf_sizeff/dffs/dffs/dout_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:53 ; elapsed = 00:11:55 . Memory (MB): peak = 2020.328 ; gain = 993.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|swerv_eh1_reference_design | mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
+---------------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |dec__GB1                        |           1|     19562|
|2     |swerv__GCB0                     |           1|     23994|
|3     |exu                             |           1|     17796|
|4     |swerv_wrapper__GC0              |           1|      1555|
|5     |swerv_eh1_reference_design__GC0 |           1|      3274|
|6     |lsu_bus_intf                    |           1|     18688|
|7     |swerv_eh1_reference_design_GT1  |           1|     45257|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_insti_6/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:41 ; elapsed = 00:13:17 . Memory (MB): peak = 2023.148 ; gain = 996.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |dec__GB1                        |           1|      4809|
|2     |swerv__GCB0                     |           1|      7651|
|3     |exu                             |           1|      6370|
|4     |swerv_wrapper__GC0              |           1|       585|
|5     |swerv_eh1_reference_design__GC0 |           1|      3274|
|6     |lsu_bus_intf                    |           1|      6307|
|7     |swerv_eh1_reference_design_GT1  |           1|     14903|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:02 ; elapsed = 00:13:39 . Memory (MB): peak = 2026.727 ; gain = 1000.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:03 ; elapsed = 00:13:40 . Memory (MB): peak = 2026.727 ; gain = 1000.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:14 ; elapsed = 00:13:52 . Memory (MB): peak = 2026.727 ; gain = 1000.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:17 ; elapsed = 00:13:54 . Memory (MB): peak = 2026.727 ; gain = 1000.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:17 ; elapsed = 00:13:54 . Memory (MB): peak = 2029.227 ; gain = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:19 ; elapsed = 00:13:56 . Memory (MB): peak = 2029.227 ; gain = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |axi_intc_xbar_0                |         1|
|2     |axi_intc_auto_cc_0             |         1|
|3     |axi_intc_auto_ds_0             |         1|
|4     |axi_intc_auto_cc_1             |         1|
|5     |axi_intc_auto_ds_1             |         1|
|6     |axi_intc_auto_pc_0             |         1|
|7     |axi_intc_auto_rs_0             |         1|
|8     |axi_intc_m01_regslice_0        |         1|
|9     |axi_intc_auto_cc_2             |         1|
|10    |axi_intc_auto_cc_3             |         1|
|11    |axi_intc_auto_cc_4             |         1|
|12    |axi_intc_axi_bram_ctrl_0_0     |         1|
|13    |axi_intc_axi_uartlite_0_0      |         1|
|14    |axi_intc_blk_mem_gen_0_0       |         1|
|15    |clk_and_rst_clk_wiz_0_1        |         1|
|16    |clk_and_rst_proc_sys_reset_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |axi_intc_auto_cc_0             |     1|
|2     |axi_intc_auto_cc_1             |     1|
|3     |axi_intc_auto_cc_2             |     1|
|4     |axi_intc_auto_cc_3             |     1|
|5     |axi_intc_auto_cc_4             |     1|
|6     |axi_intc_auto_ds_0             |     1|
|7     |axi_intc_auto_ds_1             |     1|
|8     |axi_intc_auto_pc_0             |     1|
|9     |axi_intc_auto_rs_0             |     1|
|10    |axi_intc_axi_bram_ctrl_0_0     |     1|
|11    |axi_intc_axi_uartlite_0_0      |     1|
|12    |axi_intc_blk_mem_gen_0_0       |     1|
|13    |axi_intc_m01_regslice_0        |     1|
|14    |axi_intc_xbar_0                |     1|
|15    |clk_and_rst_clk_wiz_0_1        |     1|
|16    |clk_and_rst_proc_sys_reset_0_0 |     1|
|17    |CARRY4                         |   606|
|18    |DSP48E1                        |     4|
|19    |LUT1                           |   199|
|20    |LUT2                           |  1216|
|21    |LUT3                           |  3513|
|22    |LUT4                           |  4357|
|23    |LUT5                           |  5240|
|24    |LUT6                           | 13194|
|25    |MUXF7                          |   286|
|26    |MUXF8                          |    30|
|27    |PULLUP                         |     2|
|28    |RAMB18E1                       |     8|
|29    |RAMB36E1                       |    16|
|30    |FDCE                           | 11750|
|31    |FDPE                           |     2|
|32    |FDRE                           |     1|
|33    |IBUF                           |     5|
|34    |IBUFG                          |     1|
|35    |OBUF                           |     5|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+--------------------------------+------+
|      |Instance                                                     |Module                          |Cells |
+------+-------------------------------------------------------------+--------------------------------+------+
|1     |top                                                          |                                | 43706|
|2     |  axi_intc_wrapper_inst                                      |axi_intc_wrapper                |  3264|
|3     |    axi_intc_i                                               |axi_intc                        |  3264|
|4     |      axi_interconnect_0                                     |axi_intc_axi_interconnect_0_0   |  3001|
|5     |        m00_couplers                                         |m00_couplers_imp_Z91WJ1         |   482|
|6     |        m01_couplers                                         |m01_couplers_imp_1422RD8        |   997|
|7     |        s00_couplers                                         |s00_couplers_imp_118GM27        |   286|
|8     |        s01_couplers                                         |s01_couplers_imp_T8KJ0U         |   286|
|9     |        s02_couplers                                         |s02_couplers_imp_10LJ4TO        |   278|
|10    |  clk_and_rst_wrapper_inst                                   |clk_and_rst_wrapper             |     8|
|11    |    clk_and_rst_i                                            |clk_and_rst                     |     7|
|12    |  swerv_wrapper_inst                                         |swerv_wrapper                   | 40421|
|13    |    dmi_wrapper                                              |dmi_wrapper                     |   135|
|14    |      i_jtag_tap                                             |rvjtag_tap                      |   135|
|15    |    mem                                                      |mem                             |   352|
|16    |      \Gen_dccm_enable.dccm                                  |lsu_dccm_mem                    |   352|
|17    |        dccm_rd_data_hiff                                    |rvdffe__parameterized24         |    39|
|18    |          dff                                                |rvdffs__parameterized32_2006    |    39|
|19    |            dffs                                             |rvdff__parameterized25_2007     |    39|
|20    |        dccm_rd_data_loff                                    |rvdffe__parameterized24_1992    |    39|
|21    |          dff                                                |rvdffs__parameterized32         |    39|
|22    |            dffs                                             |rvdff__parameterized25_2005     |    39|
|23    |        lsu_freeze_dc3ff                                     |rvdff_1993                      |     2|
|24    |        \mem_bank[0].dccm_bank                               |ram_2048x39                     |     4|
|25    |        \mem_bank[1].dccm_bank                               |ram_2048x39_1994                |     4|
|26    |        \mem_bank[2].dccm_bank                               |ram_2048x39_1995                |     4|
|27    |        \mem_bank[3].dccm_bank                               |ram_2048x39_1996                |     4|
|28    |        \mem_bank[4].dccm_bank                               |ram_2048x39_1997                |     4|
|29    |        \mem_bank[5].dccm_bank                               |ram_2048x39_1998                |     4|
|30    |        \mem_bank[6].dccm_bank                               |ram_2048x39_1999                |     4|
|31    |        \mem_bank[7].dccm_bank                               |ram_2048x39_2000                |     4|
|32    |        rd_addr_hi_ff                                        |rvdffs__parameterized1_2001     |   120|
|33    |          dffs                                               |rvdff__parameterized1_2004      |   120|
|34    |        rd_addr_lo_ff                                        |rvdffs__parameterized1_2002     |   120|
|35    |          dffs                                               |rvdff__parameterized1_2003      |   120|
|36    |    swerv                                                    |swerv                           | 39934|
|37    |      dec                                                    |dec                             | 15274|
|38    |        arf                                                  |dec_gpr_ctl                     |  3040|
|39    |          \gpr_banks[0].gpr[10].gprff                        |rvdffe_1899                     |    32|
|40    |            dff                                              |rvdffs__parameterized2_1990     |    32|
|41    |              dffs                                           |rvdff__parameterized2_1991      |    32|
|42    |          \gpr_banks[0].gpr[11].gprff                        |rvdffe_1900                     |   160|
|43    |            dff                                              |rvdffs__parameterized2_1988     |   160|
|44    |              dffs                                           |rvdff__parameterized2_1989      |   160|
|45    |          \gpr_banks[0].gpr[12].gprff                        |rvdffe_1901                     |   160|
|46    |            dff                                              |rvdffs__parameterized2_1986     |   160|
|47    |              dffs                                           |rvdff__parameterized2_1987      |   160|
|48    |          \gpr_banks[0].gpr[13].gprff                        |rvdffe_1902                     |    32|
|49    |            dff                                              |rvdffs__parameterized2_1984     |    32|
|50    |              dffs                                           |rvdff__parameterized2_1985      |    32|
|51    |          \gpr_banks[0].gpr[14].gprff                        |rvdffe_1903                     |    32|
|52    |            dff                                              |rvdffs__parameterized2_1982     |    32|
|53    |              dffs                                           |rvdff__parameterized2_1983      |    32|
|54    |          \gpr_banks[0].gpr[15].gprff                        |rvdffe_1904                     |   288|
|55    |            dff                                              |rvdffs__parameterized2_1980     |   288|
|56    |              dffs                                           |rvdff__parameterized2_1981      |   288|
|57    |          \gpr_banks[0].gpr[16].gprff                        |rvdffe_1905                     |    32|
|58    |            dff                                              |rvdffs__parameterized2_1978     |    32|
|59    |              dffs                                           |rvdff__parameterized2_1979      |    32|
|60    |          \gpr_banks[0].gpr[17].gprff                        |rvdffe_1906                     |    32|
|61    |            dff                                              |rvdffs__parameterized2_1976     |    32|
|62    |              dffs                                           |rvdff__parameterized2_1977      |    32|
|63    |          \gpr_banks[0].gpr[18].gprff                        |rvdffe_1907                     |    32|
|64    |            dff                                              |rvdffs__parameterized2_1974     |    32|
|65    |              dffs                                           |rvdff__parameterized2_1975      |    32|
|66    |          \gpr_banks[0].gpr[19].gprff                        |rvdffe_1908                     |   160|
|67    |            dff                                              |rvdffs__parameterized2_1972     |   160|
|68    |              dffs                                           |rvdff__parameterized2_1973      |   160|
|69    |          \gpr_banks[0].gpr[1].gprff                         |rvdffe_1909                     |   288|
|70    |            dff                                              |rvdffs__parameterized2_1970     |   288|
|71    |              dffs                                           |rvdff__parameterized2_1971      |   288|
|72    |          \gpr_banks[0].gpr[20].gprff                        |rvdffe_1910                     |   160|
|73    |            dff                                              |rvdffs__parameterized2_1968     |   160|
|74    |              dffs                                           |rvdff__parameterized2_1969      |   160|
|75    |          \gpr_banks[0].gpr[21].gprff                        |rvdffe_1911                     |    32|
|76    |            dff                                              |rvdffs__parameterized2_1966     |    32|
|77    |              dffs                                           |rvdff__parameterized2_1967      |    32|
|78    |          \gpr_banks[0].gpr[22].gprff                        |rvdffe_1912                     |    32|
|79    |            dff                                              |rvdffs__parameterized2_1964     |    32|
|80    |              dffs                                           |rvdff__parameterized2_1965      |    32|
|81    |          \gpr_banks[0].gpr[23].gprff                        |rvdffe_1913                     |   416|
|82    |            dff                                              |rvdffs__parameterized2_1962     |   416|
|83    |              dffs                                           |rvdff__parameterized2_1963      |   416|
|84    |          \gpr_banks[0].gpr[24].gprff                        |rvdffe_1914                     |    32|
|85    |            dff                                              |rvdffs__parameterized2_1960     |    32|
|86    |              dffs                                           |rvdff__parameterized2_1961      |    32|
|87    |          \gpr_banks[0].gpr[25].gprff                        |rvdffe_1915                     |    32|
|88    |            dff                                              |rvdffs__parameterized2_1958     |    32|
|89    |              dffs                                           |rvdff__parameterized2_1959      |    32|
|90    |          \gpr_banks[0].gpr[26].gprff                        |rvdffe_1916                     |    32|
|91    |            dff                                              |rvdffs__parameterized2_1956     |    32|
|92    |              dffs                                           |rvdff__parameterized2_1957      |    32|
|93    |          \gpr_banks[0].gpr[27].gprff                        |rvdffe_1917                     |   160|
|94    |            dff                                              |rvdffs__parameterized2_1954     |   160|
|95    |              dffs                                           |rvdff__parameterized2_1955      |   160|
|96    |          \gpr_banks[0].gpr[28].gprff                        |rvdffe_1918                     |    32|
|97    |            dff                                              |rvdffs__parameterized2_1952     |    32|
|98    |              dffs                                           |rvdff__parameterized2_1953      |    32|
|99    |          \gpr_banks[0].gpr[29].gprff                        |rvdffe_1919                     |    32|
|100   |            dff                                              |rvdffs__parameterized2_1950     |    32|
|101   |              dffs                                           |rvdff__parameterized2_1951      |    32|
|102   |          \gpr_banks[0].gpr[2].gprff                         |rvdffe_1920                     |    32|
|103   |            dff                                              |rvdffs__parameterized2_1948     |    32|
|104   |              dffs                                           |rvdff__parameterized2_1949      |    32|
|105   |          \gpr_banks[0].gpr[30].gprff                        |rvdffe_1921                     |    32|
|106   |            dff                                              |rvdffs__parameterized2_1946     |    32|
|107   |              dffs                                           |rvdff__parameterized2_1947      |    32|
|108   |          \gpr_banks[0].gpr[31].gprff                        |rvdffe_1922                     |    32|
|109   |            dff                                              |rvdffs__parameterized2_1944     |    32|
|110   |              dffs                                           |rvdff__parameterized2_1945      |    32|
|111   |          \gpr_banks[0].gpr[3].gprff                         |rvdffe_1923                     |   160|
|112   |            dff                                              |rvdffs__parameterized2_1942     |   160|
|113   |              dffs                                           |rvdff__parameterized2_1943      |   160|
|114   |          \gpr_banks[0].gpr[4].gprff                         |rvdffe_1924                     |   160|
|115   |            dff                                              |rvdffs__parameterized2_1940     |   160|
|116   |              dffs                                           |rvdff__parameterized2_1941      |   160|
|117   |          \gpr_banks[0].gpr[5].gprff                         |rvdffe_1925                     |    32|
|118   |            dff                                              |rvdffs__parameterized2_1938     |    32|
|119   |              dffs                                           |rvdff__parameterized2_1939      |    32|
|120   |          \gpr_banks[0].gpr[6].gprff                         |rvdffe_1926                     |    32|
|121   |            dff                                              |rvdffs__parameterized2_1936     |    32|
|122   |              dffs                                           |rvdff__parameterized2_1937      |    32|
|123   |          \gpr_banks[0].gpr[7].gprff                         |rvdffe_1927                     |   288|
|124   |            dff                                              |rvdffs__parameterized2_1934     |   288|
|125   |              dffs                                           |rvdff__parameterized2_1935      |   288|
|126   |          \gpr_banks[0].gpr[8].gprff                         |rvdffe_1928                     |    32|
|127   |            dff                                              |rvdffs__parameterized2_1932     |    32|
|128   |              dffs                                           |rvdff__parameterized2_1933      |    32|
|129   |          \gpr_banks[0].gpr[9].gprff                         |rvdffe_1929                     |    32|
|130   |            dff                                              |rvdffs__parameterized2_1930     |    32|
|131   |              dffs                                           |rvdff__parameterized2_1931      |    32|
|132   |        decode                                               |dec_decode_ctl                  |  5878|
|133   |          \cam_array[0].cam_ff                               |rvdff__parameterized20_1739     |    31|
|134   |          \cam_array[1].cam_ff                               |rvdff__parameterized20_1740     |    29|
|135   |          \cam_array[2].cam_ff                               |rvdff__parameterized20_1741     |    35|
|136   |          \cam_array[3].cam_ff                               |rvdff__parameterized20_1742     |    29|
|137   |          \cam_array[4].cam_ff                               |rvdff__parameterized20_1743     |    21|
|138   |          \cam_array[5].cam_ff                               |rvdff__parameterized20_1744     |    20|
|139   |          \cam_array[6].cam_ff                               |rvdff__parameterized20_1745     |    27|
|140   |          \cam_array[7].cam_ff                               |rvdff__parameterized20_1746     |    26|
|141   |          csr_data_e1ff                                      |rvdffe__parameterized11_1747    |    42|
|142   |            dff                                              |rvdffs__parameterized17_1897    |    42|
|143   |              dffs                                           |rvdff__parameterized18_1898     |    42|
|144   |          csrmiscff                                          |rvdffs__parameterized0_1748     |    41|
|145   |            dffs                                             |rvdff__parameterized0_1896      |    41|
|146   |          divpcff                                            |rvdffe__parameterized1_1749     |    89|
|147   |            dff                                              |rvdffs__parameterized6_1894     |    89|
|148   |              dffs                                           |rvdff__parameterized6_1895      |    89|
|149   |          divstallff                                         |rvdff_1750                      |     5|
|150   |          divtriggerff                                       |rvdffs__parameterized3_1751     |     4|
|151   |            dffs                                             |rvdff__parameterized3_1893      |     4|
|152   |          divwbaddrff                                        |rvdffs__parameterized0_1752     |    11|
|153   |            dffs                                             |rvdff__parameterized0_1892      |    11|
|154   |          divwbff                                            |rvdff_1753                      |   592|
|155   |          e1brpcff                                           |rvdffe__parameterized14_1754    |    12|
|156   |            dff                                              |rvdffs__parameterized20_1890    |    12|
|157   |              dffs                                           |rvdff__parameterized22_1891     |    12|
|158   |          e1ff                                               |rvdffe__parameterized13         |    93|
|159   |            dff                                              |rvdffs__parameterized19_1888    |    93|
|160   |              dffs                                           |rvdff__parameterized21_1889     |    93|
|161   |          e1loadff                                           |rvdffs__parameterized4_1755     |     3|
|162   |            dffs                                             |rvdff__parameterized4_1887      |     3|
|163   |          e2brpcff                                           |rvdffe__parameterized14_1756    |    13|
|164   |            dff                                              |rvdffs__parameterized20_1885    |    13|
|165   |              dffs                                           |rvdff__parameterized22_1886     |    13|
|166   |          e2ff                                               |rvdffe__parameterized13_1757    |   655|
|167   |            dff                                              |rvdffs__parameterized19_1883    |   655|
|168   |              dffs                                           |rvdff__parameterized21_1884     |   655|
|169   |          e2loadff                                           |rvdffs_1758                     |     1|
|170   |            dffs                                             |rvdff_1882                      |     1|
|171   |          e3ff                                               |rvdffe__parameterized13_1759    |   765|
|172   |            dff                                              |rvdffs__parameterized19_1880    |   765|
|173   |              dffs                                           |rvdff__parameterized21_1881     |   765|
|174   |          e4_trigger_ff                                      |rvdffe__parameterized9_1760     |    28|
|175   |            dff                                              |rvdffs__parameterized15_1878    |    28|
|176   |              dffs                                           |rvdff__parameterized11_1879     |    28|
|177   |          e4ff                                               |rvdffe__parameterized13_1761    |   313|
|178   |            dff                                              |rvdffs__parameterized19_1876    |   313|
|179   |              dffs                                           |rvdff__parameterized21_1877     |   313|
|180   |          e4nbloadff                                         |rvdffs_1762                     |     1|
|181   |            dffs                                             |rvdff_1875                      |     1|
|182   |          flushff                                            |rvdffs__parameterized4_1763     |    38|
|183   |            dffs                                             |rvdff__parameterized4_1874      |    38|
|184   |          freeze_before_ff                                   |rvdff_1764                      |     1|
|185   |          freeze_e4_ff                                       |rvdff_1765                      |     1|
|186   |          freeze_i0_e4ff                                     |rvdffe_1766                     |   105|
|187   |            dff                                              |rvdffs__parameterized2_1872     |   105|
|188   |              dffs                                           |rvdff__parameterized2_1873      |   105|
|189   |          freeze_i0_wbff                                     |rvdffe_1767                     |    32|
|190   |            dff                                              |rvdffs__parameterized2_1870     |    32|
|191   |              dffs                                           |rvdff__parameterized2_1871      |    32|
|192   |          freeze_i1_e4ff                                     |rvdffe_1768                     |    64|
|193   |            dff                                              |rvdffs__parameterized2_1868     |    64|
|194   |              dffs                                           |rvdff__parameterized2_1869      |    64|
|195   |          freeze_i1_wbff                                     |rvdffe_1769                     |    32|
|196   |            dff                                              |rvdffs__parameterized2_1866     |    32|
|197   |              dffs                                           |rvdff__parameterized2_1867      |    32|
|198   |          freezeff                                           |rvdff__parameterized4_1770      |   132|
|199   |          i0_e1c_ff                                          |rvdffs__parameterized3_1771     |     9|
|200   |            dffs                                             |rvdff__parameterized3_1865      |     9|
|201   |          i0_e2c_ff                                          |rvdffs__parameterized3_1772     |     8|
|202   |            dffs                                             |rvdff__parameterized3_1864      |     8|
|203   |          i0_e3c_ff                                          |rvdffs__parameterized3_1773     |    13|
|204   |            dffs                                             |rvdff__parameterized3_1863      |    13|
|205   |          i0_e4c_ff                                          |rvdffs__parameterized3_1774     |     6|
|206   |            dffs                                             |rvdff__parameterized3_1862      |     6|
|207   |          i0_wbc_ff                                          |rvdffs__parameterized3_1775     |     8|
|208   |            dffs                                             |rvdff__parameterized3_1861      |     8|
|209   |          i0cg0ff                                            |rvdffs__parameterized1_1776     |     6|
|210   |            dffs                                             |rvdff__parameterized1_1860      |     6|
|211   |          i0cg1ff                                            |rvdff__parameterized4_1777      |     5|
|212   |          i0e2pcff                                           |rvdffe__parameterized1_1778     |    61|
|213   |            dff                                              |rvdffs__parameterized6_1858     |    61|
|214   |              dffs                                           |rvdff__parameterized6_1859      |    61|
|215   |          i0e2resultff                                       |rvdffe_1779                     |    71|
|216   |            dff                                              |rvdffs__parameterized2_1856     |    71|
|217   |              dffs                                           |rvdff__parameterized2_1857      |    71|
|218   |          i0e3pcff                                           |rvdffe__parameterized1_1780     |    31|
|219   |            dff                                              |rvdffs__parameterized6_1854     |    31|
|220   |              dffs                                           |rvdff__parameterized6_1855      |    31|
|221   |          i0e3resultff                                       |rvdffe_1781                     |    32|
|222   |            dff                                              |rvdffs__parameterized2_1852     |    32|
|223   |              dffs                                           |rvdff__parameterized2_1853      |    32|
|224   |          i0e4pcff                                           |rvdffe__parameterized1_1782     |    31|
|225   |            dff                                              |rvdffs__parameterized6_1850     |    31|
|226   |              dffs                                           |rvdff__parameterized6_1851      |    31|
|227   |          i0e4resultff                                       |rvdffe_1783                     |    32|
|228   |            dff                                              |rvdffs__parameterized2_1848     |    32|
|229   |              dffs                                           |rvdff__parameterized2_1849      |    32|
|230   |          i0wbresultff                                       |rvdffe_1784                     |    32|
|231   |            dff                                              |rvdffs__parameterized2_1846     |    32|
|232   |              dffs                                           |rvdff__parameterized2_1847      |    32|
|233   |          i1_e1c_ff                                          |rvdffs__parameterized3_1785     |   145|
|234   |            dffs                                             |rvdff__parameterized3_1845      |   145|
|235   |          i1_e2c_ff                                          |rvdffs__parameterized3_1786     |     4|
|236   |            dffs                                             |rvdff__parameterized3_1844      |     4|
|237   |          i1_e3c_ff                                          |rvdffs__parameterized3_1787     |     9|
|238   |            dffs                                             |rvdff__parameterized3_1843      |     9|
|239   |          i1_e4c_ff                                          |rvdffs__parameterized3_1788     |     8|
|240   |            dffs                                             |rvdff__parameterized3_1842      |     8|
|241   |          i1_wbc_ff                                          |rvdffs__parameterized3_1789     |     6|
|242   |            dffs                                             |rvdff__parameterized3_1841      |     6|
|243   |          i1cg0ff                                            |rvdffs__parameterized1_1790     |     7|
|244   |            dffs                                             |rvdff__parameterized1_1840      |     7|
|245   |          i1cg1ff                                            |rvdff__parameterized4_1791      |     2|
|246   |          i1e2pcff                                           |rvdffe__parameterized1_1792     |   129|
|247   |            dff                                              |rvdffs__parameterized6_1838     |   129|
|248   |              dffs                                           |rvdff__parameterized6_1839      |   129|
|249   |          i1e2resultff                                       |rvdffe_1793                     |    32|
|250   |            dff                                              |rvdffs__parameterized2_1836     |    32|
|251   |              dffs                                           |rvdff__parameterized2_1837      |    32|
|252   |          i1e3pcff                                           |rvdffe__parameterized1_1794     |    31|
|253   |            dff                                              |rvdffs__parameterized6_1834     |    31|
|254   |              dffs                                           |rvdff__parameterized6_1835      |    31|
|255   |          i1e3resultff                                       |rvdffe_1795                     |    32|
|256   |            dff                                              |rvdffs__parameterized2_1832     |    32|
|257   |              dffs                                           |rvdff__parameterized2_1833      |    32|
|258   |          i1e4pcff                                           |rvdffe__parameterized1_1796     |    31|
|259   |            dff                                              |rvdffs__parameterized6_1830     |    31|
|260   |              dffs                                           |rvdff__parameterized6_1831      |    31|
|261   |          i1e4resultff                                       |rvdffe_1797                     |    32|
|262   |            dff                                              |rvdffs__parameterized2_1828     |    32|
|263   |              dffs                                           |rvdff__parameterized2_1829      |    32|
|264   |          i1wbresultff                                       |rvdffe_1798                     |    64|
|265   |            dff                                              |rvdffs__parameterized2_1826     |    64|
|266   |              dffs                                           |rvdff__parameterized2_1827      |    64|
|267   |          illegal_any_ff                                     |rvdffe_1799                     |    32|
|268   |            dff                                              |rvdffs__parameterized2_1824     |    32|
|269   |              dffs                                           |rvdff__parameterized2_1825      |    32|
|270   |          illegal_lockout_any_ff                             |rvdffs_1800                     |     1|
|271   |            dffs                                             |rvdff_1823                      |     1|
|272   |          lsu_idle_ff                                        |rvdff_1801                      |     1|
|273   |          pause_state_f                                      |rvdff_1802                      |     2|
|274   |          postsync_stallff                                   |rvdffs_1803                     |     2|
|275   |            dffs                                             |rvdff_1822                      |     2|
|276   |          trap_e1ff                                          |rvdffe__parameterized2_1804     |    23|
|277   |            dff                                              |rvdffs__parameterized7_1820     |    23|
|278   |              dffs                                           |rvdff__parameterized7_1821      |    23|
|279   |          trap_e2ff                                          |rvdffe__parameterized2_1805     |    23|
|280   |            dff                                              |rvdffs__parameterized7_1818     |    23|
|281   |              dffs                                           |rvdff__parameterized7_1819      |    23|
|282   |          trap_e3ff                                          |rvdffe__parameterized2_1806     |    23|
|283   |            dff                                              |rvdffs__parameterized7_1816     |    23|
|284   |              dffs                                           |rvdff__parameterized7_1817      |    23|
|285   |          trap_e4ff                                          |rvdffe__parameterized2_1807     |    65|
|286   |            dff                                              |rvdffs__parameterized7_1814     |    65|
|287   |              dffs                                           |rvdff__parameterized7_1815      |    65|
|288   |          wbff                                               |rvdffe__parameterized13_1808    |  1390|
|289   |            dff                                              |rvdffs__parameterized19         |  1390|
|290   |              dffs                                           |rvdff__parameterized21          |  1390|
|291   |          wbnbloadff                                         |rvdffs_1809                     |     1|
|292   |            dffs                                             |rvdff_1813                      |     1|
|293   |          write_csr_ff                                       |rvdffe_1810                     |   147|
|294   |            dff                                              |rvdffs__parameterized2_1811     |   147|
|295   |              dffs                                           |rvdff__parameterized2_1812      |   147|
|296   |        instbuff                                             |dec_ib_ctl                      |  2399|
|297   |          bp0ff                                              |rvdffe__parameterized12         |    86|
|298   |            dff                                              |rvdffs__parameterized18_1737    |    86|
|299   |              dffs                                           |rvdff__parameterized19_1738     |    86|
|300   |          bp1ff                                              |rvdffe__parameterized12_1707    |    82|
|301   |            dff                                              |rvdffs__parameterized18_1735    |    82|
|302   |              dffs                                           |rvdff__parameterized19_1736     |    82|
|303   |          bp2ff                                              |rvdffe__parameterized12_1708    |    68|
|304   |            dff                                              |rvdffs__parameterized18_1733    |    68|
|305   |              dffs                                           |rvdff__parameterized19_1734     |    68|
|306   |          bp3ff                                              |rvdffe__parameterized12_1709    |    68|
|307   |            dff                                              |rvdffs__parameterized18         |    68|
|308   |              dffs                                           |rvdff__parameterized19          |    68|
|309   |          flush_upperff                                      |rvdff_1710                      |     2|
|310   |          ib0ff                                              |rvdffe_1711                     |  1367|
|311   |            dff                                              |rvdffs__parameterized2_1731     |  1367|
|312   |              dffs                                           |rvdff__parameterized2_1732      |  1367|
|313   |          ib1ff                                              |rvdffe_1712                     |   347|
|314   |            dff                                              |rvdffs__parameterized2_1729     |   347|
|315   |              dffs                                           |rvdff__parameterized2_1730      |   347|
|316   |          ib2ff                                              |rvdffe_1713                     |    32|
|317   |            dff                                              |rvdffs__parameterized2_1727     |    32|
|318   |              dffs                                           |rvdff__parameterized2_1728      |    32|
|319   |          ib3ff                                              |rvdffe_1714                     |    32|
|320   |            dff                                              |rvdffs__parameterized2_1725     |    32|
|321   |              dffs                                           |rvdff__parameterized2_1726      |    32|
|322   |          ibvalff                                            |rvdff__parameterized3_1715      |   153|
|323   |          pc0ff                                              |rvdffe__parameterized11         |    56|
|324   |            dff                                              |rvdffs__parameterized17_1723    |    56|
|325   |              dffs                                           |rvdff__parameterized18_1724     |    56|
|326   |          pc1ff                                              |rvdffe__parameterized11_1716    |    37|
|327   |            dff                                              |rvdffs__parameterized17_1721    |    37|
|328   |              dffs                                           |rvdff__parameterized18_1722     |    37|
|329   |          pc2ff                                              |rvdffe__parameterized11_1717    |    35|
|330   |            dff                                              |rvdffs__parameterized17_1719    |    35|
|331   |              dffs                                           |rvdff__parameterized18_1720     |    35|
|332   |          pc3ff                                              |rvdffe__parameterized11_1718    |    34|
|333   |            dff                                              |rvdffs__parameterized17         |    34|
|334   |              dffs                                           |rvdff__parameterized18          |    34|
|335   |        tlu                                                  |dec_tlu_ctl                     |  3957|
|336   |          bp_wb_ff                                           |rvdff__parameterized26_1577     |   613|
|337   |          bp_wb_ghrff                                        |rvdff__parameterized20          |   165|
|338   |          bp_wb_index_ff                                     |rvdff__parameterized3_1578      |     5|
|339   |          excinfo_wb_ff                                      |rvdff__parameterized27          |   214|
|340   |          exctype_wb_ff                                      |rvdff__parameterized16          |     8|
|341   |          exthaltff                                          |rvdff__parameterized20_1579     |    58|
|342   |          flush_lower_ff                                     |rvdff__parameterized6_1580      |    31|
|343   |          freeff                                             |rvdff__parameterized14_1581     |   153|
|344   |          halt_ff                                            |rvdff__parameterized24          |    80|
|345   |          int_timers                                         |dec_timer_ctl                   |   262|
|346   |            mitb0_ff                                         |rvdffe_1693                     |    33|
|347   |              dff                                            |rvdffs__parameterized2_1705     |    33|
|348   |                dffs                                         |rvdff__parameterized2_1706      |    33|
|349   |            mitb1_ff                                         |rvdffe_1694                     |    66|
|350   |              dff                                            |rvdffs__parameterized2_1703     |    66|
|351   |                dffs                                         |rvdff__parameterized2_1704      |    66|
|352   |            mitcnt0_ff                                       |rvdffe_1695                     |    76|
|353   |              dff                                            |rvdffs__parameterized2_1701     |    76|
|354   |                dffs                                         |rvdff__parameterized2_1702      |    76|
|355   |            mitcnt1_ff                                       |rvdffe_1696                     |    77|
|356   |              dff                                            |rvdffs__parameterized2_1699     |    77|
|357   |                dffs                                         |rvdff__parameterized2_1700      |    77|
|358   |            mitctl0_ff                                       |rvdff__parameterized1_1697      |     4|
|359   |            mitctl1_ff                                       |rvdff__parameterized1_1698      |     6|
|360   |          lsu_dccm_errorff                                   |rvdff__parameterized4_1582      |     4|
|361   |          lsu_error_dc4ff                                    |rvdff__parameterized25          |    71|
|362   |          lsu_error_wbff                                     |rvdff__parameterized17          |    36|
|363   |          mcause_ff                                          |rvdff__parameterized2_1583      |    32|
|364   |          mcgc_ff                                            |rvdffe__parameterized9          |    28|
|365   |            dff                                              |rvdffs__parameterized15         |    28|
|366   |              dffs                                           |rvdff__parameterized11_1692     |    28|
|367   |          mcyclef_cout_ff                                    |rvdff_1584                      |     2|
|368   |          mcycleh_ff                                         |rvdffe_1585                     |    41|
|369   |            dff                                              |rvdffs__parameterized2_1690     |    41|
|370   |              dffs                                           |rvdff__parameterized2_1691      |    41|
|371   |          mcyclel_ff                                         |rvdffe_1586                     |    42|
|372   |            dff                                              |rvdffs__parameterized2_1688     |    42|
|373   |              dffs                                           |rvdff__parameterized2_1689      |    42|
|374   |          mdccmect_ff                                        |rvdffe_1587                     |    56|
|375   |            dff                                              |rvdffs__parameterized2_1686     |    56|
|376   |              dffs                                           |rvdff__parameterized2_1687      |    56|
|377   |          mdseac_ff                                          |rvdffe_1588                     |    38|
|378   |            dff                                              |rvdffs__parameterized2_1684     |    38|
|379   |              dffs                                           |rvdff__parameterized2_1685      |    38|
|380   |          meicidpl_ff                                        |rvdff__parameterized3_1589      |     4|
|381   |          meicurpl_ff                                        |rvdff__parameterized3_1590      |     4|
|382   |          meihap_ff                                          |rvdffe__parameterized7          |     4|
|383   |            dff                                              |rvdffs__parameterized12_1682    |     4|
|384   |              dffs                                           |rvdff__parameterized14_1683     |     4|
|385   |          meipt_ff                                           |rvdff__parameterized3_1591      |     4|
|386   |          meivt_ff                                           |rvdffe__parameterized16         |    24|
|387   |            dff                                              |rvdffs__parameterized22         |    24|
|388   |              dffs                                           |rvdff__parameterized24_1681     |    24|
|389   |          mepc_ff                                            |rvdff__parameterized6_1592      |    34|
|390   |          mfdc_ff                                            |rvdffe__parameterized15         |    23|
|391   |            dff                                              |rvdffs__parameterized21         |    23|
|392   |              dffs                                           |rvdff__parameterized28          |    23|
|393   |          mgpmc_ff                                           |rvdffs_1593                     |     1|
|394   |            dffs                                             |rvdff_1680                      |     1|
|395   |          mhpmc3_ff                                          |rvdffe_1594                     |    40|
|396   |            dff                                              |rvdffs__parameterized2_1678     |    40|
|397   |              dffs                                           |rvdff__parameterized2_1679      |    40|
|398   |          mhpmc3h_ff                                         |rvdffe_1595                     |    42|
|399   |            dff                                              |rvdffs__parameterized2_1676     |    42|
|400   |              dffs                                           |rvdff__parameterized2_1677      |    42|
|401   |          mhpmc4_ff                                          |rvdffe_1596                     |    43|
|402   |            dff                                              |rvdffs__parameterized2_1674     |    43|
|403   |              dffs                                           |rvdff__parameterized2_1675      |    43|
|404   |          mhpmc4h_ff                                         |rvdffe_1597                     |    44|
|405   |            dff                                              |rvdffs__parameterized2_1672     |    44|
|406   |              dffs                                           |rvdff__parameterized2_1673      |    44|
|407   |          mhpmc5_ff                                          |rvdffe_1598                     |    40|
|408   |            dff                                              |rvdffs__parameterized2_1670     |    40|
|409   |              dffs                                           |rvdff__parameterized2_1671      |    40|
|410   |          mhpmc5h_ff                                         |rvdffe_1599                     |    40|
|411   |            dff                                              |rvdffs__parameterized2_1668     |    40|
|412   |              dffs                                           |rvdff__parameterized2_1669      |    40|
|413   |          mhpmc6_ff                                          |rvdffe_1600                     |    42|
|414   |            dff                                              |rvdffs__parameterized2_1666     |    42|
|415   |              dffs                                           |rvdff__parameterized2_1667      |    42|
|416   |          mhpmc6h_ff                                         |rvdffe_1601                     |    40|
|417   |            dff                                              |rvdffs__parameterized2_1664     |    40|
|418   |              dffs                                           |rvdff__parameterized2_1665      |    40|
|419   |          mhpme3_ff                                          |rvdffs__parameterized24         |    75|
|420   |            dffs                                             |rvdff__parameterized23_1663     |    75|
|421   |          mhpme4_ff                                          |rvdffs__parameterized24_1602    |    77|
|422   |            dffs                                             |rvdff__parameterized23_1662     |    77|
|423   |          mhpme5_ff                                          |rvdffs__parameterized24_1603    |    73|
|424   |            dffs                                             |rvdff__parameterized23_1661     |    73|
|425   |          mhpme6_ff                                          |rvdffs__parameterized24_1604    |    74|
|426   |            dffs                                             |rvdff__parameterized23_1660     |    74|
|427   |          miccmect_ff                                        |rvdffe_1605                     |    50|
|428   |            dff                                              |rvdffs__parameterized2_1658     |    50|
|429   |              dffs                                           |rvdff__parameterized2_1659      |    50|
|430   |          micect_ff                                          |rvdffe_1606                     |    57|
|431   |            dff                                              |rvdffs__parameterized2_1656     |    57|
|432   |              dffs                                           |rvdff__parameterized2_1657      |    57|
|433   |          mie_ff                                             |rvdff__parameterized23_1607     |     6|
|434   |          minstretf_cout_ff                                  |rvdff__parameterized4_1608      |     3|
|435   |          minstreth_ff                                       |rvdffe_1609                     |    41|
|436   |            dff                                              |rvdffs__parameterized2_1654     |    41|
|437   |              dffs                                           |rvdff__parameterized2_1655      |    41|
|438   |          minstretl_ff                                       |rvdffe_1610                     |    43|
|439   |            dff                                              |rvdffs__parameterized2_1652     |    43|
|440   |              dffs                                           |rvdff__parameterized2_1653      |    43|
|441   |          mip_ff                                             |rvdff__parameterized23_1611     |     9|
|442   |          mrac_ff                                            |rvdffe_1612                     |    44|
|443   |            dff                                              |rvdffs__parameterized2_1650     |    44|
|444   |              dffs                                           |rvdff__parameterized2_1651      |    44|
|445   |          mscratch_ff                                        |rvdffe_1613                     |    32|
|446   |            dff                                              |rvdffs__parameterized2_1648     |    32|
|447   |              dffs                                           |rvdff__parameterized2_1649      |    32|
|448   |          mstatus_ff                                         |rvdff__parameterized4_1614      |     8|
|449   |          mtdata1_t0_ff                                      |rvdff__parameterized20_1615     |    40|
|450   |          mtdata1_t1_ff                                      |rvdff__parameterized20_1616     |    40|
|451   |          mtdata1_t2_ff                                      |rvdff__parameterized20_1617     |    44|
|452   |          mtdata1_t3_ff                                      |rvdff__parameterized20_1618     |    43|
|453   |          mtdata2_t0_ff                                      |rvdffe_1619                     |   135|
|454   |            dff                                              |rvdffs__parameterized2_1646     |   135|
|455   |              dffs                                           |rvdff__parameterized2_1647      |   135|
|456   |          mtdata2_t1_ff                                      |rvdffe_1620                     |   135|
|457   |            dff                                              |rvdffs__parameterized2_1644     |   135|
|458   |              dffs                                           |rvdff__parameterized2_1645      |   135|
|459   |          mtdata2_t2_ff                                      |rvdffe_1621                     |   136|
|460   |            dff                                              |rvdffs__parameterized2_1642     |   136|
|461   |              dffs                                           |rvdff__parameterized2_1643      |   136|
|462   |          mtdata2_t3_ff                                      |rvdffe_1622                     |   137|
|463   |            dff                                              |rvdffs__parameterized2_1640     |   137|
|464   |              dffs                                           |rvdff__parameterized2_1641      |   137|
|465   |          mtsel_ff                                           |rvdff__parameterized4_1623      |    62|
|466   |          mtval_ff                                           |rvdff__parameterized2_1624      |    32|
|467   |          mtvec_ff                                           |rvdffe__parameterized1_1625     |    43|
|468   |            dff                                              |rvdffs__parameterized6_1638     |    43|
|469   |              dffs                                           |rvdff__parameterized6_1639      |    43|
|470   |          nmi_ff                                             |rvdff__parameterized3_1626      |     6|
|471   |          npwbc_ff                                           |rvdffe__parameterized1_1627     |    31|
|472   |            dff                                              |rvdffs__parameterized6_1636     |    31|
|473   |              dffs                                           |rvdff__parameterized6_1637      |    31|
|474   |          pmu0inc_ff                                         |rvdff__parameterized4_1628      |     6|
|475   |          pmu1inc_ff                                         |rvdff__parameterized4_1629      |     6|
|476   |          pmu2inc_ff                                         |rvdff__parameterized4_1630      |     6|
|477   |          pmu3inc_ff                                         |rvdff__parameterized4_1631      |     6|
|478   |          pwbc_ff                                            |rvdffe__parameterized1_1632     |    39|
|479   |            dff                                              |rvdffs__parameterized6_1634     |    39|
|480   |              dffs                                           |rvdff__parameterized6_1635      |    39|
|481   |          reset_ff                                           |rvdff__parameterized4_1633      |    50|
|482   |      exu                                                    |exu                             |  6200|
|483   |        i0_alu_e1                                            |exu_alu_ctl                     |   615|
|484   |          aff                                                |rvdffe_1539                     |   191|
|485   |            dff                                              |rvdffs__parameterized2_1555     |   191|
|486   |              dffs                                           |rvdff__parameterized2_1556      |   191|
|487   |          bff                                                |rvdffe_1540                     |   185|
|488   |            dff                                              |rvdffs__parameterized2_1553     |   185|
|489   |              dffs                                           |rvdff__parameterized2_1554      |   185|
|490   |          brimmff                                            |rvdffe__parameterized14_1541    |    12|
|491   |            dff                                              |rvdffs__parameterized20_1551    |    12|
|492   |              dffs                                           |rvdff__parameterized22_1552     |    12|
|493   |          ibradder                                           |rvbradder_1542                  |    40|
|494   |          pcff                                               |rvdffe__parameterized1_1543     |    58|
|495   |            dff                                              |rvdffs__parameterized6_1549     |    58|
|496   |              dffs                                           |rvdff__parameterized6_1550      |    58|
|497   |          predictpacketff                                    |rvdffe__parameterized19_1544    |   125|
|498   |            dff                                              |rvdffs__parameterized26_1547    |   125|
|499   |              dffs                                           |rvdff__parameterized31_1548     |   125|
|500   |          validff                                            |rvdffs_1545                     |     4|
|501   |            dffs                                             |rvdff_1546                      |     4|
|502   |        csr_rs1_ff                                           |rvdffe_1369                     |    32|
|503   |          dff                                                |rvdffs__parameterized2_1575     |    32|
|504   |            dffs                                             |rvdff__parameterized2_1576      |    32|
|505   |        div_e1                                               |exu_div_ctl                     |   607|
|506   |          aff                                                |rvdffe__parameterized18_1559    |   127|
|507   |            dff                                              |rvdffs__parameterized25_1573    |   127|
|508   |              dffs                                           |rvdff__parameterized30_1574     |   127|
|509   |          countff                                            |rvdff__parameterized23          |    18|
|510   |          e1val_ff                                           |rvdff_1560                      |     1|
|511   |          flush_any_ff                                       |rvdff_1561                      |     1|
|512   |          i_shortq_ff                                        |rvdff__parameterized0_1562      |    66|
|513   |          mff                                                |rvdffe__parameterized18_1563    |    71|
|514   |            dff                                              |rvdffs__parameterized25_1571    |    71|
|515   |              dffs                                           |rvdff__parameterized30_1572     |    71|
|516   |          miscf                                              |rvdffs__parameterized3_1564     |    42|
|517   |            dffs                                             |rvdff__parameterized3_1570      |    42|
|518   |          qff                                                |rvdffe__parameterized18_1565    |   223|
|519   |            dff                                              |rvdffs__parameterized25_1568    |   223|
|520   |              dffs                                           |rvdff__parameterized30_1569     |   223|
|521   |          runff                                              |rvdff_1566                      |    49|
|522   |          smallnumff                                         |rvdff__parameterized0_1567      |     9|
|523   |        e1ghrdecff                                           |rvdffs__parameterized4_1370     |     2|
|524   |          dffs                                               |rvdff__parameterized4_1558      |     2|
|525   |        e1ghrff                                              |rvdffs__parameterized0          |     5|
|526   |          dffs                                               |rvdff__parameterized0_1557      |     5|
|527   |        e4ghrff                                              |rvdff__parameterized0_1371      |     5|
|528   |        e4ghrflushff                                         |rvdff_1372                      |     1|
|529   |        final_predict_ff                                     |rvdff_1373                      |     1|
|530   |        i0_alu_e4                                            |exu_alu_ctl_1374                |   615|
|531   |          aff                                                |rvdffe_1521                     |   195|
|532   |            dff                                              |rvdffs__parameterized2_1537     |   195|
|533   |              dffs                                           |rvdff__parameterized2_1538      |   195|
|534   |          bff                                                |rvdffe_1522                     |   171|
|535   |            dff                                              |rvdffs__parameterized2_1535     |   171|
|536   |              dffs                                           |rvdff__parameterized2_1536      |   171|
|537   |          brimmff                                            |rvdffe__parameterized14_1523    |    13|
|538   |            dff                                              |rvdffs__parameterized20_1533    |    13|
|539   |              dffs                                           |rvdff__parameterized22_1534     |    13|
|540   |          ibradder                                           |rvbradder_1524                  |    45|
|541   |          pcff                                               |rvdffe__parameterized1_1525     |    55|
|542   |            dff                                              |rvdffs__parameterized6_1531     |    55|
|543   |              dffs                                           |rvdff__parameterized6_1532      |    55|
|544   |          predictpacketff                                    |rvdffe__parameterized19_1526    |   132|
|545   |            dff                                              |rvdffs__parameterized26_1529    |   132|
|546   |              dffs                                           |rvdff__parameterized31_1530     |   132|
|547   |          validff                                            |rvdffs_1527                     |     4|
|548   |            dffs                                             |rvdff_1528                      |     4|
|549   |        i0_ap_e1_ff                                          |rvdffe__parameterized20         |    88|
|550   |          dff                                                |rvdffs__parameterized27_1519    |    88|
|551   |            dffs                                             |rvdff__parameterized32_1520     |    88|
|552   |        i0_ap_e2_ff                                          |rvdffe__parameterized20_1375    |    19|
|553   |          dff                                                |rvdffs__parameterized27_1517    |    19|
|554   |            dffs                                             |rvdff__parameterized32_1518     |    19|
|555   |        i0_ap_e3_ff                                          |rvdffe__parameterized20_1376    |    19|
|556   |          dff                                                |rvdffs__parameterized27_1515    |    19|
|557   |            dffs                                             |rvdff__parameterized32_1516     |    19|
|558   |        i0_ap_e4_ff                                          |rvdffe__parameterized20_1377    |    98|
|559   |          dff                                                |rvdffs__parameterized27_1513    |    98|
|560   |            dffs                                             |rvdff__parameterized32_1514     |    98|
|561   |        i0_pp_e2_ff                                          |rvdffe__parameterized19         |    74|
|562   |          dff                                                |rvdffs__parameterized26_1511    |    74|
|563   |            dffs                                             |rvdff__parameterized31_1512     |    74|
|564   |        i0_pp_e3_ff                                          |rvdffe__parameterized19_1378    |    74|
|565   |          dff                                                |rvdffs__parameterized26_1509    |    74|
|566   |            dffs                                             |rvdff__parameterized31_1510     |    74|
|567   |        i0_src_e1_ff                                         |rvdffe__parameterized21         |    76|
|568   |          dff                                                |rvdffs__parameterized28_1507    |    76|
|569   |            dffs                                             |rvdff__parameterized33_1508     |    76|
|570   |        i0_src_e2_ff                                         |rvdffe__parameterized21_1379    |    76|
|571   |          dff                                                |rvdffs__parameterized28_1505    |    76|
|572   |            dffs                                             |rvdff__parameterized33_1506     |    76|
|573   |        i0_src_e3_ff                                         |rvdffe__parameterized21_1380    |    76|
|574   |          dff                                                |rvdffs__parameterized28_1503    |    76|
|575   |            dffs                                             |rvdff__parameterized33_1504     |    76|
|576   |        i0_upper_flush_e2_ff                                 |rvdffe_1381                     |    94|
|577   |          dff                                                |rvdffs__parameterized2_1501     |    94|
|578   |            dffs                                             |rvdff__parameterized2_1502      |    94|
|579   |        i0_upper_flush_e3_ff                                 |rvdffe__parameterized22         |    63|
|580   |          dff                                                |rvdffs__parameterized29_1499    |    63|
|581   |            dffs                                             |rvdff__parameterized34_1500     |    63|
|582   |        i0_upper_flush_e4_ff                                 |rvdffe__parameterized22_1382    |    63|
|583   |          dff                                                |rvdffs__parameterized29         |    63|
|584   |            dffs                                             |rvdff__parameterized34          |    63|
|585   |        i1_alu_e1                                            |exu_alu_ctl_1383                |   603|
|586   |          aff                                                |rvdffe_1481                     |   190|
|587   |            dff                                              |rvdffs__parameterized2_1497     |   190|
|588   |              dffs                                           |rvdff__parameterized2_1498      |   190|
|589   |          bff                                                |rvdffe_1482                     |   178|
|590   |            dff                                              |rvdffs__parameterized2_1495     |   178|
|591   |              dffs                                           |rvdff__parameterized2_1496      |   178|
|592   |          brimmff                                            |rvdffe__parameterized14_1483    |    13|
|593   |            dff                                              |rvdffs__parameterized20_1493    |    13|
|594   |              dffs                                           |rvdff__parameterized22_1494     |    13|
|595   |          ibradder                                           |rvbradder_1484                  |    38|
|596   |          pcff                                               |rvdffe__parameterized1_1485     |    58|
|597   |            dff                                              |rvdffs__parameterized6_1491     |    58|
|598   |              dffs                                           |rvdff__parameterized6_1492      |    58|
|599   |          predictpacketff                                    |rvdffe__parameterized19_1486    |   122|
|600   |            dff                                              |rvdffs__parameterized26_1489    |   122|
|601   |              dffs                                           |rvdff__parameterized31_1490     |   122|
|602   |          validff                                            |rvdffs_1487                     |     4|
|603   |            dffs                                             |rvdff_1488                      |     4|
|604   |        i1_alu_e4                                            |exu_alu_ctl_1384                |   609|
|605   |          aff                                                |rvdffe_1464                     |   191|
|606   |            dff                                              |rvdffs__parameterized2_1479     |   191|
|607   |              dffs                                           |rvdff__parameterized2_1480      |   191|
|608   |          bff                                                |rvdffe_1465                     |   178|
|609   |            dff                                              |rvdffs__parameterized2_1477     |   178|
|610   |              dffs                                           |rvdff__parameterized2_1478      |   178|
|611   |          brimmff                                            |rvdffe__parameterized14_1466    |    13|
|612   |            dff                                              |rvdffs__parameterized20_1475    |    13|
|613   |              dffs                                           |rvdff__parameterized22_1476     |    13|
|614   |          ibradder                                           |rvbradder                       |    41|
|615   |          pcff                                               |rvdffe__parameterized1_1467     |    55|
|616   |            dff                                              |rvdffs__parameterized6_1473     |    55|
|617   |              dffs                                           |rvdff__parameterized6_1474      |    55|
|618   |          predictpacketff                                    |rvdffe__parameterized19_1468    |   128|
|619   |            dff                                              |rvdffs__parameterized26_1471    |   128|
|620   |              dffs                                           |rvdff__parameterized31_1472     |   128|
|621   |          validff                                            |rvdffs_1469                     |     3|
|622   |            dffs                                             |rvdff_1470                      |     3|
|623   |        i1_ap_e1_ff                                          |rvdffe__parameterized20_1385    |    68|
|624   |          dff                                                |rvdffs__parameterized27_1462    |    68|
|625   |            dffs                                             |rvdff__parameterized32_1463     |    68|
|626   |        i1_ap_e2_ff                                          |rvdffe__parameterized20_1386    |    17|
|627   |          dff                                                |rvdffs__parameterized27_1460    |    17|
|628   |            dffs                                             |rvdff__parameterized32_1461     |    17|
|629   |        i1_ap_e3_ff                                          |rvdffe__parameterized20_1387    |    17|
|630   |          dff                                                |rvdffs__parameterized27_1458    |    17|
|631   |            dffs                                             |rvdff__parameterized32_1459     |    17|
|632   |        i1_ap_e4_ff                                          |rvdffe__parameterized20_1388    |    63|
|633   |          dff                                                |rvdffs__parameterized27         |    63|
|634   |            dffs                                             |rvdff__parameterized32          |    63|
|635   |        i1_pp_e2_ff                                          |rvdffe__parameterized19_1389    |    72|
|636   |          dff                                                |rvdffs__parameterized26_1456    |    72|
|637   |            dffs                                             |rvdff__parameterized31_1457     |    72|
|638   |        i1_pp_e3_ff                                          |rvdffe__parameterized19_1390    |    72|
|639   |          dff                                                |rvdffs__parameterized26_1454    |    72|
|640   |            dffs                                             |rvdff__parameterized31_1455     |    72|
|641   |        i1_src_e1_ff                                         |rvdffe__parameterized21_1391    |    76|
|642   |          dff                                                |rvdffs__parameterized28_1452    |    76|
|643   |            dffs                                             |rvdff__parameterized33_1453     |    76|
|644   |        i1_src_e2_ff                                         |rvdffe__parameterized21_1392    |    76|
|645   |          dff                                                |rvdffs__parameterized28_1450    |    76|
|646   |            dffs                                             |rvdff__parameterized33_1451     |    76|
|647   |        i1_src_e3_ff                                         |rvdffe__parameterized21_1393    |    76|
|648   |          dff                                                |rvdffs__parameterized28         |    76|
|649   |            dffs                                             |rvdff__parameterized33          |    76|
|650   |        i1_upper_flush_e2_ff                                 |rvdffe__parameterized18         |    33|
|651   |          dff                                                |rvdffs__parameterized25_1448    |    33|
|652   |            dffs                                             |rvdff__parameterized30_1449     |    33|
|653   |        i1_upper_flush_e3_ff                                 |rvdffe_1394                     |    32|
|654   |          dff                                                |rvdffs__parameterized2_1446     |    32|
|655   |            dffs                                             |rvdff__parameterized2_1447      |    32|
|656   |        i1_upper_flush_e4_ff                                 |rvdffe_1395                     |    32|
|657   |          dff                                                |rvdffs__parameterized2_1444     |    32|
|658   |            dffs                                             |rvdff__parameterized2_1445      |    32|
|659   |        mul_e1                                               |exu_mul_ctl                     |   367|
|660   |          a_e1_ff                                            |rvdffe_1406                     |    32|
|661   |            dff                                              |rvdffs__parameterized2_1442     |    32|
|662   |              dffs                                           |rvdff__parameterized2_1443      |    32|
|663   |          a_e2_ff                                            |rvdffe__parameterized18_1407    |    34|
|664   |            dff                                              |rvdffs__parameterized25_1440    |    34|
|665   |              dffs                                           |rvdff__parameterized30_1441     |    34|
|666   |          b_e1_ff                                            |rvdffe_1408                     |    32|
|667   |            dff                                              |rvdffs__parameterized2_1438     |    32|
|668   |              dffs                                           |rvdff__parameterized2_1439      |    32|
|669   |          b_e2_ff                                            |rvdffe__parameterized18_1409    |    34|
|670   |            dff                                              |rvdffs__parameterized25         |    34|
|671   |              dffs                                           |rvdff__parameterized30          |    34|
|672   |          ld_rs1_byp_e1_ff                                   |rvdff_fpga__parameterized0_1410 |    33|
|673   |            dffs                                             |rvdffs_1436                     |    33|
|674   |              dffs                                           |rvdff_1437                      |    33|
|675   |          ld_rs2_byp_e1_ff                                   |rvdff_fpga__parameterized0_1411 |    33|
|676   |            dffs                                             |rvdffs_1434                     |    33|
|677   |              dffs                                           |rvdff_1435                      |    33|
|678   |          low_e1_ff                                          |rvdff_fpga__parameterized0_1412 |     1|
|679   |            dffs                                             |rvdffs_1432                     |     1|
|680   |              dffs                                           |rvdff_1433                      |     1|
|681   |          low_e2_ff                                          |rvdff_fpga__parameterized0_1413 |     2|
|682   |            dffs                                             |rvdffs_1430                     |     2|
|683   |              dffs                                           |rvdff_1431                      |     2|
|684   |          low_e3_ff                                          |rvdff_fpga__parameterized0_1414 |     2|
|685   |            dffs                                             |rvdffs_1428                     |     2|
|686   |              dffs                                           |rvdff_1429                      |     2|
|687   |          prod_e3_ff                                         |rvdffe__parameterized0_1415     |    97|
|688   |            dff                                              |rvdffs__parameterized5_1426     |    97|
|689   |              dffs                                           |rvdff__parameterized5_1427      |    97|
|690   |          rs1_sign_e1_ff                                     |rvdff_fpga__parameterized0_1416 |     1|
|691   |            dffs                                             |rvdffs_1424                     |     1|
|692   |              dffs                                           |rvdff_1425                      |     1|
|693   |          rs2_sign_e1_ff                                     |rvdff_fpga__parameterized0_1417 |     1|
|694   |            dffs                                             |rvdffs_1422                     |     1|
|695   |              dffs                                           |rvdff_1423                      |     1|
|696   |          valid_e1_ff                                        |rvdffs_1418                     |     1|
|697   |            dffs                                             |rvdff_1421                      |     1|
|698   |          valid_e2_ff                                        |rvdffs_1419                     |    60|
|699   |            dffs                                             |rvdff_1420                      |    60|
|700   |        npc_any_ff                                           |rvdffe__parameterized1_1396     |    31|
|701   |          dff                                                |rvdffs__parameterized6_1404     |    31|
|702   |            dffs                                             |rvdff__parameterized6_1405      |    31|
|703   |        pred_correct_upper_e2_ff                             |rvdffs__parameterized4_1397     |     2|
|704   |          dffs                                               |rvdff__parameterized4_1403      |     2|
|705   |        pred_correct_upper_e3_ff                             |rvdffs__parameterized4_1398     |     2|
|706   |          dffs                                               |rvdff__parameterized4_1402      |     2|
|707   |        pred_correct_upper_e4_ff                             |rvdff__parameterized4_1399      |     2|
|708   |        predict_mp_ff                                        |rvdffe__parameterized19_1400    |    98|
|709   |          dff                                                |rvdffs__parameterized26         |    98|
|710   |            dffs                                             |rvdff__parameterized31          |    98|
|711   |        sec_decode_e4_ff                                     |rvdff__parameterized4_1401      |     2|
|712   |      ifu                                                    |ifu                             |  6558|
|713   |        aln                                                  |ifu_aln_ctl                     |  3196|
|714   |          brdata0ff                                          |rvdffe__parameterized6          |    48|
|715   |            dff                                              |rvdffs__parameterized11_1367    |    48|
|716   |              dffs                                           |rvdff__parameterized13_1368     |    48|
|717   |          brdata1ff                                          |rvdffe__parameterized6_1330     |    48|
|718   |            dff                                              |rvdffs__parameterized11_1365    |    48|
|719   |              dffs                                           |rvdff__parameterized13_1366     |    48|
|720   |          brdata2ff                                          |rvdffe__parameterized6_1331     |    48|
|721   |            dff                                              |rvdffs__parameterized11         |    48|
|722   |              dffs                                           |rvdff__parameterized13          |    48|
|723   |          f0pcff                                             |rvdffe__parameterized1_1332     |   179|
|724   |            dff                                              |rvdffs__parameterized6_1363     |   179|
|725   |              dffs                                           |rvdff__parameterized6_1364      |   179|
|726   |          f0valff                                            |rvdff__parameterized14_1333     |   791|
|727   |          f1pcff                                             |rvdffe__parameterized1_1334     |   126|
|728   |            dff                                              |rvdffs__parameterized6_1361     |   126|
|729   |              dffs                                           |rvdff__parameterized6_1362      |   126|
|730   |          f1valff                                            |rvdff__parameterized14_1335     |    17|
|731   |          f2pcff                                             |rvdffe__parameterized1_1336     |    31|
|732   |            dff                                              |rvdffs__parameterized6_1359     |    31|
|733   |              dffs                                           |rvdff__parameterized6_1360      |    31|
|734   |          f2valff                                            |rvdff__parameterized14_1337     |    10|
|735   |          illegal_any_ff                                     |rvdffe__parameterized3_1338     |    16|
|736   |            dff                                              |rvdffs__parameterized8_1357     |    16|
|737   |              dffs                                           |rvdff__parameterized9_1358      |    16|
|738   |          illegal_lockout_any_ff                             |rvdff_1339                      |     1|
|739   |          misc0ff                                            |rvdffe__parameterized5          |    49|
|740   |            dff                                              |rvdffs__parameterized10_1355    |    49|
|741   |              dffs                                           |rvdff__parameterized12_1356     |    49|
|742   |          misc1ff                                            |rvdffe__parameterized5_1340     |    49|
|743   |            dff                                              |rvdffs__parameterized10_1353    |    49|
|744   |              dffs                                           |rvdff__parameterized12_1354     |    49|
|745   |          misc2ff                                            |rvdffe__parameterized5_1341     |    49|
|746   |            dff                                              |rvdffs__parameterized10         |    49|
|747   |              dffs                                           |rvdff__parameterized12          |    49|
|748   |          q0ff                                               |rvdffe__parameterized8          |   128|
|749   |            dff                                              |rvdffs__parameterized13_1351    |   128|
|750   |              dffs                                           |rvdff__parameterized15_1352     |   128|
|751   |          q0offsetff                                         |rvdff__parameterized1_1342      |     4|
|752   |          q1ff                                               |rvdffe__parameterized8_1343     |   128|
|753   |            dff                                              |rvdffs__parameterized13_1349    |   128|
|754   |              dffs                                           |rvdff__parameterized15_1350     |   128|
|755   |          q1offsetff                                         |rvdff__parameterized1_1344      |     4|
|756   |          q2ff                                               |rvdffe__parameterized8_1345     |   128|
|757   |            dff                                              |rvdffs__parameterized13         |   128|
|758   |              dffs                                           |rvdff__parameterized15          |   128|
|759   |          q2offsetff                                         |rvdff__parameterized1_1346      |     4|
|760   |          rdpff                                              |rvdff__parameterized4_1347      |  1336|
|761   |          wrpff                                              |rvdff__parameterized4_1348      |     2|
|762   |        bp                                                   |ifu_bp_ctl                      |  2496|
|763   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank   |rvdffs_fpga                     |     2|
|764   |            dffs                                             |rvdffs__parameterized4_1328     |     2|
|765   |              dffs                                           |rvdff__parameterized4_1329      |     2|
|766   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank  |rvdffs_fpga_811                 |     2|
|767   |            dffs                                             |rvdffs__parameterized4_1326     |     2|
|768   |              dffs                                           |rvdff__parameterized4_1327      |     2|
|769   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank  |rvdffs_fpga_812                 |     2|
|770   |            dffs                                             |rvdffs__parameterized4_1324     |     2|
|771   |              dffs                                           |rvdff__parameterized4_1325      |     2|
|772   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank  |rvdffs_fpga_813                 |     2|
|773   |            dffs                                             |rvdffs__parameterized4_1322     |     2|
|774   |              dffs                                           |rvdff__parameterized4_1323      |     2|
|775   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank  |rvdffs_fpga_814                 |     2|
|776   |            dffs                                             |rvdffs__parameterized4_1320     |     2|
|777   |              dffs                                           |rvdff__parameterized4_1321      |     2|
|778   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank  |rvdffs_fpga_815                 |     2|
|779   |            dffs                                             |rvdffs__parameterized4_1318     |     2|
|780   |              dffs                                           |rvdff__parameterized4_1319      |     2|
|781   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank  |rvdffs_fpga_816                 |     2|
|782   |            dffs                                             |rvdffs__parameterized4_1316     |     2|
|783   |              dffs                                           |rvdff__parameterized4_1317      |     2|
|784   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank   |rvdffs_fpga_817                 |     2|
|785   |            dffs                                             |rvdffs__parameterized4_1314     |     2|
|786   |              dffs                                           |rvdff__parameterized4_1315      |     2|
|787   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank   |rvdffs_fpga_818                 |     2|
|788   |            dffs                                             |rvdffs__parameterized4_1312     |     2|
|789   |              dffs                                           |rvdff__parameterized4_1313      |     2|
|790   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank   |rvdffs_fpga_819                 |     2|
|791   |            dffs                                             |rvdffs__parameterized4_1310     |     2|
|792   |              dffs                                           |rvdff__parameterized4_1311      |     2|
|793   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank   |rvdffs_fpga_820                 |     2|
|794   |            dffs                                             |rvdffs__parameterized4_1308     |     2|
|795   |              dffs                                           |rvdff__parameterized4_1309      |     2|
|796   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank   |rvdffs_fpga_821                 |     2|
|797   |            dffs                                             |rvdffs__parameterized4_1306     |     2|
|798   |              dffs                                           |rvdff__parameterized4_1307      |     2|
|799   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank   |rvdffs_fpga_822                 |     2|
|800   |            dffs                                             |rvdffs__parameterized4_1304     |     2|
|801   |              dffs                                           |rvdff__parameterized4_1305      |     2|
|802   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank   |rvdffs_fpga_823                 |     2|
|803   |            dffs                                             |rvdffs__parameterized4_1302     |     2|
|804   |              dffs                                           |rvdff__parameterized4_1303      |     2|
|805   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank   |rvdffs_fpga_824                 |     2|
|806   |            dffs                                             |rvdffs__parameterized4_1300     |     2|
|807   |              dffs                                           |rvdff__parameterized4_1301      |     2|
|808   |          \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank   |rvdffs_fpga_825                 |     2|
|809   |            dffs                                             |rvdffs__parameterized4_1298     |     2|
|810   |              dffs                                           |rvdff__parameterized4_1299      |     2|
|811   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank   |rvdffs_fpga_826                 |     2|
|812   |            dffs                                             |rvdffs__parameterized4_1296     |     2|
|813   |              dffs                                           |rvdff__parameterized4_1297      |     2|
|814   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank  |rvdffs_fpga_827                 |     2|
|815   |            dffs                                             |rvdffs__parameterized4_1294     |     2|
|816   |              dffs                                           |rvdff__parameterized4_1295      |     2|
|817   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank  |rvdffs_fpga_828                 |     2|
|818   |            dffs                                             |rvdffs__parameterized4_1292     |     2|
|819   |              dffs                                           |rvdff__parameterized4_1293      |     2|
|820   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank  |rvdffs_fpga_829                 |     2|
|821   |            dffs                                             |rvdffs__parameterized4_1290     |     2|
|822   |              dffs                                           |rvdff__parameterized4_1291      |     2|
|823   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank  |rvdffs_fpga_830                 |     2|
|824   |            dffs                                             |rvdffs__parameterized4_1288     |     2|
|825   |              dffs                                           |rvdff__parameterized4_1289      |     2|
|826   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank  |rvdffs_fpga_831                 |     2|
|827   |            dffs                                             |rvdffs__parameterized4_1286     |     2|
|828   |              dffs                                           |rvdff__parameterized4_1287      |     2|
|829   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank  |rvdffs_fpga_832                 |     2|
|830   |            dffs                                             |rvdffs__parameterized4_1284     |     2|
|831   |              dffs                                           |rvdff__parameterized4_1285      |     2|
|832   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank   |rvdffs_fpga_833                 |     2|
|833   |            dffs                                             |rvdffs__parameterized4_1282     |     2|
|834   |              dffs                                           |rvdff__parameterized4_1283      |     2|
|835   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank   |rvdffs_fpga_834                 |     2|
|836   |            dffs                                             |rvdffs__parameterized4_1280     |     2|
|837   |              dffs                                           |rvdff__parameterized4_1281      |     2|
|838   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank   |rvdffs_fpga_835                 |     2|
|839   |            dffs                                             |rvdffs__parameterized4_1278     |     2|
|840   |              dffs                                           |rvdff__parameterized4_1279      |     2|
|841   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank   |rvdffs_fpga_836                 |     2|
|842   |            dffs                                             |rvdffs__parameterized4_1276     |     2|
|843   |              dffs                                           |rvdff__parameterized4_1277      |     2|
|844   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank   |rvdffs_fpga_837                 |     2|
|845   |            dffs                                             |rvdffs__parameterized4_1274     |     2|
|846   |              dffs                                           |rvdff__parameterized4_1275      |     2|
|847   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank   |rvdffs_fpga_838                 |     2|
|848   |            dffs                                             |rvdffs__parameterized4_1272     |     2|
|849   |              dffs                                           |rvdff__parameterized4_1273      |     2|
|850   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank   |rvdffs_fpga_839                 |     2|
|851   |            dffs                                             |rvdffs__parameterized4_1270     |     2|
|852   |              dffs                                           |rvdff__parameterized4_1271      |     2|
|853   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank   |rvdffs_fpga_840                 |     2|
|854   |            dffs                                             |rvdffs__parameterized4_1268     |     2|
|855   |              dffs                                           |rvdff__parameterized4_1269      |     2|
|856   |          \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank   |rvdffs_fpga_841                 |     2|
|857   |            dffs                                             |rvdffs__parameterized4_1266     |     2|
|858   |              dffs                                           |rvdff__parameterized4_1267      |     2|
|859   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank   |rvdffs_fpga_842                 |     2|
|860   |            dffs                                             |rvdffs__parameterized4_1264     |     2|
|861   |              dffs                                           |rvdff__parameterized4_1265      |     2|
|862   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank  |rvdffs_fpga_843                 |     2|
|863   |            dffs                                             |rvdffs__parameterized4_1262     |     2|
|864   |              dffs                                           |rvdff__parameterized4_1263      |     2|
|865   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank  |rvdffs_fpga_844                 |     2|
|866   |            dffs                                             |rvdffs__parameterized4_1260     |     2|
|867   |              dffs                                           |rvdff__parameterized4_1261      |     2|
|868   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank  |rvdffs_fpga_845                 |     2|
|869   |            dffs                                             |rvdffs__parameterized4_1258     |     2|
|870   |              dffs                                           |rvdff__parameterized4_1259      |     2|
|871   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank  |rvdffs_fpga_846                 |     2|
|872   |            dffs                                             |rvdffs__parameterized4_1256     |     2|
|873   |              dffs                                           |rvdff__parameterized4_1257      |     2|
|874   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank  |rvdffs_fpga_847                 |     2|
|875   |            dffs                                             |rvdffs__parameterized4_1254     |     2|
|876   |              dffs                                           |rvdff__parameterized4_1255      |     2|
|877   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank  |rvdffs_fpga_848                 |     2|
|878   |            dffs                                             |rvdffs__parameterized4_1252     |     2|
|879   |              dffs                                           |rvdff__parameterized4_1253      |     2|
|880   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank   |rvdffs_fpga_849                 |     2|
|881   |            dffs                                             |rvdffs__parameterized4_1250     |     2|
|882   |              dffs                                           |rvdff__parameterized4_1251      |     2|
|883   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank   |rvdffs_fpga_850                 |     2|
|884   |            dffs                                             |rvdffs__parameterized4_1248     |     2|
|885   |              dffs                                           |rvdff__parameterized4_1249      |     2|
|886   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank   |rvdffs_fpga_851                 |     2|
|887   |            dffs                                             |rvdffs__parameterized4_1246     |     2|
|888   |              dffs                                           |rvdff__parameterized4_1247      |     2|
|889   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank   |rvdffs_fpga_852                 |     2|
|890   |            dffs                                             |rvdffs__parameterized4_1244     |     2|
|891   |              dffs                                           |rvdff__parameterized4_1245      |     2|
|892   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank   |rvdffs_fpga_853                 |     2|
|893   |            dffs                                             |rvdffs__parameterized4_1242     |     2|
|894   |              dffs                                           |rvdff__parameterized4_1243      |     2|
|895   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank   |rvdffs_fpga_854                 |     2|
|896   |            dffs                                             |rvdffs__parameterized4_1240     |     2|
|897   |              dffs                                           |rvdff__parameterized4_1241      |     2|
|898   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank   |rvdffs_fpga_855                 |     2|
|899   |            dffs                                             |rvdffs__parameterized4_1238     |     2|
|900   |              dffs                                           |rvdff__parameterized4_1239      |     2|
|901   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank   |rvdffs_fpga_856                 |     2|
|902   |            dffs                                             |rvdffs__parameterized4_1236     |     2|
|903   |              dffs                                           |rvdff__parameterized4_1237      |     2|
|904   |          \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank   |rvdffs_fpga_857                 |     2|
|905   |            dffs                                             |rvdffs__parameterized4_1234     |     2|
|906   |              dffs                                           |rvdff__parameterized4_1235      |     2|
|907   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank   |rvdffs_fpga_858                 |     2|
|908   |            dffs                                             |rvdffs__parameterized4_1232     |     2|
|909   |              dffs                                           |rvdff__parameterized4_1233      |     2|
|910   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank  |rvdffs_fpga_859                 |     2|
|911   |            dffs                                             |rvdffs__parameterized4_1230     |     2|
|912   |              dffs                                           |rvdff__parameterized4_1231      |     2|
|913   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank  |rvdffs_fpga_860                 |     2|
|914   |            dffs                                             |rvdffs__parameterized4_1228     |     2|
|915   |              dffs                                           |rvdff__parameterized4_1229      |     2|
|916   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank  |rvdffs_fpga_861                 |     2|
|917   |            dffs                                             |rvdffs__parameterized4_1226     |     2|
|918   |              dffs                                           |rvdff__parameterized4_1227      |     2|
|919   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank  |rvdffs_fpga_862                 |     2|
|920   |            dffs                                             |rvdffs__parameterized4_1224     |     2|
|921   |              dffs                                           |rvdff__parameterized4_1225      |     2|
|922   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank  |rvdffs_fpga_863                 |     2|
|923   |            dffs                                             |rvdffs__parameterized4_1222     |     2|
|924   |              dffs                                           |rvdff__parameterized4_1223      |     2|
|925   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank  |rvdffs_fpga_864                 |     2|
|926   |            dffs                                             |rvdffs__parameterized4_1220     |     2|
|927   |              dffs                                           |rvdff__parameterized4_1221      |     2|
|928   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank   |rvdffs_fpga_865                 |     2|
|929   |            dffs                                             |rvdffs__parameterized4_1218     |     2|
|930   |              dffs                                           |rvdff__parameterized4_1219      |     2|
|931   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank   |rvdffs_fpga_866                 |     2|
|932   |            dffs                                             |rvdffs__parameterized4_1216     |     2|
|933   |              dffs                                           |rvdff__parameterized4_1217      |     2|
|934   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank   |rvdffs_fpga_867                 |     2|
|935   |            dffs                                             |rvdffs__parameterized4_1214     |     2|
|936   |              dffs                                           |rvdff__parameterized4_1215      |     2|
|937   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank   |rvdffs_fpga_868                 |     2|
|938   |            dffs                                             |rvdffs__parameterized4_1212     |     2|
|939   |              dffs                                           |rvdff__parameterized4_1213      |     2|
|940   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank   |rvdffs_fpga_869                 |     2|
|941   |            dffs                                             |rvdffs__parameterized4_1210     |     2|
|942   |              dffs                                           |rvdff__parameterized4_1211      |     2|
|943   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank   |rvdffs_fpga_870                 |     2|
|944   |            dffs                                             |rvdffs__parameterized4_1208     |     2|
|945   |              dffs                                           |rvdff__parameterized4_1209      |     2|
|946   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank   |rvdffs_fpga_871                 |     2|
|947   |            dffs                                             |rvdffs__parameterized4_1206     |     2|
|948   |              dffs                                           |rvdff__parameterized4_1207      |     2|
|949   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank   |rvdffs_fpga_872                 |     2|
|950   |            dffs                                             |rvdffs__parameterized4_1204     |     2|
|951   |              dffs                                           |rvdff__parameterized4_1205      |     2|
|952   |          \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank   |rvdffs_fpga_873                 |     2|
|953   |            dffs                                             |rvdffs__parameterized4_1202     |     2|
|954   |              dffs                                           |rvdff__parameterized4_1203      |     2|
|955   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank   |rvdffs_fpga_874                 |     2|
|956   |            dffs                                             |rvdffs__parameterized4_1200     |     2|
|957   |              dffs                                           |rvdff__parameterized4_1201      |     2|
|958   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank  |rvdffs_fpga_875                 |     2|
|959   |            dffs                                             |rvdffs__parameterized4_1198     |     2|
|960   |              dffs                                           |rvdff__parameterized4_1199      |     2|
|961   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank  |rvdffs_fpga_876                 |     2|
|962   |            dffs                                             |rvdffs__parameterized4_1196     |     2|
|963   |              dffs                                           |rvdff__parameterized4_1197      |     2|
|964   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank  |rvdffs_fpga_877                 |     2|
|965   |            dffs                                             |rvdffs__parameterized4_1194     |     2|
|966   |              dffs                                           |rvdff__parameterized4_1195      |     2|
|967   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank  |rvdffs_fpga_878                 |     2|
|968   |            dffs                                             |rvdffs__parameterized4_1192     |     2|
|969   |              dffs                                           |rvdff__parameterized4_1193      |     2|
|970   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank  |rvdffs_fpga_879                 |     2|
|971   |            dffs                                             |rvdffs__parameterized4_1190     |     2|
|972   |              dffs                                           |rvdff__parameterized4_1191      |     2|
|973   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank  |rvdffs_fpga_880                 |     2|
|974   |            dffs                                             |rvdffs__parameterized4_1188     |     2|
|975   |              dffs                                           |rvdff__parameterized4_1189      |     2|
|976   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank   |rvdffs_fpga_881                 |     2|
|977   |            dffs                                             |rvdffs__parameterized4_1186     |     2|
|978   |              dffs                                           |rvdff__parameterized4_1187      |     2|
|979   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank   |rvdffs_fpga_882                 |     2|
|980   |            dffs                                             |rvdffs__parameterized4_1184     |     2|
|981   |              dffs                                           |rvdff__parameterized4_1185      |     2|
|982   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank   |rvdffs_fpga_883                 |     2|
|983   |            dffs                                             |rvdffs__parameterized4_1182     |     2|
|984   |              dffs                                           |rvdff__parameterized4_1183      |     2|
|985   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank   |rvdffs_fpga_884                 |     2|
|986   |            dffs                                             |rvdffs__parameterized4_1180     |     2|
|987   |              dffs                                           |rvdff__parameterized4_1181      |     2|
|988   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank   |rvdffs_fpga_885                 |     2|
|989   |            dffs                                             |rvdffs__parameterized4_1178     |     2|
|990   |              dffs                                           |rvdff__parameterized4_1179      |     2|
|991   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank   |rvdffs_fpga_886                 |     2|
|992   |            dffs                                             |rvdffs__parameterized4_1176     |     2|
|993   |              dffs                                           |rvdff__parameterized4_1177      |     2|
|994   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank   |rvdffs_fpga_887                 |     2|
|995   |            dffs                                             |rvdffs__parameterized4_1174     |     2|
|996   |              dffs                                           |rvdff__parameterized4_1175      |     2|
|997   |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank   |rvdffs_fpga_888                 |     2|
|998   |            dffs                                             |rvdffs__parameterized4_1172     |     2|
|999   |              dffs                                           |rvdff__parameterized4_1173      |     2|
|1000  |          \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank   |rvdffs_fpga_889                 |     2|
|1001  |            dffs                                             |rvdffs__parameterized4_1170     |     2|
|1002  |              dffs                                           |rvdff__parameterized4_1171      |     2|
|1003  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank   |rvdffs_fpga_890                 |     2|
|1004  |            dffs                                             |rvdffs__parameterized4_1168     |     2|
|1005  |              dffs                                           |rvdff__parameterized4_1169      |     2|
|1006  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank  |rvdffs_fpga_891                 |     2|
|1007  |            dffs                                             |rvdffs__parameterized4_1166     |     2|
|1008  |              dffs                                           |rvdff__parameterized4_1167      |     2|
|1009  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank  |rvdffs_fpga_892                 |     2|
|1010  |            dffs                                             |rvdffs__parameterized4_1164     |     2|
|1011  |              dffs                                           |rvdff__parameterized4_1165      |     2|
|1012  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank  |rvdffs_fpga_893                 |     2|
|1013  |            dffs                                             |rvdffs__parameterized4_1162     |     2|
|1014  |              dffs                                           |rvdff__parameterized4_1163      |     2|
|1015  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank  |rvdffs_fpga_894                 |     2|
|1016  |            dffs                                             |rvdffs__parameterized4_1160     |     2|
|1017  |              dffs                                           |rvdff__parameterized4_1161      |     2|
|1018  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank  |rvdffs_fpga_895                 |     2|
|1019  |            dffs                                             |rvdffs__parameterized4_1158     |     2|
|1020  |              dffs                                           |rvdff__parameterized4_1159      |     2|
|1021  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank  |rvdffs_fpga_896                 |     2|
|1022  |            dffs                                             |rvdffs__parameterized4_1156     |     2|
|1023  |              dffs                                           |rvdff__parameterized4_1157      |     2|
|1024  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank   |rvdffs_fpga_897                 |     2|
|1025  |            dffs                                             |rvdffs__parameterized4_1154     |     2|
|1026  |              dffs                                           |rvdff__parameterized4_1155      |     2|
|1027  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank   |rvdffs_fpga_898                 |     2|
|1028  |            dffs                                             |rvdffs__parameterized4_1152     |     2|
|1029  |              dffs                                           |rvdff__parameterized4_1153      |     2|
|1030  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank   |rvdffs_fpga_899                 |     2|
|1031  |            dffs                                             |rvdffs__parameterized4_1150     |     2|
|1032  |              dffs                                           |rvdff__parameterized4_1151      |     2|
|1033  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank   |rvdffs_fpga_900                 |     2|
|1034  |            dffs                                             |rvdffs__parameterized4_1148     |     2|
|1035  |              dffs                                           |rvdff__parameterized4_1149      |     2|
|1036  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank   |rvdffs_fpga_901                 |     2|
|1037  |            dffs                                             |rvdffs__parameterized4_1146     |     2|
|1038  |              dffs                                           |rvdff__parameterized4_1147      |     2|
|1039  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank   |rvdffs_fpga_902                 |     2|
|1040  |            dffs                                             |rvdffs__parameterized4_1144     |     2|
|1041  |              dffs                                           |rvdff__parameterized4_1145      |     2|
|1042  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank   |rvdffs_fpga_903                 |     2|
|1043  |            dffs                                             |rvdffs__parameterized4_1142     |     2|
|1044  |              dffs                                           |rvdff__parameterized4_1143      |     2|
|1045  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank   |rvdffs_fpga_904                 |     2|
|1046  |            dffs                                             |rvdffs__parameterized4_1140     |     2|
|1047  |              dffs                                           |rvdff__parameterized4_1141      |     2|
|1048  |          \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank   |rvdffs_fpga_905                 |     2|
|1049  |            dffs                                             |rvdffs__parameterized4_1138     |     2|
|1050  |              dffs                                           |rvdff__parameterized4_1139      |     2|
|1051  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank   |rvdffs_fpga_906                 |     2|
|1052  |            dffs                                             |rvdffs__parameterized4_1136     |     2|
|1053  |              dffs                                           |rvdff__parameterized4_1137      |     2|
|1054  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank  |rvdffs_fpga_907                 |     2|
|1055  |            dffs                                             |rvdffs__parameterized4_1134     |     2|
|1056  |              dffs                                           |rvdff__parameterized4_1135      |     2|
|1057  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank  |rvdffs_fpga_908                 |     2|
|1058  |            dffs                                             |rvdffs__parameterized4_1132     |     2|
|1059  |              dffs                                           |rvdff__parameterized4_1133      |     2|
|1060  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank  |rvdffs_fpga_909                 |     2|
|1061  |            dffs                                             |rvdffs__parameterized4_1130     |     2|
|1062  |              dffs                                           |rvdff__parameterized4_1131      |     2|
|1063  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank  |rvdffs_fpga_910                 |     2|
|1064  |            dffs                                             |rvdffs__parameterized4_1128     |     2|
|1065  |              dffs                                           |rvdff__parameterized4_1129      |     2|
|1066  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank  |rvdffs_fpga_911                 |     2|
|1067  |            dffs                                             |rvdffs__parameterized4_1126     |     2|
|1068  |              dffs                                           |rvdff__parameterized4_1127      |     2|
|1069  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank  |rvdffs_fpga_912                 |     2|
|1070  |            dffs                                             |rvdffs__parameterized4_1124     |     2|
|1071  |              dffs                                           |rvdff__parameterized4_1125      |     2|
|1072  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank   |rvdffs_fpga_913                 |     2|
|1073  |            dffs                                             |rvdffs__parameterized4_1122     |     2|
|1074  |              dffs                                           |rvdff__parameterized4_1123      |     2|
|1075  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank   |rvdffs_fpga_914                 |     2|
|1076  |            dffs                                             |rvdffs__parameterized4_1120     |     2|
|1077  |              dffs                                           |rvdff__parameterized4_1121      |     2|
|1078  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank   |rvdffs_fpga_915                 |     2|
|1079  |            dffs                                             |rvdffs__parameterized4_1118     |     2|
|1080  |              dffs                                           |rvdff__parameterized4_1119      |     2|
|1081  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank   |rvdffs_fpga_916                 |     2|
|1082  |            dffs                                             |rvdffs__parameterized4_1116     |     2|
|1083  |              dffs                                           |rvdff__parameterized4_1117      |     2|
|1084  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank   |rvdffs_fpga_917                 |     2|
|1085  |            dffs                                             |rvdffs__parameterized4_1114     |     2|
|1086  |              dffs                                           |rvdff__parameterized4_1115      |     2|
|1087  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank   |rvdffs_fpga_918                 |     2|
|1088  |            dffs                                             |rvdffs__parameterized4_1112     |     2|
|1089  |              dffs                                           |rvdff__parameterized4_1113      |     2|
|1090  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank   |rvdffs_fpga_919                 |     2|
|1091  |            dffs                                             |rvdffs__parameterized4_1110     |     2|
|1092  |              dffs                                           |rvdff__parameterized4_1111      |     2|
|1093  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank   |rvdffs_fpga_920                 |     2|
|1094  |            dffs                                             |rvdffs__parameterized4_1108     |     2|
|1095  |              dffs                                           |rvdff__parameterized4_1109      |     2|
|1096  |          \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank   |rvdffs_fpga_921                 |     2|
|1097  |            dffs                                             |rvdffs__parameterized4_1106     |     2|
|1098  |              dffs                                           |rvdff__parameterized4_1107      |     2|
|1099  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank   |rvdffs_fpga_922                 |     2|
|1100  |            dffs                                             |rvdffs__parameterized4_1104     |     2|
|1101  |              dffs                                           |rvdff__parameterized4_1105      |     2|
|1102  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank  |rvdffs_fpga_923                 |     2|
|1103  |            dffs                                             |rvdffs__parameterized4_1102     |     2|
|1104  |              dffs                                           |rvdff__parameterized4_1103      |     2|
|1105  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank  |rvdffs_fpga_924                 |     2|
|1106  |            dffs                                             |rvdffs__parameterized4_1100     |     2|
|1107  |              dffs                                           |rvdff__parameterized4_1101      |     2|
|1108  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank  |rvdffs_fpga_925                 |     2|
|1109  |            dffs                                             |rvdffs__parameterized4_1098     |     2|
|1110  |              dffs                                           |rvdff__parameterized4_1099      |     2|
|1111  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank  |rvdffs_fpga_926                 |     2|
|1112  |            dffs                                             |rvdffs__parameterized4_1096     |     2|
|1113  |              dffs                                           |rvdff__parameterized4_1097      |     2|
|1114  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank  |rvdffs_fpga_927                 |     2|
|1115  |            dffs                                             |rvdffs__parameterized4_1094     |     2|
|1116  |              dffs                                           |rvdff__parameterized4_1095      |     2|
|1117  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank  |rvdffs_fpga_928                 |     2|
|1118  |            dffs                                             |rvdffs__parameterized4_1092     |     2|
|1119  |              dffs                                           |rvdff__parameterized4_1093      |     2|
|1120  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank   |rvdffs_fpga_929                 |     2|
|1121  |            dffs                                             |rvdffs__parameterized4_1090     |     2|
|1122  |              dffs                                           |rvdff__parameterized4_1091      |     2|
|1123  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank   |rvdffs_fpga_930                 |     2|
|1124  |            dffs                                             |rvdffs__parameterized4_1088     |     2|
|1125  |              dffs                                           |rvdff__parameterized4_1089      |     2|
|1126  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank   |rvdffs_fpga_931                 |     2|
|1127  |            dffs                                             |rvdffs__parameterized4_1086     |     2|
|1128  |              dffs                                           |rvdff__parameterized4_1087      |     2|
|1129  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank   |rvdffs_fpga_932                 |     2|
|1130  |            dffs                                             |rvdffs__parameterized4_1084     |     2|
|1131  |              dffs                                           |rvdff__parameterized4_1085      |     2|
|1132  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank   |rvdffs_fpga_933                 |     2|
|1133  |            dffs                                             |rvdffs__parameterized4_1082     |     2|
|1134  |              dffs                                           |rvdff__parameterized4_1083      |     2|
|1135  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank   |rvdffs_fpga_934                 |     2|
|1136  |            dffs                                             |rvdffs__parameterized4_1080     |     2|
|1137  |              dffs                                           |rvdff__parameterized4_1081      |     2|
|1138  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank   |rvdffs_fpga_935                 |     2|
|1139  |            dffs                                             |rvdffs__parameterized4_1078     |     2|
|1140  |              dffs                                           |rvdff__parameterized4_1079      |     2|
|1141  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank   |rvdffs_fpga_936                 |     2|
|1142  |            dffs                                             |rvdffs__parameterized4_1076     |     2|
|1143  |              dffs                                           |rvdff__parameterized4_1077      |     2|
|1144  |          \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank   |rvdffs_fpga_937                 |     2|
|1145  |            dffs                                             |rvdffs__parameterized4_1074     |     2|
|1146  |              dffs                                           |rvdff__parameterized4_1075      |     2|
|1147  |          \BTB_FLOPS[0].btb_bank0_way0                       |rvdffe__parameterized2          |    26|
|1148  |            dff                                              |rvdffs__parameterized7_1072     |    26|
|1149  |              dffs                                           |rvdff__parameterized7_1073      |    26|
|1150  |          \BTB_FLOPS[0].btb_bank0_way1                       |rvdffe__parameterized2_938      |    26|
|1151  |            dff                                              |rvdffs__parameterized7_1070     |    26|
|1152  |              dffs                                           |rvdff__parameterized7_1071      |    26|
|1153  |          \BTB_FLOPS[0].btb_bank1_way0                       |rvdffe__parameterized2_939      |    26|
|1154  |            dff                                              |rvdffs__parameterized7_1068     |    26|
|1155  |              dffs                                           |rvdff__parameterized7_1069      |    26|
|1156  |          \BTB_FLOPS[0].btb_bank1_way1                       |rvdffe__parameterized2_940      |    26|
|1157  |            dff                                              |rvdffs__parameterized7_1066     |    26|
|1158  |              dffs                                           |rvdff__parameterized7_1067      |    26|
|1159  |          \BTB_FLOPS[0].btb_bank2_way0                       |rvdffe__parameterized2_941      |    26|
|1160  |            dff                                              |rvdffs__parameterized7_1064     |    26|
|1161  |              dffs                                           |rvdff__parameterized7_1065      |    26|
|1162  |          \BTB_FLOPS[0].btb_bank2_way1                       |rvdffe__parameterized2_942      |    26|
|1163  |            dff                                              |rvdffs__parameterized7_1062     |    26|
|1164  |              dffs                                           |rvdff__parameterized7_1063      |    26|
|1165  |          \BTB_FLOPS[0].btb_bank3_way0                       |rvdffe__parameterized2_943      |    26|
|1166  |            dff                                              |rvdffs__parameterized7_1060     |    26|
|1167  |              dffs                                           |rvdff__parameterized7_1061      |    26|
|1168  |          \BTB_FLOPS[0].btb_bank3_way1                       |rvdffe__parameterized2_944      |    26|
|1169  |            dff                                              |rvdffs__parameterized7_1058     |    26|
|1170  |              dffs                                           |rvdff__parameterized7_1059      |    26|
|1171  |          \BTB_FLOPS[1].btb_bank0_way0                       |rvdffe__parameterized2_945      |    26|
|1172  |            dff                                              |rvdffs__parameterized7_1056     |    26|
|1173  |              dffs                                           |rvdff__parameterized7_1057      |    26|
|1174  |          \BTB_FLOPS[1].btb_bank0_way1                       |rvdffe__parameterized2_946      |    26|
|1175  |            dff                                              |rvdffs__parameterized7_1054     |    26|
|1176  |              dffs                                           |rvdff__parameterized7_1055      |    26|
|1177  |          \BTB_FLOPS[1].btb_bank1_way0                       |rvdffe__parameterized2_947      |    26|
|1178  |            dff                                              |rvdffs__parameterized7_1052     |    26|
|1179  |              dffs                                           |rvdff__parameterized7_1053      |    26|
|1180  |          \BTB_FLOPS[1].btb_bank1_way1                       |rvdffe__parameterized2_948      |    26|
|1181  |            dff                                              |rvdffs__parameterized7_1050     |    26|
|1182  |              dffs                                           |rvdff__parameterized7_1051      |    26|
|1183  |          \BTB_FLOPS[1].btb_bank2_way0                       |rvdffe__parameterized2_949      |    26|
|1184  |            dff                                              |rvdffs__parameterized7_1048     |    26|
|1185  |              dffs                                           |rvdff__parameterized7_1049      |    26|
|1186  |          \BTB_FLOPS[1].btb_bank2_way1                       |rvdffe__parameterized2_950      |    26|
|1187  |            dff                                              |rvdffs__parameterized7_1046     |    26|
|1188  |              dffs                                           |rvdff__parameterized7_1047      |    26|
|1189  |          \BTB_FLOPS[1].btb_bank3_way0                       |rvdffe__parameterized2_951      |    26|
|1190  |            dff                                              |rvdffs__parameterized7_1044     |    26|
|1191  |              dffs                                           |rvdff__parameterized7_1045      |    26|
|1192  |          \BTB_FLOPS[1].btb_bank3_way1                       |rvdffe__parameterized2_952      |    26|
|1193  |            dff                                              |rvdffs__parameterized7_1042     |    26|
|1194  |              dffs                                           |rvdff__parameterized7_1043      |    26|
|1195  |          \BTB_FLOPS[2].btb_bank0_way0                       |rvdffe__parameterized2_953      |    26|
|1196  |            dff                                              |rvdffs__parameterized7_1040     |    26|
|1197  |              dffs                                           |rvdff__parameterized7_1041      |    26|
|1198  |          \BTB_FLOPS[2].btb_bank0_way1                       |rvdffe__parameterized2_954      |    26|
|1199  |            dff                                              |rvdffs__parameterized7_1038     |    26|
|1200  |              dffs                                           |rvdff__parameterized7_1039      |    26|
|1201  |          \BTB_FLOPS[2].btb_bank1_way0                       |rvdffe__parameterized2_955      |    26|
|1202  |            dff                                              |rvdffs__parameterized7_1036     |    26|
|1203  |              dffs                                           |rvdff__parameterized7_1037      |    26|
|1204  |          \BTB_FLOPS[2].btb_bank1_way1                       |rvdffe__parameterized2_956      |    26|
|1205  |            dff                                              |rvdffs__parameterized7_1034     |    26|
|1206  |              dffs                                           |rvdff__parameterized7_1035      |    26|
|1207  |          \BTB_FLOPS[2].btb_bank2_way0                       |rvdffe__parameterized2_957      |    26|
|1208  |            dff                                              |rvdffs__parameterized7_1032     |    26|
|1209  |              dffs                                           |rvdff__parameterized7_1033      |    26|
|1210  |          \BTB_FLOPS[2].btb_bank2_way1                       |rvdffe__parameterized2_958      |    26|
|1211  |            dff                                              |rvdffs__parameterized7_1030     |    26|
|1212  |              dffs                                           |rvdff__parameterized7_1031      |    26|
|1213  |          \BTB_FLOPS[2].btb_bank3_way0                       |rvdffe__parameterized2_959      |    26|
|1214  |            dff                                              |rvdffs__parameterized7_1028     |    26|
|1215  |              dffs                                           |rvdff__parameterized7_1029      |    26|
|1216  |          \BTB_FLOPS[2].btb_bank3_way1                       |rvdffe__parameterized2_960      |    26|
|1217  |            dff                                              |rvdffs__parameterized7_1026     |    26|
|1218  |              dffs                                           |rvdff__parameterized7_1027      |    26|
|1219  |          \BTB_FLOPS[3].btb_bank0_way0                       |rvdffe__parameterized2_961      |    52|
|1220  |            dff                                              |rvdffs__parameterized7_1024     |    52|
|1221  |              dffs                                           |rvdff__parameterized7_1025      |    52|
|1222  |          \BTB_FLOPS[3].btb_bank0_way1                       |rvdffe__parameterized2_962      |    52|
|1223  |            dff                                              |rvdffs__parameterized7_1022     |    52|
|1224  |              dffs                                           |rvdff__parameterized7_1023      |    52|
|1225  |          \BTB_FLOPS[3].btb_bank1_way0                       |rvdffe__parameterized2_963      |    52|
|1226  |            dff                                              |rvdffs__parameterized7_1020     |    52|
|1227  |              dffs                                           |rvdff__parameterized7_1021      |    52|
|1228  |          \BTB_FLOPS[3].btb_bank1_way1                       |rvdffe__parameterized2_964      |    52|
|1229  |            dff                                              |rvdffs__parameterized7_1018     |    52|
|1230  |              dffs                                           |rvdff__parameterized7_1019      |    52|
|1231  |          \BTB_FLOPS[3].btb_bank2_way0                       |rvdffe__parameterized2_965      |    52|
|1232  |            dff                                              |rvdffs__parameterized7_1016     |    52|
|1233  |              dffs                                           |rvdff__parameterized7_1017      |    52|
|1234  |          \BTB_FLOPS[3].btb_bank2_way1                       |rvdffe__parameterized2_966      |    52|
|1235  |            dff                                              |rvdffs__parameterized7_1014     |    52|
|1236  |              dffs                                           |rvdff__parameterized7_1015      |    52|
|1237  |          \BTB_FLOPS[3].btb_bank3_way0                       |rvdffe__parameterized2_967      |    52|
|1238  |            dff                                              |rvdffs__parameterized7_1012     |    52|
|1239  |              dffs                                           |rvdff__parameterized7_1013      |    52|
|1240  |          \BTB_FLOPS[3].btb_bank3_way1                       |rvdffe__parameterized2_968      |    52|
|1241  |            dff                                              |rvdffs__parameterized7_1010     |    52|
|1242  |              dffs                                           |rvdff__parameterized7_1011      |    52|
|1243  |          bht_dataoutf                                       |rvdffe__parameterized3_969      |    16|
|1244  |            dff                                              |rvdffs__parameterized8_1008     |    16|
|1245  |              dffs                                           |rvdff__parameterized9_1009      |    16|
|1246  |          btb_bank0_way0_data_out                            |rvdffe__parameterized2_970      |    50|
|1247  |            dff                                              |rvdffs__parameterized7_1006     |    50|
|1248  |              dffs                                           |rvdff__parameterized7_1007      |    50|
|1249  |          btb_bank0_way1_data_out                            |rvdffe__parameterized2_971      |    43|
|1250  |            dff                                              |rvdffs__parameterized7_1004     |    43|
|1251  |              dffs                                           |rvdff__parameterized7_1005      |    43|
|1252  |          btb_bank1_way0_data_out                            |rvdffe__parameterized2_972      |    46|
|1253  |            dff                                              |rvdffs__parameterized7_1002     |    46|
|1254  |              dffs                                           |rvdff__parameterized7_1003      |    46|
|1255  |          btb_bank1_way1_data_out                            |rvdffe__parameterized2_973      |    55|
|1256  |            dff                                              |rvdffs__parameterized7_1000     |    55|
|1257  |              dffs                                           |rvdff__parameterized7_1001      |    55|
|1258  |          btb_bank2_way0_data_out                            |rvdffe__parameterized2_974      |    39|
|1259  |            dff                                              |rvdffs__parameterized7_998      |    39|
|1260  |              dffs                                           |rvdff__parameterized7_999       |    39|
|1261  |          btb_bank2_way1_data_out                            |rvdffe__parameterized2_975      |   255|
|1262  |            dff                                              |rvdffs__parameterized7_996      |   255|
|1263  |              dffs                                           |rvdff__parameterized7_997       |   255|
|1264  |          btb_bank3_way0_data_out                            |rvdffe__parameterized2_976      |    73|
|1265  |            dff                                              |rvdffs__parameterized7_994      |    73|
|1266  |              dffs                                           |rvdff__parameterized7_995       |    73|
|1267  |          btb_bank3_way1_data_out                            |rvdffe__parameterized2_977      |    31|
|1268  |            dff                                              |rvdffs__parameterized7          |    31|
|1269  |              dffs                                           |rvdff__parameterized7           |    31|
|1270  |          btb_lru_ff                                         |rvdffe__parameterized3_978      |    21|
|1271  |            dff                                              |rvdffs__parameterized8_992      |    21|
|1272  |              dffs                                           |rvdff__parameterized9_993       |    21|
|1273  |          coll_ff                                            |rvdff__parameterized8           |   212|
|1274  |          faddrf2_ff                                         |rvdffe__parameterized4          |   184|
|1275  |            dff                                              |rvdffs__parameterized9          |   184|
|1276  |              dffs                                           |rvdff__parameterized10          |   184|
|1277  |          fetchghr                                           |rvdff__parameterized0_979       |    12|
|1278  |          rdtagf                                             |rvdff__parameterized11          |     9|
|1279  |          \retstack[0].rets_ff                               |rvdffe__parameterized1_980      |    61|
|1280  |            dff                                              |rvdffs__parameterized6_990      |    61|
|1281  |              dffs                                           |rvdff__parameterized6_991       |    61|
|1282  |          \retstack[1].rets_ff                               |rvdffe__parameterized1_981      |    31|
|1283  |            dff                                              |rvdffs__parameterized6_988      |    31|
|1284  |              dffs                                           |rvdff__parameterized6_989       |    31|
|1285  |          \retstack[2].rets_ff                               |rvdffe__parameterized1_982      |    31|
|1286  |            dff                                              |rvdffs__parameterized6_986      |    31|
|1287  |              dffs                                           |rvdff__parameterized6_987       |    31|
|1288  |          \retstack[3].rets_ff                               |rvdffe__parameterized1_983      |    31|
|1289  |            dff                                              |rvdffs__parameterized6_984      |    31|
|1290  |              dffs                                           |rvdff__parameterized6_985       |    31|
|1291  |        ifc                                                  |ifu_ifc_ctl                     |   401|
|1292  |          faddmiss_ff                                        |rvdffe__parameterized1_798      |    35|
|1293  |            dff                                              |rvdffs__parameterized6_809      |    35|
|1294  |              dffs                                           |rvdff__parameterized6_810       |    35|
|1295  |          faddrf1_ff                                         |rvdffe__parameterized1_799      |    40|
|1296  |            dff                                              |rvdffs__parameterized6_807      |    40|
|1297  |              dffs                                           |rvdff__parameterized6_808       |    40|
|1298  |          faddrf2_ff                                         |rvdff__parameterized6_800       |   107|
|1299  |          fbwrite_ff                                         |rvdff__parameterized0_801       |   102|
|1300  |          fsm_ff                                             |rvdff__parameterized4_802       |    94|
|1301  |          iccrit_ff                                          |rvdff__parameterized1_803       |     7|
|1302  |          ran_ff                                             |rvdff__parameterized1_804       |     1|
|1303  |          req_ff                                             |rvdff__parameterized4_805       |     3|
|1304  |          reset_ff                                           |rvdff__parameterized4_806       |     5|
|1305  |        mem_ctl                                              |ifu_mem_ctl                     |   465|
|1306  |          axi_clken_ff                                       |rvdff_747                       |     1|
|1307  |          axi_cmd_beat_ff                                    |rvdff_fpga__parameterized1_748  |     5|
|1308  |            dffs                                             |rvdffs__parameterized1_796      |     5|
|1309  |              dffs                                           |rvdff__parameterized1_797       |     5|
|1310  |          axi_cmd_ff                                         |rvdff_fpga__parameterized0_749  |     1|
|1311  |            dffs                                             |rvdffs_794                      |     1|
|1312  |              dffs                                           |rvdff_795                       |     1|
|1313  |          axi_cmd_req_ff                                     |rvdff_750                       |     1|
|1314  |          axi_data_ff                                        |rvdff_fpga__parameterized3      |    64|
|1315  |            dffs                                             |rvdffs__parameterized5_792      |    64|
|1316  |              dffs                                           |rvdff__parameterized5_793       |    64|
|1317  |          axi_ic_req_ff2                                     |rvdff_fpga__parameterized0_751  |     2|
|1318  |            dffs                                             |rvdffs_790                      |     2|
|1319  |              dffs                                           |rvdff_791                       |     2|
|1320  |          axi_mb_beat_count_ff                               |rvdff__parameterized1_752       |     6|
|1321  |          axi_rd_addr_ff                                     |rvdffs_fpga__parameterized0     |     5|
|1322  |            dffs                                             |rvdffs__parameterized1_788      |     5|
|1323  |              dffs                                           |rvdff__parameterized1_789       |     5|
|1324  |          axi_rdy_ff                                         |rvdff_fpga__parameterized0_753  |     1|
|1325  |            dffs                                             |rvdffs_786                      |     1|
|1326  |              dffs                                           |rvdff_787                       |     1|
|1327  |          axi_rsp_vld_ff                                     |rvdff_fpga__parameterized0_754  |     1|
|1328  |            dffs                                             |rvdffs_784                      |     1|
|1329  |              dffs                                           |rvdff_785                       |     1|
|1330  |          byp_data_first_half                                |rvdffe__parameterized0_755      |    64|
|1331  |            dff                                              |rvdffs__parameterized5_782      |    64|
|1332  |              dffs                                           |rvdff__parameterized5_783       |    64|
|1333  |          byp_data_first_half_err                            |rvdff_756                       |     2|
|1334  |          byp_data_first_half_val                            |rvdff_757                       |     1|
|1335  |          byp_data_second_half                               |rvdffe__parameterized0_758      |    64|
|1336  |            dff                                              |rvdffs__parameterized5_780      |    64|
|1337  |              dffs                                           |rvdff__parameterized5_781       |    64|
|1338  |          byp_data_second_half_err                           |rvdff_759                       |     2|
|1339  |          byp_data_second_half_val                           |rvdff_760                       |     1|
|1340  |          crit_wd_ff                                         |rvdff_761                       |   133|
|1341  |          fetch_req_f2_ff                                    |rvdff_762                       |     4|
|1342  |          flush_final_ff                                     |rvdff_763                       |     2|
|1343  |          ifu_fetch_addr_f2_ff                               |rvdffe__parameterized1          |    11|
|1344  |            dff                                              |rvdffs__parameterized6_778      |    11|
|1345  |              dffs                                           |rvdff__parameterized6_779       |    11|
|1346  |          ifu_pmu_sigs_ff                                    |rvdff__parameterized0           |     4|
|1347  |          imb_f2_ff                                          |rvdffe__parameterized1_764      |    28|
|1348  |            dff                                              |rvdffs__parameterized6          |    28|
|1349  |              dffs                                           |rvdff__parameterized6           |    28|
|1350  |          miss_state_ff                                      |rvdffs__parameterized1_765      |    47|
|1351  |            dffs                                             |rvdff__parameterized1_777       |    47|
|1352  |          perr_state_ff                                      |rvdffs__parameterized1_766      |     2|
|1353  |            dffs                                             |rvdff__parameterized1_776       |     2|
|1354  |          scvi_rsp_cmd_ff                                    |rvdff_fpga_767                  |     5|
|1355  |            dffs                                             |rvdffs__parameterized4_774      |     5|
|1356  |              dffs                                           |rvdff__parameterized4_775       |     5|
|1357  |          scvi_rsp_tag_ff                                    |rvdff_fpga__parameterized1_768  |     6|
|1358  |            dffs                                             |rvdffs__parameterized1_772      |     6|
|1359  |              dffs                                           |rvdff__parameterized1_773       |     6|
|1360  |          unc_miss_ff                                        |rvdff_fpga__parameterized0_769  |     2|
|1361  |            dffs                                             |rvdffs_770                      |     2|
|1362  |              dffs                                           |rvdff_771                       |     2|
|1363  |      lsu                                                    |lsu                             | 11551|
|1364  |        bus_intf                                             |lsu_bus_intf                    |  5453|
|1365  |          bus_buffer                                         |lsu_bus_buffer                  |  4908|
|1366  |            dec_nonblock_load_freeze_dc3ff                   |rvdff_fpga__parameterized0_361  |     2|
|1367  |              dffs                                           |rvdffs_745                      |     2|
|1368  |                dffs                                         |rvdff_746                       |     2|
|1369  |            \genblk9[0].buf_addrff                           |rvdffe_362                      |   103|
|1370  |              dff                                            |rvdffs__parameterized2_743      |   103|
|1371  |                dffs                                         |rvdff__parameterized2_744       |   103|
|1372  |            \genblk9[0].buf_ageff                            |rvdff__parameterized14_363      |    13|
|1373  |            \genblk9[0].buf_byteenff                         |rvdffs__parameterized3_364      |     4|
|1374  |              dffs                                           |rvdff__parameterized3_742       |     4|
|1375  |            \genblk9[0].buf_dataff                           |rvdffe_365                      |    51|
|1376  |              dff                                            |rvdffs__parameterized2_740      |    51|
|1377  |                dffs                                         |rvdff__parameterized2_741       |    51|
|1378  |            \genblk9[0].buf_dualff                           |rvdffs_366                      |     2|
|1379  |              dffs                                           |rvdff_739                       |     2|
|1380  |            \genblk9[0].buf_dualhiff                         |rvdffs_367                      |     1|
|1381  |              dffs                                           |rvdff_738                       |     1|
|1382  |            \genblk9[0].buf_dualtagff                        |rvdffs__parameterized1_368      |    12|
|1383  |              dffs                                           |rvdff__parameterized1_737       |    12|
|1384  |            \genblk9[0].buf_errorff                          |rvdffsc_369                     |     1|
|1385  |              dffsc                                          |rvdff_736                       |     1|
|1386  |            \genblk9[0].buf_nbff                             |rvdffs_370                      |     1|
|1387  |              dffs                                           |rvdff_735                       |     1|
|1388  |            \genblk9[0].buf_nomergeff                        |rvdffs_371                      |     1|
|1389  |              dffs                                           |rvdff_734                       |     1|
|1390  |            \genblk9[0].buf_samedwff                         |rvdffs_372                      |     2|
|1391  |              dffs                                           |rvdff_733                       |     2|
|1392  |            \genblk9[0].buf_sideeffectff                     |rvdffs_373                      |     1|
|1393  |              dffs                                           |rvdff_732                       |     1|
|1394  |            \genblk9[0].buf_state_ff                         |rvdffs__parameterized1_374      |   124|
|1395  |              dffs                                           |rvdff__parameterized1_731       |   124|
|1396  |            \genblk9[0].buf_szff                             |rvdffs__parameterized4_375      |     2|
|1397  |              dffs                                           |rvdff__parameterized4_730       |     2|
|1398  |            \genblk9[0].buf_unsignff                         |rvdffs_376                      |     1|
|1399  |              dffs                                           |rvdff_729                       |     1|
|1400  |            \genblk9[0].buf_writeff                          |rvdffs_377                      |     4|
|1401  |              dffs                                           |rvdff_728                       |     4|
|1402  |            \genblk9[1].buf_addrff                           |rvdffe_378                      |    73|
|1403  |              dff                                            |rvdffs__parameterized2_726      |    73|
|1404  |                dffs                                         |rvdff__parameterized2_727       |    73|
|1405  |            \genblk9[1].buf_ageff                            |rvdff__parameterized14_379      |    19|
|1406  |            \genblk9[1].buf_byteenff                         |rvdffs__parameterized3_380      |     4|
|1407  |              dffs                                           |rvdff__parameterized3_725       |     4|
|1408  |            \genblk9[1].buf_dataff                           |rvdffe_381                      |    44|
|1409  |              dff                                            |rvdffs__parameterized2_723      |    44|
|1410  |                dffs                                         |rvdff__parameterized2_724       |    44|
|1411  |            \genblk9[1].buf_dualff                           |rvdffs_382                      |     3|
|1412  |              dffs                                           |rvdff_722                       |     3|
|1413  |            \genblk9[1].buf_dualhiff                         |rvdffs_383                      |     1|
|1414  |              dffs                                           |rvdff_721                       |     1|
|1415  |            \genblk9[1].buf_dualtagff                        |rvdffs__parameterized1_384      |    26|
|1416  |              dffs                                           |rvdff__parameterized1_720       |    26|
|1417  |            \genblk9[1].buf_errorff                          |rvdffsc_385                     |     1|
|1418  |              dffsc                                          |rvdff_719                       |     1|
|1419  |            \genblk9[1].buf_nbff                             |rvdffs_386                      |     1|
|1420  |              dffs                                           |rvdff_718                       |     1|
|1421  |            \genblk9[1].buf_nomergeff                        |rvdffs_387                      |     1|
|1422  |              dffs                                           |rvdff_717                       |     1|
|1423  |            \genblk9[1].buf_samedwff                         |rvdffs_388                      |     1|
|1424  |              dffs                                           |rvdff_716                       |     1|
|1425  |            \genblk9[1].buf_sideeffectff                     |rvdffs_389                      |     2|
|1426  |              dffs                                           |rvdff_715                       |     2|
|1427  |            \genblk9[1].buf_state_ff                         |rvdffs__parameterized1_390      |   105|
|1428  |              dffs                                           |rvdff__parameterized1_714       |   105|
|1429  |            \genblk9[1].buf_szff                             |rvdffs__parameterized4_391      |     2|
|1430  |              dffs                                           |rvdff__parameterized4_713       |     2|
|1431  |            \genblk9[1].buf_unsignff                         |rvdffs_392                      |     1|
|1432  |              dffs                                           |rvdff_712                       |     1|
|1433  |            \genblk9[1].buf_writeff                          |rvdffs_393                      |     1|
|1434  |              dffs                                           |rvdff_711                       |     1|
|1435  |            \genblk9[2].buf_addrff                           |rvdffe_394                      |    71|
|1436  |              dff                                            |rvdffs__parameterized2_709      |    71|
|1437  |                dffs                                         |rvdff__parameterized2_710       |    71|
|1438  |            \genblk9[2].buf_ageff                            |rvdff__parameterized14_395      |    14|
|1439  |            \genblk9[2].buf_byteenff                         |rvdffs__parameterized3_396      |     4|
|1440  |              dffs                                           |rvdff__parameterized3_708       |     4|
|1441  |            \genblk9[2].buf_dataff                           |rvdffe_397                      |    47|
|1442  |              dff                                            |rvdffs__parameterized2_706      |    47|
|1443  |                dffs                                         |rvdff__parameterized2_707       |    47|
|1444  |            \genblk9[2].buf_dualff                           |rvdffs_398                      |     2|
|1445  |              dffs                                           |rvdff_705                       |     2|
|1446  |            \genblk9[2].buf_dualhiff                         |rvdffs_399                      |     1|
|1447  |              dffs                                           |rvdff_704                       |     1|
|1448  |            \genblk9[2].buf_dualtagff                        |rvdffs__parameterized1_400      |     8|
|1449  |              dffs                                           |rvdff__parameterized1_703       |     8|
|1450  |            \genblk9[2].buf_errorff                          |rvdffsc_401                     |     2|
|1451  |              dffsc                                          |rvdff_702                       |     2|
|1452  |            \genblk9[2].buf_nbff                             |rvdffs_402                      |     1|
|1453  |              dffs                                           |rvdff_701                       |     1|
|1454  |            \genblk9[2].buf_nomergeff                        |rvdffs_403                      |     1|
|1455  |              dffs                                           |rvdff_700                       |     1|
|1456  |            \genblk9[2].buf_samedwff                         |rvdffs_404                      |     1|
|1457  |              dffs                                           |rvdff_699                       |     1|
|1458  |            \genblk9[2].buf_sideeffectff                     |rvdffs_405                      |     1|
|1459  |              dffs                                           |rvdff_698                       |     1|
|1460  |            \genblk9[2].buf_state_ff                         |rvdffs__parameterized1_406      |   109|
|1461  |              dffs                                           |rvdff__parameterized1_697       |   109|
|1462  |            \genblk9[2].buf_szff                             |rvdffs__parameterized4_407      |     2|
|1463  |              dffs                                           |rvdff__parameterized4_696       |     2|
|1464  |            \genblk9[2].buf_unsignff                         |rvdffs_408                      |     1|
|1465  |              dffs                                           |rvdff_695                       |     1|
|1466  |            \genblk9[2].buf_writeff                          |rvdffs_409                      |     1|
|1467  |              dffs                                           |rvdff_694                       |     1|
|1468  |            \genblk9[3].buf_addrff                           |rvdffe_410                      |    71|
|1469  |              dff                                            |rvdffs__parameterized2_692      |    71|
|1470  |                dffs                                         |rvdff__parameterized2_693       |    71|
|1471  |            \genblk9[3].buf_ageff                            |rvdff__parameterized14_411      |    22|
|1472  |            \genblk9[3].buf_byteenff                         |rvdffs__parameterized3_412      |     8|
|1473  |              dffs                                           |rvdff__parameterized3_691       |     8|
|1474  |            \genblk9[3].buf_dataff                           |rvdffe_413                      |    33|
|1475  |              dff                                            |rvdffs__parameterized2_689      |    33|
|1476  |                dffs                                         |rvdff__parameterized2_690       |    33|
|1477  |            \genblk9[3].buf_dualff                           |rvdffs_414                      |     2|
|1478  |              dffs                                           |rvdff_688                       |     2|
|1479  |            \genblk9[3].buf_dualhiff                         |rvdffs_415                      |     1|
|1480  |              dffs                                           |rvdff_687                       |     1|
|1481  |            \genblk9[3].buf_dualtagff                        |rvdffs__parameterized1_416      |   348|
|1482  |              dffs                                           |rvdff__parameterized1_686       |   348|
|1483  |            \genblk9[3].buf_errorff                          |rvdffsc_417                     |     1|
|1484  |              dffsc                                          |rvdff_685                       |     1|
|1485  |            \genblk9[3].buf_nbff                             |rvdffs_418                      |     1|
|1486  |              dffs                                           |rvdff_684                       |     1|
|1487  |            \genblk9[3].buf_nomergeff                        |rvdffs_419                      |     1|
|1488  |              dffs                                           |rvdff_683                       |     1|
|1489  |            \genblk9[3].buf_samedwff                         |rvdffs_420                      |     1|
|1490  |              dffs                                           |rvdff_682                       |     1|
|1491  |            \genblk9[3].buf_sideeffectff                     |rvdffs_421                      |     1|
|1492  |              dffs                                           |rvdff_681                       |     1|
|1493  |            \genblk9[3].buf_state_ff                         |rvdffs__parameterized1_422      |   137|
|1494  |              dffs                                           |rvdff__parameterized1_680       |   137|
|1495  |            \genblk9[3].buf_szff                             |rvdffs__parameterized4_423      |     2|
|1496  |              dffs                                           |rvdff__parameterized4_679       |     2|
|1497  |            \genblk9[3].buf_unsignff                         |rvdffs_424                      |     1|
|1498  |              dffs                                           |rvdff_678                       |     1|
|1499  |            \genblk9[3].buf_writeff                          |rvdffs_425                      |     2|
|1500  |              dffs                                           |rvdff_677                       |     2|
|1501  |            \genblk9[4].buf_addrff                           |rvdffe_426                      |   103|
|1502  |              dff                                            |rvdffs__parameterized2_675      |   103|
|1503  |                dffs                                         |rvdff__parameterized2_676       |   103|
|1504  |            \genblk9[4].buf_ageff                            |rvdff__parameterized14_427      |    27|
|1505  |            \genblk9[4].buf_byteenff                         |rvdffs__parameterized3_428      |     4|
|1506  |              dffs                                           |rvdff__parameterized3_674       |     4|
|1507  |            \genblk9[4].buf_dataff                           |rvdffe_429                      |    35|
|1508  |              dff                                            |rvdffs__parameterized2_672      |    35|
|1509  |                dffs                                         |rvdff__parameterized2_673       |    35|
|1510  |            \genblk9[4].buf_dualff                           |rvdffs_430                      |     3|
|1511  |              dffs                                           |rvdff_671                       |     3|
|1512  |            \genblk9[4].buf_dualhiff                         |rvdffs_431                      |     1|
|1513  |              dffs                                           |rvdff_670                       |     1|
|1514  |            \genblk9[4].buf_dualtagff                        |rvdffs__parameterized1_432      |    49|
|1515  |              dffs                                           |rvdff__parameterized1_669       |    49|
|1516  |            \genblk9[4].buf_errorff                          |rvdffsc_433                     |     2|
|1517  |              dffsc                                          |rvdff_668                       |     2|
|1518  |            \genblk9[4].buf_nbff                             |rvdffs_434                      |     1|
|1519  |              dffs                                           |rvdff_667                       |     1|
|1520  |            \genblk9[4].buf_nomergeff                        |rvdffs_435                      |     1|
|1521  |              dffs                                           |rvdff_666                       |     1|
|1522  |            \genblk9[4].buf_samedwff                         |rvdffs_436                      |     1|
|1523  |              dffs                                           |rvdff_665                       |     1|
|1524  |            \genblk9[4].buf_sideeffectff                     |rvdffs_437                      |     1|
|1525  |              dffs                                           |rvdff_664                       |     1|
|1526  |            \genblk9[4].buf_state_ff                         |rvdffs__parameterized1_438      |   115|
|1527  |              dffs                                           |rvdff__parameterized1_663       |   115|
|1528  |            \genblk9[4].buf_szff                             |rvdffs__parameterized4_439      |     2|
|1529  |              dffs                                           |rvdff__parameterized4_662       |     2|
|1530  |            \genblk9[4].buf_unsignff                         |rvdffs_440                      |     1|
|1531  |              dffs                                           |rvdff_661                       |     1|
|1532  |            \genblk9[4].buf_writeff                          |rvdffs_441                      |     1|
|1533  |              dffs                                           |rvdff_660                       |     1|
|1534  |            \genblk9[5].buf_addrff                           |rvdffe_442                      |    71|
|1535  |              dff                                            |rvdffs__parameterized2_658      |    71|
|1536  |                dffs                                         |rvdff__parameterized2_659       |    71|
|1537  |            \genblk9[5].buf_ageff                            |rvdff__parameterized14_443      |    21|
|1538  |            \genblk9[5].buf_byteenff                         |rvdffs__parameterized3_444      |     4|
|1539  |              dffs                                           |rvdff__parameterized3_657       |     4|
|1540  |            \genblk9[5].buf_dataff                           |rvdffe_445                      |    45|
|1541  |              dff                                            |rvdffs__parameterized2_655      |    45|
|1542  |                dffs                                         |rvdff__parameterized2_656       |    45|
|1543  |            \genblk9[5].buf_dualff                           |rvdffs_446                      |     2|
|1544  |              dffs                                           |rvdff_654                       |     2|
|1545  |            \genblk9[5].buf_dualhiff                         |rvdffs_447                      |     1|
|1546  |              dffs                                           |rvdff_653                       |     1|
|1547  |            \genblk9[5].buf_dualtagff                        |rvdffs__parameterized1_448      |    24|
|1548  |              dffs                                           |rvdff__parameterized1_652       |    24|
|1549  |            \genblk9[5].buf_errorff                          |rvdffsc_449                     |     2|
|1550  |              dffsc                                          |rvdff_651                       |     2|
|1551  |            \genblk9[5].buf_nbff                             |rvdffs_450                      |     1|
|1552  |              dffs                                           |rvdff_650                       |     1|
|1553  |            \genblk9[5].buf_nomergeff                        |rvdffs_451                      |     1|
|1554  |              dffs                                           |rvdff_649                       |     1|
|1555  |            \genblk9[5].buf_samedwff                         |rvdffs_452                      |     1|
|1556  |              dffs                                           |rvdff_648                       |     1|
|1557  |            \genblk9[5].buf_sideeffectff                     |rvdffs_453                      |     1|
|1558  |              dffs                                           |rvdff_647                       |     1|
|1559  |            \genblk9[5].buf_state_ff                         |rvdffs__parameterized1_454      |   108|
|1560  |              dffs                                           |rvdff__parameterized1_646       |   108|
|1561  |            \genblk9[5].buf_szff                             |rvdffs__parameterized4_455      |     3|
|1562  |              dffs                                           |rvdff__parameterized4_645       |     3|
|1563  |            \genblk9[5].buf_unsignff                         |rvdffs_456                      |     1|
|1564  |              dffs                                           |rvdff_644                       |     1|
|1565  |            \genblk9[5].buf_writeff                          |rvdffs_457                      |     1|
|1566  |              dffs                                           |rvdff_643                       |     1|
|1567  |            \genblk9[6].buf_addrff                           |rvdffe_458                      |    71|
|1568  |              dff                                            |rvdffs__parameterized2_641      |    71|
|1569  |                dffs                                         |rvdff__parameterized2_642       |    71|
|1570  |            \genblk9[6].buf_ageff                            |rvdff__parameterized14_459      |    33|
|1571  |            \genblk9[6].buf_byteenff                         |rvdffs__parameterized3_460      |     4|
|1572  |              dffs                                           |rvdff__parameterized3_640       |     4|
|1573  |            \genblk9[6].buf_dataff                           |rvdffe_461                      |    59|
|1574  |              dff                                            |rvdffs__parameterized2_638      |    59|
|1575  |                dffs                                         |rvdff__parameterized2_639       |    59|
|1576  |            \genblk9[6].buf_dualff                           |rvdffs_462                      |     2|
|1577  |              dffs                                           |rvdff_637                       |     2|
|1578  |            \genblk9[6].buf_dualhiff                         |rvdffs_463                      |     6|
|1579  |              dffs                                           |rvdff_636                       |     6|
|1580  |            \genblk9[6].buf_dualtagff                        |rvdffs__parameterized1_464      |     9|
|1581  |              dffs                                           |rvdff__parameterized1_635       |     9|
|1582  |            \genblk9[6].buf_errorff                          |rvdffsc_465                     |     3|
|1583  |              dffsc                                          |rvdff_634                       |     3|
|1584  |            \genblk9[6].buf_nbff                             |rvdffs_466                      |     9|
|1585  |              dffs                                           |rvdff_633                       |     9|
|1586  |            \genblk9[6].buf_nomergeff                        |rvdffs_467                      |     1|
|1587  |              dffs                                           |rvdff_632                       |     1|
|1588  |            \genblk9[6].buf_samedwff                         |rvdffs_468                      |     1|
|1589  |              dffs                                           |rvdff_631                       |     1|
|1590  |            \genblk9[6].buf_sideeffectff                     |rvdffs_469                      |     1|
|1591  |              dffs                                           |rvdff_630                       |     1|
|1592  |            \genblk9[6].buf_state_ff                         |rvdffs__parameterized1_470      |   219|
|1593  |              dffs                                           |rvdff__parameterized1_629       |   219|
|1594  |            \genblk9[6].buf_szff                             |rvdffs__parameterized4_471      |     2|
|1595  |              dffs                                           |rvdff__parameterized4_628       |     2|
|1596  |            \genblk9[6].buf_unsignff                         |rvdffs_472                      |     1|
|1597  |              dffs                                           |rvdff_627                       |     1|
|1598  |            \genblk9[6].buf_writeff                          |rvdffs_473                      |     3|
|1599  |              dffs                                           |rvdff_626                       |     3|
|1600  |            \genblk9[7].buf_addrff                           |rvdffe_474                      |    73|
|1601  |              dff                                            |rvdffs__parameterized2_624      |    73|
|1602  |                dffs                                         |rvdff__parameterized2_625       |    73|
|1603  |            \genblk9[7].buf_ageff                            |rvdff__parameterized14_475      |    26|
|1604  |            \genblk9[7].buf_byteenff                         |rvdffs__parameterized3_476      |     8|
|1605  |              dffs                                           |rvdff__parameterized3_623       |     8|
|1606  |            \genblk9[7].buf_dataff                           |rvdffe_477                      |    37|
|1607  |              dff                                            |rvdffs__parameterized2_621      |    37|
|1608  |                dffs                                         |rvdff__parameterized2_622       |    37|
|1609  |            \genblk9[7].buf_dualff                           |rvdffs_478                      |     2|
|1610  |              dffs                                           |rvdff_620                       |     2|
|1611  |            \genblk9[7].buf_dualhiff                         |rvdffs_479                      |     1|
|1612  |              dffs                                           |rvdff_619                       |     1|
|1613  |            \genblk9[7].buf_dualtagff                        |rvdffs__parameterized1_480      |    40|
|1614  |              dffs                                           |rvdff__parameterized1_618       |    40|
|1615  |            \genblk9[7].buf_errorff                          |rvdffsc_481                     |     2|
|1616  |              dffsc                                          |rvdff_617                       |     2|
|1617  |            \genblk9[7].buf_nbff                             |rvdffs_482                      |     1|
|1618  |              dffs                                           |rvdff_616                       |     1|
|1619  |            \genblk9[7].buf_nomergeff                        |rvdffs_483                      |     1|
|1620  |              dffs                                           |rvdff_615                       |     1|
|1621  |            \genblk9[7].buf_samedwff                         |rvdffs_484                      |     1|
|1622  |              dffs                                           |rvdff_614                       |     1|
|1623  |            \genblk9[7].buf_sideeffectff                     |rvdffs_485                      |     1|
|1624  |              dffs                                           |rvdff_613                       |     1|
|1625  |            \genblk9[7].buf_state_ff                         |rvdffs__parameterized1_486      |   103|
|1626  |              dffs                                           |rvdff__parameterized1_612       |   103|
|1627  |            \genblk9[7].buf_szff                             |rvdffs__parameterized4_487      |     2|
|1628  |              dffs                                           |rvdff__parameterized4_611       |     2|
|1629  |            \genblk9[7].buf_unsignff                         |rvdffs_488                      |     1|
|1630  |              dffs                                           |rvdff_610                       |     1|
|1631  |            \genblk9[7].buf_writeff                          |rvdffs_489                      |    34|
|1632  |              dffs                                           |rvdff_609                       |    34|
|1633  |            ibuf_addrff                                      |rvdffe_490                      |   307|
|1634  |              dff                                            |rvdffs__parameterized2_607      |   307|
|1635  |                dffs                                         |rvdff__parameterized2_608       |   307|
|1636  |            ibuf_byteenff                                    |rvdffs__parameterized3_491      |    49|
|1637  |              dffs                                           |rvdff__parameterized3_606       |    49|
|1638  |            ibuf_dataff                                      |rvdffe_492                      |    49|
|1639  |              dff                                            |rvdffs__parameterized2_604      |    49|
|1640  |                dffs                                         |rvdff__parameterized2_605       |    49|
|1641  |            ibuf_dualff                                      |rvdffs_493                      |     9|
|1642  |              dffs                                           |rvdff_603                       |     9|
|1643  |            ibuf_dualtagff                                   |rvdffs__parameterized1_494      |     3|
|1644  |              dffs                                           |rvdff__parameterized1_602       |     3|
|1645  |            ibuf_nbff                                        |rvdffs_495                      |     9|
|1646  |              dffs                                           |rvdff_601                       |     9|
|1647  |            ibuf_nomergeff                                   |rvdffs_496                      |     2|
|1648  |              dffs                                           |rvdff_600                       |     2|
|1649  |            ibuf_samedwff                                    |rvdffs_497                      |     9|
|1650  |              dffs                                           |rvdff_599                       |     9|
|1651  |            ibuf_sideeffectff                                |rvdffs_498                      |     9|
|1652  |              dffs                                           |rvdff_598                       |     9|
|1653  |            ibuf_szff                                        |rvdffs__parameterized4_499      |    18|
|1654  |              dffs                                           |rvdff__parameterized4_597       |    18|
|1655  |            ibuf_tagff                                       |rvdffs__parameterized1_500      |    16|
|1656  |              dffs                                           |rvdff__parameterized1_596       |    16|
|1657  |            ibuf_timerff                                     |rvdff__parameterized1_501       |     8|
|1658  |            ibuf_unsignff                                    |rvdffs_502                      |     9|
|1659  |              dffs                                           |rvdff_595                       |     9|
|1660  |            ibuf_valid_ff                                    |rvdffsc_503                     |     4|
|1661  |              dffsc                                          |rvdff_594                       |     4|
|1662  |            ibuf_writeff                                     |rvdffs_504                      |    38|
|1663  |              dffs                                           |rvdff_593                       |    38|
|1664  |            ld_bus_dataff                                    |rvdff__parameterized2_505       |    32|
|1665  |            ld_bus_errorff                                   |rvdff_506                       |     1|
|1666  |            ld_freezeff                                      |rvdffsc_507                     |     3|
|1667  |              dffsc                                          |rvdff_592                       |     3|
|1668  |            lsu_FreezePtrff                                  |rvdffs__parameterized1_508      |   224|
|1669  |              dffs                                           |rvdff__parameterized1_591       |   224|
|1670  |            lsu_WrPtr0_dc4ff                                 |rvdff__parameterized1_509       |    12|
|1671  |            lsu_WrPtr0_dc5ff                                 |rvdff__parameterized1_510       |   132|
|1672  |            lsu_WrPtr1_dc4ff                                 |rvdff__parameterized1_511       |     4|
|1673  |            lsu_WrPtr1_dc5ff                                 |rvdff__parameterized1_512       |    48|
|1674  |            lsu_axi_arready_ff                               |rvdff_fpga__parameterized0_513  |     1|
|1675  |              dffs                                           |rvdffs_589                      |     1|
|1676  |                dffs                                         |rvdff_590                       |     1|
|1677  |            lsu_axi_arvalid_ff                               |rvdff_fpga__parameterized0_514  |     1|
|1678  |              dffs                                           |rvdffs_587                      |     1|
|1679  |                dffs                                         |rvdff_588                       |     1|
|1680  |            lsu_axi_awready_ff                               |rvdff_fpga__parameterized0_515  |     1|
|1681  |              dffs                                           |rvdffs_585                      |     1|
|1682  |                dffs                                         |rvdff_586                       |     1|
|1683  |            lsu_axi_awvalid_ff                               |rvdff_fpga__parameterized0_516  |     1|
|1684  |              dffs                                           |rvdffs_583                      |     1|
|1685  |                dffs                                         |rvdff_584                       |     1|
|1686  |            lsu_axi_bid_ff                                   |rvdff_fpga__parameterized2_517  |    23|
|1687  |              dffs                                           |rvdffs__parameterized3_581      |    23|
|1688  |                dffs                                         |rvdff__parameterized3_582       |    23|
|1689  |            lsu_axi_bready_ff                                |rvdff_fpga__parameterized0_518  |     2|
|1690  |              dffs                                           |rvdffs_579                      |     2|
|1691  |                dffs                                         |rvdff_580                       |     2|
|1692  |            lsu_axi_bresp_ff                                 |rvdff_fpga                      |     7|
|1693  |              dffs                                           |rvdffs__parameterized4_577      |     7|
|1694  |                dffs                                         |rvdff__parameterized4_578       |     7|
|1695  |            lsu_axi_bvalid_ff                                |rvdff_fpga__parameterized0_519  |     2|
|1696  |              dffs                                           |rvdffs_575                      |     2|
|1697  |                dffs                                         |rvdff_576                       |     2|
|1698  |            lsu_axi_rdata_ff                                 |rvdffe__parameterized0_520      |   151|
|1699  |              dff                                            |rvdffs__parameterized5_573      |   151|
|1700  |                dffs                                         |rvdff__parameterized5_574       |   151|
|1701  |            lsu_axi_rid_ff                                   |rvdff_fpga__parameterized2_521  |    22|
|1702  |              dffs                                           |rvdffs__parameterized3_571      |    22|
|1703  |                dffs                                         |rvdff__parameterized3_572       |    22|
|1704  |            lsu_axi_rresp_ff                                 |rvdff_fpga_522                  |     3|
|1705  |              dffs                                           |rvdffs__parameterized4_569      |     3|
|1706  |                dffs                                         |rvdff__parameterized4_570       |     3|
|1707  |            lsu_axi_rvalid_ff                                |rvdff_fpga__parameterized0_523  |     1|
|1708  |              dffs                                           |rvdffs_567                      |     1|
|1709  |                dffs                                         |rvdff_568                       |     1|
|1710  |            lsu_axi_wready_ff                                |rvdff_fpga__parameterized0_524  |     3|
|1711  |              dffs                                           |rvdffs_565                      |     3|
|1712  |                dffs                                         |rvdff_566                       |     3|
|1713  |            lsu_axi_wvalid_ff                                |rvdff_fpga__parameterized0_525  |     1|
|1714  |              dffs                                           |rvdffs_563                      |     1|
|1715  |                dffs                                         |rvdff_564                       |     1|
|1716  |            lsu_busreq_dc3ff                                 |rvdff_526                       |    10|
|1717  |            lsu_busreq_dc4ff                                 |rvdff_527                       |    40|
|1718  |            lsu_busreq_dc5ff                                 |rvdff_528                       |    56|
|1719  |            lsu_nonblock_load_valid_dc4ff                    |rvdff_529                       |     1|
|1720  |            lsu_nonblock_load_valid_dc5ff                    |rvdff_530                       |     1|
|1721  |            obuf_addrff                                      |rvdffe_531                      |    33|
|1722  |              dff                                            |rvdffs__parameterized2_561      |    33|
|1723  |                dffs                                         |rvdff__parameterized2_562       |    33|
|1724  |            obuf_byteenff                                    |rvdffs__parameterized12         |     8|
|1725  |              dffs                                           |rvdff__parameterized14_560      |     8|
|1726  |            obuf_cmd_done_ff                                 |rvdff_fpga__parameterized0_532  |     1|
|1727  |              dffs                                           |rvdffs_558                      |     1|
|1728  |                dffs                                         |rvdff_559                       |     1|
|1729  |            obuf_data_done_ff                                |rvdff_fpga__parameterized0_533  |     3|
|1730  |              dffs                                           |rvdffs_556                      |     3|
|1731  |                dffs                                         |rvdff_557                       |     3|
|1732  |            obuf_dataff                                      |rvdffe__parameterized0_534      |    64|
|1733  |              dff                                            |rvdffs__parameterized5_554      |    64|
|1734  |                dffs                                         |rvdff__parameterized5_555       |    64|
|1735  |            obuf_mergeff                                     |rvdffs_535                      |     1|
|1736  |              dffs                                           |rvdff_553                       |     1|
|1737  |            obuf_sideeffectff                                |rvdffs_536                      |     5|
|1738  |              dffs                                           |rvdff_552                       |     5|
|1739  |            obuf_szff                                        |rvdffs__parameterized4_537      |     4|
|1740  |              dffs                                           |rvdff__parameterized4_551       |     4|
|1741  |            obuf_tag0ff                                      |rvdffs__parameterized3_538      |   543|
|1742  |              dffs                                           |rvdff__parameterized3_550       |   543|
|1743  |            obuf_tag1ff                                      |rvdffs__parameterized3_539      |     9|
|1744  |              dffs                                           |rvdff__parameterized3_549       |     9|
|1745  |            obuf_timerff                                     |rvdff_fpga__parameterized1      |     4|
|1746  |              dffs                                           |rvdffs__parameterized1_547      |     4|
|1747  |                dffs                                         |rvdff__parameterized1_548       |     4|
|1748  |            obuf_valid_ff                                    |rvdffsc_fpga                    |     1|
|1749  |              dffs                                           |rvdffs_545                      |     1|
|1750  |                dffs                                         |rvdff_546                       |     1|
|1751  |            obuf_wren_ff                                     |rvdff_fpga__parameterized0_540  |     2|
|1752  |              dffs                                           |rvdffs_543                      |     2|
|1753  |                dffs                                         |rvdff_544                       |     2|
|1754  |            obuf_writeff                                     |rvdffs_541                      |     9|
|1755  |              dffs                                           |rvdff_542                       |     9|
|1756  |          clken_ff                                           |rvdff_341                       |     1|
|1757  |          is_sideeffects_dc4ff                               |rvdff_342                       |     1|
|1758  |          is_sideeffects_dc5ff                               |rvdff_343                       |     2|
|1759  |          ldst_dual_dc2ff                                    |rvdff_fpga__parameterized0_344  |     1|
|1760  |            dffs                                             |rvdffs_359                      |     1|
|1761  |              dffs                                           |rvdff_360                       |     1|
|1762  |          ldst_dual_dc3ff                                    |rvdff_fpga__parameterized0_345  |     1|
|1763  |            dffs                                             |rvdffs_357                      |     1|
|1764  |              dffs                                           |rvdff_358                       |     1|
|1765  |          ldst_dual_dc4ff                                    |rvdff_346                       |     2|
|1766  |          ldst_dual_dc5ff                                    |rvdff_347                       |     2|
|1767  |          lsu_byten_dc3ff                                    |rvdff_fpga__parameterized2_348  |     7|
|1768  |            dffs                                             |rvdffs__parameterized3_355      |     7|
|1769  |              dffs                                           |rvdff__parameterized3_356       |     7|
|1770  |          lsu_byten_dc4ff                                    |rvdff__parameterized3_349       |     7|
|1771  |          lsu_byten_dc5ff                                    |rvdff__parameterized3_350       |     7|
|1772  |          lsu_full_hit_dc3ff                                 |rvdff_fpga__parameterized0_351  |     1|
|1773  |            dffs                                             |rvdffs_353                      |     1|
|1774  |              dffs                                           |rvdff_354                       |     1|
|1775  |          lsu_fwddata_dc3ff                                  |rvdff__parameterized2_352       |    64|
|1776  |        clkdomain                                            |lsu_clkdomain                   |     6|
|1777  |          lsu_c1_dc1_clkenff                                 |rvdff_327                       |     1|
|1778  |          lsu_c1_dc2_clkenff                                 |rvdff_328                       |     1|
|1779  |          lsu_freeze_c1_dc1_clkenff                          |rvdff_fpga__parameterized0_329  |     1|
|1780  |            dffs                                             |rvdffs_339                      |     1|
|1781  |              dffs                                           |rvdff_340                       |     1|
|1782  |          lsu_freeze_c1_dc2_clkenff                          |rvdff_fpga__parameterized0_330  |     1|
|1783  |            dffs                                             |rvdffs_337                      |     1|
|1784  |              dffs                                           |rvdff_338                       |     1|
|1785  |          lsu_freeze_c1_dc3_clkenff                          |rvdff_fpga__parameterized0_331  |     1|
|1786  |            dffs                                             |rvdffs_335                      |     1|
|1787  |              dffs                                           |rvdff_336                       |     1|
|1788  |          lsu_freeze_c1_dc4_clkenff                          |rvdff_fpga__parameterized0_332  |     1|
|1789  |            dffs                                             |rvdffs_333                      |     1|
|1790  |              dffs                                           |rvdff_334                       |     1|
|1791  |        dccm_ctl                                             |lsu_dccm_ctl                    |   265|
|1792  |          \Gen_dccm_enable.dccm_data_ecc_hi_ff               |rvdff_fpga__parameterized5      |     9|
|1793  |            dffs                                             |rvdffs__parameterized31_325     |     9|
|1794  |              dffs                                           |rvdff__parameterized35_326      |     9|
|1795  |          \Gen_dccm_enable.dccm_data_ecc_lo_ff               |rvdff_fpga__parameterized5_310  |     9|
|1796  |            dffs                                             |rvdffs__parameterized31         |     9|
|1797  |              dffs                                           |rvdff__parameterized35          |     9|
|1798  |          \Gen_dccm_enable.dccm_data_hi_ff                   |rvdff_fpga__parameterized4      |   118|
|1799  |            dffs                                             |rvdffs__parameterized2_323      |   118|
|1800  |              dffs                                           |rvdff__parameterized2_324       |   118|
|1801  |          \Gen_dccm_enable.dccm_data_lo_ff                   |rvdff_fpga__parameterized4_311  |   117|
|1802  |            dffs                                             |rvdffs__parameterized2_321      |   117|
|1803  |              dffs                                           |rvdff__parameterized2_322       |   117|
|1804  |          \Gen_dccm_enable.dccm_rden_dc2ff                   |rvdff_fpga__parameterized0_312  |     2|
|1805  |            dffs                                             |rvdffs_319                      |     2|
|1806  |              dffs                                           |rvdff_320                       |     2|
|1807  |          \Gen_dccm_enable.dccm_rden_dc3ff                   |rvdff_fpga__parameterized0_313  |     1|
|1808  |            dffs                                             |rvdffs_317                      |     1|
|1809  |              dffs                                           |rvdff_318                       |     1|
|1810  |          picm_data_ff                                       |rvdffe_314                      |     9|
|1811  |            dff                                              |rvdffs__parameterized2_315      |     9|
|1812  |              dffs                                           |rvdff__parameterized2_316       |     9|
|1813  |        ecc                                                  |lsu_ecc                         |    21|
|1814  |          \Gen_dccm_enable.lsu_ecc_encode                    |rvecc_encode                    |    21|
|1815  |        lsu_i0_valid_dc1ff                                   |rvdff_fpga__parameterized0      |     2|
|1816  |          dffs                                               |rvdffs_308                      |     2|
|1817  |            dffs                                             |rvdff_309                       |     2|
|1818  |        lsu_i0_valid_dc2ff                                   |rvdff_fpga__parameterized0_66   |     1|
|1819  |          dffs                                               |rvdffs_306                      |     1|
|1820  |            dffs                                             |rvdff_307                       |     1|
|1821  |        lsu_i0_valid_dc3ff                                   |rvdff_fpga__parameterized0_67   |     2|
|1822  |          dffs                                               |rvdffs_304                      |     2|
|1823  |            dffs                                             |rvdff_305                       |     2|
|1824  |        lsu_i0_valid_dc4ff                                   |rvdff_fpga__parameterized0_68   |     1|
|1825  |          dffs                                               |rvdffs_302                      |     1|
|1826  |            dffs                                             |rvdff_303                       |     1|
|1827  |        lsu_i0_valid_dc5ff                                   |rvdff_69                        |     1|
|1828  |        lsu_lsc_ctl                                          |lsu_lsc_ctl                     |  2588|
|1829  |          access_fault_dc2ff                                 |rvdff_fpga__parameterized0_219  |     6|
|1830  |            dffs                                             |rvdffs_300                      |     6|
|1831  |              dffs                                           |rvdff_301                       |     6|
|1832  |          access_fault_dc3ff                                 |rvdff_fpga__parameterized0_220  |     1|
|1833  |            dffs                                             |rvdffs_298                      |     1|
|1834  |              dffs                                           |rvdff_299                       |     1|
|1835  |          addr_external_dc2ff                                |rvdff_fpga__parameterized0_221  |    20|
|1836  |            dffs                                             |rvdffs_296                      |    20|
|1837  |              dffs                                           |rvdff_297                       |    20|
|1838  |          addr_external_dc3ff                                |rvdff_fpga__parameterized0_222  |    19|
|1839  |            dffs                                             |rvdffs_294                      |    19|
|1840  |              dffs                                           |rvdff_295                       |    19|
|1841  |          addr_in_dccm_dc2ff                                 |rvdff_fpga__parameterized0_223  |     1|
|1842  |            dffs                                             |rvdffs_292                      |     1|
|1843  |              dffs                                           |rvdff_293                       |     1|
|1844  |          addr_in_dccm_dc3ff                                 |rvdff_fpga__parameterized0_224  |     2|
|1845  |            dffs                                             |rvdffs_290                      |     2|
|1846  |              dffs                                           |rvdff_291                       |     2|
|1847  |          addr_in_pic_dc2ff                                  |rvdff_fpga__parameterized0_225  |     1|
|1848  |            dffs                                             |rvdffs_288                      |     1|
|1849  |              dffs                                           |rvdff_289                       |     1|
|1850  |          addr_in_pic_dc3ff                                  |rvdff_fpga__parameterized0_226  |     8|
|1851  |            dffs                                             |rvdffs_286                      |     8|
|1852  |              dffs                                           |rvdff_287                       |     8|
|1853  |          addrcheck                                          |lsu_addrcheck                   |     3|
|1854  |            is_sideeffects_dc2ff                             |rvdff_fpga__parameterized0_280  |     2|
|1855  |              dffs                                           |rvdffs_284                      |     2|
|1856  |                dffs                                         |rvdff_285                       |     2|
|1857  |            is_sideeffects_dc3ff                             |rvdff_fpga__parameterized0_281  |     1|
|1858  |              dffs                                           |rvdffs_282                      |     1|
|1859  |                dffs                                         |rvdff_283                       |     1|
|1860  |          end_addr_dc2ff                                     |rvdffe_227                      |    92|
|1861  |            dff                                              |rvdffs__parameterized2_278      |    92|
|1862  |              dffs                                           |rvdff__parameterized2_279       |    92|
|1863  |          end_addr_dc3ff                                     |rvdffe_228                      |    60|
|1864  |            dff                                              |rvdffs__parameterized2_276      |    60|
|1865  |              dffs                                           |rvdff__parameterized2_277       |    60|
|1866  |          end_addr_dc4ff                                     |rvdff__parameterized2_229       |    54|
|1867  |          end_addr_dc5ff                                     |rvdff__parameterized2_230       |    84|
|1868  |          lsadder                                            |rvlsadder                       |    13|
|1869  |          lsu_pkt_dc1ff                                      |rvdffe__parameterized23         |    61|
|1870  |            dff                                              |rvdffs__parameterized30_274     |    61|
|1871  |              dffs                                           |rvdff__parameterized26_275      |    61|
|1872  |          lsu_pkt_dc2ff                                      |rvdffe__parameterized23_231     |   109|
|1873  |            dff                                              |rvdffs__parameterized30_272     |   109|
|1874  |              dffs                                           |rvdff__parameterized26_273      |   109|
|1875  |          lsu_pkt_dc3ff                                      |rvdffe__parameterized23_232     |   542|
|1876  |            dff                                              |rvdffs__parameterized30         |   542|
|1877  |              dffs                                           |rvdff__parameterized26_271      |   542|
|1878  |          lsu_pkt_dc4ff                                      |rvdff__parameterized26          |     7|
|1879  |          lsu_pkt_dc5ff                                      |rvdff__parameterized26_233      |    27|
|1880  |          lsu_pkt_vlddc1ff                                   |rvdff_fpga__parameterized0_234  |     8|
|1881  |            dffs                                             |rvdffs_269                      |     8|
|1882  |              dffs                                           |rvdff_270                       |     8|
|1883  |          lsu_pkt_vlddc2ff                                   |rvdff_fpga__parameterized0_235  |     4|
|1884  |            dffs                                             |rvdffs_267                      |     4|
|1885  |              dffs                                           |rvdff_268                       |     4|
|1886  |          lsu_pkt_vlddc3ff                                   |rvdff_fpga__parameterized0_236  |     3|
|1887  |            dffs                                             |rvdffs_265                      |     3|
|1888  |              dffs                                           |rvdff_266                       |     3|
|1889  |          lsu_pkt_vlddc4ff                                   |rvdff_237                       |     1|
|1890  |          lsu_pkt_vlddc5ff                                   |rvdff_238                       |     2|
|1891  |          lsu_result_corr_dc4ff                              |rvdff__parameterized2_239       |    32|
|1892  |          misaligned_fault_dc2ff                             |rvdff_fpga__parameterized0_240  |     1|
|1893  |            dffs                                             |rvdffs_263                      |     1|
|1894  |              dffs                                           |rvdff_264                       |     1|
|1895  |          misaligned_fault_dc3ff                             |rvdff_fpga__parameterized0_241  |     4|
|1896  |            dffs                                             |rvdffs_261                      |     4|
|1897  |              dffs                                           |rvdff_262                       |     4|
|1898  |          offsetff                                           |rvdffe__parameterized14         |    87|
|1899  |            dff                                              |rvdffs__parameterized20         |    87|
|1900  |              dffs                                           |rvdff__parameterized22          |    87|
|1901  |          rs1ff                                              |rvdffe_242                      |    86|
|1902  |            dff                                              |rvdffs__parameterized2_259      |    86|
|1903  |              dffs                                           |rvdff__parameterized2_260       |    86|
|1904  |          sadc2ff                                            |rvdffe_243                      |   316|
|1905  |            dff                                              |rvdffs__parameterized2_257      |   316|
|1906  |              dffs                                           |rvdff__parameterized2_258       |   316|
|1907  |          sadc3ff                                            |rvdffe_244                      |   350|
|1908  |            dff                                              |rvdffs__parameterized2_255      |   350|
|1909  |              dffs                                           |rvdff__parameterized2_256       |   350|
|1910  |          sadc4ff                                            |rvdff__parameterized2_245       |   118|
|1911  |          sadc5ff                                            |rvdff__parameterized2_246       |   191|
|1912  |          sddc1ff                                            |rvdffe__parameterized0          |    32|
|1913  |            dff                                              |rvdffs__parameterized5_253      |    32|
|1914  |              dffs                                           |rvdff__parameterized5_254       |    32|
|1915  |          sddc2ff                                            |rvdffe__parameterized0_247      |    32|
|1916  |            dff                                              |rvdffs__parameterized5_251      |    32|
|1917  |              dffs                                           |rvdff__parameterized5_252       |    32|
|1918  |          sddc3ff                                            |rvdffe__parameterized0_248      |    32|
|1919  |            dff                                              |rvdffs__parameterized5          |    32|
|1920  |              dffs                                           |rvdff__parameterized5           |    32|
|1921  |          sddc4ff                                            |rvdff__parameterized2_249       |    87|
|1922  |          sddc5ff                                            |rvdff__parameterized2_250       |    92|
|1923  |        lsu_single_ecc_err_dc4                               |rvdff_70                        |     1|
|1924  |        lsu_single_ecc_err_dc5                               |rvdff_71                        |     1|
|1925  |        stbuf                                                |lsu_stbuf                       |  2897|
|1926  |          \GenStBuf[0].stbuf_addr_in_picff                   |rvdffs_72                       |    69|
|1927  |            dffs                                             |rvdff_218                       |    69|
|1928  |          \GenStBuf[0].stbuf_addrff                          |rvdffe__parameterized3          |    26|
|1929  |            dff                                              |rvdffs__parameterized8_216      |    26|
|1930  |              dffs                                           |rvdff__parameterized9_217       |    26|
|1931  |          \GenStBuf[0].stbuf_byteenff                        |rvdffs__parameterized3_73       |    58|
|1932  |            dffs                                             |rvdff__parameterized3_215       |    58|
|1933  |          \GenStBuf[0].stbuf_data_vldff                      |rvdffsc                         |     4|
|1934  |            dffsc                                            |rvdff_214                       |     4|
|1935  |          \GenStBuf[0].stbuf_dataff                          |rvdffe                          |    50|
|1936  |            dff                                              |rvdffs__parameterized2_212      |    50|
|1937  |              dffs                                           |rvdff__parameterized2_213       |    50|
|1938  |          \GenStBuf[0].stbuf_drain_vldff                     |rvdffsc_74                      |     1|
|1939  |            dffsc                                            |rvdff_211                       |     1|
|1940  |          \GenStBuf[0].stbuf_flush_vldff                     |rvdffsc_75                      |     1|
|1941  |            dffsc                                            |rvdff_210                       |     1|
|1942  |          \GenStBuf[1].stbuf_addr_in_picff                   |rvdffs_76                       |    56|
|1943  |            dffs                                             |rvdff_209                       |    56|
|1944  |          \GenStBuf[1].stbuf_addrff                          |rvdffe__parameterized3_77       |    18|
|1945  |            dff                                              |rvdffs__parameterized8_207      |    18|
|1946  |              dffs                                           |rvdff__parameterized9_208       |    18|
|1947  |          \GenStBuf[1].stbuf_byteenff                        |rvdffs__parameterized3_78       |    42|
|1948  |            dffs                                             |rvdff__parameterized3_206       |    42|
|1949  |          \GenStBuf[1].stbuf_data_vldff                      |rvdffsc_79                      |     9|
|1950  |            dffsc                                            |rvdff_205                       |     9|
|1951  |          \GenStBuf[1].stbuf_dataff                          |rvdffe_80                       |    44|
|1952  |            dff                                              |rvdffs__parameterized2_203      |    44|
|1953  |              dffs                                           |rvdff__parameterized2_204       |    44|
|1954  |          \GenStBuf[1].stbuf_drain_vldff                     |rvdffsc_81                      |     1|
|1955  |            dffsc                                            |rvdff_202                       |     1|
|1956  |          \GenStBuf[1].stbuf_flush_vldff                     |rvdffsc_82                      |     1|
|1957  |            dffsc                                            |rvdff_201                       |     1|
|1958  |          \GenStBuf[2].stbuf_addr_in_picff                   |rvdffs_83                       |    70|
|1959  |            dffs                                             |rvdff_200                       |    70|
|1960  |          \GenStBuf[2].stbuf_addrff                          |rvdffe__parameterized3_84       |    26|
|1961  |            dff                                              |rvdffs__parameterized8_198      |    26|
|1962  |              dffs                                           |rvdff__parameterized9_199       |    26|
|1963  |          \GenStBuf[2].stbuf_byteenff                        |rvdffs__parameterized3_85       |    57|
|1964  |            dffs                                             |rvdff__parameterized3_197       |    57|
|1965  |          \GenStBuf[2].stbuf_data_vldff                      |rvdffsc_86                      |     4|
|1966  |            dffsc                                            |rvdff_196                       |     4|
|1967  |          \GenStBuf[2].stbuf_dataff                          |rvdffe_87                       |    50|
|1968  |            dff                                              |rvdffs__parameterized2_194      |    50|
|1969  |              dffs                                           |rvdff__parameterized2_195       |    50|
|1970  |          \GenStBuf[2].stbuf_drain_vldff                     |rvdffsc_88                      |     1|
|1971  |            dffsc                                            |rvdff_193                       |     1|
|1972  |          \GenStBuf[2].stbuf_flush_vldff                     |rvdffsc_89                      |     1|
|1973  |            dffsc                                            |rvdff_192                       |     1|
|1974  |          \GenStBuf[3].stbuf_addr_in_picff                   |rvdffs_90                       |    86|
|1975  |            dffs                                             |rvdff_191                       |    86|
|1976  |          \GenStBuf[3].stbuf_addrff                          |rvdffe__parameterized3_91       |    18|
|1977  |            dff                                              |rvdffs__parameterized8_189      |    18|
|1978  |              dffs                                           |rvdff__parameterized9_190       |    18|
|1979  |          \GenStBuf[3].stbuf_byteenff                        |rvdffs__parameterized3_92       |    72|
|1980  |            dffs                                             |rvdff__parameterized3_188       |    72|
|1981  |          \GenStBuf[3].stbuf_data_vldff                      |rvdffsc_93                      |     5|
|1982  |            dffsc                                            |rvdff_187                       |     5|
|1983  |          \GenStBuf[3].stbuf_dataff                          |rvdffe_94                       |    54|
|1984  |            dff                                              |rvdffs__parameterized2_185      |    54|
|1985  |              dffs                                           |rvdff__parameterized2_186       |    54|
|1986  |          \GenStBuf[3].stbuf_drain_vldff                     |rvdffsc_95                      |     1|
|1987  |            dffsc                                            |rvdff_184                       |     1|
|1988  |          \GenStBuf[3].stbuf_flush_vldff                     |rvdffsc_96                      |     1|
|1989  |            dffsc                                            |rvdff_183                       |     1|
|1990  |          \GenStBuf[4].stbuf_addr_in_picff                   |rvdffs_97                       |    67|
|1991  |            dffs                                             |rvdff_182                       |    67|
|1992  |          \GenStBuf[4].stbuf_addrff                          |rvdffe__parameterized3_98       |    20|
|1993  |            dff                                              |rvdffs__parameterized8_180      |    20|
|1994  |              dffs                                           |rvdff__parameterized9_181       |    20|
|1995  |          \GenStBuf[4].stbuf_byteenff                        |rvdffs__parameterized3_99       |    59|
|1996  |            dffs                                             |rvdff__parameterized3_179       |    59|
|1997  |          \GenStBuf[4].stbuf_data_vldff                      |rvdffsc_100                     |     1|
|1998  |            dffsc                                            |rvdff_178                       |     1|
|1999  |          \GenStBuf[4].stbuf_dataff                          |rvdffe_101                      |    52|
|2000  |            dff                                              |rvdffs__parameterized2_176      |    52|
|2001  |              dffs                                           |rvdff__parameterized2_177       |    52|
|2002  |          \GenStBuf[4].stbuf_drain_vldff                     |rvdffsc_102                     |     1|
|2003  |            dffsc                                            |rvdff_175                       |     1|
|2004  |          \GenStBuf[4].stbuf_flush_vldff                     |rvdffsc_103                     |     1|
|2005  |            dffsc                                            |rvdff_174                       |     1|
|2006  |          \GenStBuf[5].stbuf_addr_in_picff                   |rvdffs_104                      |    50|
|2007  |            dffs                                             |rvdff_173                       |    50|
|2008  |          \GenStBuf[5].stbuf_addrff                          |rvdffe__parameterized3_105      |    18|
|2009  |            dff                                              |rvdffs__parameterized8_171      |    18|
|2010  |              dffs                                           |rvdff__parameterized9_172       |    18|
|2011  |          \GenStBuf[5].stbuf_byteenff                        |rvdffs__parameterized3_106      |    40|
|2012  |            dffs                                             |rvdff__parameterized3_170       |    40|
|2013  |          \GenStBuf[5].stbuf_data_vldff                      |rvdffsc_107                     |     8|
|2014  |            dffsc                                            |rvdff_169                       |     8|
|2015  |          \GenStBuf[5].stbuf_dataff                          |rvdffe_108                      |    48|
|2016  |            dff                                              |rvdffs__parameterized2_167      |    48|
|2017  |              dffs                                           |rvdff__parameterized2_168       |    48|
|2018  |          \GenStBuf[5].stbuf_drain_vldff                     |rvdffsc_109                     |     1|
|2019  |            dffsc                                            |rvdff_166                       |     1|
|2020  |          \GenStBuf[5].stbuf_flush_vldff                     |rvdffsc_110                     |     1|
|2021  |            dffsc                                            |rvdff_165                       |     1|
|2022  |          \GenStBuf[6].stbuf_addr_in_picff                   |rvdffs_111                      |    71|
|2023  |            dffs                                             |rvdff_164                       |    71|
|2024  |          \GenStBuf[6].stbuf_addrff                          |rvdffe__parameterized3_112      |    20|
|2025  |            dff                                              |rvdffs__parameterized8_162      |    20|
|2026  |              dffs                                           |rvdff__parameterized9_163       |    20|
|2027  |          \GenStBuf[6].stbuf_byteenff                        |rvdffs__parameterized3_113      |    58|
|2028  |            dffs                                             |rvdff__parameterized3_161       |    58|
|2029  |          \GenStBuf[6].stbuf_data_vldff                      |rvdffsc_114                     |     1|
|2030  |            dffsc                                            |rvdff_160                       |     1|
|2031  |          \GenStBuf[6].stbuf_dataff                          |rvdffe_115                      |    53|
|2032  |            dff                                              |rvdffs__parameterized2_158      |    53|
|2033  |              dffs                                           |rvdff__parameterized2_159       |    53|
|2034  |          \GenStBuf[6].stbuf_drain_vldff                     |rvdffsc_116                     |     1|
|2035  |            dffsc                                            |rvdff_157                       |     1|
|2036  |          \GenStBuf[6].stbuf_flush_vldff                     |rvdffsc_117                     |     1|
|2037  |            dffsc                                            |rvdff_156                       |     1|
|2038  |          \GenStBuf[7].stbuf_addr_in_picff                   |rvdffs_118                      |    86|
|2039  |            dffs                                             |rvdff_155                       |    86|
|2040  |          \GenStBuf[7].stbuf_addrff                          |rvdffe__parameterized3_119      |    24|
|2041  |            dff                                              |rvdffs__parameterized8          |    24|
|2042  |              dffs                                           |rvdff__parameterized9           |    24|
|2043  |          \GenStBuf[7].stbuf_byteenff                        |rvdffs__parameterized3_120      |    68|
|2044  |            dffs                                             |rvdff__parameterized3_154       |    68|
|2045  |          \GenStBuf[7].stbuf_data_vldff                      |rvdffsc_121                     |     4|
|2046  |            dffsc                                            |rvdff_153                       |     4|
|2047  |          \GenStBuf[7].stbuf_dataff                          |rvdffe_122                      |    56|
|2048  |            dff                                              |rvdffs__parameterized2_151      |    56|
|2049  |              dffs                                           |rvdff__parameterized2_152       |    56|
|2050  |          \GenStBuf[7].stbuf_drain_vldff                     |rvdffsc_123                     |     1|
|2051  |            dffsc                                            |rvdff_150                       |     1|
|2052  |          \GenStBuf[7].stbuf_flush_vldff                     |rvdffsc_124                     |     1|
|2053  |            dffsc                                            |rvdff_149                       |     1|
|2054  |          RdPtrff                                            |rvdffs__parameterized1          |   285|
|2055  |            dffs                                             |rvdff__parameterized1_148       |   285|
|2056  |          WrPtr_dc4ff                                        |rvdff__parameterized1           |     3|
|2057  |          WrPtr_dc5ff                                        |rvdff__parameterized1_125       |    19|
|2058  |          WrPtrff                                            |rvdffs__parameterized1_126      |   672|
|2059  |            dffs                                             |rvdff__parameterized1_147       |   672|
|2060  |          dual_stbuf_write_dc4ff                             |rvdff_127                       |     1|
|2061  |          dual_stbuf_write_dc5ff                             |rvdff_128                       |     1|
|2062  |          ldst_dual_dc2ff                                    |rvdff_fpga__parameterized0_129  |     2|
|2063  |            dffs                                             |rvdffs_145                      |     2|
|2064  |              dffs                                           |rvdff_146                       |     2|
|2065  |          ldst_dual_dc3ff                                    |rvdff_fpga__parameterized0_130  |     1|
|2066  |            dffs                                             |rvdffs_143                      |     1|
|2067  |              dffs                                           |rvdff_144                       |     1|
|2068  |          ldst_reqvld_dc4ff                                  |rvdff_131                       |     1|
|2069  |          ldst_reqvld_dc5ff                                  |rvdff_132                       |     1|
|2070  |          stbuf_fwdbyteen_hi_dc3ff                           |rvdff_fpga__parameterized2      |     4|
|2071  |            dffs                                             |rvdffs__parameterized3_141      |     4|
|2072  |              dffs                                           |rvdff__parameterized3_142       |     4|
|2073  |          stbuf_fwdbyteen_lo_dc3ff                           |rvdff_fpga__parameterized2_133  |     4|
|2074  |            dffs                                             |rvdffs__parameterized3_139      |     4|
|2075  |              dffs                                           |rvdff__parameterized3_140       |     4|
|2076  |          stbuf_fwddata_hi_dc3ff                             |rvdffe_134                      |   112|
|2077  |            dff                                              |rvdffs__parameterized2_137      |   112|
|2078  |              dffs                                           |rvdff__parameterized2_138       |   112|
|2079  |          stbuf_fwddata_lo_dc3ff                             |rvdffe_135                      |   153|
|2080  |            dff                                              |rvdffs__parameterized2          |   153|
|2081  |              dffs                                           |rvdff__parameterized2_136       |   153|
|2082  |        trigger                                              |lsu_trigger                     |   309|
|2083  |      pic_ctrl_inst                                          |pic_ctrl                        |   351|
|2084  |        \SETREG[1].NON_ZERO_INT.config_gw_inst               |configurable_gw                 |     1|
|2085  |          int_pend_ff                                        |rvdff_65                        |     1|
|2086  |        \SETREG[1].NON_ZERO_INT.gw_config_ff                 |rvdffs__parameterized4          |     3|
|2087  |          dffs                                               |rvdff__parameterized4_64        |     3|
|2088  |        \SETREG[1].NON_ZERO_INT.intenable_ff                 |rvdffs                          |     1|
|2089  |          dffs                                               |rvdff_63                        |     1|
|2090  |        \SETREG[1].NON_ZERO_INT.intpriority_ff               |rvdffs__parameterized3          |     5|
|2091  |          dffs                                               |rvdff__parameterized3_62        |     5|
|2092  |        \SETREG[2].NON_ZERO_INT.config_gw_inst               |configurable_gw_0               |     1|
|2093  |          int_pend_ff                                        |rvdff_61                        |     1|
|2094  |        \SETREG[2].NON_ZERO_INT.gw_config_ff                 |rvdffs__parameterized4_1        |    21|
|2095  |          dffs                                               |rvdff__parameterized4_60        |    21|
|2096  |        \SETREG[2].NON_ZERO_INT.intenable_ff                 |rvdffs_2                        |     1|
|2097  |          dffs                                               |rvdff_59                        |     1|
|2098  |        \SETREG[2].NON_ZERO_INT.intpriority_ff               |rvdffs__parameterized3_3        |     4|
|2099  |          dffs                                               |rvdff__parameterized3_58        |     4|
|2100  |        \SETREG[3].NON_ZERO_INT.config_gw_inst               |configurable_gw_4               |     1|
|2101  |          int_pend_ff                                        |rvdff_57                        |     1|
|2102  |        \SETREG[3].NON_ZERO_INT.gw_config_ff                 |rvdffs__parameterized4_5        |     6|
|2103  |          dffs                                               |rvdff__parameterized4_56        |     6|
|2104  |        \SETREG[3].NON_ZERO_INT.intenable_ff                 |rvdffs_6                        |     1|
|2105  |          dffs                                               |rvdff_55                        |     1|
|2106  |        \SETREG[3].NON_ZERO_INT.intpriority_ff               |rvdffs__parameterized3_7        |     5|
|2107  |          dffs                                               |rvdff__parameterized3_54        |     5|
|2108  |        \SETREG[4].NON_ZERO_INT.config_gw_inst               |configurable_gw_8               |     1|
|2109  |          int_pend_ff                                        |rvdff_53                        |     1|
|2110  |        \SETREG[4].NON_ZERO_INT.gw_config_ff                 |rvdffs__parameterized4_9        |    12|
|2111  |          dffs                                               |rvdff__parameterized4_52        |    12|
|2112  |        \SETREG[4].NON_ZERO_INT.intenable_ff                 |rvdffs_10                       |     1|
|2113  |          dffs                                               |rvdff_51                        |     1|
|2114  |        \SETREG[4].NON_ZERO_INT.intpriority_ff               |rvdffs__parameterized3_11       |     4|
|2115  |          dffs                                               |rvdff__parameterized3_50        |     4|
|2116  |        \SETREG[5].NON_ZERO_INT.config_gw_inst               |configurable_gw_12              |     1|
|2117  |          int_pend_ff                                        |rvdff_49                        |     1|
|2118  |        \SETREG[5].NON_ZERO_INT.gw_config_ff                 |rvdffs__parameterized4_13       |     5|
|2119  |          dffs                                               |rvdff__parameterized4_48        |     5|
|2120  |        \SETREG[5].NON_ZERO_INT.intenable_ff                 |rvdffs_14                       |     1|
|2121  |          dffs                                               |rvdff_47                        |     1|
|2122  |        \SETREG[5].NON_ZERO_INT.intpriority_ff               |rvdffs__parameterized3_15       |     5|
|2123  |          dffs                                               |rvdff__parameterized3_46        |     5|
|2124  |        \SETREG[6].NON_ZERO_INT.config_gw_inst               |configurable_gw_16              |     1|
|2125  |          int_pend_ff                                        |rvdff_45                        |     1|
|2126  |        \SETREG[6].NON_ZERO_INT.gw_config_ff                 |rvdffs__parameterized4_17       |    32|
|2127  |          dffs                                               |rvdff__parameterized4_44        |    32|
|2128  |        \SETREG[6].NON_ZERO_INT.intenable_ff                 |rvdffs_18                       |     1|
|2129  |          dffs                                               |rvdff_43                        |     1|
|2130  |        \SETREG[6].NON_ZERO_INT.intpriority_ff               |rvdffs__parameterized3_19       |     4|
|2131  |          dffs                                               |rvdff__parameterized3_42        |     4|
|2132  |        \SETREG[7].NON_ZERO_INT.config_gw_inst               |configurable_gw_20              |     1|
|2133  |          int_pend_ff                                        |rvdff_41                        |     1|
|2134  |        \SETREG[7].NON_ZERO_INT.gw_config_ff                 |rvdffs__parameterized4_21       |     5|
|2135  |          dffs                                               |rvdff__parameterized4_40        |     5|
|2136  |        \SETREG[7].NON_ZERO_INT.intenable_ff                 |rvdffs_22                       |     1|
|2137  |          dffs                                               |rvdff_39                        |     1|
|2138  |        \SETREG[7].NON_ZERO_INT.intpriority_ff               |rvdffs__parameterized3_23       |     5|
|2139  |          dffs                                               |rvdff__parameterized3_38        |     5|
|2140  |        \SETREG[8].NON_ZERO_INT.config_gw_inst               |configurable_gw_24              |     1|
|2141  |          int_pend_ff                                        |rvdff_37                        |     1|
|2142  |        \SETREG[8].NON_ZERO_INT.gw_config_ff                 |rvdffs__parameterized4_25       |    14|
|2143  |          dffs                                               |rvdff__parameterized4           |    14|
|2144  |        \SETREG[8].NON_ZERO_INT.intenable_ff                 |rvdffs_26                       |     1|
|2145  |          dffs                                               |rvdff_36                        |     1|
|2146  |        \SETREG[8].NON_ZERO_INT.intpriority_ff               |rvdffs__parameterized3_27       |     4|
|2147  |          dffs                                               |rvdff__parameterized3_35        |     4|
|2148  |        claimid_ff                                           |rvdff__parameterized14          |     4|
|2149  |        config_reg_ff                                        |rvdffs_28                       |    12|
|2150  |          dffs                                               |rvdff_34                        |    12|
|2151  |        mexintpend_ff                                        |rvdff                           |     1|
|2152  |        picm_add_flop                                        |rvdff__parameterized2           |   170|
|2153  |        picm_dat_flop                                        |rvdff__parameterized2_29        |     5|
|2154  |        picm_mke_flop                                        |rvdff_30                        |     1|
|2155  |        picm_rde_flop                                        |rvdff_31                        |     2|
|2156  |        picm_wre_flop                                        |rvdff_32                        |     1|
|2157  |        pl_ff                                                |rvdff__parameterized3           |     4|
|2158  |        wake_up_ff                                           |rvdff_33                        |     1|
+------+-------------------------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:19 ; elapsed = 00:13:57 . Memory (MB): peak = 2029.227 ; gain = 1002.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 246 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:57 ; elapsed = 00:13:23 . Memory (MB): peak = 2029.227 ; gain = 790.082
Synthesis Optimization Complete : Time (s): cpu = 00:11:20 ; elapsed = 00:14:00 . Memory (MB): peak = 2029.227 ; gain = 1002.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2029.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 951 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ibufg_jtag_tck' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2029.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
410 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:05 ; elapsed = 00:14:48 . Memory (MB): peak = 2029.227 ; gain = 1303.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2029.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/synth_1/swerv_eh1_reference_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2029.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file swerv_eh1_reference_design_utilization_synth.rpt -pb swerv_eh1_reference_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 18 23:58:06 2020...
