// SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include "fsl-ls1046a.dtsi"
#include "fsl-ls1046a-miriac-mpxls1046.dtsi"

/ {
	model = "Microsys miriac SBC-LS1046A and MCHP Sparx5";
	compatible = "microsys,sbc1046a", "microsys,mpxls1046a", "fsl,ls1046a";

	aliases {
		ethernet0 = &enet4;
		serial0 = &duart0;
		twi0    = &twi0;
		i2c100  = &i2c100;
		i2c101  = &i2c101;
		i2c102  = &i2c102;
		i2c103  = &i2c103;
		i2c104  = &i2c104;
		i2c105  = &i2c105;
		i2c106  = &i2c106;
		i2c107  = &i2c107;
		i2c108  = &i2c108;
		i2c109  = &i2c109;
		i2c110  = &i2c110;
		i2c111  = &i2c111;
		i2c112  = &i2c112;
		i2c113  = &i2c113;
		i2c114  = &i2c114;
		i2c115  = &i2c115;
		i2c116  = &i2c116;
		i2c117  = &i2c117;
		i2c118  = &i2c118;
		i2c119  = &i2c119;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	meba {
		board = "Sparx5 pcb134 via PCI";
		pcb = "pcb134";
		target = "0x7558";
		regoff0 = "0x10000000"; // CSR ring offsets
		regoff1 = "0x00000000"; // CPU register offsets
	};

	ifmux: switch_ifmux@0 {
		compatible = "microchip,sparx5-ifmux";
		status = "okay";
	};
};

&duart0 {
	status = "okay";
};

&i2c0 {
	status = "okay";

	eeprom@57 {
		compatible = "at24,24c128";
		reg = <0x57>;
	};
};

&i2c1 {
	status = "okay";
};

&ifc {
	nand@0,0 {
		status = "disabled";
		nand-ecc-strength = <4>;
		partition@0 {
			reg = <0x0 0x00100000>;
			label = "NAND U-Boot Image";
			read-only;
		};

		partition@100000 {
			reg = <0x00100000 0x00100000>;
			label = "NAND U-Boot Env";
		};

		partition@200000 {
			reg = <0x00200000 0x01E00000>;
			label = "NAND FIT Image";
		};

		partition@2000000 {
			reg = <0x02000000 0x1e000000>;
			label = "NAND (RW) UBIFS Root File System";
		};
	};
};

#include "fsl-ls1046-post.dtsi"

&fman0 {
	compatible = "fsl,fman", "simple-bus";

	ethernet@e8000 {
		phy-handle = <&sgmii_phy1>;
		phy-connection-type = "sgmii";
		/* Placeholder, overwritten by bootloader */
	        mac-address = [00 00 00 00 00 00];
		/* Fallback address */
		local-mac-address = [02 18 31 7e 3e 63];
	};

	mdio@fc000 {
		sgmii_phy1: ethernet-phy@28 {
			reg = <28>;
		};
	};
};

&pcie3 {
	pci@0,0 {
		#address-cells = <3>;
		#size-cells = <2>;
		reg = <0 0 0 0 0>;
		device_type = "pci";

		/* PCI bus 2: root bus resource [0x5040000000-0x507fffffff] => bus address [0x40000000-0x7fffffff]
		 * PCIe BAR0: CSR 32MB: [0x5040000000-0x5041ffffff] => [0x40000000-0x41ffffff] => Sparx5: [610000000-611ffffff]
		 * PCIe BAR2: CPU 2MB:  [0x5044000000-0x50441fffff] => [0x44000000-0x441fffff] => Sparx5: [600000000-6001fffff]
		 */
		ranges = <0x82000000 0x0 0x40000000 0x82000000 0x0 0x40000000 0 0x40000000>; /* PCIe Bus resource */

		sparx5: switch@0,0 {
			compatible = "pci101b,b006";

			reg = <0 0 0 0 0>;
			#address-cells = <2>;
			#size-cells = <1>;
			ranges = <0x6 0x00000000 0x82000000 0x0 0x44000000 0x00200000>,  /* CPU */
			         <0x6 0x10000000 0x82000000 0x0 0x40000000 0x02000000>;  /* CSR */
			#interrupt-cells = <2>;
			interrupt-controller;
			interrupt-parent = <&sparx5>;

			gpio: pinctrl@6110101e0 {
				compatible = "microchip,sparx5-pinctrl";
				reg = <0x6 0x110101e0 0x90>, <0x6 0x10508010 0x100>;
				gpio-controller;
				#gpio-cells = <2>;
				gpio-ranges = <&gpio 0 0 64>;
				interrupt-controller;
				interrupts = <23 IRQ_TYPE_LEVEL_HIGH>;
				#interrupt-cells = <2>;

				cs1_pins: cs1-pins {
					pins = "GPIO_16";
					function = "si";
				};

				cs2_pins: cs2-pins {
					pins = "GPIO_17";
					function = "si";
				};

				cs3_pins: cs3-pins {
					pins = "GPIO_18";
					function = "si";
				};

				si2_pins: si2-pins {
					pins = "GPIO_39", "GPIO_40", "GPIO_41";
					function = "si2";
				};

				sgpio0_pins: sgpio-pins {
					pins = "GPIO_0", "GPIO_1", "GPIO_2", "GPIO_3";
					function = "sg0";
				};

				sgpio1_pins: sgpio1-pins {
					pins = "GPIO_4", "GPIO_5", "GPIO_12", "GPIO_13";
					function = "sg1";
				};

				sgpio2_pins: sgpio2-pins {
					pins = "GPIO_30", "GPIO_31", "GPIO_32", "GPIO_33";
					function = "sg2";
				};

				uart_pins: uart-pins {
					pins = "GPIO_10", "GPIO_11";
					function = "uart";
				};

				uart2_pins: uart2-pins {
					pins = "GPIO_26", "GPIO_27";
					function = "uart2";
				};

				uart3_pins: uart3-pins {
					pins = "GPIO_23", "GPIO_24";
					function = "uart3";
				};

				i2c_pins: i2c-pins {
					pins = "GPIO_14", "GPIO_15";
					function = "twi";
				};

				i2c2_pins: i2c2-pins {
					pins = "GPIO_28", "GPIO_29";
					function = "twi2";
				};

				emmc_pins: emmc-pins {
					pins = "GPIO_34", "GPIO_35", "GPIO_36",
						"GPIO_37", "GPIO_38", "GPIO_39",
						"GPIO_40", "GPIO_41", "GPIO_42",
						"GPIO_43", "GPIO_44", "GPIO_45",
						"GPIO_46", "GPIO_47";
					function = "emmc";
				};
			};

			sgpio0: gpio@61101036c {
				compatible = "mscc,ocelot-sgpio";
				status = "disabled";
				clocks = <&sys_clk>;
				pinctrl-0 = <&sgpio0_pins>;
				pinctrl-names = "default";
				reg = <0x6 0x1101036c 0x100>;
				gpio-controller;
				#gpio-cells = <2>;
				gpio-ranges = <&gpio 0 64 64>;
			};

			sgpio1: gpio@611010484 {
				compatible = "mscc,ocelot-sgpio";
				status = "disabled";
				clocks = <&sys_clk>;
				pinctrl-0 = <&sgpio1_pins>;
				pinctrl-names = "default";
				reg = <0x6 0x11010484 0x100>;
				gpio-controller;
				#gpio-cells = <2>;
				gpio-ranges = <&gpio 0 128 64>;
			};

			sgpio2: gpio@61101059c {
				compatible = "mscc,ocelot-sgpio";
				status = "disabled";
				clocks = <&sys_clk>;
				pinctrl-0 = <&sgpio2_pins>;
				pinctrl-names = "default";
				reg = <0x6 0x1101059c 0x100>;
				gpio-controller;
				#gpio-cells = <2>;
				gpio-ranges = <&gpio 0 192 64>;
			};

			twi0: i2c@600101000 {
				compatible = "snps,designware-i2c";
				status = "disabled";
				pinctrl-0 = <&i2c_pins>;
				pinctrl-names = "default";
				reg = <0x6 0x00101000 0x100>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <14 IRQ_TYPE_LEVEL_HIGH>;
				i2c-sda-hold-time-ns = <300>;
				clock-frequency = <100000>;
				clocks = <&ahb_clk>;
			};

			twi1: i2c@600103000 {
				compatible = "snps,designware-i2c";
				status = "disabled";
				pinctrl-0 = <&i2c2_pins>;
				pinctrl-names = "default";
				reg = <0x6 0x00103000 0x100>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <15 IRQ_TYPE_LEVEL_HIGH>;
				i2c-sda-hold-time-ns = <300>;
				clock-frequency = <100000>;
				clocks = <&ahb_clk>;
			};

			irqmux0: irqmux@600000000 {
				compatible = "microchip,uio_sparx5_irqmux";
				reg = <0x6 0x00000000 0x00200000>;
				reg-names = "origin1_2";
				interrupts = <40 IRQ_TYPE_LEVEL_HIGH>,
					     <41 IRQ_TYPE_LEVEL_HIGH>,
					     <42 IRQ_TYPE_LEVEL_HIGH>,
					     <43 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "master",
					     "slave-0x10001", "slave-0x10002",
					     "slave-0x20000";
				external-cpu;
				status = "disabled";
			};

			dma: dma-controller@600000000 {
				compatible = "microchip,vsc7558-fdma";
				reg = <0x6 0x10000000 0x02000000>, /* CSR */
				      <0x6 0x00000000 0x00200000>; /* CPU */
				#dma-cells = <1>;
				dma-channels = <8>;
				interrupts = <28 IRQ_TYPE_LEVEL_HIGH>;
				external-cpu;
				status = "disabled";
			};

			ifh0: ifh_switch_port@0 {
				compatible = "microchip,vsc7558-fdma-ifh";
				reg = <0x6 0x10000000 0x2000000>; /* CSR */
				dmas = <&dma 0>, <&dma 6>;
				dma-names = "tx", "rx";
				interrupts = <33 IRQ_TYPE_LEVEL_HIGH>,
				             <34 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "xtr", "inj";
				status = "disabled";
			};

			ifh1: ifh_switch_port@1 {
				compatible = "microchip,vsc7558-fdma-ifh";
				reg = <0x6 0x10000000 0x2000000>; /* CSR */
				dmas = <&dma 1>, <&dma 7>;
				dma-names = "tx", "rx";
				interrupts = <33 IRQ_TYPE_LEVEL_HIGH>,
				             <34 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "xtr", "inj";
				status = "disabled";
			};

			clocks: clocks {
				ahb_clk: ahb-clk {
					compatible = "fixed-clock";
					#clock-cells = <0>;
					clock-frequency = <250000000>;
				};
				sys_clk: sys-clk {
					compatible = "fixed-clock";
					#clock-cells = <0>;
					clock-frequency = <625000000>;
				};
				aux1_clk: aux1-clk {
					compatible = "fixed-clock";
					#clock-cells = <0>;
					clock-frequency = <667000000>;
				};
			};

			twi0_imux: twi0-imux@0 {
				compatible = "i2c-mux-pinctrl";
				status = "disabled";
				#address-cells = <1>;
				#size-cells = <0>;
				i2c-parent = <&twi0>;
			};

			twi0_emux: twi0-emux@0 {
				compatible = "i2c-mux-gpio";
				status = "disabled";
				#address-cells = <1>;
				#size-cells = <0>;
				i2c-parent = <&twi0>;
			};
		};
	};
};

&gpio {
	cs14_pins: cs14-pins {
		pins = "GPIO_44";
		function = "si";
	};
};

&sgpio0 {
	status = "okay";
	microchip,sgpio-ports = <0x00FFFFFF>;
};

&twi0 {
	status = "okay";
};

&gpio {
	i2cmux_pins_i: i2cmux-pins-i {
               pins = "GPIO_16", "GPIO_17", "GPIO_18", "GPIO_19",
                      "GPIO_20", "GPIO_22", "GPIO_36", "GPIO_35",
                      "GPIO_50", "GPIO_51", "GPIO_56", "GPIO_57";
		function = "twi_scl_m";
		output-low;
	};
	i2cmux_0: i2cmux-0 {
		pins = "GPIO_16";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_1: i2cmux-1 {
		pins = "GPIO_17";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_2: i2cmux-2 {
		pins = "GPIO_18";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_3: i2cmux-3 {
		pins = "GPIO_19";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_4: i2cmux-4 {
		pins = "GPIO_20";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_5: i2cmux-5 {
		pins = "GPIO_22";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_6: i2cmux-6 {
		pins = "GPIO_36";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_7: i2cmux-7 {
		pins = "GPIO_35";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_8: i2cmux-8 {
		pins = "GPIO_50";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_9: i2cmux-9 {
		pins = "GPIO_51";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_10: i2cmux-10 {
		pins = "GPIO_56";
		function = "twi_scl_m";
		output-high;
	};
	i2cmux_11: i2cmux-11 {
		pins = "GPIO_57";
		function = "twi_scl_m";
		output-high;
	};
};

&twi0_imux {
	status = "okay";
	pinctrl-names =
		"i2c100", "i2c101", "i2c102", "i2c103",
		"i2c104", "i2c105", "i2c106", "i2c107",
		"i2c108", "i2c109", "i2c110", "i2c111", "idle";
	pinctrl-0 = <&i2cmux_0>;
	pinctrl-1 = <&i2cmux_1>;
	pinctrl-2 = <&i2cmux_2>;
	pinctrl-3 = <&i2cmux_3>;
	pinctrl-4 = <&i2cmux_4>;
	pinctrl-5 = <&i2cmux_5>;
	pinctrl-6 = <&i2cmux_6>;
	pinctrl-7 = <&i2cmux_7>;
	pinctrl-8 = <&i2cmux_8>;
	pinctrl-9 = <&i2cmux_9>;
	pinctrl-10 = <&i2cmux_10>;
	pinctrl-11 = <&i2cmux_11>;
	pinctrl-12 = <&i2cmux_pins_i>;
	i2c100: i2c_sfp1 {
		reg = <0x0>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c101: i2c_sfp2 {
		reg = <0x1>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c102: i2c_sfp3 {
		reg = <0x2>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c103: i2c_sfp4 {
		reg = <0x3>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c104: i2c_sfp5 {
		reg = <0x4>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c105: i2c_sfp6 {
		reg = <0x5>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c106: i2c_sfp7 {
		reg = <0x6>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c107: i2c_sfp8 {
		reg = <0x7>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c108: i2c_sfp9 {
		reg = <0x8>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c109: i2c_sfp10 {
		reg = <0x9>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c110: i2c_sfp11 {
		reg = <0xa>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c111: i2c_sfp12 {
		reg = <0xb>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
};

&twi0_emux {
	status = "okay";
	mux-gpios = <&gpio 55 GPIO_ACTIVE_HIGH
		     &gpio 60 GPIO_ACTIVE_HIGH
		     &gpio 61 GPIO_ACTIVE_HIGH
		     &gpio 54 GPIO_ACTIVE_HIGH>;
	idle-state = <0x8>;
	i2c112: i2c_sfp13 {
		reg = <0x0>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c113: i2c_sfp14 {
		reg = <0x1>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c114: i2c_sfp15 {
		reg = <0x2>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c115: i2c_sfp16 {
		reg = <0x3>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c116: i2c_sfp17 {
		reg = <0x4>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c117: i2c_sfp18 {
		reg = <0x5>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c118: i2c_sfp19 {
		reg = <0x6>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
	i2c119: i2c_sfp20 {
		reg = <0x7>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
};

&dma {
	status = "okay";
};

&ifh0 {
	status = "okay";
};

&irqmux0 {
	status = "okay";
};

&qspi {
	s25fsparx512s@0 {
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			partition@0 {
				    label = "PBL";
				    reg = <0x00000000 0x00010000>;
			};
			partition@1 {
				    label = "fman";
				    reg = <0x00010000 0x00010000>;
			};
			partition@2 {
				    label = "U-Boot";
				    reg = <0x00100000 0x00100000>;
			};
			partition@3 {
				    label = "rootfs_data";
				    reg = <0x00400000 0x00c00000>;
			};
		};
	};
};
