
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: ./Briey.v
Parsing Verilog input from `./Briey.v' to AST representation.
Storing AST representation for module `$abstract\Briey'.
Storing AST representation for module `$abstract\Apb3Router'.
Storing AST representation for module `$abstract\Apb3Decoder'.
Storing AST representation for module `$abstract\Axi4SharedArbiter_3'.
Storing AST representation for module `$abstract\Axi4SharedArbiter_2'.
Storing AST representation for module `$abstract\Axi4SharedArbiter_1'.
Storing AST representation for module `$abstract\Axi4SharedArbiter'.
Storing AST representation for module `$abstract\Axi4ReadOnlyDecoder_1'.
Storing AST representation for module `$abstract\Axi4SharedDecoder'.
Storing AST representation for module `$abstract\Axi4ReadOnlyDecoder'.
Storing AST representation for module `$abstract\SystemDebugger'.
Storing AST representation for module `$abstract\JtagBridge'.
Storing AST representation for module `$abstract\BufferCC_12'.
Storing AST representation for module `$abstract\StreamFork_4'.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\MyAxi4VgaCtrl'.
Storing AST representation for module `$abstract\Apb3UartCtrl'.
Storing AST representation for module `$abstract\PinsecTimerCtrl'.
Storing AST representation for module `$abstract\Apb3Gpio'.
Storing AST representation for module `$abstract\Axi4SharedToApb3Bridge'.
Storing AST representation for module `$abstract\Axi4SharedSdramCtrl'.
Storing AST representation for module `$abstract\Axi4SharedOnChipRam_1'.
Storing AST representation for module `$abstract\Axi4SharedOnChipRam'.
Storing AST representation for module `$abstract\BufferCC_10'.
Storing AST representation for module `$abstract\StreamFork_3'.
Storing AST representation for module `$abstract\StreamArbiter_3'.
Storing AST representation for module `$abstract\StreamFork_2'.
Storing AST representation for module `$abstract\StreamArbiter_2'.
Storing AST representation for module `$abstract\StreamFork_1'.
Storing AST representation for module `$abstract\StreamArbiter_1'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_1'.
Storing AST representation for module `$abstract\StreamFork'.
Storing AST representation for module `$abstract\StreamArbiter'.
Storing AST representation for module `$abstract\Axi4ReadOnlyErrorSlave_1'.
Storing AST representation for module `$abstract\Axi4SharedErrorSlave'.
Storing AST representation for module `$abstract\Axi4ReadOnlyErrorSlave'.
Storing AST representation for module `$abstract\FlowCCByToggle'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Storing AST representation for module `$abstract\PulseCCByToggle'.
Storing AST representation for module `$abstract\VgaCtrl'.
Storing AST representation for module `$abstract\BufferCC_9'.
Storing AST representation for module `$abstract\VideoDma'.
Storing AST representation for module `$abstract\StreamFifo'.
Storing AST representation for module `$abstract\UartCtrl'.
Storing AST representation for module `$abstract\InterruptCtrl'.
Storing AST representation for module `$abstract\Timer_1'.
Storing AST representation for module `$abstract\Timer'.
Storing AST representation for module `$abstract\Prescaler'.
Storing AST representation for module `$abstract\BufferCC_8'.
Storing AST representation for module `$abstract\BufferCC_6'.
Storing AST representation for module `$abstract\SdramCtrl'.
Storing AST representation for module `$abstract\BufferCC_5'.
Storing AST representation for module `$abstract\BufferCC_3'.
Storing AST representation for module `$abstract\StreamFifoCC'.
Storing AST representation for module `$abstract\UartCtrlRx'.
Storing AST representation for module `$abstract\UartCtrlTx'.
Storing AST representation for module `$abstract\StreamFifoLowLatency'.
Storing AST representation for module `$abstract\BufferCC_2'.
Storing AST representation for module `$abstract\BufferCC_1'.
Storing AST representation for module `$abstract\BufferCC'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./top.v
Parsing Verilog input from `./top.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:110)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:111)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:112)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:113)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:114)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:115)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:116)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:117)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:118)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:119)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:120)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:121)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:122)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:123)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:124)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:125)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:332)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:333)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:334)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:335)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:336)
Warning: Yosys has only limited support for tri-state logic at the moment. (./top.v:337)
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.
Warning: wire '\reset' is assigned in a block at ./top.v:85.5-85.18.
Warning: wire '\reset' is assigned in a block at ./top.v:90.7-90.20.
./top.v:76: Warning: Identifier `\clk' is implicitly declared.
./top.v:85: Warning: Identifier `\reset' is implicitly declared.
./top.v:210: Warning: Identifier `\APB_WR' is implicitly declared.
./top.v:211: Warning: Identifier `\APB_RD' is implicitly declared.
./top.v:224: Warning: Identifier `\APB2_WR' is implicitly declared.
./top.v:225: Warning: Identifier `\APB2_RD' is implicitly declared.
./top.v:300: Warning: Range [10:3] select out of bounds on signal `\px1': Setting 1 MSB bits to undef.
./top.v:300: Warning: Range [12:5] select out of bounds on signal `\py1': Setting 3 MSB bits to undef.
./top.v:336: Warning: Identifier `\sd_d2' is implicitly declared.
./top.v:337: Warning: Identifier `\sd_d1' is implicitly declared.
./top.v:339: Warning: Identifier `\adr00h' is implicitly declared.
./top.v:341: Warning: Identifier `\adr02h' is implicitly declared.
./top.v:342: Warning: Identifier `\adr03h' is implicitly declared.
./top.v:343: Warning: Identifier `\adr04h' is implicitly declared.
./top.v:344: Warning: Identifier `\adr06h' is implicitly declared.
./top.v:345: Warning: Identifier `\adr08h' is implicitly declared.
./top.v:347: Warning: Identifier `\adr10h' is implicitly declared.
./top.v:348: Warning: Identifier `\adr11h' is implicitly declared.
./top.v:349: Warning: Identifier `\adr12h' is implicitly declared.
./top.v:350: Warning: Identifier `\adr13h' is implicitly declared.
./top.v:351: Warning: Identifier `\adr14h' is implicitly declared.
./top.v:352: Warning: Identifier `\adr15h' is implicitly declared.
./top.v:354: Warning: Identifier `\adrcsrx' is implicitly declared.
./top.v:355: Warning: Identifier `\adrcsry' is implicitly declared.
./top.v:357: Warning: Identifier `\adrtp' is implicitly declared.
./top.v:361: Warning: Identifier `\iord' is implicitly declared.
./top.v:362: Warning: Identifier `\iowr' is implicitly declared.
./top.v:420: Warning: Identifier `\iord02h' is implicitly declared.
./top.v:421: Warning: Identifier `\iord03h' is implicitly declared.
./top.v:422: Warning: Identifier `\iord04h' is implicitly declared.
./top.v:423: Warning: Identifier `\iord06h' is implicitly declared.
./top.v:425: Warning: Identifier `\iord10h' is implicitly declared.
./top.v:426: Warning: Identifier `\iord11h' is implicitly declared.
./top.v:427: Warning: Identifier `\iord12h' is implicitly declared.
./top.v:428: Warning: Identifier `\iord13h' is implicitly declared.
./top.v:429: Warning: Identifier `\iord14h' is implicitly declared.
./top.v:430: Warning: Identifier `\iord15h' is implicitly declared.
./top.v:432: Warning: Identifier `\iordcsrx' is implicitly declared.
./top.v:433: Warning: Identifier `\iordcsry' is implicitly declared.
./top.v:435: Warning: Identifier `\iordtp' is implicitly declared.

4.4.1. Analyzing design hierarchy..
Top module:  \top

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\Briey'.
Generating RTLIL representation for module `\Briey'.

4.4.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \Briey

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\Apb3Router'.
Generating RTLIL representation for module `\Apb3Router'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\Apb3Decoder'.
Generating RTLIL representation for module `\Apb3Decoder'.

4.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4SharedArbiter_3'.
Generating RTLIL representation for module `\Axi4SharedArbiter_3'.

4.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4SharedArbiter_2'.
Generating RTLIL representation for module `\Axi4SharedArbiter_2'.

4.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4SharedArbiter_1'.
Generating RTLIL representation for module `\Axi4SharedArbiter_1'.

4.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4SharedArbiter'.
Generating RTLIL representation for module `\Axi4SharedArbiter'.

4.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4ReadOnlyDecoder_1'.
Generating RTLIL representation for module `\Axi4ReadOnlyDecoder_1'.

4.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4SharedDecoder'.
Generating RTLIL representation for module `\Axi4SharedDecoder'.

4.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4ReadOnlyDecoder'.
Generating RTLIL representation for module `\Axi4ReadOnlyDecoder'.

4.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\SystemDebugger'.
Generating RTLIL representation for module `\SystemDebugger'.

4.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\JtagBridge'.
Generating RTLIL representation for module `\JtagBridge'.

4.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_12'.
Generating RTLIL representation for module `\BufferCC_12'.

4.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFork_4'.
Generating RTLIL representation for module `\StreamFork_4'.

4.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\MyAxi4VgaCtrl'.
Generating RTLIL representation for module `\MyAxi4VgaCtrl'.

4.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\Apb3UartCtrl'.
Generating RTLIL representation for module `\Apb3UartCtrl'.

4.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\PinsecTimerCtrl'.
Generating RTLIL representation for module `\PinsecTimerCtrl'.

4.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\Apb3Gpio'.
Generating RTLIL representation for module `\Apb3Gpio'.

4.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4SharedToApb3Bridge'.
Generating RTLIL representation for module `\Axi4SharedToApb3Bridge'.

4.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4SharedSdramCtrl'.
Generating RTLIL representation for module `\Axi4SharedSdramCtrl'.

4.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4SharedOnChipRam_1'.
Generating RTLIL representation for module `\Axi4SharedOnChipRam_1'.

4.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4SharedOnChipRam'.
Generating RTLIL representation for module `\Axi4SharedOnChipRam'.

4.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_10'.
Generating RTLIL representation for module `\BufferCC_10'.

4.4.27. Analyzing design hierarchy..
Top module:  \top
Used module:     \Briey
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \Axi4SharedArbiter_3
Used module:         \Axi4SharedArbiter_2
Used module:         \Axi4SharedArbiter_1
Used module:         \Axi4SharedArbiter
Used module:         \Axi4ReadOnlyDecoder_1
Used module:         \Axi4SharedDecoder
Used module:         \Axi4ReadOnlyDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:         \BufferCC_12
Used module:         \StreamFork_4
Used module:         \VexRiscv
Used module:         \MyAxi4VgaCtrl
Used module:         \Apb3UartCtrl
Used module:         \PinsecTimerCtrl
Used module:         \Apb3Gpio
Used module:         \Axi4SharedToApb3Bridge
Used module:         \Axi4SharedSdramCtrl
Used module:         \Axi4SharedOnChipRam_1
Used module:         \Axi4SharedOnChipRam
Used module:         \BufferCC_10

4.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\SdramCtrl'.
Generating RTLIL representation for module `\SdramCtrl'.

4.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_6'.
Generating RTLIL representation for module `\BufferCC_6'.

4.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\InterruptCtrl'.
Generating RTLIL representation for module `\InterruptCtrl'.

4.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\Timer_1'.
Generating RTLIL representation for module `\Timer_1'.

4.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\Timer'.
Generating RTLIL representation for module `\Timer'.

4.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\Prescaler'.
Generating RTLIL representation for module `\Prescaler'.

4.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_8'.
Generating RTLIL representation for module `\BufferCC_8'.

4.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifo'.
Generating RTLIL representation for module `\StreamFifo'.

4.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrl'.
Generating RTLIL representation for module `\UartCtrl'.

4.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\PulseCCByToggle'.
Generating RTLIL representation for module `\PulseCCByToggle'.

4.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\VgaCtrl'.
Generating RTLIL representation for module `\VgaCtrl'.

4.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_9'.
Generating RTLIL representation for module `\BufferCC_9'.

4.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\VideoDma'.
Generating RTLIL representation for module `\VideoDma'.

4.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

4.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\FlowCCByToggle'.
Generating RTLIL representation for module `\FlowCCByToggle'.

4.4.44. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4ReadOnlyErrorSlave'.
Generating RTLIL representation for module `\Axi4ReadOnlyErrorSlave'.

4.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4SharedErrorSlave'.
Generating RTLIL representation for module `\Axi4SharedErrorSlave'.

4.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\Axi4ReadOnlyErrorSlave_1'.
Generating RTLIL representation for module `\Axi4ReadOnlyErrorSlave_1'.

4.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_1'.
Generating RTLIL representation for module `\StreamFifoLowLatency_1'.

4.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFork'.
Generating RTLIL representation for module `\StreamFork'.

4.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter'.
Generating RTLIL representation for module `\StreamArbiter'.

4.4.50. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFork_1'.
Generating RTLIL representation for module `\StreamFork_1'.

4.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter_1'.
Generating RTLIL representation for module `\StreamArbiter_1'.

4.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFork_2'.
Generating RTLIL representation for module `\StreamFork_2'.

4.4.53. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter_2'.
Generating RTLIL representation for module `\StreamArbiter_2'.

4.4.54. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFork_3'.
Generating RTLIL representation for module `\StreamFork_3'.

4.4.55. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter_3'.
Generating RTLIL representation for module `\StreamArbiter_3'.

4.4.56. Analyzing design hierarchy..
Top module:  \top
Used module:     \Briey
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \Axi4SharedArbiter_3
Used module:             \StreamFifoLowLatency_1
Used module:             \StreamFork_3
Used module:             \StreamArbiter_3
Used module:         \Axi4SharedArbiter_2
Used module:             \StreamFork_2
Used module:             \StreamArbiter_2
Used module:         \Axi4SharedArbiter_1
Used module:             \StreamFork_1
Used module:             \StreamArbiter_1
Used module:         \Axi4SharedArbiter
Used module:             \StreamFork
Used module:             \StreamArbiter
Used module:         \Axi4ReadOnlyDecoder_1
Used module:             \Axi4ReadOnlyErrorSlave_1
Used module:         \Axi4SharedDecoder
Used module:             \Axi4SharedErrorSlave
Used module:         \Axi4ReadOnlyDecoder
Used module:             \Axi4ReadOnlyErrorSlave
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:         \BufferCC_12
Used module:         \StreamFork_4
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \MyAxi4VgaCtrl
Used module:             \PulseCCByToggle
Used module:             \VgaCtrl
Used module:             \BufferCC_9
Used module:             \VideoDma
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:         \PinsecTimerCtrl
Used module:             \InterruptCtrl
Used module:             \Timer_1
Used module:             \Timer
Used module:             \Prescaler
Used module:             \BufferCC_8
Used module:         \Apb3Gpio
Used module:             \BufferCC_6
Used module:         \Axi4SharedToApb3Bridge
Used module:         \Axi4SharedSdramCtrl
Used module:             \SdramCtrl
Used module:         \Axi4SharedOnChipRam_1
Used module:         \Axi4SharedOnChipRam
Used module:         \BufferCC_10

4.4.57. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_5'.
Generating RTLIL representation for module `\BufferCC_5'.

4.4.58. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_3'.
Generating RTLIL representation for module `\BufferCC_3'.

4.4.59. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoCC'.
Generating RTLIL representation for module `\StreamFifoCC'.

4.4.60. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC'.
Generating RTLIL representation for module `\BufferCC'.

4.4.61. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlRx'.
Generating RTLIL representation for module `\UartCtrlRx'.

4.4.62. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlTx'.
Generating RTLIL representation for module `\UartCtrlTx'.

4.4.63. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency'.
Generating RTLIL representation for module `\StreamFifoLowLatency'.

4.4.64. Analyzing design hierarchy..
Top module:  \top
Used module:     \Briey
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \Axi4SharedArbiter_3
Used module:             \StreamFifoLowLatency_1
Used module:             \StreamFork_3
Used module:             \StreamArbiter_3
Used module:         \Axi4SharedArbiter_2
Used module:             \StreamFork_2
Used module:             \StreamArbiter_2
Used module:         \Axi4SharedArbiter_1
Used module:             \StreamFork_1
Used module:             \StreamArbiter_1
Used module:         \Axi4SharedArbiter
Used module:             \StreamFork
Used module:             \StreamArbiter
Used module:         \Axi4ReadOnlyDecoder_1
Used module:             \Axi4ReadOnlyErrorSlave_1
Used module:         \Axi4SharedDecoder
Used module:             \Axi4SharedErrorSlave
Used module:         \Axi4ReadOnlyDecoder
Used module:             \Axi4ReadOnlyErrorSlave
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_5
Used module:         \BufferCC_12
Used module:         \StreamFork_4
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \MyAxi4VgaCtrl
Used module:             \PulseCCByToggle
Used module:                 \BufferCC
Used module:             \VgaCtrl
Used module:             \BufferCC_9
Used module:             \VideoDma
Used module:                 \BufferCC_3
Used module:                 \StreamFifoCC
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                 \UartCtrlTx
Used module:         \PinsecTimerCtrl
Used module:             \InterruptCtrl
Used module:             \Timer_1
Used module:             \Timer
Used module:             \Prescaler
Used module:             \BufferCC_8
Used module:         \Apb3Gpio
Used module:             \BufferCC_6
Used module:         \Axi4SharedToApb3Bridge
Used module:         \Axi4SharedSdramCtrl
Used module:             \SdramCtrl
Used module:                 \StreamFifoLowLatency
Used module:         \Axi4SharedOnChipRam_1
Used module:         \Axi4SharedOnChipRam
Used module:         \BufferCC_10

4.4.65. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_2'.
Generating RTLIL representation for module `\BufferCC_2'.

4.4.66. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_1'.
Generating RTLIL representation for module `\BufferCC_1'.

4.4.67. Analyzing design hierarchy..
Top module:  \top
Used module:     \Briey
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \Axi4SharedArbiter_3
Used module:             \StreamFifoLowLatency_1
Used module:             \StreamFork_3
Used module:             \StreamArbiter_3
Used module:         \Axi4SharedArbiter_2
Used module:             \StreamFork_2
Used module:             \StreamArbiter_2
Used module:         \Axi4SharedArbiter_1
Used module:             \StreamFork_1
Used module:             \StreamArbiter_1
Used module:         \Axi4SharedArbiter
Used module:             \StreamFork
Used module:             \StreamArbiter
Used module:         \Axi4ReadOnlyDecoder_1
Used module:             \Axi4ReadOnlyErrorSlave_1
Used module:         \Axi4SharedDecoder
Used module:             \Axi4SharedErrorSlave
Used module:         \Axi4ReadOnlyDecoder
Used module:             \Axi4ReadOnlyErrorSlave
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_5
Used module:         \BufferCC_12
Used module:         \StreamFork_4
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \MyAxi4VgaCtrl
Used module:             \PulseCCByToggle
Used module:                 \BufferCC
Used module:             \VgaCtrl
Used module:             \BufferCC_9
Used module:             \VideoDma
Used module:                 \BufferCC_3
Used module:                 \StreamFifoCC
Used module:                     \BufferCC_2
Used module:                     \BufferCC_1
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                 \UartCtrlTx
Used module:         \PinsecTimerCtrl
Used module:             \InterruptCtrl
Used module:             \Timer_1
Used module:             \Timer
Used module:             \Prescaler
Used module:             \BufferCC_8
Used module:         \Apb3Gpio
Used module:             \BufferCC_6
Used module:         \Axi4SharedToApb3Bridge
Used module:         \Axi4SharedSdramCtrl
Used module:             \SdramCtrl
Used module:                 \StreamFifoLowLatency
Used module:         \Axi4SharedOnChipRam_1
Used module:         \Axi4SharedOnChipRam
Used module:         \BufferCC_10

4.4.68. Analyzing design hierarchy..
Top module:  \top
Used module:     \Briey
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \Axi4SharedArbiter_3
Used module:             \StreamFifoLowLatency_1
Used module:             \StreamFork_3
Used module:             \StreamArbiter_3
Used module:         \Axi4SharedArbiter_2
Used module:             \StreamFork_2
Used module:             \StreamArbiter_2
Used module:         \Axi4SharedArbiter_1
Used module:             \StreamFork_1
Used module:             \StreamArbiter_1
Used module:         \Axi4SharedArbiter
Used module:             \StreamFork
Used module:             \StreamArbiter
Used module:         \Axi4ReadOnlyDecoder_1
Used module:             \Axi4ReadOnlyErrorSlave_1
Used module:         \Axi4SharedDecoder
Used module:             \Axi4SharedErrorSlave
Used module:         \Axi4ReadOnlyDecoder
Used module:             \Axi4ReadOnlyErrorSlave
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_5
Used module:         \BufferCC_12
Used module:         \StreamFork_4
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \MyAxi4VgaCtrl
Used module:             \PulseCCByToggle
Used module:                 \BufferCC
Used module:             \VgaCtrl
Used module:             \BufferCC_9
Used module:             \VideoDma
Used module:                 \BufferCC_3
Used module:                 \StreamFifoCC
Used module:                     \BufferCC_2
Used module:                     \BufferCC_1
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                 \UartCtrlTx
Used module:         \PinsecTimerCtrl
Used module:             \InterruptCtrl
Used module:             \Timer_1
Used module:             \Timer
Used module:             \Prescaler
Used module:             \BufferCC_8
Used module:         \Apb3Gpio
Used module:             \BufferCC_6
Used module:         \Axi4SharedToApb3Bridge
Used module:         \Axi4SharedSdramCtrl
Used module:             \SdramCtrl
Used module:                 \StreamFifoLowLatency
Used module:         \Axi4SharedOnChipRam_1
Used module:         \Axi4SharedOnChipRam
Used module:         \BufferCC_10
Removing unused module `$abstract\top'.
Removing unused module `$abstract\BufferCC'.
Removing unused module `$abstract\BufferCC_1'.
Removing unused module `$abstract\BufferCC_2'.
Removing unused module `$abstract\StreamFifoLowLatency'.
Removing unused module `$abstract\UartCtrlTx'.
Removing unused module `$abstract\UartCtrlRx'.
Removing unused module `$abstract\StreamFifoCC'.
Removing unused module `$abstract\BufferCC_3'.
Removing unused module `$abstract\BufferCC_5'.
Removing unused module `$abstract\SdramCtrl'.
Removing unused module `$abstract\BufferCC_6'.
Removing unused module `$abstract\BufferCC_8'.
Removing unused module `$abstract\Prescaler'.
Removing unused module `$abstract\Timer'.
Removing unused module `$abstract\Timer_1'.
Removing unused module `$abstract\InterruptCtrl'.
Removing unused module `$abstract\UartCtrl'.
Removing unused module `$abstract\StreamFifo'.
Removing unused module `$abstract\VideoDma'.
Removing unused module `$abstract\BufferCC_9'.
Removing unused module `$abstract\VgaCtrl'.
Removing unused module `$abstract\PulseCCByToggle'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\FlowCCByToggle'.
Removing unused module `$abstract\Axi4ReadOnlyErrorSlave'.
Removing unused module `$abstract\Axi4SharedErrorSlave'.
Removing unused module `$abstract\Axi4ReadOnlyErrorSlave_1'.
Removing unused module `$abstract\StreamArbiter'.
Removing unused module `$abstract\StreamFork'.
Removing unused module `$abstract\StreamFifoLowLatency_1'.
Removing unused module `$abstract\StreamArbiter_1'.
Removing unused module `$abstract\StreamFork_1'.
Removing unused module `$abstract\StreamArbiter_2'.
Removing unused module `$abstract\StreamFork_2'.
Removing unused module `$abstract\StreamArbiter_3'.
Removing unused module `$abstract\StreamFork_3'.
Removing unused module `$abstract\BufferCC_10'.
Removing unused module `$abstract\Axi4SharedOnChipRam'.
Removing unused module `$abstract\Axi4SharedOnChipRam_1'.
Removing unused module `$abstract\Axi4SharedSdramCtrl'.
Removing unused module `$abstract\Axi4SharedToApb3Bridge'.
Removing unused module `$abstract\Apb3Gpio'.
Removing unused module `$abstract\PinsecTimerCtrl'.
Removing unused module `$abstract\Apb3UartCtrl'.
Removing unused module `$abstract\MyAxi4VgaCtrl'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\StreamFork_4'.
Removing unused module `$abstract\BufferCC_12'.
Removing unused module `$abstract\JtagBridge'.
Removing unused module `$abstract\SystemDebugger'.
Removing unused module `$abstract\Axi4ReadOnlyDecoder'.
Removing unused module `$abstract\Axi4SharedDecoder'.
Removing unused module `$abstract\Axi4ReadOnlyDecoder_1'.
Removing unused module `$abstract\Axi4SharedArbiter'.
Removing unused module `$abstract\Axi4SharedArbiter_1'.
Removing unused module `$abstract\Axi4SharedArbiter_2'.
Removing unused module `$abstract\Axi4SharedArbiter_3'.
Removing unused module `$abstract\Apb3Decoder'.
Removing unused module `$abstract\Apb3Router'.
Removing unused module `$abstract\Briey'.
Removed 62 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:16048$2414'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:0$2104'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12276$1867'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12256$1861'.
Removing empty process `top.$proc$./top.v:0$363'.
Cleaned up 4 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18779$3089 in module BufferCC_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18755$3088 in module BufferCC_2.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18724$3087 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18713$3083 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18705$3082 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18697$3081 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18687$3080 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18673$3070 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18664$3067 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18657$3066 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18650$3064 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18641$3061 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18634$3060 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18627$3059 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18621$3052 in module StreamFifoLowLatency.
Marked 3 switch rules as full_case in process $proc$./Briey.v:18492$3042 in module UartCtrlTx.
Marked 3 switch rules as full_case in process $proc$./Briey.v:18466$3035 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18447$3033 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18440$3031 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18430$3028 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./Briey.v:18304$3006 in module UartCtrlRx.
Marked 6 switch rules as full_case in process $proc$./Briey.v:18217$2984 in module UartCtrlRx.
Marked 2 switch rules as full_case in process $proc$./Briey.v:18195$2969 in module UartCtrlRx.
Marked 5 switch rules as full_case in process $proc$./Briey.v:18166$2967 in module UartCtrlRx.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18803$2940 in module BufferCC.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18036$2938 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./Briey.v:18022$2936 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./Briey.v:17976$2901 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./Briey.v:17952$2892 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13417$2885 in module StreamArbiter_3.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13342$2876 in module StreamFork_3.
Marked 2 switch rules as full_case in process $proc$./Briey.v:13314$2867 in module StreamFork_3.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13649$2866 in module StreamArbiter_2.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13594$2850 in module StreamArbiter_2.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13503$2848 in module StreamFork_2.
Marked 2 switch rules as full_case in process $proc$./Briey.v:13475$2839 in module StreamFork_2.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13832$2838 in module StreamArbiter_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13739$2819 in module StreamFork_1.
Marked 2 switch rules as full_case in process $proc$./Briey.v:13711$2810 in module StreamFork_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14136$2809 in module StreamArbiter.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14043$2790 in module StreamFork.
Marked 2 switch rules as full_case in process $proc$./Briey.v:14015$2781 in module StreamFork.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13959$2780 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13948$2776 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13934$2766 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13925$2763 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13918$2762 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13911$2760 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13902$2757 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13895$2756 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14184$2753 in module Axi4ReadOnlyErrorSlave_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14263$2746 in module Axi4SharedErrorSlave.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14332$2735 in module Axi4ReadOnlyErrorSlave.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14418$2730 in module FlowCCByToggle.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15448$2722 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15409$2698 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$./Briey.v:15388$2687 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$./Briey.v:15379$2686 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15372$2685 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15365$2684 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15358$2676 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15346$2667 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15189$2650 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15109$2634 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15099$2631 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15089$2624 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./Briey.v:15068$2603 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./Briey.v:15052$2599 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./Briey.v:15038$2595 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./Briey.v:15014$2592 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15002$2580 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./Briey.v:14981$2577 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./Briey.v:14965$2564 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./Briey.v:14934$2559 in module DataCache.
Marked 6 switch rules as full_case in process $proc$./Briey.v:14915$2555 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14896$2541 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14864$2519 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14853$2516 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./Briey.v:14839$2513 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./Briey.v:14829$2512 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./Briey.v:14819$2511 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./Briey.v:14809$2510 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./Briey.v:14794$2509 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14787$2508 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14780$2505 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./Briey.v:14770$2502 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./Briey.v:14760$2501 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./Briey.v:14750$2500 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./Briey.v:14737$2499 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14730$2498 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14723$2497 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14716$2496 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14709$2495 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14691$2488 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14684$2487 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./Briey.v:14669$2458 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:14654$2446 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16130$2429 in module VideoDma.
Marked 3 switch rules as full_case in process $proc$./Briey.v:16063$2418 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16040$2412 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16024$2393 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16017$2392 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16010$2391 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16003$2390 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15996$2389 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15989$2388 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15972$2373 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15965$2372 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15958$2371 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15951$2370 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15944$2369 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15937$2368 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15928$2365 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15918$2362 in module VideoDma.
Marked 3 switch rules as full_case in process $proc$./Briey.v:15895$2349 in module VideoDma.
Marked 2 switch rules as full_case in process $proc$./Briey.v:15876$2342 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15866$2335 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15859$2334 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15850$2330 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15843$2328 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15832$2327 in module VideoDma.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15610$2323 in module VgaCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15534$2308 in module PulseCCByToggle.
Marked 1 switch rules as full_case in process $proc$./Briey.v:15524$2306 in module PulseCCByToggle.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16435$2303 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16421$2302 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16414$2301 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16300$2298 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16281$2279 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16272$2276 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16265$2275 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16258$2273 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16249$2270 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16242$2269 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16235$2268 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16229$2261 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16545$2249 in module Timer.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16499$2241 in module Timer_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16463$2232 in module InterruptCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:17690$2226 in module SdramCtrl.
Marked 6 switch rules as full_case in process $proc$./Briey.v:17381$2215 in module SdramCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:17240$2139 in module SdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:17224$2137 in module SdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:17208$2128 in module SdramCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:17188$2125 in module SdramCtrl.
Marked 5 switch rules as full_case in process $proc$./Briey.v:17165$2121 in module SdramCtrl.
Marked 5 switch rules as full_case in process $proc$./Briey.v:17138$2117 in module SdramCtrl.
Marked 6 switch rules as full_case in process $proc$./Briey.v:17101$2115 in module SdramCtrl.
Marked 4 switch rules as full_case in process $proc$./Briey.v:17075$2114 in module SdramCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:17056$2110 in module SdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16948$2107 in module SdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:16927$2106 in module SdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13202$2093 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13179$2081 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13156$2071 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13148$2070 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13140$2069 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13132$2068 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13124$2067 in module Axi4SharedOnChipRam.
Marked 2 switch rules as full_case in process $proc$./Briey.v:13112$2066 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13104$2065 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13097$2063 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13083$2062 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13065$2060 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:13035$2052 in module Axi4SharedOnChipRam.
Marked 4 switch rules as full_case in process $proc$./Briey.v:13020$2019 in module Axi4SharedOnChipRam.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12824$2001 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12801$1989 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12778$1979 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12770$1978 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12762$1977 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12754$1976 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12746$1975 in module Axi4SharedOnChipRam_1.
Marked 2 switch rules as full_case in process $proc$./Briey.v:12734$1974 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12726$1973 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12719$1971 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12705$1970 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12687$1968 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12657$1960 in module Axi4SharedOnChipRam_1.
Marked 4 switch rules as full_case in process $proc$./Briey.v:12642$1927 in module Axi4SharedOnChipRam_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12449$1909 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12416$1901 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12387$1891 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12379$1890 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12371$1889 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12363$1888 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12355$1887 in module Axi4SharedSdramCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:12343$1886 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12335$1885 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12328$1883 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12314$1882 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12296$1880 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12268$1865 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12248$1859 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12224$1857 in module Axi4SharedSdramCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:12211$1856 in module Axi4SharedSdramCtrl.
Marked 3 switch rules as full_case in process $proc$./Briey.v:11961$1852 in module Axi4SharedToApb3Bridge.
Marked 1 switch rules as full_case in process $proc$./Briey.v:11938$1848 in module Axi4SharedToApb3Bridge.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11922$1847 in module Axi4SharedToApb3Bridge.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11907$1845 in module Axi4SharedToApb3Bridge.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11892$1844 in module Axi4SharedToApb3Bridge.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11877$1843 in module Axi4SharedToApb3Bridge.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11862$1842 in module Axi4SharedToApb3Bridge.
Marked 1 switch rules as full_case in process $proc$./Briey.v:11771$1840 in module Apb3Gpio.
Marked 1 switch rules as full_case in process $proc$./Briey.v:11747$1827 in module Apb3Gpio.
Marked 1 switch rules as full_case in process $proc$./Briey.v:11629$1825 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11608$1822 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11593$1816 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11580$1815 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11570$1814 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11555$1808 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11542$1807 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11532$1806 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11517$1800 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11504$1799 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11494$1798 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11479$1792 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11466$1791 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11456$1790 in module PinsecTimerCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11443$1789 in module PinsecTimerCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:11381$1776 in module PinsecTimerCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:11167$1774 in module Apb3UartCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11149$1771 in module Apb3UartCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11135$1770 in module Apb3UartCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11121$1769 in module Apb3UartCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11105$1764 in module Apb3UartCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11091$1763 in module Apb3UartCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11075$1758 in module Apb3UartCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:11067$1757 in module Apb3UartCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:11060$1756 in module Apb3UartCtrl.
Marked 2 switch rules as full_case in process $proc$./Briey.v:11044$1755 in module Apb3UartCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:11013$1741 in module Apb3UartCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:10748$1738 in module MyAxi4VgaCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:10714$1736 in module MyAxi4VgaCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:10687$1717 in module MyAxi4VgaCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:10680$1716 in module MyAxi4VgaCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:10670$1715 in module MyAxi4VgaCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:10642$1698 in module MyAxi4VgaCtrl.
Marked 1 switch rules as full_case in process $proc$./Briey.v:10409$1694 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./Briey.v:9814$1645 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9804$1635 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9796$1634 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9789$1633 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9780$1632 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9771$1631 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9762$1630 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9742$1620 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Briey.v:9595$1480 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9583$1478 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Briey.v:9568$1477 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9551$1465 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9539$1457 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9532$1454 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:9514$1448 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9507$1447 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:9498$1446 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./Briey.v:9463$1445 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9446$1432 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9435$1431 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9428$1430 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9421$1429 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:9409$1425 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:9379$1403 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9372$1402 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:9362$1401 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:9352$1400 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9334$1394 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:9278$1386 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9243$1384 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9225$1383 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9208$1380 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./Briey.v:9154$1353 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./Briey.v:9126$1352 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:9095$1330 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9086$1327 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:9077$1326 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9053$1321 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:9039$1320 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8956$1312 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8939$1311 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8874$1308 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8860$1307 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8846$1303 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8839$1302 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8832$1301 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8825$1299 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8764$1272 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./Briey.v:8684$1261 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./Briey.v:8665$1260 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:8655$1259 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8645$1256 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8637$1253 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8612$1244 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:8579$1226 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:8569$1225 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8562$1222 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:8552$1221 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8455$1200 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8402$1157 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8385$1156 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8244$1133 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8220$1121 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8207$1116 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:8192$1112 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8181$1108 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8171$1107 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8162$1101 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8154$1099 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:8141$1093 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Briey.v:8127$1091 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8117$1086 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:8105$1083 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8090$1076 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8083$1075 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8076$1074 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8069$1073 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Briey.v:8053$1072 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:8043$1071 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8036$1070 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:8026$1069 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:8016$1068 in module VexRiscv.
Marked 7 switch rules as full_case in process $proc$./Briey.v:7992$1067 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./Briey.v:7972$1066 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7965$1065 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:7955$1064 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7947$1063 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7940$1062 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7932$1061 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:7922$1060 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./Briey.v:7907$1059 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:7898$1058 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:7888$1057 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:7878$1056 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Briey.v:7866$1055 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:7856$1054 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:7845$1053 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Briey.v:7832$1052 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./Briey.v:7818$1051 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7806$1050 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7799$1049 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7791$1048 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7784$1047 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7777$1046 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7770$1045 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Briey.v:7738$1044 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7730$1033 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7723$1032 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./Briey.v:7685$1031 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./Briey.v:7642$1030 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./Briey.v:7612$1029 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:7600$1028 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:6852$1004 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:6835$1003 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:6818$1002 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:6708$995 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./Briey.v:5131$801 in module StreamFork_4.
Marked 2 switch rules as full_case in process $proc$./Briey.v:5101$792 in module StreamFork_4.
Marked 3 switch rules as full_case in process $proc$./Briey.v:4957$769 in module JtagBridge.
Marked 2 switch rules as full_case in process $proc$./Briey.v:4939$768 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4885$751 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4712$747 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4686$745 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4619$734 in module Axi4ReadOnlyDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4609$733 in module Axi4ReadOnlyDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4602$732 in module Axi4ReadOnlyDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4594$730 in module Axi4ReadOnlyDecoder.
Marked 2 switch rules as full_case in process $proc$./Briey.v:4554$698 in module Axi4ReadOnlyDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4544$691 in module Axi4ReadOnlyDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4537$690 in module Axi4ReadOnlyDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4514$686 in module Axi4ReadOnlyDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4387$685 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4376$684 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4369$683 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4351$678 in module Axi4SharedDecoder.
Marked 2 switch rules as full_case in process $proc$./Briey.v:4276$623 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4266$616 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4259$615 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4244$606 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4237$604 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4230$602 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4205$601 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:4188$600 in module Axi4SharedDecoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3978$599 in module Axi4ReadOnlyDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3970$598 in module Axi4ReadOnlyDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3962$596 in module Axi4ReadOnlyDecoder_1.
Marked 2 switch rules as full_case in process $proc$./Briey.v:3937$574 in module Axi4ReadOnlyDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3927$567 in module Axi4ReadOnlyDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3920$566 in module Axi4ReadOnlyDecoder_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3802$552 in module Axi4SharedArbiter.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3795$551 in module Axi4SharedArbiter.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3757$548 in module Axi4SharedArbiter.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3498$537 in module Axi4SharedArbiter_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3491$536 in module Axi4SharedArbiter_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3453$533 in module Axi4SharedArbiter_1.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3188$520 in module Axi4SharedArbiter_2.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3181$519 in module Axi4SharedArbiter_2.
Marked 1 switch rules as full_case in process $proc$./Briey.v:3129$516 in module Axi4SharedArbiter_2.
Marked 1 switch rules as full_case in process $proc$./Briey.v:2846$508 in module Axi4SharedArbiter_3.
Marked 1 switch rules as full_case in process $proc$./Briey.v:2839$507 in module Axi4SharedArbiter_3.
Marked 1 switch rules as full_case in process $proc$./Briey.v:2644$502 in module Apb3Decoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:2636$501 in module Apb3Decoder.
Marked 1 switch rules as full_case in process $proc$./Briey.v:2510$471 in module Apb3Router.
Marked 1 switch rules as full_case in process $proc$./Briey.v:2419$469 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:2144$464 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:2058$455 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:2024$446 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1992$437 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1938$424 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1834$406 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1827$405 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1812$403 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1805$402 in module Briey.
Marked 2 switch rules as full_case in process $proc$./Briey.v:1788$390 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1780$387 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1773$386 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1745$372 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1729$370 in module Briey.
Marked 1 switch rules as full_case in process $proc$./Briey.v:1717$366 in module Briey.
Marked 4 switch rules as full_case in process $proc$./top.v:368$313 in module top.
Marked 1 switch rules as full_case in process $proc$./top.v:276$265 in module top.
Marked 3 switch rules as full_case in process $proc$./top.v:245$261 in module top.
Marked 2 switch rules as full_case in process $proc$./top.v:82$227 in module top.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 54 redundant assignments.
Promoted 884 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\FlowCCByToggle.$proc$./Briey.v:14377$2731'.
  Set init value: \inputArea_target = 1'0
Found init rule in `\VexRiscv.$proc$./Briey.v:6137$1697'.
  Set init value: \CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VexRiscv.$proc$./Briey.v:6136$1696'.
  Set init value: \CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\JtagBridge.$proc$./Briey.v:4773$790'.
  Set init value: \jtag_tap_fsm_state = 4'0000
Found init rule in `\Briey.$proc$./Briey.v:491$470'.
  Set init value: \resetCtrl_systemResetCounter = 6'000000

4.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \resetCtrl_axiReset in `\BufferCC_1.$proc$./Briey.v:18779$3089'.
Found async reset \resetCtrl_vgaReset in `\BufferCC_2.$proc$./Briey.v:18755$3088'.
Found async reset \resetCtrl_axiReset in `\StreamFifoLowLatency.$proc$./Briey.v:18724$3087'.
Found async reset \resetCtrl_axiReset in `\UartCtrlTx.$proc$./Briey.v:18492$3042'.
Found async reset \resetCtrl_axiReset in `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
Found async reset \resetCtrl_axiReset in `\BufferCC.$proc$./Briey.v:18803$2940'.
Found async reset \resetCtrl_vgaReset in `\StreamFifoCC.$proc$./Briey.v:18036$2938'.
Found async reset \resetCtrl_axiReset in `\StreamFifoCC.$proc$./Briey.v:18022$2936'.
Found async reset \resetCtrl_axiReset in `\StreamArbiter_3.$proc$./Briey.v:13417$2885'.
Found async reset \resetCtrl_axiReset in `\StreamFork_3.$proc$./Briey.v:13342$2876'.
Found async reset \resetCtrl_axiReset in `\StreamArbiter_2.$proc$./Briey.v:13649$2866'.
Found async reset \resetCtrl_axiReset in `\StreamFork_2.$proc$./Briey.v:13503$2848'.
Found async reset \resetCtrl_axiReset in `\StreamArbiter_1.$proc$./Briey.v:13832$2838'.
Found async reset \resetCtrl_axiReset in `\StreamFork_1.$proc$./Briey.v:13739$2819'.
Found async reset \resetCtrl_axiReset in `\StreamArbiter.$proc$./Briey.v:14136$2809'.
Found async reset \resetCtrl_axiReset in `\StreamFork.$proc$./Briey.v:14043$2790'.
Found async reset \resetCtrl_axiReset in `\StreamFifoLowLatency_1.$proc$./Briey.v:13959$2780'.
Found async reset \resetCtrl_axiReset in `\Axi4ReadOnlyErrorSlave_1.$proc$./Briey.v:14184$2753'.
Found async reset \resetCtrl_axiReset in `\Axi4SharedErrorSlave.$proc$./Briey.v:14263$2746'.
Found async reset \resetCtrl_axiReset in `\Axi4ReadOnlyErrorSlave.$proc$./Briey.v:14332$2735'.
Found async reset \resetCtrl_systemReset in `\FlowCCByToggle.$proc$./Briey.v:14418$2730'.
Found async reset \resetCtrl_axiReset in `\InstructionCache.$proc$./Briey.v:15448$2722'.
Found async reset \resetCtrl_axiReset in `\DataCache.$proc$./Briey.v:15189$2650'.
Found async reset \resetCtrl_vgaReset in `\VideoDma.$proc$./Briey.v:16130$2429'.
Found async reset \resetCtrl_axiReset in `\VideoDma.$proc$./Briey.v:16063$2418'.
Found async reset \resetCtrl_vgaReset in `\VgaCtrl.$proc$./Briey.v:15610$2323'.
Found async reset \resetCtrl_axiReset in `\PulseCCByToggle.$proc$./Briey.v:15534$2308'.
Found async reset \resetCtrl_vgaReset in `\PulseCCByToggle.$proc$./Briey.v:15524$2306'.
Found async reset \resetCtrl_axiReset in `\UartCtrl.$proc$./Briey.v:16435$2303'.
Found async reset \resetCtrl_axiReset in `\StreamFifo.$proc$./Briey.v:16300$2298'.
Found async reset \resetCtrl_axiReset in `\Timer.$proc$./Briey.v:16545$2249'.
Found async reset \resetCtrl_axiReset in `\Timer_1.$proc$./Briey.v:16499$2241'.
Found async reset \resetCtrl_axiReset in `\InterruptCtrl.$proc$./Briey.v:16463$2232'.
Found async reset \resetCtrl_axiReset in `\SdramCtrl.$proc$./Briey.v:17381$2215'.
Found async reset \resetCtrl_axiReset in `\Axi4SharedOnChipRam.$proc$./Briey.v:13202$2093'.
Found async reset \resetCtrl_axiReset in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12824$2001'.
Found async reset \resetCtrl_axiReset in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12449$1909'.
Found async reset \resetCtrl_axiReset in `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11961$1852'.
Found async reset \resetCtrl_axiReset in `\Apb3Gpio.$proc$./Briey.v:11771$1840'.
Found async reset \resetCtrl_axiReset in `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
Found async reset \resetCtrl_axiReset in `\Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
Found async reset \resetCtrl_vgaReset in `\MyAxi4VgaCtrl.$proc$./Briey.v:10748$1738'.
Found async reset \resetCtrl_axiReset in `\MyAxi4VgaCtrl.$proc$./Briey.v:10714$1736'.
Found async reset \resetCtrl_systemReset in `\VexRiscv.$proc$./Briey.v:10409$1694'.
Found async reset \resetCtrl_axiReset in `\VexRiscv.$proc$./Briey.v:9814$1645'.
Found async reset \resetCtrl_axiReset in `\StreamFork_4.$proc$./Briey.v:5131$801'.
Found async reset \resetCtrl_systemReset in `\SystemDebugger.$proc$./Briey.v:4686$745'.
Found async reset \resetCtrl_axiReset in `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4619$734'.
Found async reset \resetCtrl_axiReset in `\Axi4SharedDecoder.$proc$./Briey.v:4387$685'.
Found async reset \resetCtrl_axiReset in `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3978$599'.
Found async reset \resetCtrl_systemReset in `\Briey.$proc$./Briey.v:2419$469'.
Found async reset \resetCtrl_axiReset in `\Briey.$proc$./Briey.v:2144$464'.

4.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\BufferCC_1.$proc$./Briey.v:18779$3089'.
     1/2: $0\buffers_1[9:0]
     2/2: $0\buffers_0[9:0]
Creating decoders for process `\BufferCC_2.$proc$./Briey.v:18755$3088'.
     1/2: $0\buffers_1[9:0]
     2/2: $0\buffers_0[9:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18724$3087'.
     1/3: $0\popPtr_value[0:0]
     2/3: $0\pushPtr_value[0:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18713$3083'.
     1/1: $1\io_pop_payload_context_last[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18705$3082'.
     1/1: $1\io_pop_payload_context_id[3:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18697$3081'.
     1/1: $1\io_pop_payload_data[15:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18687$3080'.
     1/1: $1\io_pop_valid[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18673$3070'.
     1/1: $1\popPtr_valueNext[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18664$3067'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18657$3066'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18650$3064'.
     1/1: $1\pushPtr_valueNext[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18641$3061'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18634$3060'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18627$3059'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./Briey.v:18621$3052'.
     1/3: $1$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3058
     2/3: $1$memwr$\ram$./Briey.v:18623$3050_DATA[20:0]$3057
     3/3: $1$memwr$\ram$./Briey.v:18623$3050_ADDR[0:0]$3056
Creating decoders for process `\UartCtrlTx.$proc$./Briey.v:18538$3046'.
     1/2: $0\tickCounter_value[2:0]
     2/2: $0\stateMachine_parity[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./Briey.v:18492$3042'.
     1/3: $0\_zz_io_txd[0:0]
     2/3: $0\clockDivider_counter_value[2:0]
     3/3: $0\stateMachine_state[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./Briey.v:18466$3035'.
     1/3: $3\io_write_ready[0:0]
     2/3: $2\io_write_ready[0:0]
     3/3: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./Briey.v:18447$3033'.
     1/1: $1\stateMachine_txd[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./Briey.v:18440$3031'.
     1/1: $1\clockDivider_counter_valueNext[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./Briey.v:18430$3028'.
     1/1: $1\clockDivider_counter_willIncrement[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./Briey.v:18304$3006'.
     1/9: $2$lookahead\stateMachine_shifter$3005[7:0]$3019
     2/9: $2$bitselwrite$data$./Briey.v:18328$2942[7:0]$3018
     3/9: $2$bitselwrite$mask$./Briey.v:18328$2941[7:0]$3017
     4/9: $1$lookahead\stateMachine_shifter$3005[7:0]$3015
     5/9: $1$bitselwrite$data$./Briey.v:18328$2942[7:0]$3014
     6/9: $1$bitselwrite$mask$./Briey.v:18328$2941[7:0]$3013
     7/9: $0\stateMachine_parity[0:0]
     8/9: $0\bitCounter_value[2:0]
     9/9: $0\bitTimer_counter[2:0]
Creating decoders for process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
     1/10: $0\stateMachine_validReg[0:0]
     2/10: $0\sampler_tick[0:0]
     3/10: $0\sampler_value[0:0]
     4/10: $0\_zz_io_rts[0:0]
     5/10: $0\stateMachine_state[2:0]
     6/10: $0\break_counter[6:0]
     7/10: $0\sampler_samples_4[0:0]
     8/10: $0\sampler_samples_3[0:0]
     9/10: $0\sampler_samples_2[0:0]
    10/10: $0\sampler_samples_1[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./Briey.v:18195$2969'.
     1/2: $2\bitTimer_tick[0:0]
     2/2: $1\bitTimer_tick[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./Briey.v:18166$2967'.
     1/5: $5\io_error[0:0]
     2/5: $4\io_error[0:0]
     3/5: $3\io_error[0:0]
     4/5: $2\io_error[0:0]
     5/5: $1\io_error[0:0]
Creating decoders for process `\BufferCC.$proc$./Briey.v:18803$2940'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\StreamFifoCC.$proc$./Briey.v:18036$2938'.
     1/2: $0\popCC_popPtrGray[9:0]
     2/2: $0\popCC_popPtr[9:0]
Creating decoders for process `\StreamFifoCC.$proc$./Briey.v:18022$2936'.
     1/2: $0\pushCC_pushPtrGray[9:0]
     2/2: $0\pushCC_pushPtr[9:0]
Creating decoders for process `\StreamFifoCC.$proc$./Briey.v:17976$2901'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoCC.$proc$./Briey.v:17958$2899'.
     1/1: $0\_zz_ram_port1[32:0]
Creating decoders for process `\StreamFifoCC.$proc$./Briey.v:17952$2892'.
     1/3: $1$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2898
     2/3: $1$memwr$\ram$./Briey.v:17954$2888_DATA[32:0]$2897
     3/3: $1$memwr$\ram$./Briey.v:17954$2888_ADDR[8:0]$2896
Creating decoders for process `\BufferCC_3.$proc$./Briey.v:17866$2887'.
Creating decoders for process `\BufferCC_5.$proc$./Briey.v:17845$2886'.
Creating decoders for process `\StreamArbiter_3.$proc$./Briey.v:13417$2885'.
     1/2: $0\maskLocked_0[0:0]
     2/2: $0\locked[0:0]
Creating decoders for process `\StreamFork_3.$proc$./Briey.v:13342$2876'.
     1/2: $0\_zz_io_outputs_1_valid[0:0]
     2/2: $0\_zz_io_outputs_0_valid[0:0]
Creating decoders for process `\StreamFork_3.$proc$./Briey.v:13314$2867'.
     1/2: $2\io_input_ready[0:0]
     2/2: $1\io_input_ready[0:0]
Creating decoders for process `\StreamArbiter_2.$proc$./Briey.v:13649$2866'.
     1/4: $0\maskLocked_2[0:0]
     2/4: $0\maskLocked_1[0:0]
     3/4: $0\maskLocked_0[0:0]
     4/4: $0\locked[0:0]
Creating decoders for process `\StreamArbiter_2.$proc$./Briey.v:13594$2850'.
     1/6: $1\_zz_io_output_payload_write[0:0]
     2/6: $1\_zz_io_output_payload_burst[1:0]
     3/6: $1\_zz_io_output_payload_size[2:0]
     4/6: $1\_zz_io_output_payload_len[7:0]
     5/6: $1\_zz_io_output_payload_id[1:0]
     6/6: $1\_zz_io_output_payload_addr_1[24:0]
Creating decoders for process `\StreamFork_2.$proc$./Briey.v:13503$2848'.
     1/2: $0\_zz_io_outputs_1_valid[0:0]
     2/2: $0\_zz_io_outputs_0_valid[0:0]
Creating decoders for process `\StreamFork_2.$proc$./Briey.v:13475$2839'.
     1/2: $2\io_input_ready[0:0]
     2/2: $1\io_input_ready[0:0]
Creating decoders for process `\StreamArbiter_1.$proc$./Briey.v:13832$2838'.
     1/3: $0\maskLocked_1[0:0]
     2/3: $0\maskLocked_0[0:0]
     3/3: $0\locked[0:0]
Creating decoders for process `\StreamFork_1.$proc$./Briey.v:13739$2819'.
     1/2: $0\_zz_io_outputs_1_valid[0:0]
     2/2: $0\_zz_io_outputs_0_valid[0:0]
Creating decoders for process `\StreamFork_1.$proc$./Briey.v:13711$2810'.
     1/2: $2\io_input_ready[0:0]
     2/2: $1\io_input_ready[0:0]
Creating decoders for process `\StreamArbiter.$proc$./Briey.v:14136$2809'.
     1/3: $0\maskLocked_1[0:0]
     2/3: $0\maskLocked_0[0:0]
     3/3: $0\locked[0:0]
Creating decoders for process `\StreamFork.$proc$./Briey.v:14043$2790'.
     1/2: $0\_zz_io_outputs_1_valid[0:0]
     2/2: $0\_zz_io_outputs_0_valid[0:0]
Creating decoders for process `\StreamFork.$proc$./Briey.v:14015$2781'.
     1/2: $2\io_input_ready[0:0]
     2/2: $1\io_input_ready[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./Briey.v:13959$2780'.
     1/3: $0\popPtr_value[1:0]
     2/3: $0\pushPtr_value[1:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./Briey.v:13948$2776'.
     1/1: $1\io_pop_valid[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./Briey.v:13934$2766'.
     1/1: $1\popPtr_valueNext[1:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./Briey.v:13925$2763'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./Briey.v:13918$2762'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./Briey.v:13911$2760'.
     1/1: $1\pushPtr_valueNext[1:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./Briey.v:13902$2757'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./Briey.v:13895$2756'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\Axi4ReadOnlyErrorSlave_1.$proc$./Briey.v:14201$2754'.
     1/1: $0\remaining[7:0]
Creating decoders for process `\Axi4ReadOnlyErrorSlave_1.$proc$./Briey.v:14184$2753'.
     1/1: $0\sendRsp[0:0]
Creating decoders for process `\Axi4SharedErrorSlave.$proc$./Briey.v:14290$2748'.
     1/1: $0\remaining[7:0]
Creating decoders for process `\Axi4SharedErrorSlave.$proc$./Briey.v:14263$2746'.
     1/3: $0\sendWriteRsp[0:0]
     2/3: $0\sendReadRsp[0:0]
     3/3: $0\consumeData[0:0]
Creating decoders for process `\Axi4ReadOnlyErrorSlave.$proc$./Briey.v:14349$2736'.
     1/1: $0\remaining[7:0]
Creating decoders for process `\Axi4ReadOnlyErrorSlave.$proc$./Briey.v:14332$2735'.
     1/1: $0\sendRsp[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./Briey.v:14377$2731'.
Creating decoders for process `\FlowCCByToggle.$proc$./Briey.v:14418$2730'.
     1/1: $0\outputArea_flow_m2sPipe_valid[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./Briey.v:14410$2729'.
     1/2: $0\outputArea_flow_m2sPipe_payload_fragment[0:0]
     2/2: $0\outputArea_flow_m2sPipe_payload_last[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./Briey.v:14402$2727'.
     1/3: $0\inputArea_data_fragment[0:0]
     2/3: $0\inputArea_data_last[0:0]
     3/3: $0\inputArea_target[0:0]
Creating decoders for process `\InstructionCache.$proc$./Briey.v:15486$2724'.
     1/2: $0\lineLoader_flushCounter[7:0]
     2/2: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$./Briey.v:15448$2722'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$./Briey.v:15409$2698'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$./Briey.v:15388$2687'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$./Briey.v:15379$2686'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$./Briey.v:15372$2685'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$./Briey.v:15365$2684'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$./Briey.v:15358$2676'.
     1/3: $1$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2682
     2/3: $1$memwr$\ways_0_tags$./Briey.v:15360$2666_DATA[21:0]$2681
     3/3: $1$memwr$\ways_0_tags$./Briey.v:15360$2666_ADDR[6:0]$2680
Creating decoders for process `\InstructionCache.$proc$./Briey.v:15352$2674'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$./Briey.v:15346$2667'.
     1/3: $1$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2673
     2/3: $1$memwr$\banks_0$./Briey.v:15348$2665_DATA[31:0]$2672
     3/3: $1$memwr$\banks_0$./Briey.v:15348$2665_ADDR[9:0]$2671
Creating decoders for process `\DataCache.$proc$./Briey.v:15189$2650'.
     1/9: $0\loader_counter_value[2:0]
     2/9: $0\stageB_flusher_start[0:0]
     3/9: $0\loader_killReg[0:0]
     4/9: $0\loader_error[0:0]
     5/9: $0\loader_waysAllocator[0:0]
     6/9: $0\loader_valid[0:0]
     7/9: $0\stageB_flusher_counter[7:0]
     8/9: $0\stageB_flusher_waitDone[0:0]
     9/9: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:15123$2642'.
     1/28: $0\stageB_mask[3:0]
     2/28: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/28: $0\stageB_unaligned[0:0]
     4/28: $0\stageB_dataColisions[0:0]
     5/28: $0\stageB_wayInvalidate[0:0]
     6/28: $0\stageB_dataReadRsp_0[31:0]
     7/28: $0\stageB_tagsReadRsp_0_address[19:0]
     8/28: $0\stageB_tagsReadRsp_0_error[0:0]
     9/28: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/28: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/28: $0\stageB_mmuRsp_refilling[0:0]
    12/28: $0\stageB_mmuRsp_exception[0:0]
    13/28: $0\stageB_mmuRsp_allowExecute[0:0]
    14/28: $0\stageB_mmuRsp_allowWrite[0:0]
    15/28: $0\stageB_mmuRsp_allowRead[0:0]
    16/28: $0\stageB_mmuRsp_isPaging[0:0]
    17/28: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/28: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/28: $0\stageB_request_totalyConsistent[0:0]
    20/28: $0\stageB_request_size[1:0]
    21/28: $0\stageB_request_wr[0:0]
    22/28: $0\stage0_dataColisions_regNextWhen[0:0]
    23/28: $0\stageA_wayInvalidate[0:0]
    24/28: $0\stageA_mask[3:0]
    25/28: $0\stageA_request_totalyConsistent[0:0]
    26/28: $0\stageA_request_size[1:0]
    27/28: $0\stageA_request_wr[0:0]
    28/28: $0\tagsReadCmd_payload_regNextWhen[6:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:15109$2634'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:15099$2631'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:15089$2624'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:15068$2603'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:15052$2599'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:15038$2595'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:15014$2592'.
     1/7: $7\io_mem_cmd_valid[0:0]
     2/7: $6\io_mem_cmd_valid[0:0]
     3/7: $5\io_mem_cmd_valid[0:0]
     4/7: $4\io_mem_cmd_valid[0:0]
     5/7: $3\io_mem_cmd_valid[0:0]
     6/7: $2\io_mem_cmd_valid[0:0]
     7/7: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:15002$2580'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14981$2577'.
     1/7: $7\io_cpu_redo[0:0]
     2/7: $6\io_cpu_redo[0:0]
     3/7: $5\io_cpu_redo[0:0]
     4/7: $4\io_cpu_redo[0:0]
     5/7: $3\io_cpu_redo[0:0]
     6/7: $2\io_cpu_redo[0:0]
     7/7: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14965$2564'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14934$2559'.
     1/7: $7\io_cpu_writeBack_haltIt[0:0]
     2/7: $6\io_cpu_writeBack_haltIt[0:0]
     3/7: $5\io_cpu_writeBack_haltIt[0:0]
     4/7: $4\io_cpu_writeBack_haltIt[0:0]
     5/7: $3\io_cpu_writeBack_haltIt[0:0]
     6/7: $2\io_cpu_writeBack_haltIt[0:0]
     7/7: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14915$2555'.
     1/6: $6\stageB_loaderValid[0:0]
     2/6: $5\stageB_loaderValid[0:0]
     3/6: $4\stageB_loaderValid[0:0]
     4/6: $3\stageB_loaderValid[0:0]
     5/6: $2\stageB_loaderValid[0:0]
     6/6: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14896$2541'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14864$2519'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14853$2516'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14839$2513'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14829$2512'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14819$2511'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14809$2510'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14794$2509'.
     1/4: $4\dataWriteCmd_valid[0:0]
     2/4: $3\dataWriteCmd_valid[0:0]
     3/4: $2\dataWriteCmd_valid[0:0]
     4/4: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14787$2508'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14780$2505'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14770$2502'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14760$2501'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14750$2500'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14737$2499'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14730$2498'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14723$2497'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14716$2496'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14709$2495'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14691$2488'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14684$2487'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14669$2458'.
     1/12: $1$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2486
     2/12: $1$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_DATA[7:0]$2485
     3/12: $1$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_ADDR[9:0]$2484
     4/12: $1$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2482
     5/12: $1$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_DATA[7:0]$2481
     6/12: $1$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_ADDR[9:0]$2480
     7/12: $1$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2478
     8/12: $1$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_DATA[7:0]$2477
     9/12: $1$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_ADDR[9:0]$2476
    10/12: $1$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2474
    11/12: $1$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_DATA[7:0]$2473
    12/12: $1$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_ADDR[9:0]$2472
Creating decoders for process `\DataCache.$proc$./Briey.v:14660$2453'.
     1/4: $0\_zz_ways_0_data_port0[31:0] [31:24]
     2/4: $0\_zz_ways_0_data_port0[31:0] [23:16]
     3/4: $0\_zz_ways_0_data_port0[31:0] [15:8]
     4/4: $0\_zz_ways_0_data_port0[31:0] [7:0]
Creating decoders for process `\DataCache.$proc$./Briey.v:14654$2446'.
     1/3: $1$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2452
     2/3: $1$memwr$\ways_0_tags$./Briey.v:14656$2438_DATA[21:0]$2451
     3/3: $1$memwr$\ways_0_tags$./Briey.v:14656$2438_ADDR[6:0]$2450
Creating decoders for process `\VideoDma.$proc$./Briey.v:16130$2429'.
     1/10: $0\rspArea_frameClockArea_popCmdGray[6:0] [6]
     2/10: $0\rspArea_frameClockArea_popCmdGray[6:0] [5]
     3/10: $0\rspArea_frameClockArea_popCmdGray[6:0] [4]
     4/10: $0\rspArea_frameClockArea_popCmdGray[6:0] [3]
     5/10: $0\rspArea_frameClockArea_popCmdGray[6:0] [2]
     6/10: $0\rspArea_frameClockArea_popCmdGray[6:0] [1]
     7/10: $0\rspArea_frameClockArea_popCmdGray[6:0] [0]
     8/10: $0\rspArea_frameClockArea_popBeatCounter_value[2:0]
     9/10: $0\_zz_when_Utils_l280[0:0]
    10/10: $0\_zz_io_frame_payload_last_2[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:16119$2427'.
     1/1: $0\memCmdCounter[17:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:16063$2418'.
     1/12: $0\rspArea_pushCmdGray[6:0] [6]
     2/12: $0\rspArea_pushCmdGray[6:0] [5]
     3/12: $0\rspArea_pushCmdGray[6:0] [4]
     4/12: $0\rspArea_pushCmdGray[6:0] [3]
     5/12: $0\rspArea_pushCmdGray[6:0] [2]
     6/12: $0\rspArea_pushCmdGray[6:0] [1]
     7/12: $0\rspArea_pushCmdGray[6:0] [0]
     8/12: $0\pendingMemCmd_value[2:0]
     9/12: $0\_zz_when_Utils_l280_8[0:0]
    10/12: $0\pendingMemRsp[5:0]
    11/12: $0\cmdActive[0:0]
    12/12: $0\isActive[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:16048$2414'.
Creating decoders for process `\VideoDma.$proc$./Briey.v:16040$2412'.
     1/1: $1\_zz_io_frame_payload_last[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:16024$2393'.
     1/1: $1\_zz_when_Utils_l280_15[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:16017$2392'.
     1/1: $1\_zz_when_Utils_l280_14[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:16010$2391'.
     1/1: $1\_zz_when_Utils_l280_13[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:16003$2390'.
     1/1: $1\_zz_when_Utils_l280_12[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15996$2389'.
     1/1: $1\_zz_when_Utils_l280_11[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15989$2388'.
     1/1: $1\_zz_when_Utils_l280_10[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15972$2373'.
     1/1: $1\_zz_when_Utils_l280_7[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15965$2372'.
     1/1: $1\_zz_when_Utils_l280_6[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15958$2371'.
     1/1: $1\_zz_when_Utils_l280_5[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15951$2370'.
     1/1: $1\_zz_when_Utils_l280_4[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15944$2369'.
     1/1: $1\_zz_when_Utils_l280_3[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15937$2368'.
     1/1: $1\_zz_when_Utils_l280_2[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15928$2365'.
     1/1: $1\rspArea_frameClockArea_popBeatCounter_valueNext[2:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15918$2362'.
     1/1: $1\rspArea_frameClockArea_popBeatCounter_willIncrement[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15895$2349'.
     1/3: $3\io_mem_cmd_valid[0:0]
     2/3: $2\io_mem_cmd_valid[0:0]
     3/3: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15876$2342'.
     1/2: $2\pendingMemCmd_finalIncrement[2:0]
     2/2: $1\pendingMemCmd_finalIncrement[2:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15866$2335'.
     1/1: $1\pendingMemCmd_decrementIt[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15859$2334'.
     1/1: $1\pendingMemCmd_incrementIt[0:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15850$2330'.
     1/1: $1\_zz_pendingMemRsp_1[5:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15843$2328'.
     1/1: $1\_zz_pendingMemRsp[5:0]
Creating decoders for process `\VideoDma.$proc$./Briey.v:15832$2327'.
     1/1: $1\_zz__zz_io_frame_payload_fragment_r_1[15:0]
Creating decoders for process `\BufferCC_9.$proc$./Briey.v:15682$2326'.
Creating decoders for process `\VgaCtrl.$proc$./Briey.v:15610$2323'.
     1/6: $0\v_colorEn[0:0]
     2/6: $0\v_sync[0:0]
     3/6: $0\v_counter[11:0]
     4/6: $0\h_colorEn[0:0]
     5/6: $0\h_sync[0:0]
     6/6: $0\h_counter[11:0]
Creating decoders for process `\PulseCCByToggle.$proc$./Briey.v:15534$2308'.
     1/1: $0\outArea_target_regNext[0:0]
Creating decoders for process `\PulseCCByToggle.$proc$./Briey.v:15524$2306'.
     1/1: $0\inArea_target[0:0]
Creating decoders for process `\UartCtrl.$proc$./Briey.v:16435$2303'.
     1/2: $0\clockDivider_counter[19:0]
     2/2: $0\clockDivider_tickReg[0:0]
Creating decoders for process `\UartCtrl.$proc$./Briey.v:16421$2302'.
     1/1: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrl.$proc$./Briey.v:16414$2301'.
     1/1: $1\io_write_thrown_valid[0:0]
Creating decoders for process `\StreamFifo.$proc$./Briey.v:16300$2298'.
     1/4: $0\_zz_io_pop_valid[0:0]
     2/4: $0\logic_popPtr_value[3:0]
     3/4: $0\logic_pushPtr_value[3:0]
     4/4: $0\logic_risingOccupancy[0:0]
Creating decoders for process `\StreamFifo.$proc$./Briey.v:16281$2279'.
     1/1: $1\logic_popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./Briey.v:16272$2276'.
     1/1: $1\logic_popPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./Briey.v:16265$2275'.
     1/1: $1\logic_popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./Briey.v:16258$2273'.
     1/1: $1\logic_pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./Briey.v:16249$2270'.
     1/1: $1\logic_pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./Briey.v:16242$2269'.
     1/1: $1\logic_pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./Briey.v:16235$2268'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifo.$proc$./Briey.v:16229$2261'.
     1/3: $1$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2267
     2/3: $1$memwr$\logic_ram$./Briey.v:16231$2257_DATA[7:0]$2266
     3/3: $1$memwr$\logic_ram$./Briey.v:16231$2257_ADDR[3:0]$2265
Creating decoders for process `\StreamFifo.$proc$./Briey.v:16223$2259'.
     1/1: $0\_zz_logic_ram_port0[7:0]
Creating decoders for process `\BufferCC_8.$proc$./Briey.v:16609$2256'.
Creating decoders for process `\Prescaler.$proc$./Briey.v:16583$2254'.
     1/1: $0\counter[15:0]
Creating decoders for process `\Timer.$proc$./Briey.v:16558$2250'.
     1/1: $0\counter[31:0]
Creating decoders for process `\Timer.$proc$./Briey.v:16545$2249'.
     1/1: $0\inhibitFull[0:0]
Creating decoders for process `\Timer_1.$proc$./Briey.v:16512$2242'.
     1/1: $0\counter[15:0]
Creating decoders for process `\Timer_1.$proc$./Briey.v:16499$2241'.
     1/1: $0\inhibitFull[0:0]
Creating decoders for process `\InterruptCtrl.$proc$./Briey.v:16463$2232'.
     1/1: $0\pendings[3:0]
Creating decoders for process `\BufferCC_6.$proc$./Briey.v:16632$2230'.
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
     1/38: $0\chip_sdram_ADDR[12:0] [12:11]
     2/38: $0\chip_sdram_ADDR[12:0] [2:0]
     3/38: $0\chip_sdram_DQM[1:0] [1]
     4/38: $0\chip_sdram_ADDR[12:0] [8:7]
     5/38: $0\chip_sdram_ADDR[12:0] [3]
     6/38: $0\chip_sdram_ADDR[12:0] [6:4]
     7/38: $0\chip_sdram_ADDR[12:0] [10]
     8/38: $0\chip_sdram_ADDR[12:0] [9]
     9/38: $0\chip_contextDelayed_id[3:0]
    10/38: $0\chip_cmd_payload_context_delay_4_last[0:0]
    11/38: $0\chip_cmd_payload_context_delay_4_id[3:0]
    12/38: $0\chip_cmd_payload_context_delay_3_last[0:0]
    13/38: $0\chip_cmd_payload_context_delay_3_id[3:0]
    14/38: $0\chip_cmd_payload_context_delay_2_last[0:0]
    15/38: $0\chip_cmd_payload_context_delay_2_id[3:0]
    16/38: $0\chip_cmd_payload_context_delay_1_last[0:0]
    17/38: $0\chip_cmd_payload_context_delay_1_id[3:0]
    18/38: $0\chip_sdram_WEn[0:0]
    19/38: $0\chip_sdram_RASn[0:0]
    20/38: $0\chip_sdram_CSn[0:0]
    21/38: $0\chip_sdram_CASn[0:0]
    22/38: $0\chip_contextDelayed_last[0:0]
    23/38: $0\chip_sdram_DQ_writeEnable[15:0]
    24/38: $0\chip_sdram_DQ_write[15:0]
    25/38: $0\chip_sdram_DQ_read[15:0]
    26/38: $0\chip_sdram_BA[1:0]
    27/38: $0\chip_sdram_DQM[1:0] [0]
    28/38: $0\frontend_rsp_rData_context_last[0:0]
    29/38: $0\frontend_rsp_rData_context_id[3:0]
    30/38: $0\frontend_rsp_rData_mask[1:0]
    31/38: $0\frontend_rsp_rData_data[15:0]
    32/38: $0\frontend_rsp_rData_rowColumn[12:0]
    33/38: $0\frontend_rsp_rData_bank[1:0]
    34/38: $0\frontend_rsp_rData_task[2:0]
    35/38: $0\frontend_banks_3_row[12:0]
    36/38: $0\frontend_banks_2_row[12:0]
    37/38: $0\frontend_banks_1_row[12:0]
    38/38: $0\frontend_banks_0_row[12:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
     1/27: $0\chip_sdramCkeInternal_regNext[0:0]
     2/27: $0\chip_sdramCkeInternal[0:0]
     3/27: $0\frontend_bootRefreshCounter_value[2:0]
     4/27: $0\refresh_counter_value[8:0]
     5/27: $0\_zz_chip_readHistory_5[0:0]
     6/27: $0\_zz_chip_readHistory_4[0:0]
     7/27: $0\_zz_chip_readHistory_3[0:0]
     8/27: $0\_zz_chip_readHistory_2[0:0]
     9/27: $0\_zz_chip_readHistory_1[0:0]
    10/27: $0\bubbleInserter_timings_banks_3_active_counter[1:0]
    11/27: $0\bubbleInserter_timings_banks_3_precharge_counter[1:0]
    12/27: $0\bubbleInserter_timings_banks_2_active_counter[1:0]
    13/27: $0\bubbleInserter_timings_banks_2_precharge_counter[1:0]
    14/27: $0\bubbleInserter_timings_banks_1_active_counter[1:0]
    15/27: $0\bubbleInserter_timings_banks_1_precharge_counter[1:0]
    16/27: $0\bubbleInserter_timings_banks_0_active_counter[1:0]
    17/27: $0\bubbleInserter_timings_banks_0_precharge_counter[1:0]
    18/27: $0\bubbleInserter_timings_write_counter[2:0]
    19/27: $0\frontend_rsp_rValid[0:0]
    20/27: $0\frontend_state[1:0]
    21/27: $0\frontend_banks_3_active[0:0]
    22/27: $0\frontend_banks_2_active[0:0]
    23/27: $0\frontend_banks_1_active[0:0]
    24/27: $0\frontend_banks_0_active[0:0]
    25/27: $0\powerup_done[0:0]
    26/27: $0\powerup_counter[12:0]
    27/27: $0\refresh_pending[0:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17240$2139'.
     1/2: $2\bubbleInserter_insertBubble[0:0]
     2/2: $1\bubbleInserter_insertBubble[0:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17224$2137'.
     1/1: $1\frontend_rsp_ready[0:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17208$2128'.
     1/1: $1\frontend_bootRefreshCounter_valueNext[2:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17188$2125'.
     1/2: $2\frontend_bootRefreshCounter_willIncrement[0:0]
     2/2: $1\frontend_bootRefreshCounter_willIncrement[0:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17165$2121'.
     1/5: $5\io_bus_cmd_ready[0:0]
     2/5: $4\io_bus_cmd_ready[0:0]
     3/5: $3\io_bus_cmd_ready[0:0]
     4/5: $2\io_bus_cmd_ready[0:0]
     5/5: $1\io_bus_cmd_ready[0:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17138$2117'.
     1/5: $5\frontend_rsp_payload_rowColumn[12:0]
     2/5: $4\frontend_rsp_payload_rowColumn[12:0]
     3/5: $3\frontend_rsp_payload_rowColumn[12:0]
     4/5: $2\frontend_rsp_payload_rowColumn[12:0]
     5/5: $1\frontend_rsp_payload_rowColumn[12:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17101$2115'.
     1/6: $6\frontend_rsp_payload_task[2:0]
     2/6: $5\frontend_rsp_payload_task[2:0]
     3/6: $4\frontend_rsp_payload_task[2:0]
     4/6: $3\frontend_rsp_payload_task[2:0]
     5/6: $2\frontend_rsp_payload_task[2:0]
     6/6: $1\frontend_rsp_payload_task[2:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17075$2114'.
     1/4: $4\frontend_rsp_valid[0:0]
     2/4: $3\frontend_rsp_valid[0:0]
     3/4: $2\frontend_rsp_valid[0:0]
     4/4: $1\frontend_rsp_valid[0:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:17056$2110'.
     1/2: $2\refresh_counter_valueNext[8:0]
     2/2: $1\refresh_counter_valueNext[8:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:16948$2107'.
     1/2: $1\_zz_bubbleInserter_insertBubble_1[0:0]
     2/2: $1\_zz_bubbleInserter_insertBubble[0:0]
Creating decoders for process `\SdramCtrl.$proc$./Briey.v:16927$2106'.
     1/2: $1\_zz_when_SdramCtrl_l224_1[12:0]
     2/2: $1\_zz__zz_when_SdramCtrl_l224[0:0]
Creating decoders for process `\BufferCC_10.$proc$./Briey.v:13268$2105'.
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
     1/14: $0\unburstify_buffer_transaction_addr[14:0] [14:12]
     2/14: $0\unburstify_buffer_transaction_addr[14:0] [11:0]
     3/14: $0\stage0_rData_fragment_burst[1:0]
     4/14: $0\stage0_rData_fragment_size[2:0]
     5/14: $0\stage0_rData_fragment_id[3:0]
     6/14: $0\stage0_rData_fragment_addr[14:0]
     7/14: $0\stage0_rData_last[0:0]
     8/14: $0\unburstify_buffer_transaction_write[0:0]
     9/14: $0\unburstify_buffer_transaction_burst[1:0]
    10/14: $0\unburstify_buffer_transaction_size[2:0]
    11/14: $0\unburstify_buffer_transaction_id[3:0]
    12/14: $0\stage0_rData_fragment_write[0:0]
    13/14: $0\unburstify_buffer_beat[7:0]
    14/14: $0\unburstify_buffer_len[7:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13202$2093'.
     1/2: $0\stage0_rValid[0:0]
     2/2: $0\unburstify_buffer_valid[0:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13179$2081'.
     1/1: $1\stage0_ready[0:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13156$2071'.
     1/1: $1\unburstify_result_payload_fragment_addr[14:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13148$2070'.
     1/1: $1\unburstify_result_payload_fragment_write[0:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13140$2069'.
     1/1: $1\unburstify_result_payload_fragment_burst[1:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13132$2068'.
     1/1: $1\unburstify_result_payload_fragment_size[2:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13124$2067'.
     1/1: $1\unburstify_result_payload_fragment_id[3:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13112$2066'.
     1/2: $2\unburstify_result_payload_last[0:0]
     2/2: $1\unburstify_result_payload_last[0:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13104$2065'.
     1/1: $1\unburstify_result_valid[0:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13097$2063'.
     1/1: $1\io_axi_arw_ready[0:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13083$2062'.
     1/1: $1\Axi4Incr_result[14:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13065$2060'.
     1/1: $1\_zz_Axi4Incr_wrapCase[1:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13035$2052'.
     1/1: $1\_zz_Axi4Incr_result[11:0]
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
     1/12: $1$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2051
     2/12: $1$memwr$\ram_symbol3$./Briey.v:13031$2011_DATA[7:0]$2050
     3/12: $1$memwr$\ram_symbol3$./Briey.v:13031$2011_ADDR[12:0]$2049
     4/12: $1$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2046
     5/12: $1$memwr$\ram_symbol2$./Briey.v:13028$2010_DATA[7:0]$2045
     6/12: $1$memwr$\ram_symbol2$./Briey.v:13028$2010_ADDR[12:0]$2044
     7/12: $1$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2041
     8/12: $1$memwr$\ram_symbol1$./Briey.v:13025$2009_DATA[7:0]$2040
     9/12: $1$memwr$\ram_symbol1$./Briey.v:13025$2009_ADDR[12:0]$2039
    10/12: $1$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2036
    11/12: $1$memwr$\ram_symbol0$./Briey.v:13022$2008_DATA[7:0]$2035
    12/12: $1$memwr$\ram_symbol0$./Briey.v:13022$2008_ADDR[12:0]$2034
Creating decoders for process `\Axi4SharedOnChipRam.$proc$./Briey.v:13011$2014'.
     1/4: $0\_zz_ram_port0[31:0] [31:24]
     2/4: $0\_zz_ram_port0[31:0] [23:16]
     3/4: $0\_zz_ram_port0[31:0] [15:8]
     4/4: $0\_zz_ram_port0[31:0] [7:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
     1/14: $0\unburstify_buffer_transaction_addr[13:0] [13:12]
     2/14: $0\unburstify_buffer_transaction_addr[13:0] [11:0]
     3/14: $0\stage0_rData_fragment_burst[1:0]
     4/14: $0\stage0_rData_fragment_size[2:0]
     5/14: $0\stage0_rData_fragment_id[3:0]
     6/14: $0\stage0_rData_fragment_addr[13:0]
     7/14: $0\stage0_rData_last[0:0]
     8/14: $0\unburstify_buffer_transaction_write[0:0]
     9/14: $0\unburstify_buffer_transaction_burst[1:0]
    10/14: $0\unburstify_buffer_transaction_size[2:0]
    11/14: $0\unburstify_buffer_transaction_id[3:0]
    12/14: $0\stage0_rData_fragment_write[0:0]
    13/14: $0\unburstify_buffer_beat[7:0]
    14/14: $0\unburstify_buffer_len[7:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12824$2001'.
     1/2: $0\stage0_rValid[0:0]
     2/2: $0\unburstify_buffer_valid[0:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12801$1989'.
     1/1: $1\stage0_ready[0:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12778$1979'.
     1/1: $1\unburstify_result_payload_fragment_addr[13:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12770$1978'.
     1/1: $1\unburstify_result_payload_fragment_write[0:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12762$1977'.
     1/1: $1\unburstify_result_payload_fragment_burst[1:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12754$1976'.
     1/1: $1\unburstify_result_payload_fragment_size[2:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12746$1975'.
     1/1: $1\unburstify_result_payload_fragment_id[3:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12734$1974'.
     1/2: $2\unburstify_result_payload_last[0:0]
     2/2: $1\unburstify_result_payload_last[0:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12726$1973'.
     1/1: $1\unburstify_result_valid[0:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12719$1971'.
     1/1: $1\io_axi_arw_ready[0:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12705$1970'.
     1/1: $1\Axi4Incr_result[13:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12687$1968'.
     1/1: $1\_zz_Axi4Incr_wrapCase[1:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12657$1960'.
     1/1: $1\_zz_Axi4Incr_result[11:0]
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
     1/12: $1$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1959
     2/12: $1$memwr$\ram_symbol3$./Briey.v:12653$1919_DATA[7:0]$1958
     3/12: $1$memwr$\ram_symbol3$./Briey.v:12653$1919_ADDR[11:0]$1957
     4/12: $1$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1954
     5/12: $1$memwr$\ram_symbol2$./Briey.v:12650$1918_DATA[7:0]$1953
     6/12: $1$memwr$\ram_symbol2$./Briey.v:12650$1918_ADDR[11:0]$1952
     7/12: $1$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1949
     8/12: $1$memwr$\ram_symbol1$./Briey.v:12647$1917_DATA[7:0]$1948
     9/12: $1$memwr$\ram_symbol1$./Briey.v:12647$1917_ADDR[11:0]$1947
    10/12: $1$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1944
    11/12: $1$memwr$\ram_symbol0$./Briey.v:12644$1916_DATA[7:0]$1943
    12/12: $1$memwr$\ram_symbol0$./Briey.v:12644$1916_ADDR[11:0]$1942
Creating decoders for process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12633$1922'.
     1/4: $0\_zz_ram_port0[31:0] [31:24]
     2/4: $0\_zz_ram_port0[31:0] [23:16]
     3/4: $0\_zz_ram_port0[31:0] [15:8]
     4/4: $0\_zz_ram_port0[31:0] [7:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
     1/11: $0\unburstify_buffer_transaction_addr[24:0] [24:12]
     2/11: $0\unburstify_buffer_transaction_addr[24:0] [11:0]
     3/11: $0\bridge_writeRsp_rData_id[3:0]
     4/11: $0\unburstify_buffer_transaction_write[0:0]
     5/11: $0\unburstify_buffer_transaction_burst[1:0]
     6/11: $0\unburstify_buffer_transaction_size[2:0]
     7/11: $0\unburstify_buffer_transaction_id[3:0]
     8/11: $0\bridge_writeRsp_rData_resp[1:0]
     9/11: $0\unburstify_buffer_beat[7:0]
    10/11: $0\unburstify_buffer_len[7:0]
    11/11: $0\ctrl_io_bus_rsp_payload_data_regNextWhen[15:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12449$1909'.
     1/4: $0\_zz_ctrlBusAdapted_rsp_valid_2[0:0]
     2/4: $0\_zz_ctrlBusAdapted_cmd_ready_2[0:0]
     3/4: $0\bridge_writeRsp_rValid[0:0]
     4/4: $0\unburstify_buffer_valid[0:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12416$1901'.
     1/1: $1\bridge_writeRsp_ready[0:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12387$1891'.
     1/1: $1\unburstify_result_payload_fragment_addr[24:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12379$1890'.
     1/1: $1\unburstify_result_payload_fragment_write[0:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12371$1889'.
     1/1: $1\unburstify_result_payload_fragment_burst[1:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12363$1888'.
     1/1: $1\unburstify_result_payload_fragment_size[2:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12355$1887'.
     1/1: $1\unburstify_result_payload_fragment_id[3:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12343$1886'.
     1/2: $2\unburstify_result_payload_last[0:0]
     2/2: $1\unburstify_result_payload_last[0:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12335$1885'.
     1/1: $1\unburstify_result_valid[0:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12328$1883'.
     1/1: $1\io_axi_arw_ready[0:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12314$1882'.
     1/1: $1\Axi4Incr_result[24:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12296$1880'.
     1/1: $1\_zz_Axi4Incr_wrapCase[1:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12276$1867'.
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12268$1865'.
     1/1: $1\_zz_ctrlBusAdapted_rsp_valid[0:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12256$1861'.
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12248$1859'.
     1/1: $1\_zz_ctrlBusAdapted_cmd_ready[0:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12224$1857'.
     1/1: $1\_zz_Axi4Incr_result[11:0]
Creating decoders for process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12211$1856'.
     1/2: $1\_zz_io_bus_cmd_payload_mask[1:0]
     2/2: $1\_zz_io_bus_cmd_payload_data[15:0]
Creating decoders for process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11991$1853'.
     1/3: $0\id[3:0]
     2/3: $0\readedData[31:0]
     3/3: $0\write[0:0]
Creating decoders for process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11961$1852'.
     1/1: $0\phase[1:0]
Creating decoders for process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11938$1848'.
     1/1: $1\io_apb_PENABLE[0:0]
Creating decoders for process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11922$1847'.
     1/2: $2\io_apb_PSEL[0:0]
     2/2: $1\io_apb_PSEL[0:0]
Creating decoders for process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11907$1845'.
     1/2: $2\io_axi_r_valid[0:0]
     2/2: $1\io_axi_r_valid[0:0]
Creating decoders for process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11892$1844'.
     1/2: $2\io_axi_b_valid[0:0]
     2/2: $1\io_axi_b_valid[0:0]
Creating decoders for process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11877$1843'.
     1/2: $2\io_axi_w_ready[0:0]
     2/2: $1\io_axi_w_ready[0:0]
Creating decoders for process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11862$1842'.
     1/2: $2\io_axi_arw_ready[0:0]
     2/2: $1\io_axi_arw_ready[0:0]
Creating decoders for process `\Apb3Gpio.$proc$./Briey.v:11787$1841'.
     1/1: $0\io_gpio_write_driver[31:0]
Creating decoders for process `\Apb3Gpio.$proc$./Briey.v:11771$1840'.
     1/1: $0\io_gpio_writeEnable_driver[31:0]
Creating decoders for process `\Apb3Gpio.$proc$./Briey.v:11747$1827'.
     1/1: $1\io_apb_PRDATA[31:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11677$1826'.
     1/5: $0\timerD_io_limit_driver[15:0]
     2/5: $0\timerC_io_limit_driver[15:0]
     3/5: $0\timerB_io_limit_driver[15:0]
     4/5: $0\timerA_io_limit_driver[31:0]
     5/5: $0\_zz_io_limit[15:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
     1/9: $0\interruptCtrl_1_io_masks_driver[3:0]
     2/9: $0\timerDBridge_clearsEnable[1:0]
     3/9: $0\timerDBridge_ticksEnable[2:0]
     4/9: $0\timerCBridge_clearsEnable[1:0]
     5/9: $0\timerCBridge_ticksEnable[2:0]
     6/9: $0\timerBBridge_clearsEnable[1:0]
     7/9: $0\timerBBridge_ticksEnable[2:0]
     8/9: $0\timerABridge_clearsEnable[0:0]
     9/9: $0\timerABridge_ticksEnable[1:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11621$1823'.
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11608$1822'.
     1/2: $2\interruptCtrl_1_io_clears[3:0]
     2/2: $1\interruptCtrl_1_io_clears[3:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11593$1816'.
     1/2: $2\when_Timer_l44_3[0:0]
     2/2: $1\when_Timer_l44_3[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11580$1815'.
     1/2: $2\when_Timer_l40_3[0:0]
     2/2: $1\when_Timer_l40_3[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11570$1814'.
     1/2: $2\timerDBridge_busClearing[0:0]
     2/2: $1\timerDBridge_busClearing[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11555$1808'.
     1/2: $2\when_Timer_l44_2[0:0]
     2/2: $1\when_Timer_l44_2[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11542$1807'.
     1/2: $2\when_Timer_l40_2[0:0]
     2/2: $1\when_Timer_l40_2[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11532$1806'.
     1/2: $2\timerCBridge_busClearing[0:0]
     2/2: $1\timerCBridge_busClearing[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11517$1800'.
     1/2: $2\when_Timer_l44_1[0:0]
     2/2: $1\when_Timer_l44_1[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11504$1799'.
     1/2: $2\when_Timer_l40_1[0:0]
     2/2: $1\when_Timer_l40_1[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11494$1798'.
     1/2: $2\timerBBridge_busClearing[0:0]
     2/2: $1\timerBBridge_busClearing[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11479$1792'.
     1/2: $2\when_Timer_l44[0:0]
     2/2: $1\when_Timer_l44[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11466$1791'.
     1/2: $2\when_Timer_l40[0:0]
     2/2: $1\when_Timer_l40[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11456$1790'.
     1/2: $2\timerABridge_busClearing[0:0]
     2/2: $1\timerABridge_busClearing[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11443$1789'.
     1/2: $2\_zz_io_clear[0:0]
     2/2: $1\_zz_io_clear[0:0]
Creating decoders for process `\PinsecTimerCtrl.$proc$./Briey.v:11381$1776'.
     1/7: $1\io_apb_PRDATA[31:0] [31:18]
     2/7: $1\io_apb_PRDATA[31:0] [2]
     3/7: $1\io_apb_PRDATA[31:0] [17]
     4/7: $1\io_apb_PRDATA[31:0] [3]
     5/7: $1\io_apb_PRDATA[31:0] [16]
     6/7: $1\io_apb_PRDATA[31:0] [15:4]
     7/7: $1\io_apb_PRDATA[31:0] [1:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11229$1775'.
     1/3: $0\bridge_uartConfigReg_frame_parity[1:0]
     2/3: $0\bridge_uartConfigReg_frame_stop[0:0]
     3/3: $0\bridge_uartConfigReg_frame_dataLength[2:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
     1/7: $0\bridge_misc_doBreak[0:0]
     2/7: $0\bridge_misc_breakDetected[0:0]
     3/7: $0\bridge_misc_readOverflowError[0:0]
     4/7: $0\bridge_misc_readError[0:0]
     5/7: $0\bridge_interruptCtrl_readIntEnable[0:0]
     6/7: $0\bridge_interruptCtrl_writeIntEnable[0:0]
     7/7: $0\bridge_uartConfigReg_clockDivider[19:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11149$1771'.
     1/2: $2\when_BusSlaveFactory_l335_3[0:0]
     2/2: $1\when_BusSlaveFactory_l335_3[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11135$1770'.
     1/2: $2\when_BusSlaveFactory_l366[0:0]
     2/2: $1\when_BusSlaveFactory_l366[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11121$1769'.
     1/2: $2\when_BusSlaveFactory_l335_2[0:0]
     2/2: $1\when_BusSlaveFactory_l335_2[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11105$1764'.
     1/2: $2\when_BusSlaveFactory_l335_1[0:0]
     2/2: $1\when_BusSlaveFactory_l335_1[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11091$1763'.
     1/2: $2\when_BusSlaveFactory_l335[0:0]
     2/2: $1\when_BusSlaveFactory_l335[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11075$1758'.
     1/2: $2\bridge_read_streamBreaked_ready[0:0]
     2/2: $1\bridge_read_streamBreaked_ready[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11067$1757'.
     1/1: $1\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11060$1756'.
     1/1: $1\bridge_read_streamBreaked_valid[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11044$1755'.
     1/2: $2\_zz_bridge_write_streamUnbuffered_valid[0:0]
     2/2: $1\_zz_bridge_write_streamUnbuffered_valid[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$./Briey.v:11013$1741'.
     1/9: $2\io_apb_PRDATA[20:15] [5:2]
     2/9: $1\io_apb_PRDATA[9:0] [7:2]
     3/9: $2\io_apb_PRDATA[20:15] [1]
     4/9: $1\io_apb_PRDATA[9:0] [8]
     5/9: $2\io_apb_PRDATA[20:15] [0]
     6/9: $1\io_apb_PRDATA[9:0] [1]
     7/9: $3\io_apb_PRDATA[28:24]
     8/9: $1\io_apb_PRDATA[9:0] [9]
     9/9: $1\io_apb_PRDATA[9:0] [0]
Creating decoders for process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
     1/10: $0\_zz_io_timings_v_colorEnd[11:0]
     2/10: $0\_zz_io_timings_v_colorStart[11:0]
     3/10: $0\_zz_io_timings_v_syncEnd[11:0]
     4/10: $0\_zz_io_timings_v_syncStart[11:0]
     5/10: $0\_zz_io_timings_h_colorEnd[11:0]
     6/10: $0\_zz_io_timings_h_colorStart[11:0]
     7/10: $0\_zz_io_timings_h_syncEnd[11:0]
     8/10: $0\_zz_io_timings_h_syncStart[11:0]
     9/10: $0\_zz_io_base[26:0]
    10/10: $0\_zz_io_size[17:0]
Creating decoders for process `\MyAxi4VgaCtrl.$proc$./Briey.v:10748$1738'.
     1/3: $0\dma_io_frame_payload_first[0:0]
     2/3: $0\_zz_dma_io_frame_translated_thrown_ready[0:0]
     3/3: $0\when_Stream_l408[0:0]
Creating decoders for process `\MyAxi4VgaCtrl.$proc$./Briey.v:10738$1737'.
     1/1: $0\_zz_when_VgaCtrl_l230[0:0]
Creating decoders for process `\MyAxi4VgaCtrl.$proc$./Briey.v:10714$1736'.
     1/3: $0\_zz_io_timings_v_polarity[0:0]
     2/3: $0\_zz_io_timings_h_polarity[0:0]
     3/3: $0\run[0:0]
Creating decoders for process `\MyAxi4VgaCtrl.$proc$./Briey.v:10687$1717'.
     1/1: $1\dma_io_frame_translated_ready[0:0]
Creating decoders for process `\MyAxi4VgaCtrl.$proc$./Briey.v:10680$1716'.
     1/1: $1\dma_io_frame_translated_thrown_valid[0:0]
Creating decoders for process `\MyAxi4VgaCtrl.$proc$./Briey.v:10670$1715'.
     1/1: $1\dma_io_frame_ready[0:0]
Creating decoders for process `\MyAxi4VgaCtrl.$proc$./Briey.v:10642$1698'.
     1/2: $1\io_apb_PRDATA[1:0] [1]
     2/2: $1\io_apb_PRDATA[1:0] [0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:6137$1697'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:6136$1696'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:10409$1694'.
     1/8: $0\_zz_3[0:0]
     2/8: $0\DebugPlugin_disableEbreak[0:0]
     3/8: $0\DebugPlugin_debugUsed[0:0]
     4/8: $0\DebugPlugin_haltedByBreak[0:0]
     5/8: $0\DebugPlugin_godmode[0:0]
     6/8: $0\DebugPlugin_stepIt[0:0]
     7/8: $0\DebugPlugin_haltIt[0:0]
     8/8: $0\DebugPlugin_resetIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:10392$1691'.
     1/2: $0\DebugPlugin_firstCycle[0:0]
     2/2: $0\DebugPlugin_busReadDataReg[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:10075$1664'.
     1/97: $0\memory_DivPlugin_rs1[32:0] [32]
     2/97: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/97: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/97: $0\execute_CsrPlugin_csr_835[0:0]
     5/97: $0\execute_CsrPlugin_csr_834[0:0]
     6/97: $0\execute_CsrPlugin_csr_833[0:0]
     7/97: $0\execute_CsrPlugin_csr_772[0:0]
     8/97: $0\execute_CsrPlugin_csr_836[0:0]
     9/97: $0\execute_CsrPlugin_csr_768[0:0]
    10/97: $0\memory_to_writeBack_MUL_LOW[51:0]
    11/97: $0\execute_to_memory_BRANCH_CALC[31:0]
    12/97: $0\execute_to_memory_BRANCH_DO[0:0]
    13/97: $0\memory_to_writeBack_MUL_HH[33:0]
    14/97: $0\execute_to_memory_MUL_HH[33:0]
    15/97: $0\execute_to_memory_MUL_HL[33:0]
    16/97: $0\execute_to_memory_MUL_LH[33:0]
    17/97: $0\execute_to_memory_MUL_LL[31:0]
    18/97: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    19/97: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    20/97: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    21/97: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    22/97: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    23/97: $0\decode_to_execute_DO_EBREAK[0:0]
    24/97: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    25/97: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    26/97: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    27/97: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    28/97: $0\decode_to_execute_RS2[31:0]
    29/97: $0\decode_to_execute_RS1[31:0]
    30/97: $0\memory_to_writeBack_ENV_CTRL[1:0]
    31/97: $0\execute_to_memory_ENV_CTRL[1:0]
    32/97: $0\decode_to_execute_ENV_CTRL[1:0]
    33/97: $0\decode_to_execute_IS_CSR[0:0]
    34/97: $0\decode_to_execute_BRANCH_CTRL[1:0]
    35/97: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    36/97: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    37/97: $0\execute_to_memory_IS_DIV[0:0]
    38/97: $0\decode_to_execute_IS_DIV[0:0]
    39/97: $0\memory_to_writeBack_IS_MUL[0:0]
    40/97: $0\execute_to_memory_IS_MUL[0:0]
    41/97: $0\decode_to_execute_IS_MUL[0:0]
    42/97: $0\execute_to_memory_SHIFT_CTRL[1:0]
    43/97: $0\decode_to_execute_SHIFT_CTRL[1:0]
    44/97: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    45/97: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    46/97: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    47/97: $0\memory_to_writeBack_MEMORY_WR[0:0]
    48/97: $0\execute_to_memory_MEMORY_WR[0:0]
    49/97: $0\decode_to_execute_MEMORY_WR[0:0]
    50/97: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    51/97: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    52/97: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    53/97: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    54/97: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    55/97: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    56/97: $0\decode_to_execute_SRC2_CTRL[1:0]
    57/97: $0\decode_to_execute_ALU_CTRL[1:0]
    58/97: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    59/97: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    60/97: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    61/97: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    62/97: $0\decode_to_execute_SRC1_CTRL[1:0]
    63/97: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    64/97: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    65/97: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    66/97: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    67/97: $0\decode_to_execute_IS_RVC[0:0]
    68/97: $0\memory_to_writeBack_INSTRUCTION[31:0]
    69/97: $0\execute_to_memory_INSTRUCTION[31:0]
    70/97: $0\decode_to_execute_INSTRUCTION[31:0]
    71/97: $0\memory_to_writeBack_PC[31:0]
    72/97: $0\execute_to_memory_PC[31:0]
    73/97: $0\decode_to_execute_PC[31:0]
    74/97: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    75/97: $0\CsrPlugin_interrupt_code[3:0]
    76/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    77/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    78/97: $0\CsrPlugin_minstret[63:0]
    79/97: $0\CsrPlugin_mtval[31:0]
    80/97: $0\CsrPlugin_mcause_exceptionCode[3:0]
    81/97: $0\CsrPlugin_mcause_interrupt[0:0]
    82/97: $0\CsrPlugin_mepc[31:0]
    83/97: $0\memory_DivPlugin_div_result[31:0]
    84/97: $0\memory_DivPlugin_div_done[0:0]
    85/97: $0\memory_DivPlugin_div_needRevert[0:0]
    86/97: $0\memory_DivPlugin_rs1[32:0] [31:0]
    87/97: $0\memory_DivPlugin_rs2[31:0]
    88/97: $0\CsrPlugin_mip_MSIP[0:0]
    89/97: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
    90/97: $0\IBusCachedPlugin_injector_formal_rawInDecode[31:0]
    91/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc[0:0]
    92/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]
    93/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error[0:0]
    94/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]
    95/97: $0\IBusCachedPlugin_decompressor_throw2BytesLatch[0:0]
    96/97: $0\IBusCachedPlugin_decompressor_bufferValidLatch[0:0]
    97/97: $0\IBusCachedPlugin_decompressor_bufferData[15:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9814$1645'.
     1/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     2/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     3/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
     4/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
     5/38: $0\execute_CsrPlugin_wfiWake[0:0]
     6/38: $0\CsrPlugin_hadException[0:0]
     7/38: $0\CsrPlugin_interrupt_valid[0:0]
     8/38: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
     9/38: $0\memory_DivPlugin_div_counter_value[5:0]
    10/38: $0\_zz_2[0:0]
    11/38: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    12/38: $0\switch_Fetcher_l362[2:0]
    13/38: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    14/38: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    15/38: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    16/38: $0\CsrPlugin_mie_MSIE[0:0]
    17/38: $0\CsrPlugin_mie_MTIE[0:0]
    18/38: $0\CsrPlugin_mie_MEIE[0:0]
    19/38: $0\CsrPlugin_mstatus_MPP[1:0]
    20/38: $0\CsrPlugin_mstatus_MPIE[0:0]
    21/38: $0\CsrPlugin_mstatus_MIE[0:0]
    22/38: $0\DBusCachedPlugin_rspCounter[31:0]
    23/38: $0\IBusCachedPlugin_rspCounter[31:0]
    24/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    25/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    26/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    27/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    28/38: $0\_zz_IBusCachedPlugin_injector_decodeInput_valid[0:0]
    29/38: $0\IBusCachedPlugin_decompressor_throw2BytesReg[0:0]
    30/38: $0\IBusCachedPlugin_decompressor_bufferValid[0:0]
    31/38: $0\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2[0:0]
    32/38: $0\IBusCachedPlugin_decodePc_pcReg[31:0]
    33/38: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    34/38: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    35/38: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    36/38: $0\writeBack_arbitration_isValid[0:0]
    37/38: $0\memory_arbitration_isValid[0:0]
    38/38: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9804$1635'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9796$1634'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[31:31]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9789$1633'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9780$1632'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[11:11]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9771$1631'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_1[11:11]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9762$1630'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit[12:11]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9742$1620'.
     1/1: $1\IBusCachedPlugin_injectionPort_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9595$1480'.
     1/3: $3\IBusCachedPlugin_injectionPort_valid[0:0]
     2/3: $2\IBusCachedPlugin_injectionPort_valid[0:0]
     3/3: $1\IBusCachedPlugin_injectionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9583$1478'.
     1/5: $1\debug_bus_rsp_data[4:0] [4]
     2/5: $1\debug_bus_rsp_data[4:0] [2]
     3/5: $1\debug_bus_rsp_data[4:0] [1]
     4/5: $1\debug_bus_rsp_data[4:0] [0]
     5/5: $1\debug_bus_rsp_data[4:0] [3]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9568$1477'.
     1/3: $3\debug_bus_cmd_ready[0:0]
     2/3: $2\debug_bus_cmd_ready[0:0]
     3/3: $1\debug_bus_cmd_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9551$1465'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9539$1457'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9532$1454'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9514$1448'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9507$1447'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9498$1446'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9463$1445'.
     1/11: $11\execute_CsrPlugin_illegalAccess[0:0]
     2/11: $10\execute_CsrPlugin_illegalAccess[0:0]
     3/11: $9\execute_CsrPlugin_illegalAccess[0:0]
     4/11: $8\execute_CsrPlugin_illegalAccess[0:0]
     5/11: $7\execute_CsrPlugin_illegalAccess[0:0]
     6/11: $6\execute_CsrPlugin_illegalAccess[0:0]
     7/11: $5\execute_CsrPlugin_illegalAccess[0:0]
     8/11: $4\execute_CsrPlugin_illegalAccess[0:0]
     9/11: $3\execute_CsrPlugin_illegalAccess[0:0]
    10/11: $2\execute_CsrPlugin_illegalAccess[0:0]
    11/11: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9446$1432'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9435$1431'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9428$1430'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9421$1429'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9409$1425'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9379$1403'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9372$1402'.
     1/1: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9362$1401'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9352$1400'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9334$1394'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9308$1390'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9293$1389'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9278$1386'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9255$1385'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9243$1384'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9225$1383'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9208$1380'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9154$1353'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9126$1352'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9121$1350'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9095$1330'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9086$1327'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9077$1326'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9053$1321'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9039$1320'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:9001$1319'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8965$1316'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8956$1312'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8939$1311'.
     1/1: $1\_zz_execute_SRC2_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8916$1310'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8892$1309'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8874$1308'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8860$1307'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8846$1303'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8839$1302'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8832$1301'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8825$1299'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8764$1272'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8744$1271'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8715$1268'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8705$1265'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8684$1261'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8665$1260'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8655$1259'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8645$1256'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8637$1253'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8612$1244'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8579$1226'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8569$1225'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8562$1222'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8552$1221'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8534$1212'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8510$1208'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8495$1207'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8470$1201'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8455$1200'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8420$1158'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8402$1157'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_24[2:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8385$1156'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_23[2:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8369$1154'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8354$1153'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8347$1152'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8328$1151'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8313$1150'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8301$1149'.
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8244$1133'.
     1/1: $1\IBusCachedPlugin_decompressor_decompressed[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8220$1121'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8207$1116'.
     1/1: $1\IBusCachedPlugin_fetchPc_redo_payload[1:1]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8192$1112'.
     1/2: $2\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
     2/2: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8181$1108'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8171$1107'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8162$1101'.
     1/1: $1\IBusCachedPlugin_decodePc_injectedDecode[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8154$1099'.
     1/1: $1\IBusCachedPlugin_decodePc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8141$1093'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8127$1091'.
     1/3: $3\IBusCachedPlugin_fetchPc_pc[31:0]
     2/3: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     3/3: $1\IBusCachedPlugin_fetchPc_pc[1:1]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8117$1086'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8105$1083'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8090$1076'.
     1/1: $1\CsrPlugin_allowEbreakException[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8083$1075'.
     1/1: $1\CsrPlugin_allowException[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8076$1074'.
     1/1: $1\CsrPlugin_allowInterrupts[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8069$1073'.
     1/1: $1\CsrPlugin_forceMachineWire[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8053$1072'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8043$1071'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8036$1070'.
     1/1: $1\CsrPlugin_thirdPartyWake[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8026$1069'.
     1/1: $1\_zz_when_DBusCachedPlugin_l390[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:8016$1068'.
     1/2: $2\IBusCachedPlugin_incomingInstruction[0:0]
     2/2: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7992$1067'.
     1/7: $7\IBusCachedPlugin_fetcherHalt[0:0]
     2/7: $6\IBusCachedPlugin_fetcherHalt[0:0]
     3/7: $5\IBusCachedPlugin_fetcherHalt[0:0]
     4/7: $4\IBusCachedPlugin_fetcherHalt[0:0]
     5/7: $3\IBusCachedPlugin_fetcherHalt[0:0]
     6/7: $2\IBusCachedPlugin_fetcherHalt[0:0]
     7/7: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7972$1066'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7965$1065'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7955$1064'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7947$1063'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7940$1062'.
     1/1: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7932$1061'.
     1/1: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7922$1060'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7907$1059'.
     1/4: $4\execute_arbitration_flushNext[0:0]
     2/4: $3\execute_arbitration_flushNext[0:0]
     3/4: $2\execute_arbitration_flushNext[0:0]
     4/4: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7898$1058'.
     1/2: $2\execute_arbitration_flushIt[0:0]
     2/2: $1\execute_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7888$1057'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7878$1056'.
     1/2: $2\execute_arbitration_haltByOther[0:0]
     2/2: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7866$1055'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7856$1054'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7845$1053'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7832$1052'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7818$1051'.
     1/2: $2\decode_arbitration_haltItself[0:0]
     2/2: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7806$1050'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7799$1049'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7791$1048'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7784$1047'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7777$1046'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7770$1045'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7738$1044'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7730$1033'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7723$1032'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7685$1031'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7642$1030'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7612$1029'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:7600$1028'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:6852$1004'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:6835$1003'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:6818$1002'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./Briey.v:6708$995'.
     1/3: $1$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$1001
     2/3: $1$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_DATA[31:0]$1000
     3/3: $1$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_ADDR[4:0]$999
Creating decoders for process `\StreamFork_4.$proc$./Briey.v:5131$801'.
     1/2: $0\_zz_io_outputs_1_valid[0:0]
     2/2: $0\_zz_io_outputs_0_valid[0:0]
Creating decoders for process `\StreamFork_4.$proc$./Briey.v:5101$792'.
     1/2: $2\io_input_ready[0:0]
     2/2: $1\io_input_ready[0:0]
Creating decoders for process `\BufferCC_12.$proc$./Briey.v:5054$791'.
Creating decoders for process `\JtagBridge.$proc$./Briey.v:4773$790'.
Creating decoders for process `\JtagBridge.$proc$./Briey.v:5036$789'.
Creating decoders for process `\JtagBridge.$proc$./Briey.v:4994$779'.
     1/4: $0\_zz_jtag_tap_tdoDr_1[33:0]
     2/4: $0\_zz_jtag_tap_tdoDr[31:0]
     3/4: $0\jtag_tap_instructionShift[3:0]
     4/4: $0\jtag_tap_instruction[3:0]
Creating decoders for process `\JtagBridge.$proc$./Briey.v:4983$778'.
     1/3: $0\system_rsp_payload_data[31:0]
     2/3: $0\system_rsp_payload_error[0:0]
     3/3: $0\system_rsp_valid[0:0]
Creating decoders for process `\JtagBridge.$proc$./Briey.v:4957$769'.
     1/3: $3\jtag_tap_tdoDr[0:0]
     2/3: $2\jtag_tap_tdoDr[0:0]
     3/3: $1\jtag_tap_tdoDr[0:0]
Creating decoders for process `\JtagBridge.$proc$./Briey.v:4939$768'.
     1/2: $2\jtag_tap_tdoUnbufferd[0:0]
     2/2: $1\jtag_tap_tdoUnbufferd[0:0]
Creating decoders for process `\JtagBridge.$proc$./Briey.v:4885$751'.
     1/1: $1\_zz_jtag_tap_fsm_stateNext[3:0]
Creating decoders for process `\SystemDebugger.$proc$./Briey.v:4712$747'.
     1/2: $0\dispatcher_headerShifter[7:0]
     2/2: $0\dispatcher_dataShifter[66:0]
Creating decoders for process `\SystemDebugger.$proc$./Briey.v:4686$745'.
     1/3: $0\dispatcher_counter[2:0]
     2/3: $0\dispatcher_headerLoaded[0:0]
     3/3: $0\dispatcher_dataLoaded[0:0]
Creating decoders for process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4619$734'.
     1/3: $0\pendingCmdCounter_value[2:0]
     2/3: $0\pendingError[0:0]
     3/3: $0\pendingSels[2:0]
Creating decoders for process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4609$733'.
     1/1: $1\io_input_r_payload_last[0:0]
Creating decoders for process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4602$732'.
     1/1: $1\io_input_r_payload_resp[1:0]
Creating decoders for process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4594$730'.
     1/1: $1\io_input_r_valid[0:0]
Creating decoders for process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4554$698'.
     1/2: $2\pendingCmdCounter_finalIncrement[2:0]
     2/2: $1\pendingCmdCounter_finalIncrement[2:0]
Creating decoders for process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4544$691'.
     1/1: $1\pendingCmdCounter_decrementIt[0:0]
Creating decoders for process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4537$690'.
     1/1: $1\pendingCmdCounter_incrementIt[0:0]
Creating decoders for process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4514$686'.
     1/3: $1\_zz_io_input_r_payload_last[0:0]
     2/3: $1\_zz_io_input_r_payload_resp[1:0]
     3/3: $1\_zz_io_input_r_payload_data[31:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4387$685'.
     1/5: $0\pendingDataCounter_value[2:0]
     2/5: $0\pendingCmdCounter[2:0]
     3/5: $0\_zz_cmdAllowedStart[0:0]
     4/5: $0\pendingError[0:0]
     5/5: $0\pendingSels[3:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4376$684'.
     1/1: $1\io_input_r_payload_last[0:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4369$683'.
     1/1: $1\io_input_r_payload_resp[1:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4351$678'.
     1/1: $1\io_input_b_payload_resp[1:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4276$623'.
     1/2: $2\pendingDataCounter_finalIncrement[2:0]
     2/2: $1\pendingDataCounter_finalIncrement[2:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4266$616'.
     1/1: $1\pendingDataCounter_decrementIt[0:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4259$615'.
     1/1: $1\pendingDataCounter_incrementIt[0:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4244$606'.
     1/1: $1\_zz_pendingCmdCounter_2[2:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4237$604'.
     1/1: $1\_zz_pendingCmdCounter_1[2:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4230$602'.
     1/1: $1\_zz_pendingCmdCounter[2:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4205$601'.
     1/3: $1\_zz_io_input_r_payload_last[0:0]
     2/3: $1\_zz_io_input_r_payload_resp[1:0]
     3/3: $1\_zz_io_input_r_payload_data[31:0]
Creating decoders for process `\Axi4SharedDecoder.$proc$./Briey.v:4188$600'.
     1/1: $1\_zz_io_input_b_payload_resp[1:0]
Creating decoders for process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3978$599'.
     1/3: $0\pendingCmdCounter_value[2:0]
     2/3: $0\pendingError[0:0]
     3/3: $0\pendingSels[0:0]
Creating decoders for process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3970$598'.
     1/1: $1\io_input_r_payload_last[0:0]
Creating decoders for process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3962$596'.
     1/1: $1\io_input_r_valid[0:0]
Creating decoders for process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3937$574'.
     1/2: $2\pendingCmdCounter_finalIncrement[2:0]
     2/2: $1\pendingCmdCounter_finalIncrement[2:0]
Creating decoders for process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3927$567'.
     1/1: $1\pendingCmdCounter_decrementIt[0:0]
Creating decoders for process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3920$566'.
     1/1: $1\pendingCmdCounter_incrementIt[0:0]
Creating decoders for process `\Axi4SharedArbiter.$proc$./Briey.v:3802$552'.
     1/1: $1\cmdArbiter_io_output_fork_io_outputs_1_ready[0:0]
Creating decoders for process `\Axi4SharedArbiter.$proc$./Briey.v:3795$551'.
     1/1: $1\cmdArbiter_io_output_fork_io_outputs_1_thrown_valid[0:0]
Creating decoders for process `\Axi4SharedArbiter.$proc$./Briey.v:3757$548'.
     1/1: $1\_zz_io_output_r_ready[0:0]
Creating decoders for process `\Axi4SharedArbiter_1.$proc$./Briey.v:3498$537'.
     1/1: $1\cmdArbiter_io_output_fork_io_outputs_1_ready[0:0]
Creating decoders for process `\Axi4SharedArbiter_1.$proc$./Briey.v:3491$536'.
     1/1: $1\cmdArbiter_io_output_fork_io_outputs_1_thrown_valid[0:0]
Creating decoders for process `\Axi4SharedArbiter_1.$proc$./Briey.v:3453$533'.
     1/1: $1\_zz_io_output_r_ready[0:0]
Creating decoders for process `\Axi4SharedArbiter_2.$proc$./Briey.v:3188$520'.
     1/1: $1\cmdArbiter_io_output_fork_io_outputs_1_ready[0:0]
Creating decoders for process `\Axi4SharedArbiter_2.$proc$./Briey.v:3181$519'.
     1/1: $1\cmdArbiter_io_output_fork_io_outputs_1_thrown_valid[0:0]
Creating decoders for process `\Axi4SharedArbiter_2.$proc$./Briey.v:3129$516'.
     1/1: $1\_zz_io_output_r_ready[0:0]
Creating decoders for process `\Axi4SharedArbiter_3.$proc$./Briey.v:2846$508'.
     1/1: $1\cmdArbiter_io_output_fork_io_outputs_1_ready[0:0]
Creating decoders for process `\Axi4SharedArbiter_3.$proc$./Briey.v:2839$507'.
     1/1: $1\cmdArbiter_io_output_fork_io_outputs_1_thrown_valid[0:0]
Creating decoders for process `\Apb3Decoder.$proc$./Briey.v:2644$502'.
     1/1: $1\io_input_PSLVERROR[0:0]
Creating decoders for process `\Apb3Decoder.$proc$./Briey.v:2636$501'.
     1/1: $1\io_input_PREADY[0:0]
Creating decoders for process `\Apb3Decoder.$proc$./Briey.v:2626$479'.
Creating decoders for process `\Apb3Router.$proc$./Briey.v:2594$478'.
Creating decoders for process `\Apb3Router.$proc$./Briey.v:2510$471'.
     1/3: $1\_zz_io_input_PSLVERROR[0:0]
     2/3: $1\_zz_io_input_PRDATA[31:0]
     3/3: $1\_zz_io_input_PREADY[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:491$470'.
Creating decoders for process `\Briey.$proc$./Briey.v:2419$469'.
     1/1: $0\axi_core_cpu_debug_bus_cmd_fire_regNext[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:2415$468'.
Creating decoders for process `\Briey.$proc$./Briey.v:2306$467'.
     1/74: $0\axi_apbBridge_io_axi_arbiter_io_output_w_rData_last[0:0]
     2/74: $0\axi_apbBridge_io_axi_arbiter_io_output_w_rData_strb[3:0]
     3/74: $0\axi_apbBridge_io_axi_arbiter_io_output_w_rData_data[31:0]
     4/74: $0\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_write[0:0]
     5/74: $0\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_burst[1:0]
     6/74: $0\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_size[2:0]
     7/74: $0\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_len[7:0]
     8/74: $0\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_id[3:0]
     9/74: $0\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[19:0]
    10/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_last[0:0]
    11/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb[3:0]
    12/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[31:0]
    13/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_last[0:0]
    14/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_strb[3:0]
    15/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_data[31:0]
    16/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_write[0:0]
    17/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0]
    18/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0]
    19/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0]
    20/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0]
    21/74: $0\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[24:0]
    22/74: $0\axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rData_last[0:0]
    23/74: $0\axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rData_strb[3:0]
    24/74: $0\axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rData_data[31:0]
    25/74: $0\axi_ram2_io_axi_arbiter_io_output_w_rData_last[0:0]
    26/74: $0\axi_ram2_io_axi_arbiter_io_output_w_rData_strb[3:0]
    27/74: $0\axi_ram2_io_axi_arbiter_io_output_w_rData_data[31:0]
    28/74: $0\axi_ram2_io_axi_arbiter_io_output_arw_rData_write[0:0]
    29/74: $0\axi_ram2_io_axi_arbiter_io_output_arw_rData_burst[1:0]
    30/74: $0\axi_ram2_io_axi_arbiter_io_output_arw_rData_size[2:0]
    31/74: $0\axi_ram2_io_axi_arbiter_io_output_arw_rData_len[7:0]
    32/74: $0\axi_ram2_io_axi_arbiter_io_output_arw_rData_id[3:0]
    33/74: $0\axi_ram2_io_axi_arbiter_io_output_arw_rData_addr[13:0]
    34/74: $0\axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_last[0:0]
    35/74: $0\axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_strb[3:0]
    36/74: $0\axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_data[31:0]
    37/74: $0\axi_ram_io_axi_arbiter_io_output_w_rData_last[0:0]
    38/74: $0\axi_ram_io_axi_arbiter_io_output_w_rData_strb[3:0]
    39/74: $0\axi_ram_io_axi_arbiter_io_output_w_rData_data[31:0]
    40/74: $0\axi_ram_io_axi_arbiter_io_output_arw_rData_write[0:0]
    41/74: $0\axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0]
    42/74: $0\axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0]
    43/74: $0\axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0]
    44/74: $0\axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0]
    45/74: $0\axi_ram_io_axi_arbiter_io_output_arw_rData_addr[14:0]
    46/74: $0\axi_vgaCtrl_io_axi_ar_rData_prot[2:0]
    47/74: $0\axi_vgaCtrl_io_axi_ar_rData_cache[3:0]
    48/74: $0\axi_vgaCtrl_io_axi_ar_rData_size[2:0]
    49/74: $0\axi_vgaCtrl_io_axi_ar_rData_len[7:0]
    50/74: $0\axi_vgaCtrl_io_axi_ar_rData_addr[31:0]
    51/74: $0\dbus_axi_decoder_io_input_r_rData_last[0:0]
    52/74: $0\dbus_axi_decoder_io_input_r_rData_resp[1:0]
    53/74: $0\dbus_axi_decoder_io_input_r_rData_data[31:0]
    54/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last[0:0]
    55/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_size[2:0]
    56/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_mask[3:0]
    57/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_data[31:0]
    58/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_address[31:0]
    59/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_uncached[0:0]
    60/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_wr[0:0]
    61/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_rData_last[0:0]
    62/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_rData_size[2:0]
    63/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_rData_mask[3:0]
    64/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_rData_data[31:0]
    65/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_rData_address[31:0]
    66/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_rData_uncached[0:0]
    67/74: $0\axi_core_cpu_dBus_cmd_m2sPipe_rData_wr[0:0]
    68/74: $0\axi_core_cpu_dBus_cmd_rData_last[0:0]
    69/74: $0\axi_core_cpu_dBus_cmd_rData_size[2:0]
    70/74: $0\axi_core_cpu_dBus_cmd_rData_mask[3:0]
    71/74: $0\axi_core_cpu_dBus_cmd_rData_data[31:0]
    72/74: $0\axi_core_cpu_dBus_cmd_rData_address[31:0]
    73/74: $0\axi_core_cpu_dBus_cmd_rData_uncached[0:0]
    74/74: $0\axi_core_cpu_dBus_cmd_rData_wr[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:2144$464'.
     1/26: $0\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[2:0]
     2/26: $0\axi_apbBridge_io_axi_arbiter_io_output_w_rValid[0:0]
     3/26: $0\axi_apbBridge_io_axi_arbiter_io_output_arw_rValid[0:0]
     4/26: $0\axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid[0:0]
     5/26: $0\axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid[0:0]
     6/26: $0\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rValid[0:0]
     7/26: $0\axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rValid[0:0]
     8/26: $0\axi_ram2_io_axi_arbiter_io_output_w_rValid[0:0]
     9/26: $0\axi_ram2_io_axi_arbiter_io_output_arw_rValid[0:0]
    10/26: $0\axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rValid[0:0]
    11/26: $0\axi_ram_io_axi_arbiter_io_output_w_rValid[0:0]
    12/26: $0\axi_ram_io_axi_arbiter_io_output_arw_rValid[0:0]
    13/26: $0\axi_vgaCtrl_io_axi_ar_rValid[0:0]
    14/26: $0\axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid[0:0]
    15/26: $0\dbus_axi_decoder_io_input_r_rValid[0:0]
    16/26: $0\dbus_axi_decoder_io_sharedOutputs_3_arw_rValid[0:0]
    17/26: $0\dbus_axi_decoder_io_sharedOutputs_2_arw_rValid[0:0]
    18/26: $0\dbus_axi_decoder_io_sharedOutputs_1_arw_rValid[0:0]
    19/26: $0\dbus_axi_decoder_io_sharedOutputs_0_arw_rValid[0:0]
    20/26: $0\axi4ReadOnlyDecoder_2_io_outputs_2_ar_rValid[0:0]
    21/26: $0\axi4ReadOnlyDecoder_2_io_outputs_1_ar_rValid[0:0]
    22/26: $0\axi4ReadOnlyDecoder_2_io_outputs_0_ar_rValid[0:0]
    23/26: $0\_zz_1[0:0]
    24/26: $0\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValid[0:0]
    25/26: $0\axi_core_cpu_dBus_cmd_m2sPipe_rValid[0:0]
    26/26: $0\axi_core_cpu_dBus_cmd_rValid[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:2136$463'.
     1/1: $0\resetCtrl_axiReset[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:2127$461'.
     1/1: $0\resetCtrl_systemResetCounter[5:0]
Creating decoders for process `\Briey.$proc$./Briey.v:2058$455'.
     1/1: $1\axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:2024$446'.
     1/1: $1\axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_ready[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1992$437'.
     1/1: $1\axi_ram_io_axi_arbiter_io_output_w_s2mPipe_ready[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1938$424'.
     1/1: $1\dbus_axi_decoder_io_input_r_ready[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1834$406'.
     1/1: $1\streamFork_5_io_outputs_1_ready[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1827$405'.
     1/1: $1\streamFork_5_io_outputs_1_thrown_valid[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1812$403'.
     1/1: $1\streamFork_5_io_outputs_0_ready[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1805$402'.
     1/1: $1\streamFork_5_io_outputs_0_thrown_valid[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1788$390'.
     1/2: $2\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1[2:0]
     2/2: $1\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1[2:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1780$387'.
     1/1: $1\_zz_when_Utils_l535_1[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1773$386'.
     1/1: $1\_zz_when_Utils_l535[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1745$372'.
     1/1: $1\axi_core_cpu_dBus_cmd_m2sPipe_ready[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1729$370'.
     1/1: $1\axi_core_cpu_dBus_cmd_ready[0:0]
Creating decoders for process `\Briey.$proc$./Briey.v:1717$366'.
     1/1: $1\resetCtrl_systemResetUnbuffered[0:0]
Creating decoders for process `\top.$proc$./top.v:368$313'.
     1/21: $4$lookahead\gpioa_spiin$312[31:0]$331
     2/21: $3$bitselwrite$data$./top.v:399$225[31:0]$330
     3/21: $3$bitselwrite$mask$./top.v:399$224[31:0]$329
     4/21: $3$lookahead\gpioa_spiin$312[31:0]$327
     5/21: $2$bitselwrite$data$./top.v:399$225[31:0]$326
     6/21: $2$bitselwrite$mask$./top.v:399$224[31:0]$325
     7/21: $0\gpioa_out[7:0] [7:3]
     8/21: $0\gpioa_out[7:0] [2]
     9/21: $0\gpioa_out[7:0] [1]
    10/21: $0\gpioa_out[7:0] [0]
    11/21: $1$lookahead\gpioa_spiin$312[31:0]$319
    12/21: $1$bitselwrite$data$./top.v:399$225[31:0]$318
    13/21: $1$bitselwrite$mask$./top.v:399$224[31:0]$317
    14/21: $0\spi_nextbit[4:0]
    15/21: $0\gpioa_spista[7:0]
    16/21: $0\gpioa_spicnt[7:0]
    17/21: $0\gpioa_spiout[31:0]
    18/21: $0\gpioa_dir[7:0]
    19/21: $2$lookahead\gpioa_spiin$312[31:0]$320
    20/21: $0\cursory[31:0]
    21/21: $0\cursorx[31:0]
Creating decoders for process `\top.$proc$./top.v:293$273'.
Creating decoders for process `\top.$proc$./top.v:276$265'.
     1/3: $1$memwr$\textvram$./top.v:278$226_EN[7:0]$271
     2/3: $1$memwr$\textvram$./top.v:278$226_DATA[7:0]$270
     3/3: $1$memwr$\textvram$./top.v:278$226_ADDR[11:0]$269
Creating decoders for process `\top.$proc$./top.v:245$261'.
     1/2: $0\py[15:0]
     2/2: $0\px[15:0]
Creating decoders for process `\top.$proc$./top.v:82$227'.
     1/2: $0\reset[0:0]
     2/2: $0\counter[19:0]

4.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\StreamFifoLowLatency.\io_pop_payload_context_last' from process `\StreamFifoLowLatency.$proc$./Briey.v:18713$3083'.
No latch inferred for signal `\StreamFifoLowLatency.\io_pop_payload_context_id' from process `\StreamFifoLowLatency.$proc$./Briey.v:18705$3082'.
No latch inferred for signal `\StreamFifoLowLatency.\io_pop_payload_data' from process `\StreamFifoLowLatency.$proc$./Briey.v:18697$3081'.
No latch inferred for signal `\StreamFifoLowLatency.\io_pop_valid' from process `\StreamFifoLowLatency.$proc$./Briey.v:18687$3080'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_valueNext' from process `\StreamFifoLowLatency.$proc$./Briey.v:18673$3070'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willClear' from process `\StreamFifoLowLatency.$proc$./Briey.v:18664$3067'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./Briey.v:18657$3066'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_valueNext' from process `\StreamFifoLowLatency.$proc$./Briey.v:18650$3064'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willClear' from process `\StreamFifoLowLatency.$proc$./Briey.v:18641$3061'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./Briey.v:18634$3060'.
No latch inferred for signal `\StreamFifoLowLatency.\_zz_1' from process `\StreamFifoLowLatency.$proc$./Briey.v:18627$3059'.
No latch inferred for signal `\UartCtrlTx.\io_write_ready' from process `\UartCtrlTx.$proc$./Briey.v:18466$3035'.
No latch inferred for signal `\UartCtrlTx.\stateMachine_txd' from process `\UartCtrlTx.$proc$./Briey.v:18447$3033'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_valueNext' from process `\UartCtrlTx.$proc$./Briey.v:18440$3031'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_willIncrement' from process `\UartCtrlTx.$proc$./Briey.v:18430$3028'.
No latch inferred for signal `\UartCtrlRx.\bitTimer_tick' from process `\UartCtrlRx.$proc$./Briey.v:18195$2969'.
No latch inferred for signal `\UartCtrlRx.\io_error' from process `\UartCtrlRx.$proc$./Briey.v:18166$2967'.
No latch inferred for signal `\StreamFifoCC.\_zz_1' from process `\StreamFifoCC.$proc$./Briey.v:17976$2901'.
No latch inferred for signal `\StreamFork_3.\io_input_ready' from process `\StreamFork_3.$proc$./Briey.v:13314$2867'.
No latch inferred for signal `\StreamArbiter_2.\_zz_io_output_payload_addr_1' from process `\StreamArbiter_2.$proc$./Briey.v:13594$2850'.
No latch inferred for signal `\StreamArbiter_2.\_zz_io_output_payload_id' from process `\StreamArbiter_2.$proc$./Briey.v:13594$2850'.
No latch inferred for signal `\StreamArbiter_2.\_zz_io_output_payload_len' from process `\StreamArbiter_2.$proc$./Briey.v:13594$2850'.
No latch inferred for signal `\StreamArbiter_2.\_zz_io_output_payload_size' from process `\StreamArbiter_2.$proc$./Briey.v:13594$2850'.
No latch inferred for signal `\StreamArbiter_2.\_zz_io_output_payload_burst' from process `\StreamArbiter_2.$proc$./Briey.v:13594$2850'.
No latch inferred for signal `\StreamArbiter_2.\_zz_io_output_payload_write' from process `\StreamArbiter_2.$proc$./Briey.v:13594$2850'.
No latch inferred for signal `\StreamFork_2.\io_input_ready' from process `\StreamFork_2.$proc$./Briey.v:13475$2839'.
No latch inferred for signal `\StreamFork_1.\io_input_ready' from process `\StreamFork_1.$proc$./Briey.v:13711$2810'.
No latch inferred for signal `\StreamFork.\io_input_ready' from process `\StreamFork.$proc$./Briey.v:14015$2781'.
No latch inferred for signal `\StreamFifoLowLatency_1.\io_pop_valid' from process `\StreamFifoLowLatency_1.$proc$./Briey.v:13948$2776'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_valueNext' from process `\StreamFifoLowLatency_1.$proc$./Briey.v:13934$2766'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_willClear' from process `\StreamFifoLowLatency_1.$proc$./Briey.v:13925$2763'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_willIncrement' from process `\StreamFifoLowLatency_1.$proc$./Briey.v:13918$2762'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_valueNext' from process `\StreamFifoLowLatency_1.$proc$./Briey.v:13911$2760'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_willClear' from process `\StreamFifoLowLatency_1.$proc$./Briey.v:13902$2757'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_1.$proc$./Briey.v:13895$2756'.
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$./Briey.v:15409$2698'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$./Briey.v:15388$2687'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$./Briey.v:15379$2686'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$./Briey.v:15372$2685'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$./Briey.v:15365$2684'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$./Briey.v:15109$2634'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$./Briey.v:15099$2631'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$./Briey.v:15089$2624'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$./Briey.v:15068$2603'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$./Briey.v:15052$2599'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$./Briey.v:15038$2595'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$./Briey.v:15014$2592'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$./Briey.v:15002$2580'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$./Briey.v:14981$2577'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$./Briey.v:14965$2564'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$./Briey.v:14934$2559'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$./Briey.v:14915$2555'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$./Briey.v:14896$2541'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$./Briey.v:14864$2519'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$./Briey.v:14853$2516'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$./Briey.v:14839$2513'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$./Briey.v:14829$2512'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$./Briey.v:14819$2511'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$./Briey.v:14809$2510'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$./Briey.v:14794$2509'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$./Briey.v:14787$2508'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$./Briey.v:14780$2505'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$./Briey.v:14770$2502'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$./Briey.v:14760$2501'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$./Briey.v:14750$2500'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$./Briey.v:14737$2499'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$./Briey.v:14730$2498'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$./Briey.v:14723$2497'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$./Briey.v:14716$2496'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$./Briey.v:14709$2495'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$./Briey.v:14691$2488'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$./Briey.v:14684$2487'.
No latch inferred for signal `\VideoDma.\_zz_io_frame_payload_last_1' from process `\VideoDma.$proc$./Briey.v:16048$2414'.
No latch inferred for signal `\VideoDma.\_zz_io_frame_payload_last' from process `\VideoDma.$proc$./Briey.v:16040$2412'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_15' from process `\VideoDma.$proc$./Briey.v:16024$2393'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_14' from process `\VideoDma.$proc$./Briey.v:16017$2392'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_13' from process `\VideoDma.$proc$./Briey.v:16010$2391'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_12' from process `\VideoDma.$proc$./Briey.v:16003$2390'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_11' from process `\VideoDma.$proc$./Briey.v:15996$2389'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_10' from process `\VideoDma.$proc$./Briey.v:15989$2388'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_7' from process `\VideoDma.$proc$./Briey.v:15972$2373'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_6' from process `\VideoDma.$proc$./Briey.v:15965$2372'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_5' from process `\VideoDma.$proc$./Briey.v:15958$2371'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_4' from process `\VideoDma.$proc$./Briey.v:15951$2370'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_3' from process `\VideoDma.$proc$./Briey.v:15944$2369'.
No latch inferred for signal `\VideoDma.\_zz_when_Utils_l280_2' from process `\VideoDma.$proc$./Briey.v:15937$2368'.
No latch inferred for signal `\VideoDma.\rspArea_frameClockArea_popBeatCounter_valueNext' from process `\VideoDma.$proc$./Briey.v:15928$2365'.
No latch inferred for signal `\VideoDma.\rspArea_frameClockArea_popBeatCounter_willIncrement' from process `\VideoDma.$proc$./Briey.v:15918$2362'.
No latch inferred for signal `\VideoDma.\io_mem_cmd_valid' from process `\VideoDma.$proc$./Briey.v:15895$2349'.
No latch inferred for signal `\VideoDma.\pendingMemCmd_finalIncrement' from process `\VideoDma.$proc$./Briey.v:15876$2342'.
No latch inferred for signal `\VideoDma.\pendingMemCmd_decrementIt' from process `\VideoDma.$proc$./Briey.v:15866$2335'.
No latch inferred for signal `\VideoDma.\pendingMemCmd_incrementIt' from process `\VideoDma.$proc$./Briey.v:15859$2334'.
No latch inferred for signal `\VideoDma.\_zz_pendingMemRsp_1' from process `\VideoDma.$proc$./Briey.v:15850$2330'.
No latch inferred for signal `\VideoDma.\_zz_pendingMemRsp' from process `\VideoDma.$proc$./Briey.v:15843$2328'.
No latch inferred for signal `\VideoDma.\_zz__zz_io_frame_payload_fragment_r_1' from process `\VideoDma.$proc$./Briey.v:15832$2327'.
No latch inferred for signal `\UartCtrl.\io_write_ready' from process `\UartCtrl.$proc$./Briey.v:16421$2302'.
No latch inferred for signal `\UartCtrl.\io_write_thrown_valid' from process `\UartCtrl.$proc$./Briey.v:16414$2301'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_valueNext' from process `\StreamFifo.$proc$./Briey.v:16281$2279'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willClear' from process `\StreamFifo.$proc$./Briey.v:16272$2276'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willIncrement' from process `\StreamFifo.$proc$./Briey.v:16265$2275'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_valueNext' from process `\StreamFifo.$proc$./Briey.v:16258$2273'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willClear' from process `\StreamFifo.$proc$./Briey.v:16249$2270'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willIncrement' from process `\StreamFifo.$proc$./Briey.v:16242$2269'.
No latch inferred for signal `\StreamFifo.\_zz_1' from process `\StreamFifo.$proc$./Briey.v:16235$2268'.
No latch inferred for signal `\SdramCtrl.\bubbleInserter_insertBubble' from process `\SdramCtrl.$proc$./Briey.v:17240$2139'.
No latch inferred for signal `\SdramCtrl.\frontend_rsp_ready' from process `\SdramCtrl.$proc$./Briey.v:17224$2137'.
No latch inferred for signal `\SdramCtrl.\frontend_bootRefreshCounter_valueNext' from process `\SdramCtrl.$proc$./Briey.v:17208$2128'.
No latch inferred for signal `\SdramCtrl.\frontend_bootRefreshCounter_willIncrement' from process `\SdramCtrl.$proc$./Briey.v:17188$2125'.
No latch inferred for signal `\SdramCtrl.\io_bus_cmd_ready' from process `\SdramCtrl.$proc$./Briey.v:17165$2121'.
No latch inferred for signal `\SdramCtrl.\frontend_rsp_payload_rowColumn' from process `\SdramCtrl.$proc$./Briey.v:17138$2117'.
No latch inferred for signal `\SdramCtrl.\frontend_rsp_payload_task' from process `\SdramCtrl.$proc$./Briey.v:17101$2115'.
No latch inferred for signal `\SdramCtrl.\frontend_rsp_valid' from process `\SdramCtrl.$proc$./Briey.v:17075$2114'.
No latch inferred for signal `\SdramCtrl.\refresh_counter_valueNext' from process `\SdramCtrl.$proc$./Briey.v:17056$2110'.
No latch inferred for signal `\SdramCtrl.\_zz_bubbleInserter_insertBubble' from process `\SdramCtrl.$proc$./Briey.v:16948$2107'.
No latch inferred for signal `\SdramCtrl.\_zz_bubbleInserter_insertBubble_1' from process `\SdramCtrl.$proc$./Briey.v:16948$2107'.
No latch inferred for signal `\SdramCtrl.\_zz__zz_when_SdramCtrl_l224' from process `\SdramCtrl.$proc$./Briey.v:16927$2106'.
No latch inferred for signal `\SdramCtrl.\_zz_when_SdramCtrl_l224_1' from process `\SdramCtrl.$proc$./Briey.v:16927$2106'.
No latch inferred for signal `\Axi4SharedOnChipRam.\stage0_ready' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13179$2081'.
No latch inferred for signal `\Axi4SharedOnChipRam.\unburstify_result_payload_fragment_addr' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13156$2071'.
No latch inferred for signal `\Axi4SharedOnChipRam.\unburstify_result_payload_fragment_write' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13148$2070'.
No latch inferred for signal `\Axi4SharedOnChipRam.\unburstify_result_payload_fragment_burst' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13140$2069'.
No latch inferred for signal `\Axi4SharedOnChipRam.\unburstify_result_payload_fragment_size' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13132$2068'.
No latch inferred for signal `\Axi4SharedOnChipRam.\unburstify_result_payload_fragment_id' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13124$2067'.
No latch inferred for signal `\Axi4SharedOnChipRam.\unburstify_result_payload_last' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13112$2066'.
No latch inferred for signal `\Axi4SharedOnChipRam.\unburstify_result_valid' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13104$2065'.
No latch inferred for signal `\Axi4SharedOnChipRam.\io_axi_arw_ready' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13097$2063'.
No latch inferred for signal `\Axi4SharedOnChipRam.\Axi4Incr_result' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13083$2062'.
No latch inferred for signal `\Axi4SharedOnChipRam.\_zz_Axi4Incr_wrapCase' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13065$2060'.
No latch inferred for signal `\Axi4SharedOnChipRam.\_zz_Axi4Incr_result' from process `\Axi4SharedOnChipRam.$proc$./Briey.v:13035$2052'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\stage0_ready' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12801$1989'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\unburstify_result_payload_fragment_addr' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12778$1979'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\unburstify_result_payload_fragment_write' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12770$1978'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\unburstify_result_payload_fragment_burst' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12762$1977'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\unburstify_result_payload_fragment_size' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12754$1976'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\unburstify_result_payload_fragment_id' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12746$1975'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\unburstify_result_payload_last' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12734$1974'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\unburstify_result_valid' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12726$1973'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\io_axi_arw_ready' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12719$1971'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\Axi4Incr_result' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12705$1970'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\_zz_Axi4Incr_wrapCase' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12687$1968'.
No latch inferred for signal `\Axi4SharedOnChipRam_1.\_zz_Axi4Incr_result' from process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12657$1960'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\bridge_writeRsp_ready' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12416$1901'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\unburstify_result_payload_fragment_addr' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12387$1891'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\unburstify_result_payload_fragment_write' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12379$1890'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\unburstify_result_payload_fragment_burst' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12371$1889'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\unburstify_result_payload_fragment_size' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12363$1888'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\unburstify_result_payload_fragment_id' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12355$1887'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\unburstify_result_payload_last' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12343$1886'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\unburstify_result_valid' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12335$1885'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\io_axi_arw_ready' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12328$1883'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\Axi4Incr_result' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12314$1882'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\_zz_Axi4Incr_wrapCase' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12296$1880'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\_zz_ctrlBusAdapted_rsp_valid_1' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12276$1867'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\_zz_ctrlBusAdapted_rsp_valid' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12268$1865'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\_zz_ctrlBusAdapted_cmd_ready_1' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12256$1861'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\_zz_ctrlBusAdapted_cmd_ready' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12248$1859'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\_zz_Axi4Incr_result' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12224$1857'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\_zz_io_bus_cmd_payload_data' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12211$1856'.
No latch inferred for signal `\Axi4SharedSdramCtrl.\_zz_io_bus_cmd_payload_mask' from process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12211$1856'.
No latch inferred for signal `\Axi4SharedToApb3Bridge.\io_apb_PENABLE' from process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11938$1848'.
No latch inferred for signal `\Axi4SharedToApb3Bridge.\io_apb_PSEL' from process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11922$1847'.
No latch inferred for signal `\Axi4SharedToApb3Bridge.\io_axi_r_valid' from process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11907$1845'.
No latch inferred for signal `\Axi4SharedToApb3Bridge.\io_axi_b_valid' from process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11892$1844'.
No latch inferred for signal `\Axi4SharedToApb3Bridge.\io_axi_w_ready' from process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11877$1843'.
No latch inferred for signal `\Axi4SharedToApb3Bridge.\io_axi_arw_ready' from process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11862$1842'.
No latch inferred for signal `\Apb3Gpio.\io_apb_PRDATA' from process `\Apb3Gpio.$proc$./Briey.v:11747$1827'.
No latch inferred for signal `\PinsecTimerCtrl.\interruptCtrl_1_io_inputs' from process `\PinsecTimerCtrl.$proc$./Briey.v:11621$1823'.
No latch inferred for signal `\PinsecTimerCtrl.\interruptCtrl_1_io_clears' from process `\PinsecTimerCtrl.$proc$./Briey.v:11608$1822'.
No latch inferred for signal `\PinsecTimerCtrl.\when_Timer_l44_3' from process `\PinsecTimerCtrl.$proc$./Briey.v:11593$1816'.
No latch inferred for signal `\PinsecTimerCtrl.\when_Timer_l40_3' from process `\PinsecTimerCtrl.$proc$./Briey.v:11580$1815'.
No latch inferred for signal `\PinsecTimerCtrl.\timerDBridge_busClearing' from process `\PinsecTimerCtrl.$proc$./Briey.v:11570$1814'.
No latch inferred for signal `\PinsecTimerCtrl.\when_Timer_l44_2' from process `\PinsecTimerCtrl.$proc$./Briey.v:11555$1808'.
No latch inferred for signal `\PinsecTimerCtrl.\when_Timer_l40_2' from process `\PinsecTimerCtrl.$proc$./Briey.v:11542$1807'.
No latch inferred for signal `\PinsecTimerCtrl.\timerCBridge_busClearing' from process `\PinsecTimerCtrl.$proc$./Briey.v:11532$1806'.
No latch inferred for signal `\PinsecTimerCtrl.\when_Timer_l44_1' from process `\PinsecTimerCtrl.$proc$./Briey.v:11517$1800'.
No latch inferred for signal `\PinsecTimerCtrl.\when_Timer_l40_1' from process `\PinsecTimerCtrl.$proc$./Briey.v:11504$1799'.
No latch inferred for signal `\PinsecTimerCtrl.\timerBBridge_busClearing' from process `\PinsecTimerCtrl.$proc$./Briey.v:11494$1798'.
No latch inferred for signal `\PinsecTimerCtrl.\when_Timer_l44' from process `\PinsecTimerCtrl.$proc$./Briey.v:11479$1792'.
No latch inferred for signal `\PinsecTimerCtrl.\when_Timer_l40' from process `\PinsecTimerCtrl.$proc$./Briey.v:11466$1791'.
No latch inferred for signal `\PinsecTimerCtrl.\timerABridge_busClearing' from process `\PinsecTimerCtrl.$proc$./Briey.v:11456$1790'.
No latch inferred for signal `\PinsecTimerCtrl.\_zz_io_clear' from process `\PinsecTimerCtrl.$proc$./Briey.v:11443$1789'.
No latch inferred for signal `\PinsecTimerCtrl.\io_apb_PRDATA' from process `\PinsecTimerCtrl.$proc$./Briey.v:11381$1776'.
No latch inferred for signal `\Apb3UartCtrl.\when_BusSlaveFactory_l335_3' from process `\Apb3UartCtrl.$proc$./Briey.v:11149$1771'.
No latch inferred for signal `\Apb3UartCtrl.\when_BusSlaveFactory_l366' from process `\Apb3UartCtrl.$proc$./Briey.v:11135$1770'.
No latch inferred for signal `\Apb3UartCtrl.\when_BusSlaveFactory_l335_2' from process `\Apb3UartCtrl.$proc$./Briey.v:11121$1769'.
No latch inferred for signal `\Apb3UartCtrl.\when_BusSlaveFactory_l335_1' from process `\Apb3UartCtrl.$proc$./Briey.v:11105$1764'.
No latch inferred for signal `\Apb3UartCtrl.\when_BusSlaveFactory_l335' from process `\Apb3UartCtrl.$proc$./Briey.v:11091$1763'.
No latch inferred for signal `\Apb3UartCtrl.\bridge_read_streamBreaked_ready' from process `\Apb3UartCtrl.$proc$./Briey.v:11075$1758'.
No latch inferred for signal `\Apb3UartCtrl.\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready' from process `\Apb3UartCtrl.$proc$./Briey.v:11067$1757'.
No latch inferred for signal `\Apb3UartCtrl.\bridge_read_streamBreaked_valid' from process `\Apb3UartCtrl.$proc$./Briey.v:11060$1756'.
No latch inferred for signal `\Apb3UartCtrl.\_zz_bridge_write_streamUnbuffered_valid' from process `\Apb3UartCtrl.$proc$./Briey.v:11044$1755'.
No latch inferred for signal `\Apb3UartCtrl.\io_apb_PRDATA' from process `\Apb3UartCtrl.$proc$./Briey.v:11013$1741'.
No latch inferred for signal `\MyAxi4VgaCtrl.\dma_io_frame_translated_ready' from process `\MyAxi4VgaCtrl.$proc$./Briey.v:10687$1717'.
No latch inferred for signal `\MyAxi4VgaCtrl.\dma_io_frame_translated_thrown_valid' from process `\MyAxi4VgaCtrl.$proc$./Briey.v:10680$1716'.
No latch inferred for signal `\MyAxi4VgaCtrl.\dma_io_frame_ready' from process `\MyAxi4VgaCtrl.$proc$./Briey.v:10670$1715'.
No latch inferred for signal `\MyAxi4VgaCtrl.\io_apb_PRDATA' from process `\MyAxi4VgaCtrl.$proc$./Briey.v:10642$1698'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$./Briey.v:9804$1635'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$./Briey.v:9796$1634'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$./Briey.v:9789$1633'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$./Briey.v:9780$1632'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$./Briey.v:9771$1631'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' from process `\VexRiscv.$proc$./Briey.v:9762$1630'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_ready' from process `\VexRiscv.$proc$./Briey.v:9742$1620'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_valid' from process `\VexRiscv.$proc$./Briey.v:9595$1480'.
No latch inferred for signal `\VexRiscv.\debug_bus_rsp_data' from process `\VexRiscv.$proc$./Briey.v:9583$1478'.
No latch inferred for signal `\VexRiscv.\debug_bus_cmd_ready' from process `\VexRiscv.$proc$./Briey.v:9568$1477'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$./Briey.v:9551$1465'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$./Briey.v:9539$1457'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$./Briey.v:9532$1454'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$./Briey.v:9514$1448'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$./Briey.v:9507$1447'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$./Briey.v:9498$1446'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$./Briey.v:9463$1445'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$./Briey.v:9446$1432'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$./Briey.v:9435$1431'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$./Briey.v:9428$1430'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$./Briey.v:9421$1429'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$./Briey.v:9409$1425'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$./Briey.v:9379$1403'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$./Briey.v:9372$1402'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$./Briey.v:9362$1401'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$./Briey.v:9352$1400'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$./Briey.v:9334$1394'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$./Briey.v:9308$1390'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$./Briey.v:9293$1389'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$./Briey.v:9278$1386'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$./Briey.v:9255$1385'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$./Briey.v:9243$1384'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$./Briey.v:9225$1383'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$./Briey.v:9208$1380'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$./Briey.v:9154$1353'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$./Briey.v:9126$1352'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$./Briey.v:9121$1350'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$./Briey.v:9095$1330'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$./Briey.v:9086$1327'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$./Briey.v:9077$1326'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$./Briey.v:9053$1321'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$./Briey.v:9039$1320'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$./Briey.v:9001$1319'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$./Briey.v:8965$1316'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$./Briey.v:8956$1312'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_5' from process `\VexRiscv.$proc$./Briey.v:8939$1311'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$./Briey.v:8916$1310'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_2' from process `\VexRiscv.$proc$./Briey.v:8892$1309'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$./Briey.v:8874$1308'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$./Briey.v:8860$1307'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$./Briey.v:8846$1303'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$./Briey.v:8839$1302'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$./Briey.v:8832$1301'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$./Briey.v:8825$1299'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$./Briey.v:8764$1272'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$./Briey.v:8744$1271'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$./Briey.v:8715$1268'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./Briey.v:8705$1265'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$./Briey.v:8684$1261'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$./Briey.v:8665$1260'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$./Briey.v:8655$1259'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$./Briey.v:8645$1256'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$./Briey.v:8637$1253'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$./Briey.v:8612$1244'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$./Briey.v:8579$1226'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$./Briey.v:8569$1225'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$./Briey.v:8562$1222'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$./Briey.v:8552$1221'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$./Briey.v:8534$1212'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$./Briey.v:8510$1208'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$./Briey.v:8495$1207'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$./Briey.v:8470$1201'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$./Briey.v:8455$1200'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_26' from process `\VexRiscv.$proc$./Briey.v:8420$1158'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_24' from process `\VexRiscv.$proc$./Briey.v:8402$1157'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_23' from process `\VexRiscv.$proc$./Briey.v:8385$1156'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_17' from process `\VexRiscv.$proc$./Briey.v:8369$1154'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_14' from process `\VexRiscv.$proc$./Briey.v:8354$1153'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_12' from process `\VexRiscv.$proc$./Briey.v:8347$1152'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_10' from process `\VexRiscv.$proc$./Briey.v:8328$1151'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_7' from process `\VexRiscv.$proc$./Briey.v:8313$1150'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_5' from process `\VexRiscv.$proc$./Briey.v:8301$1149'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decompressor_decompressed' from process `\VexRiscv.$proc$./Briey.v:8244$1133'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$./Briey.v:8220$1121'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_redo_payload' from process `\VexRiscv.$proc$./Briey.v:8207$1116'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$./Briey.v:8192$1112'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$./Briey.v:8181$1108'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$./Briey.v:8171$1107'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_injectedDecode' from process `\VexRiscv.$proc$./Briey.v:8162$1101'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_flushed' from process `\VexRiscv.$proc$./Briey.v:8154$1099'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$./Briey.v:8141$1093'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$./Briey.v:8127$1091'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$./Briey.v:8117$1086'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$./Briey.v:8105$1083'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowEbreakException' from process `\VexRiscv.$proc$./Briey.v:8090$1076'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowException' from process `\VexRiscv.$proc$./Briey.v:8083$1075'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowInterrupts' from process `\VexRiscv.$proc$./Briey.v:8076$1074'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_forceMachineWire' from process `\VexRiscv.$proc$./Briey.v:8069$1073'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$./Briey.v:8053$1072'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$./Briey.v:8043$1071'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_thirdPartyWake' from process `\VexRiscv.$proc$./Briey.v:8036$1070'.
No latch inferred for signal `\VexRiscv.\_zz_when_DBusCachedPlugin_l390' from process `\VexRiscv.$proc$./Briey.v:8026$1069'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$./Briey.v:8016$1068'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$./Briey.v:7992$1067'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$./Briey.v:7972$1066'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$./Briey.v:7965$1065'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$./Briey.v:7955$1064'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$./Briey.v:7947$1063'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$./Briey.v:7940$1062'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$./Briey.v:7932$1061'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$./Briey.v:7922$1060'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$./Briey.v:7907$1059'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushIt' from process `\VexRiscv.$proc$./Briey.v:7898$1058'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$./Briey.v:7888$1057'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$./Briey.v:7878$1056'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$./Briey.v:7866$1055'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$./Briey.v:7856$1054'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$./Briey.v:7845$1053'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$./Briey.v:7832$1052'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$./Briey.v:7818$1051'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./Briey.v:7806$1050'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./Briey.v:7799$1049'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$./Briey.v:7791$1048'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$./Briey.v:7784$1047'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$./Briey.v:7777$1046'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$./Briey.v:7770$1045'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$./Briey.v:7738$1044'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$./Briey.v:7730$1033'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$./Briey.v:7723$1032'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$./Briey.v:7685$1031'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$./Briey.v:7642$1030'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$./Briey.v:7612$1029'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$./Briey.v:7600$1028'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$./Briey.v:6852$1004'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./Briey.v:6835$1003'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$./Briey.v:6818$1002'.
No latch inferred for signal `\StreamFork_4.\io_input_ready' from process `\StreamFork_4.$proc$./Briey.v:5101$792'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoDr' from process `\JtagBridge.$proc$./Briey.v:4957$769'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoUnbufferd' from process `\JtagBridge.$proc$./Briey.v:4939$768'.
No latch inferred for signal `\JtagBridge.\_zz_jtag_tap_fsm_stateNext' from process `\JtagBridge.$proc$./Briey.v:4885$751'.
No latch inferred for signal `\Axi4ReadOnlyDecoder.\io_input_r_payload_last' from process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4609$733'.
No latch inferred for signal `\Axi4ReadOnlyDecoder.\io_input_r_payload_resp' from process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4602$732'.
No latch inferred for signal `\Axi4ReadOnlyDecoder.\io_input_r_valid' from process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4594$730'.
No latch inferred for signal `\Axi4ReadOnlyDecoder.\pendingCmdCounter_finalIncrement' from process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4554$698'.
No latch inferred for signal `\Axi4ReadOnlyDecoder.\pendingCmdCounter_decrementIt' from process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4544$691'.
No latch inferred for signal `\Axi4ReadOnlyDecoder.\pendingCmdCounter_incrementIt' from process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4537$690'.
No latch inferred for signal `\Axi4ReadOnlyDecoder.\_zz_io_input_r_payload_data' from process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4514$686'.
No latch inferred for signal `\Axi4ReadOnlyDecoder.\_zz_io_input_r_payload_resp' from process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4514$686'.
No latch inferred for signal `\Axi4ReadOnlyDecoder.\_zz_io_input_r_payload_last' from process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4514$686'.
No latch inferred for signal `\Axi4SharedDecoder.\io_input_r_payload_last' from process `\Axi4SharedDecoder.$proc$./Briey.v:4376$684'.
No latch inferred for signal `\Axi4SharedDecoder.\io_input_r_payload_resp' from process `\Axi4SharedDecoder.$proc$./Briey.v:4369$683'.
No latch inferred for signal `\Axi4SharedDecoder.\io_input_b_payload_resp' from process `\Axi4SharedDecoder.$proc$./Briey.v:4351$678'.
No latch inferred for signal `\Axi4SharedDecoder.\pendingDataCounter_finalIncrement' from process `\Axi4SharedDecoder.$proc$./Briey.v:4276$623'.
No latch inferred for signal `\Axi4SharedDecoder.\pendingDataCounter_decrementIt' from process `\Axi4SharedDecoder.$proc$./Briey.v:4266$616'.
No latch inferred for signal `\Axi4SharedDecoder.\pendingDataCounter_incrementIt' from process `\Axi4SharedDecoder.$proc$./Briey.v:4259$615'.
No latch inferred for signal `\Axi4SharedDecoder.\_zz_pendingCmdCounter_2' from process `\Axi4SharedDecoder.$proc$./Briey.v:4244$606'.
No latch inferred for signal `\Axi4SharedDecoder.\_zz_pendingCmdCounter_1' from process `\Axi4SharedDecoder.$proc$./Briey.v:4237$604'.
No latch inferred for signal `\Axi4SharedDecoder.\_zz_pendingCmdCounter' from process `\Axi4SharedDecoder.$proc$./Briey.v:4230$602'.
No latch inferred for signal `\Axi4SharedDecoder.\_zz_io_input_r_payload_data' from process `\Axi4SharedDecoder.$proc$./Briey.v:4205$601'.
No latch inferred for signal `\Axi4SharedDecoder.\_zz_io_input_r_payload_resp' from process `\Axi4SharedDecoder.$proc$./Briey.v:4205$601'.
No latch inferred for signal `\Axi4SharedDecoder.\_zz_io_input_r_payload_last' from process `\Axi4SharedDecoder.$proc$./Briey.v:4205$601'.
No latch inferred for signal `\Axi4SharedDecoder.\_zz_io_input_b_payload_resp' from process `\Axi4SharedDecoder.$proc$./Briey.v:4188$600'.
No latch inferred for signal `\Axi4ReadOnlyDecoder_1.\io_input_r_payload_last' from process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3970$598'.
No latch inferred for signal `\Axi4ReadOnlyDecoder_1.\io_input_r_valid' from process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3962$596'.
No latch inferred for signal `\Axi4ReadOnlyDecoder_1.\pendingCmdCounter_finalIncrement' from process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3937$574'.
No latch inferred for signal `\Axi4ReadOnlyDecoder_1.\pendingCmdCounter_decrementIt' from process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3927$567'.
No latch inferred for signal `\Axi4ReadOnlyDecoder_1.\pendingCmdCounter_incrementIt' from process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3920$566'.
No latch inferred for signal `\Axi4SharedArbiter.\cmdArbiter_io_output_fork_io_outputs_1_ready' from process `\Axi4SharedArbiter.$proc$./Briey.v:3802$552'.
No latch inferred for signal `\Axi4SharedArbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_valid' from process `\Axi4SharedArbiter.$proc$./Briey.v:3795$551'.
No latch inferred for signal `\Axi4SharedArbiter.\_zz_io_output_r_ready' from process `\Axi4SharedArbiter.$proc$./Briey.v:3757$548'.
No latch inferred for signal `\Axi4SharedArbiter_1.\cmdArbiter_io_output_fork_io_outputs_1_ready' from process `\Axi4SharedArbiter_1.$proc$./Briey.v:3498$537'.
No latch inferred for signal `\Axi4SharedArbiter_1.\cmdArbiter_io_output_fork_io_outputs_1_thrown_valid' from process `\Axi4SharedArbiter_1.$proc$./Briey.v:3491$536'.
No latch inferred for signal `\Axi4SharedArbiter_1.\_zz_io_output_r_ready' from process `\Axi4SharedArbiter_1.$proc$./Briey.v:3453$533'.
No latch inferred for signal `\Axi4SharedArbiter_2.\cmdArbiter_io_output_fork_io_outputs_1_ready' from process `\Axi4SharedArbiter_2.$proc$./Briey.v:3188$520'.
No latch inferred for signal `\Axi4SharedArbiter_2.\cmdArbiter_io_output_fork_io_outputs_1_thrown_valid' from process `\Axi4SharedArbiter_2.$proc$./Briey.v:3181$519'.
No latch inferred for signal `\Axi4SharedArbiter_2.\_zz_io_output_r_ready' from process `\Axi4SharedArbiter_2.$proc$./Briey.v:3129$516'.
No latch inferred for signal `\Axi4SharedArbiter_3.\cmdArbiter_io_output_fork_io_outputs_1_ready' from process `\Axi4SharedArbiter_3.$proc$./Briey.v:2846$508'.
No latch inferred for signal `\Axi4SharedArbiter_3.\cmdArbiter_io_output_fork_io_outputs_1_thrown_valid' from process `\Axi4SharedArbiter_3.$proc$./Briey.v:2839$507'.
No latch inferred for signal `\Apb3Decoder.\io_input_PSLVERROR' from process `\Apb3Decoder.$proc$./Briey.v:2644$502'.
No latch inferred for signal `\Apb3Decoder.\io_input_PREADY' from process `\Apb3Decoder.$proc$./Briey.v:2636$501'.
No latch inferred for signal `\Apb3Decoder.\io_output_PSEL' from process `\Apb3Decoder.$proc$./Briey.v:2626$479'.
No latch inferred for signal `\Apb3Router.\_zz_io_input_PREADY' from process `\Apb3Router.$proc$./Briey.v:2510$471'.
No latch inferred for signal `\Apb3Router.\_zz_io_input_PRDATA' from process `\Apb3Router.$proc$./Briey.v:2510$471'.
No latch inferred for signal `\Apb3Router.\_zz_io_input_PSLVERROR' from process `\Apb3Router.$proc$./Briey.v:2510$471'.
No latch inferred for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready' from process `\Briey.$proc$./Briey.v:2058$455'.
No latch inferred for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_ready' from process `\Briey.$proc$./Briey.v:2024$446'.
No latch inferred for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_w_s2mPipe_ready' from process `\Briey.$proc$./Briey.v:1992$437'.
No latch inferred for signal `\Briey.\dbus_axi_decoder_io_input_r_ready' from process `\Briey.$proc$./Briey.v:1938$424'.
No latch inferred for signal `\Briey.\streamFork_5_io_outputs_1_ready' from process `\Briey.$proc$./Briey.v:1834$406'.
No latch inferred for signal `\Briey.\streamFork_5_io_outputs_1_thrown_valid' from process `\Briey.$proc$./Briey.v:1827$405'.
No latch inferred for signal `\Briey.\streamFork_5_io_outputs_0_ready' from process `\Briey.$proc$./Briey.v:1812$403'.
No latch inferred for signal `\Briey.\streamFork_5_io_outputs_0_thrown_valid' from process `\Briey.$proc$./Briey.v:1805$402'.
No latch inferred for signal `\Briey.\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1' from process `\Briey.$proc$./Briey.v:1788$390'.
No latch inferred for signal `\Briey.\_zz_when_Utils_l535_1' from process `\Briey.$proc$./Briey.v:1780$387'.
No latch inferred for signal `\Briey.\_zz_when_Utils_l535' from process `\Briey.$proc$./Briey.v:1773$386'.
No latch inferred for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_ready' from process `\Briey.$proc$./Briey.v:1745$372'.
No latch inferred for signal `\Briey.\axi_core_cpu_dBus_cmd_ready' from process `\Briey.$proc$./Briey.v:1729$370'.
No latch inferred for signal `\Briey.\resetCtrl_systemResetUnbuffered' from process `\Briey.$proc$./Briey.v:1717$366'.

4.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$8857' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$8858' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$8859' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$8860' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$8861' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$8862' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$8863' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\BufferCC_1.\buffers_0' using process `\BufferCC_1.$proc$./Briey.v:18779$3089'.
  created $adff cell `$procdff$8864' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_1.\buffers_1' using process `\BufferCC_1.$proc$./Briey.v:18779$3089'.
  created $adff cell `$procdff$8865' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_2.\buffers_0' using process `\BufferCC_2.$proc$./Briey.v:18755$3088'.
  created $adff cell `$procdff$8866' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_2.\buffers_1' using process `\BufferCC_2.$proc$./Briey.v:18755$3088'.
  created $adff cell `$procdff$8867' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoLowLatency.\pushPtr_value' using process `\StreamFifoLowLatency.$proc$./Briey.v:18724$3087'.
  created $adff cell `$procdff$8868' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoLowLatency.\popPtr_value' using process `\StreamFifoLowLatency.$proc$./Briey.v:18724$3087'.
  created $adff cell `$procdff$8869' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoLowLatency.\risingOccupancy' using process `\StreamFifoLowLatency.$proc$./Briey.v:18724$3087'.
  created $adff cell `$procdff$8870' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./Briey.v:18623$3050_ADDR' using process `\StreamFifoLowLatency.$proc$./Briey.v:18621$3052'.
  created $dff cell `$procdff$8871' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./Briey.v:18623$3050_DATA' using process `\StreamFifoLowLatency.$proc$./Briey.v:18621$3052'.
  created $dff cell `$procdff$8872' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./Briey.v:18623$3050_EN' using process `\StreamFifoLowLatency.$proc$./Briey.v:18621$3052'.
  created $dff cell `$procdff$8873' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_parity' using process `\UartCtrlTx.$proc$./Briey.v:18538$3046'.
  created $dff cell `$procdff$8874' with positive edge clock.
Creating register for signal `\UartCtrlTx.\tickCounter_value' using process `\UartCtrlTx.$proc$./Briey.v:18538$3046'.
  created $dff cell `$procdff$8875' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_state' using process `\UartCtrlTx.$proc$./Briey.v:18492$3042'.
  created $adff cell `$procdff$8876' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlTx.\clockDivider_counter_value' using process `\UartCtrlTx.$proc$./Briey.v:18492$3042'.
  created $adff cell `$procdff$8877' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlTx.\_zz_io_txd' using process `\UartCtrlTx.$proc$./Briey.v:18492$3042'.
  created $adff cell `$procdff$8878' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\bitTimer_counter' using process `\UartCtrlRx.$proc$./Briey.v:18304$3006'.
  created $dff cell `$procdff$8879' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitCounter_value' using process `\UartCtrlRx.$proc$./Briey.v:18304$3006'.
  created $dff cell `$procdff$8880' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_parity' using process `\UartCtrlRx.$proc$./Briey.v:18304$3006'.
  created $dff cell `$procdff$8881' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_shifter' using process `\UartCtrlRx.$proc$./Briey.v:18304$3006'.
  created $dff cell `$procdff$8882' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$mask$./Briey.v:18328$2941' using process `\UartCtrlRx.$proc$./Briey.v:18304$3006'.
  created $dff cell `$procdff$8883' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$data$./Briey.v:18328$2942' using process `\UartCtrlRx.$proc$./Briey.v:18304$3006'.
  created $dff cell `$procdff$8884' with positive edge clock.
Creating register for signal `\UartCtrlRx.$lookahead\stateMachine_shifter$3005' using process `\UartCtrlRx.$proc$./Briey.v:18304$3006'.
  created $dff cell `$procdff$8885' with positive edge clock.
Creating register for signal `\UartCtrlRx.\_zz_io_rts' using process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
  created $adff cell `$procdff$8886' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\sampler_samples_1' using process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
  created $adff cell `$procdff$8887' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\sampler_samples_2' using process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
  created $adff cell `$procdff$8888' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\sampler_samples_3' using process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
  created $adff cell `$procdff$8889' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\sampler_samples_4' using process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
  created $adff cell `$procdff$8890' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\sampler_value' using process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
  created $adff cell `$procdff$8891' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\sampler_tick' using process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
  created $adff cell `$procdff$8892' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\break_counter' using process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
  created $adff cell `$procdff$8893' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\stateMachine_state' using process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
  created $adff cell `$procdff$8894' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\stateMachine_validReg' using process `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
  created $adff cell `$procdff$8895' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC.\buffers_0' using process `\BufferCC.$proc$./Briey.v:18803$2940'.
  created $adff cell `$procdff$8896' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC.\buffers_1' using process `\BufferCC.$proc$./Briey.v:18803$2940'.
  created $adff cell `$procdff$8897' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoCC.\popCC_popPtr' using process `\StreamFifoCC.$proc$./Briey.v:18036$2938'.
  created $adff cell `$procdff$8898' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoCC.\popCC_popPtrGray' using process `\StreamFifoCC.$proc$./Briey.v:18036$2938'.
  created $adff cell `$procdff$8899' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoCC.\pushCC_pushPtr' using process `\StreamFifoCC.$proc$./Briey.v:18022$2936'.
  created $adff cell `$procdff$8900' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoCC.\pushCC_pushPtrGray' using process `\StreamFifoCC.$proc$./Briey.v:18022$2936'.
  created $adff cell `$procdff$8901' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoCC.\_zz_ram_port1' using process `\StreamFifoCC.$proc$./Briey.v:17958$2899'.
  created $dff cell `$procdff$8902' with positive edge clock.
Creating register for signal `\StreamFifoCC.$memwr$\ram$./Briey.v:17954$2888_ADDR' using process `\StreamFifoCC.$proc$./Briey.v:17952$2892'.
  created $dff cell `$procdff$8903' with positive edge clock.
Creating register for signal `\StreamFifoCC.$memwr$\ram$./Briey.v:17954$2888_DATA' using process `\StreamFifoCC.$proc$./Briey.v:17952$2892'.
  created $dff cell `$procdff$8904' with positive edge clock.
Creating register for signal `\StreamFifoCC.$memwr$\ram$./Briey.v:17954$2888_EN' using process `\StreamFifoCC.$proc$./Briey.v:17952$2892'.
  created $dff cell `$procdff$8905' with positive edge clock.
Creating register for signal `\BufferCC_3.\buffers_0' using process `\BufferCC_3.$proc$./Briey.v:17866$2887'.
  created $dff cell `$procdff$8906' with positive edge clock.
Creating register for signal `\BufferCC_3.\buffers_1' using process `\BufferCC_3.$proc$./Briey.v:17866$2887'.
  created $dff cell `$procdff$8907' with positive edge clock.
Creating register for signal `\BufferCC_5.\buffers_0' using process `\BufferCC_5.$proc$./Briey.v:17845$2886'.
  created $dff cell `$procdff$8908' with positive edge clock.
Creating register for signal `\BufferCC_5.\buffers_1' using process `\BufferCC_5.$proc$./Briey.v:17845$2886'.
  created $dff cell `$procdff$8909' with positive edge clock.
Creating register for signal `\StreamArbiter_3.\locked' using process `\StreamArbiter_3.$proc$./Briey.v:13417$2885'.
  created $adff cell `$procdff$8910' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter_3.\maskLocked_0' using process `\StreamArbiter_3.$proc$./Briey.v:13417$2885'.
  created $adff cell `$procdff$8911' with positive edge clock and positive level reset.
Creating register for signal `\StreamFork_3.\_zz_io_outputs_0_valid' using process `\StreamFork_3.$proc$./Briey.v:13342$2876'.
  created $adff cell `$procdff$8912' with positive edge clock and positive level reset.
Creating register for signal `\StreamFork_3.\_zz_io_outputs_1_valid' using process `\StreamFork_3.$proc$./Briey.v:13342$2876'.
  created $adff cell `$procdff$8913' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter_2.\locked' using process `\StreamArbiter_2.$proc$./Briey.v:13649$2866'.
  created $adff cell `$procdff$8914' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter_2.\maskLocked_0' using process `\StreamArbiter_2.$proc$./Briey.v:13649$2866'.
  created $adff cell `$procdff$8915' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter_2.\maskLocked_1' using process `\StreamArbiter_2.$proc$./Briey.v:13649$2866'.
  created $adff cell `$procdff$8916' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter_2.\maskLocked_2' using process `\StreamArbiter_2.$proc$./Briey.v:13649$2866'.
  created $adff cell `$procdff$8917' with positive edge clock and positive level reset.
Creating register for signal `\StreamFork_2.\_zz_io_outputs_0_valid' using process `\StreamFork_2.$proc$./Briey.v:13503$2848'.
  created $adff cell `$procdff$8918' with positive edge clock and positive level reset.
Creating register for signal `\StreamFork_2.\_zz_io_outputs_1_valid' using process `\StreamFork_2.$proc$./Briey.v:13503$2848'.
  created $adff cell `$procdff$8919' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter_1.\locked' using process `\StreamArbiter_1.$proc$./Briey.v:13832$2838'.
  created $adff cell `$procdff$8920' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter_1.\maskLocked_0' using process `\StreamArbiter_1.$proc$./Briey.v:13832$2838'.
  created $adff cell `$procdff$8921' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter_1.\maskLocked_1' using process `\StreamArbiter_1.$proc$./Briey.v:13832$2838'.
  created $adff cell `$procdff$8922' with positive edge clock and positive level reset.
Creating register for signal `\StreamFork_1.\_zz_io_outputs_0_valid' using process `\StreamFork_1.$proc$./Briey.v:13739$2819'.
  created $adff cell `$procdff$8923' with positive edge clock and positive level reset.
Creating register for signal `\StreamFork_1.\_zz_io_outputs_1_valid' using process `\StreamFork_1.$proc$./Briey.v:13739$2819'.
  created $adff cell `$procdff$8924' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter.\locked' using process `\StreamArbiter.$proc$./Briey.v:14136$2809'.
  created $adff cell `$procdff$8925' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter.\maskLocked_0' using process `\StreamArbiter.$proc$./Briey.v:14136$2809'.
  created $adff cell `$procdff$8926' with positive edge clock and positive level reset.
Creating register for signal `\StreamArbiter.\maskLocked_1' using process `\StreamArbiter.$proc$./Briey.v:14136$2809'.
  created $adff cell `$procdff$8927' with positive edge clock and positive level reset.
Creating register for signal `\StreamFork.\_zz_io_outputs_0_valid' using process `\StreamFork.$proc$./Briey.v:14043$2790'.
  created $adff cell `$procdff$8928' with positive edge clock and positive level reset.
Creating register for signal `\StreamFork.\_zz_io_outputs_1_valid' using process `\StreamFork.$proc$./Briey.v:14043$2790'.
  created $adff cell `$procdff$8929' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoLowLatency_1.\pushPtr_value' using process `\StreamFifoLowLatency_1.$proc$./Briey.v:13959$2780'.
  created $adff cell `$procdff$8930' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoLowLatency_1.\popPtr_value' using process `\StreamFifoLowLatency_1.$proc$./Briey.v:13959$2780'.
  created $adff cell `$procdff$8931' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifoLowLatency_1.\risingOccupancy' using process `\StreamFifoLowLatency_1.$proc$./Briey.v:13959$2780'.
  created $adff cell `$procdff$8932' with positive edge clock and positive level reset.
Creating register for signal `\Axi4ReadOnlyErrorSlave_1.\remaining' using process `\Axi4ReadOnlyErrorSlave_1.$proc$./Briey.v:14201$2754'.
  created $dff cell `$procdff$8933' with positive edge clock.
Creating register for signal `\Axi4ReadOnlyErrorSlave_1.\sendRsp' using process `\Axi4ReadOnlyErrorSlave_1.$proc$./Briey.v:14184$2753'.
  created $adff cell `$procdff$8934' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedErrorSlave.\remaining' using process `\Axi4SharedErrorSlave.$proc$./Briey.v:14290$2748'.
  created $dff cell `$procdff$8935' with positive edge clock.
Creating register for signal `\Axi4SharedErrorSlave.\consumeData' using process `\Axi4SharedErrorSlave.$proc$./Briey.v:14263$2746'.
  created $adff cell `$procdff$8936' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedErrorSlave.\sendReadRsp' using process `\Axi4SharedErrorSlave.$proc$./Briey.v:14263$2746'.
  created $adff cell `$procdff$8937' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedErrorSlave.\sendWriteRsp' using process `\Axi4SharedErrorSlave.$proc$./Briey.v:14263$2746'.
  created $adff cell `$procdff$8938' with positive edge clock and positive level reset.
Creating register for signal `\Axi4ReadOnlyErrorSlave.\remaining' using process `\Axi4ReadOnlyErrorSlave.$proc$./Briey.v:14349$2736'.
  created $dff cell `$procdff$8939' with positive edge clock.
Creating register for signal `\Axi4ReadOnlyErrorSlave.\sendRsp' using process `\Axi4ReadOnlyErrorSlave.$proc$./Briey.v:14332$2735'.
  created $adff cell `$procdff$8940' with positive edge clock and positive level reset.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_valid' using process `\FlowCCByToggle.$proc$./Briey.v:14418$2730'.
  created $adff cell `$procdff$8941' with positive edge clock and positive level reset.
Creating register for signal `\FlowCCByToggle.\outputArea_hit' using process `\FlowCCByToggle.$proc$./Briey.v:14410$2729'.
  created $dff cell `$procdff$8942' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_last' using process `\FlowCCByToggle.$proc$./Briey.v:14410$2729'.
  created $dff cell `$procdff$8943' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_fragment' using process `\FlowCCByToggle.$proc$./Briey.v:14410$2729'.
  created $dff cell `$procdff$8944' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_target' using process `\FlowCCByToggle.$proc$./Briey.v:14402$2727'.
  created $dff cell `$procdff$8945' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_last' using process `\FlowCCByToggle.$proc$./Briey.v:14402$2727'.
  created $dff cell `$procdff$8946' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_fragment' using process `\FlowCCByToggle.$proc$./Briey.v:14402$2727'.
  created $dff cell `$procdff$8947' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$./Briey.v:15486$2724'.
  created $dff cell `$procdff$8948' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$./Briey.v:15486$2724'.
  created $dff cell `$procdff$8949' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$./Briey.v:15486$2724'.
  created $dff cell `$procdff$8950' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$./Briey.v:15448$2722'.
  created $adff cell `$procdff$8951' with positive edge clock and positive level reset.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$./Briey.v:15448$2722'.
  created $adff cell `$procdff$8952' with positive edge clock and positive level reset.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$./Briey.v:15448$2722'.
  created $adff cell `$procdff$8953' with positive edge clock and positive level reset.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$./Briey.v:15448$2722'.
  created $adff cell `$procdff$8954' with positive edge clock and positive level reset.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$./Briey.v:15448$2722'.
  created $adff cell `$procdff$8955' with positive edge clock and positive level reset.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./Briey.v:15360$2666_ADDR' using process `\InstructionCache.$proc$./Briey.v:15358$2676'.
  created $dff cell `$procdff$8956' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./Briey.v:15360$2666_DATA' using process `\InstructionCache.$proc$./Briey.v:15358$2676'.
  created $dff cell `$procdff$8957' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./Briey.v:15360$2666_EN' using process `\InstructionCache.$proc$./Briey.v:15358$2676'.
  created $dff cell `$procdff$8958' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$./Briey.v:15352$2674'.
  created $dff cell `$procdff$8959' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./Briey.v:15348$2665_ADDR' using process `\InstructionCache.$proc$./Briey.v:15346$2667'.
  created $dff cell `$procdff$8960' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./Briey.v:15348$2665_DATA' using process `\InstructionCache.$proc$./Briey.v:15346$2667'.
  created $dff cell `$procdff$8961' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./Briey.v:15348$2665_EN' using process `\InstructionCache.$proc$./Briey.v:15346$2667'.
  created $dff cell `$procdff$8962' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$./Briey.v:15189$2650'.
  created $adff cell `$procdff$8963' with positive edge clock and positive level reset.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$./Briey.v:15189$2650'.
  created $adff cell `$procdff$8964' with positive edge clock and positive level reset.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$./Briey.v:15189$2650'.
  created $adff cell `$procdff$8965' with positive edge clock and positive level reset.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$./Briey.v:15189$2650'.
  created $adff cell `$procdff$8966' with positive edge clock and positive level reset.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$./Briey.v:15189$2650'.
  created $adff cell `$procdff$8967' with positive edge clock and positive level reset.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$./Briey.v:15189$2650'.
  created $adff cell `$procdff$8968' with positive edge clock and positive level reset.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$./Briey.v:15189$2650'.
  created $adff cell `$procdff$8969' with positive edge clock and positive level reset.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$./Briey.v:15189$2650'.
  created $adff cell `$procdff$8970' with positive edge clock and positive level reset.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$./Briey.v:15189$2650'.
  created $adff cell `$procdff$8971' with positive edge clock and positive level reset.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8972' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8973' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8974' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8975' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8976' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8977' with positive edge clock.
Creating register for signal `\DataCache.\tagsReadCmd_payload_regNextWhen' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8978' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8979' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8980' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8981' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8982' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8983' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8984' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8985' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8986' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8987' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8988' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8989' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8990' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8991' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8992' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8993' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8994' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8995' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8996' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8997' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8998' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$8999' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$9000' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$9001' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$9002' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$9003' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$9004' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$9005' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$./Briey.v:15123$2642'.
  created $dff cell `$procdff$9006' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_ADDR' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9007' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_DATA' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9008' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9009' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_ADDR' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9010' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_DATA' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9011' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9012' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_ADDR' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9013' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_DATA' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9014' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9015' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_ADDR' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9016' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_DATA' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9017' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN' using process `\DataCache.$proc$./Briey.v:14669$2458'.
  created $dff cell `$procdff$9018' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_data_port0' using process `\DataCache.$proc$./Briey.v:14660$2453'.
  created $dff cell `$procdff$9019' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./Briey.v:14656$2438_ADDR' using process `\DataCache.$proc$./Briey.v:14654$2446'.
  created $dff cell `$procdff$9020' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./Briey.v:14656$2438_DATA' using process `\DataCache.$proc$./Briey.v:14654$2446'.
  created $dff cell `$procdff$9021' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./Briey.v:14656$2438_EN' using process `\DataCache.$proc$./Briey.v:14654$2446'.
  created $dff cell `$procdff$9022' with positive edge clock.
Creating register for signal `\VideoDma.\rspArea_frameClockArea_popBeatCounter_value' using process `\VideoDma.$proc$./Briey.v:16130$2429'.
  created $adff cell `$procdff$9023' with positive edge clock and positive level reset.
Creating register for signal `\VideoDma.\rspArea_frameClockArea_popCmdGray' using process `\VideoDma.$proc$./Briey.v:16130$2429'.
  created $adff cell `$procdff$9024' with positive edge clock and positive level reset.
Creating register for signal `\VideoDma.\_zz_when_Utils_l280' using process `\VideoDma.$proc$./Briey.v:16130$2429'.
  created $adff cell `$procdff$9025' with positive edge clock and positive level reset.
Creating register for signal `\VideoDma.\_zz_io_frame_payload_last_2' using process `\VideoDma.$proc$./Briey.v:16130$2429'.
  created $adff cell `$procdff$9026' with positive edge clock and positive level reset.
Creating register for signal `\VideoDma.\memCmdCounter' using process `\VideoDma.$proc$./Briey.v:16119$2427'.
  created $dff cell `$procdff$9027' with positive edge clock.
Creating register for signal `\VideoDma.\pendingMemCmd_value' using process `\VideoDma.$proc$./Briey.v:16063$2418'.
  created $adff cell `$procdff$9028' with positive edge clock and positive level reset.
Creating register for signal `\VideoDma.\pendingMemRsp' using process `\VideoDma.$proc$./Briey.v:16063$2418'.
  created $adff cell `$procdff$9029' with positive edge clock and positive level reset.
Creating register for signal `\VideoDma.\isActive' using process `\VideoDma.$proc$./Briey.v:16063$2418'.
  created $adff cell `$procdff$9030' with positive edge clock and positive level reset.
Creating register for signal `\VideoDma.\cmdActive' using process `\VideoDma.$proc$./Briey.v:16063$2418'.
  created $adff cell `$procdff$9031' with positive edge clock and positive level reset.
Creating register for signal `\VideoDma.\rspArea_pushCmdGray' using process `\VideoDma.$proc$./Briey.v:16063$2418'.
  created $adff cell `$procdff$9032' with positive edge clock and positive level reset.
Creating register for signal `\VideoDma.\_zz_when_Utils_l280_8' using process `\VideoDma.$proc$./Briey.v:16063$2418'.
  created $adff cell `$procdff$9033' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_9.\buffers_0' using process `\BufferCC_9.$proc$./Briey.v:15682$2326'.
  created $dff cell `$procdff$9034' with positive edge clock.
Creating register for signal `\BufferCC_9.\buffers_1' using process `\BufferCC_9.$proc$./Briey.v:15682$2326'.
  created $dff cell `$procdff$9035' with positive edge clock.
Creating register for signal `\VgaCtrl.\h_counter' using process `\VgaCtrl.$proc$./Briey.v:15610$2323'.
  created $adff cell `$procdff$9036' with positive edge clock and positive level reset.
Creating register for signal `\VgaCtrl.\h_sync' using process `\VgaCtrl.$proc$./Briey.v:15610$2323'.
  created $adff cell `$procdff$9037' with positive edge clock and positive level reset.
Creating register for signal `\VgaCtrl.\h_colorEn' using process `\VgaCtrl.$proc$./Briey.v:15610$2323'.
  created $adff cell `$procdff$9038' with positive edge clock and positive level reset.
Creating register for signal `\VgaCtrl.\v_counter' using process `\VgaCtrl.$proc$./Briey.v:15610$2323'.
  created $adff cell `$procdff$9039' with positive edge clock and positive level reset.
Creating register for signal `\VgaCtrl.\v_sync' using process `\VgaCtrl.$proc$./Briey.v:15610$2323'.
  created $adff cell `$procdff$9040' with positive edge clock and positive level reset.
Creating register for signal `\VgaCtrl.\v_colorEn' using process `\VgaCtrl.$proc$./Briey.v:15610$2323'.
  created $adff cell `$procdff$9041' with positive edge clock and positive level reset.
Creating register for signal `\PulseCCByToggle.\outArea_target_regNext' using process `\PulseCCByToggle.$proc$./Briey.v:15534$2308'.
  created $adff cell `$procdff$9042' with positive edge clock and positive level reset.
Creating register for signal `\PulseCCByToggle.\inArea_target' using process `\PulseCCByToggle.$proc$./Briey.v:15524$2306'.
  created $adff cell `$procdff$9043' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrl.\clockDivider_counter' using process `\UartCtrl.$proc$./Briey.v:16435$2303'.
  created $adff cell `$procdff$9044' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrl.\clockDivider_tickReg' using process `\UartCtrl.$proc$./Briey.v:16435$2303'.
  created $adff cell `$procdff$9045' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifo.\logic_pushPtr_value' using process `\StreamFifo.$proc$./Briey.v:16300$2298'.
  created $adff cell `$procdff$9046' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifo.\logic_popPtr_value' using process `\StreamFifo.$proc$./Briey.v:16300$2298'.
  created $adff cell `$procdff$9047' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifo.\logic_risingOccupancy' using process `\StreamFifo.$proc$./Briey.v:16300$2298'.
  created $adff cell `$procdff$9048' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifo.\_zz_io_pop_valid' using process `\StreamFifo.$proc$./Briey.v:16300$2298'.
  created $adff cell `$procdff$9049' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./Briey.v:16231$2257_ADDR' using process `\StreamFifo.$proc$./Briey.v:16229$2261'.
  created $dff cell `$procdff$9050' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./Briey.v:16231$2257_DATA' using process `\StreamFifo.$proc$./Briey.v:16229$2261'.
  created $dff cell `$procdff$9051' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./Briey.v:16231$2257_EN' using process `\StreamFifo.$proc$./Briey.v:16229$2261'.
  created $dff cell `$procdff$9052' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_logic_ram_port0' using process `\StreamFifo.$proc$./Briey.v:16223$2259'.
  created $dff cell `$procdff$9053' with positive edge clock.
Creating register for signal `\BufferCC_8.\buffers_0_clear' using process `\BufferCC_8.$proc$./Briey.v:16609$2256'.
  created $dff cell `$procdff$9054' with positive edge clock.
Creating register for signal `\BufferCC_8.\buffers_0_tick' using process `\BufferCC_8.$proc$./Briey.v:16609$2256'.
  created $dff cell `$procdff$9055' with positive edge clock.
Creating register for signal `\BufferCC_8.\buffers_1_clear' using process `\BufferCC_8.$proc$./Briey.v:16609$2256'.
  created $dff cell `$procdff$9056' with positive edge clock.
Creating register for signal `\BufferCC_8.\buffers_1_tick' using process `\BufferCC_8.$proc$./Briey.v:16609$2256'.
  created $dff cell `$procdff$9057' with positive edge clock.
Creating register for signal `\Prescaler.\counter' using process `\Prescaler.$proc$./Briey.v:16583$2254'.
  created $dff cell `$procdff$9058' with positive edge clock.
Creating register for signal `\Timer.\counter' using process `\Timer.$proc$./Briey.v:16558$2250'.
  created $dff cell `$procdff$9059' with positive edge clock.
Creating register for signal `\Timer.\inhibitFull' using process `\Timer.$proc$./Briey.v:16545$2249'.
  created $adff cell `$procdff$9060' with positive edge clock and positive level reset.
Creating register for signal `\Timer_1.\counter' using process `\Timer_1.$proc$./Briey.v:16512$2242'.
  created $dff cell `$procdff$9061' with positive edge clock.
Creating register for signal `\Timer_1.\inhibitFull' using process `\Timer_1.$proc$./Briey.v:16499$2241'.
  created $adff cell `$procdff$9062' with positive edge clock and positive level reset.
Creating register for signal `\InterruptCtrl.\pendings' using process `\InterruptCtrl.$proc$./Briey.v:16463$2232'.
  created $adff cell `$procdff$9063' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_6.\buffers_0' using process `\BufferCC_6.$proc$./Briey.v:16632$2230'.
  created $dff cell `$procdff$9064' with positive edge clock.
Creating register for signal `\BufferCC_6.\buffers_1' using process `\BufferCC_6.$proc$./Briey.v:16632$2230'.
  created $dff cell `$procdff$9065' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_banks_0_row' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9066' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_banks_1_row' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9067' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_banks_2_row' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9068' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_banks_3_row' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9069' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_rsp_rData_task' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9070' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_rsp_rData_bank' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9071' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_rsp_rData_rowColumn' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9072' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_rsp_rData_data' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9073' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_rsp_rData_mask' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9074' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_rsp_rData_context_id' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9075' with positive edge clock.
Creating register for signal `\SdramCtrl.\frontend_rsp_rData_context_last' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9076' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_ADDR' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9077' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_BA' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9078' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_DQ_read' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9079' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_DQ_write' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9080' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_DQ_writeEnable' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9081' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_DQM' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9082' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_CASn' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9083' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_CKE' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9084' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_CSn' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9085' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_RASn' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9086' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_sdram_WEn' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9087' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_cmd_payload_context_delay_1_id' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9088' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_cmd_payload_context_delay_1_last' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9089' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_cmd_payload_context_delay_2_id' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9090' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_cmd_payload_context_delay_2_last' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9091' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_cmd_payload_context_delay_3_id' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9092' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_cmd_payload_context_delay_3_last' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9093' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_cmd_payload_context_delay_4_id' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9094' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_cmd_payload_context_delay_4_last' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9095' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_contextDelayed_id' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9096' with positive edge clock.
Creating register for signal `\SdramCtrl.\chip_contextDelayed_last' using process `\SdramCtrl.$proc$./Briey.v:17690$2226'.
  created $dff cell `$procdff$9097' with positive edge clock.
Creating register for signal `\SdramCtrl.\refresh_counter_value' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9098' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\refresh_pending' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9099' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\powerup_counter' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9100' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\powerup_done' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9101' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\frontend_banks_0_active' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9102' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\frontend_banks_1_active' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9103' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\frontend_banks_2_active' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9104' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\frontend_banks_3_active' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9105' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\frontend_state' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9106' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\frontend_bootRefreshCounter_value' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9107' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\frontend_rsp_rValid' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9108' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\bubbleInserter_timings_write_counter' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9109' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\bubbleInserter_timings_banks_0_precharge_counter' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9110' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\bubbleInserter_timings_banks_0_active_counter' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9111' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\bubbleInserter_timings_banks_1_precharge_counter' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9112' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\bubbleInserter_timings_banks_1_active_counter' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9113' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\bubbleInserter_timings_banks_2_precharge_counter' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9114' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\bubbleInserter_timings_banks_2_active_counter' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9115' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\bubbleInserter_timings_banks_3_precharge_counter' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9116' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\bubbleInserter_timings_banks_3_active_counter' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9117' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\_zz_chip_readHistory_1' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9118' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\_zz_chip_readHistory_2' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9119' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\_zz_chip_readHistory_3' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9120' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\_zz_chip_readHistory_4' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9121' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\_zz_chip_readHistory_5' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9122' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\chip_sdramCkeInternal' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9123' with positive edge clock and positive level reset.
Creating register for signal `\SdramCtrl.\chip_sdramCkeInternal_regNext' using process `\SdramCtrl.$proc$./Briey.v:17381$2215'.
  created $adff cell `$procdff$9124' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_10.\buffers_0' using process `\BufferCC_10.$proc$./Briey.v:13268$2105'.
  created $dff cell `$procdff$9125' with positive edge clock.
Creating register for signal `\BufferCC_10.\buffers_1' using process `\BufferCC_10.$proc$./Briey.v:13268$2105'.
  created $dff cell `$procdff$9126' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\unburstify_buffer_len' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9127' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\unburstify_buffer_beat' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9128' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\unburstify_buffer_transaction_addr' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9129' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\unburstify_buffer_transaction_id' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9130' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\unburstify_buffer_transaction_size' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9131' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\unburstify_buffer_transaction_burst' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9132' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\unburstify_buffer_transaction_write' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9133' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\stage0_rData_last' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9134' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\stage0_rData_fragment_addr' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9135' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\stage0_rData_fragment_id' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9136' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\stage0_rData_fragment_size' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9137' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\stage0_rData_fragment_burst' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9138' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\stage0_rData_fragment_write' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
  created $dff cell `$procdff$9139' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\unburstify_buffer_valid' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13202$2093'.
  created $adff cell `$procdff$9140' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedOnChipRam.\stage0_rValid' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13202$2093'.
  created $adff cell `$procdff$9141' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol0$./Briey.v:13022$2008_ADDR' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9142' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol0$./Briey.v:13022$2008_DATA' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9143' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol0$./Briey.v:13022$2008_EN' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9144' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol1$./Briey.v:13025$2009_ADDR' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9145' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol1$./Briey.v:13025$2009_DATA' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9146' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol1$./Briey.v:13025$2009_EN' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9147' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol2$./Briey.v:13028$2010_ADDR' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9148' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol2$./Briey.v:13028$2010_DATA' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9149' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol2$./Briey.v:13028$2010_EN' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9150' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol3$./Briey.v:13031$2011_ADDR' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9151' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol3$./Briey.v:13031$2011_DATA' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9152' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.$memwr$\ram_symbol3$./Briey.v:13031$2011_EN' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
  created $dff cell `$procdff$9153' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam.\_zz_ram_port0' using process `\Axi4SharedOnChipRam.$proc$./Briey.v:13011$2014'.
  created $dff cell `$procdff$9154' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\unburstify_buffer_len' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9155' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\unburstify_buffer_beat' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9156' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\unburstify_buffer_transaction_addr' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9157' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\unburstify_buffer_transaction_id' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9158' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\unburstify_buffer_transaction_size' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9159' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\unburstify_buffer_transaction_burst' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9160' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\unburstify_buffer_transaction_write' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9161' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\stage0_rData_last' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9162' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\stage0_rData_fragment_addr' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9163' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\stage0_rData_fragment_id' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9164' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\stage0_rData_fragment_size' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9165' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\stage0_rData_fragment_burst' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9166' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\stage0_rData_fragment_write' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
  created $dff cell `$procdff$9167' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\unburstify_buffer_valid' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12824$2001'.
  created $adff cell `$procdff$9168' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedOnChipRam_1.\stage0_rValid' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12824$2001'.
  created $adff cell `$procdff$9169' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol0$./Briey.v:12644$1916_ADDR' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9170' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol0$./Briey.v:12644$1916_DATA' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9171' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol0$./Briey.v:12644$1916_EN' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9172' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol1$./Briey.v:12647$1917_ADDR' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9173' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol1$./Briey.v:12647$1917_DATA' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9174' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol1$./Briey.v:12647$1917_EN' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9175' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol2$./Briey.v:12650$1918_ADDR' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9176' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol2$./Briey.v:12650$1918_DATA' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9177' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol2$./Briey.v:12650$1918_EN' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9178' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol3$./Briey.v:12653$1919_ADDR' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9179' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol3$./Briey.v:12653$1919_DATA' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9180' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.$memwr$\ram_symbol3$./Briey.v:12653$1919_EN' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
  created $dff cell `$procdff$9181' with positive edge clock.
Creating register for signal `\Axi4SharedOnChipRam_1.\_zz_ram_port0' using process `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12633$1922'.
  created $dff cell `$procdff$9182' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\ctrl_io_bus_rsp_payload_data_regNextWhen' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
  created $dff cell `$procdff$9183' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\unburstify_buffer_len' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
  created $dff cell `$procdff$9184' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\unburstify_buffer_beat' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
  created $dff cell `$procdff$9185' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\unburstify_buffer_transaction_addr' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
  created $dff cell `$procdff$9186' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\unburstify_buffer_transaction_id' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
  created $dff cell `$procdff$9187' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\unburstify_buffer_transaction_size' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
  created $dff cell `$procdff$9188' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\unburstify_buffer_transaction_burst' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
  created $dff cell `$procdff$9189' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\unburstify_buffer_transaction_write' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
  created $dff cell `$procdff$9190' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\bridge_writeRsp_rData_id' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
  created $dff cell `$procdff$9191' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\bridge_writeRsp_rData_resp' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
  created $dff cell `$procdff$9192' with positive edge clock.
Creating register for signal `\Axi4SharedSdramCtrl.\_zz_ctrlBusAdapted_cmd_ready_2' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12449$1909'.
  created $adff cell `$procdff$9193' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedSdramCtrl.\_zz_ctrlBusAdapted_rsp_valid_2' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12449$1909'.
  created $adff cell `$procdff$9194' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedSdramCtrl.\unburstify_buffer_valid' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12449$1909'.
  created $adff cell `$procdff$9195' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedSdramCtrl.\bridge_writeRsp_rValid' using process `\Axi4SharedSdramCtrl.$proc$./Briey.v:12449$1909'.
  created $adff cell `$procdff$9196' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedToApb3Bridge.\write' using process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11991$1853'.
  created $dff cell `$procdff$9197' with positive edge clock.
Creating register for signal `\Axi4SharedToApb3Bridge.\readedData' using process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11991$1853'.
  created $dff cell `$procdff$9198' with positive edge clock.
Creating register for signal `\Axi4SharedToApb3Bridge.\id' using process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11991$1853'.
  created $dff cell `$procdff$9199' with positive edge clock.
Creating register for signal `\Axi4SharedToApb3Bridge.\phase' using process `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11961$1852'.
  created $adff cell `$procdff$9200' with positive edge clock and positive level reset.
Creating register for signal `\Apb3Gpio.\io_gpio_write_driver' using process `\Apb3Gpio.$proc$./Briey.v:11787$1841'.
  created $dff cell `$procdff$9201' with positive edge clock.
Creating register for signal `\Apb3Gpio.\io_gpio_writeEnable_driver' using process `\Apb3Gpio.$proc$./Briey.v:11771$1840'.
  created $adff cell `$procdff$9202' with positive edge clock and positive level reset.
Creating register for signal `\PinsecTimerCtrl.\_zz_io_limit' using process `\PinsecTimerCtrl.$proc$./Briey.v:11677$1826'.
  created $dff cell `$procdff$9203' with positive edge clock.
Creating register for signal `\PinsecTimerCtrl.\timerA_io_limit_driver' using process `\PinsecTimerCtrl.$proc$./Briey.v:11677$1826'.
  created $dff cell `$procdff$9204' with positive edge clock.
Creating register for signal `\PinsecTimerCtrl.\timerB_io_limit_driver' using process `\PinsecTimerCtrl.$proc$./Briey.v:11677$1826'.
  created $dff cell `$procdff$9205' with positive edge clock.
Creating register for signal `\PinsecTimerCtrl.\timerC_io_limit_driver' using process `\PinsecTimerCtrl.$proc$./Briey.v:11677$1826'.
  created $dff cell `$procdff$9206' with positive edge clock.
Creating register for signal `\PinsecTimerCtrl.\timerD_io_limit_driver' using process `\PinsecTimerCtrl.$proc$./Briey.v:11677$1826'.
  created $dff cell `$procdff$9207' with positive edge clock.
Creating register for signal `\PinsecTimerCtrl.\timerABridge_ticksEnable' using process `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
  created $adff cell `$procdff$9208' with positive edge clock and positive level reset.
Creating register for signal `\PinsecTimerCtrl.\timerABridge_clearsEnable' using process `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
  created $adff cell `$procdff$9209' with positive edge clock and positive level reset.
Creating register for signal `\PinsecTimerCtrl.\timerBBridge_ticksEnable' using process `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
  created $adff cell `$procdff$9210' with positive edge clock and positive level reset.
Creating register for signal `\PinsecTimerCtrl.\timerBBridge_clearsEnable' using process `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
  created $adff cell `$procdff$9211' with positive edge clock and positive level reset.
Creating register for signal `\PinsecTimerCtrl.\timerCBridge_ticksEnable' using process `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
  created $adff cell `$procdff$9212' with positive edge clock and positive level reset.
Creating register for signal `\PinsecTimerCtrl.\timerCBridge_clearsEnable' using process `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
  created $adff cell `$procdff$9213' with positive edge clock and positive level reset.
Creating register for signal `\PinsecTimerCtrl.\timerDBridge_ticksEnable' using process `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
  created $adff cell `$procdff$9214' with positive edge clock and positive level reset.
Creating register for signal `\PinsecTimerCtrl.\timerDBridge_clearsEnable' using process `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
  created $adff cell `$procdff$9215' with positive edge clock and positive level reset.
Creating register for signal `\PinsecTimerCtrl.\interruptCtrl_1_io_masks_driver' using process `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
  created $adff cell `$procdff$9216' with positive edge clock and positive level reset.
Creating register for signal `\Apb3UartCtrl.\bridge_uartConfigReg_frame_dataLength' using process `\Apb3UartCtrl.$proc$./Briey.v:11229$1775'.
  created $dff cell `$procdff$9217' with positive edge clock.
Creating register for signal `\Apb3UartCtrl.\bridge_uartConfigReg_frame_stop' using process `\Apb3UartCtrl.$proc$./Briey.v:11229$1775'.
  created $dff cell `$procdff$9218' with positive edge clock.
Creating register for signal `\Apb3UartCtrl.\bridge_uartConfigReg_frame_parity' using process `\Apb3UartCtrl.$proc$./Briey.v:11229$1775'.
  created $dff cell `$procdff$9219' with positive edge clock.
Creating register for signal `\Apb3UartCtrl.\uartCtrl_1_io_readBreak_regNext' using process `\Apb3UartCtrl.$proc$./Briey.v:11229$1775'.
  created $dff cell `$procdff$9220' with positive edge clock.
Creating register for signal `\Apb3UartCtrl.\bridge_uartConfigReg_clockDivider' using process `\Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
  created $adff cell `$procdff$9221' with positive edge clock and positive level reset.
Creating register for signal `\Apb3UartCtrl.\bridge_interruptCtrl_writeIntEnable' using process `\Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
  created $adff cell `$procdff$9222' with positive edge clock and positive level reset.
Creating register for signal `\Apb3UartCtrl.\bridge_interruptCtrl_readIntEnable' using process `\Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
  created $adff cell `$procdff$9223' with positive edge clock and positive level reset.
Creating register for signal `\Apb3UartCtrl.\bridge_misc_readError' using process `\Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
  created $adff cell `$procdff$9224' with positive edge clock and positive level reset.
Creating register for signal `\Apb3UartCtrl.\bridge_misc_readOverflowError' using process `\Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
  created $adff cell `$procdff$9225' with positive edge clock and positive level reset.
Creating register for signal `\Apb3UartCtrl.\bridge_misc_breakDetected' using process `\Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
  created $adff cell `$procdff$9226' with positive edge clock and positive level reset.
Creating register for signal `\Apb3UartCtrl.\bridge_misc_doBreak' using process `\Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
  created $adff cell `$procdff$9227' with positive edge clock and positive level reset.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_size' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
  created $dff cell `$procdff$9228' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_base' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
  created $dff cell `$procdff$9229' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_timings_h_syncStart' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
  created $dff cell `$procdff$9230' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_timings_h_syncEnd' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
  created $dff cell `$procdff$9231' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_timings_h_colorStart' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
  created $dff cell `$procdff$9232' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_timings_h_colorEnd' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
  created $dff cell `$procdff$9233' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_timings_v_syncStart' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
  created $dff cell `$procdff$9234' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_timings_v_syncEnd' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
  created $dff cell `$procdff$9235' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_timings_v_colorStart' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
  created $dff cell `$procdff$9236' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_timings_v_colorEnd' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
  created $dff cell `$procdff$9237' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\when_Stream_l408' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10748$1738'.
  created $adff cell `$procdff$9238' with positive edge clock and positive level reset.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_dma_io_frame_translated_thrown_ready' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10748$1738'.
  created $adff cell `$procdff$9239' with positive edge clock and positive level reset.
Creating register for signal `\MyAxi4VgaCtrl.\dma_io_frame_payload_first' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10748$1738'.
  created $adff cell `$procdff$9240' with positive edge clock and positive level reset.
Creating register for signal `\MyAxi4VgaCtrl.\vga_run_regNext' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10738$1737'.
  created $dff cell `$procdff$9241' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_when_VgaCtrl_l230' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10738$1737'.
  created $dff cell `$procdff$9242' with positive edge clock.
Creating register for signal `\MyAxi4VgaCtrl.\run' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10714$1736'.
  created $adff cell `$procdff$9243' with positive edge clock and positive level reset.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_timings_h_polarity' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10714$1736'.
  created $adff cell `$procdff$9244' with positive edge clock and positive level reset.
Creating register for signal `\MyAxi4VgaCtrl.\_zz_io_timings_v_polarity' using process `\MyAxi4VgaCtrl.$proc$./Briey.v:10714$1736'.
  created $adff cell `$procdff$9245' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt' using process `\VexRiscv.$proc$./Briey.v:10409$1694'.
  created $adff cell `$procdff$9246' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_haltIt' using process `\VexRiscv.$proc$./Briey.v:10409$1694'.
  created $adff cell `$procdff$9247' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_stepIt' using process `\VexRiscv.$proc$./Briey.v:10409$1694'.
  created $adff cell `$procdff$9248' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_godmode' using process `\VexRiscv.$proc$./Briey.v:10409$1694'.
  created $adff cell `$procdff$9249' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_haltedByBreak' using process `\VexRiscv.$proc$./Briey.v:10409$1694'.
  created $adff cell `$procdff$9250' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_debugUsed' using process `\VexRiscv.$proc$./Briey.v:10409$1694'.
  created $adff cell `$procdff$9251' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_disableEbreak' using process `\VexRiscv.$proc$./Briey.v:10409$1694'.
  created $adff cell `$procdff$9252' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_3' using process `\VexRiscv.$proc$./Briey.v:10409$1694'.
  created $adff cell `$procdff$9253' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_firstCycle' using process `\VexRiscv.$proc$./Briey.v:10392$1691'.
  created $dff cell `$procdff$9254' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_secondCycle' using process `\VexRiscv.$proc$./Briey.v:10392$1691'.
  created $dff cell `$procdff$9255' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_isPipBusy' using process `\VexRiscv.$proc$./Briey.v:10392$1691'.
  created $dff cell `$procdff$9256' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_busReadDataReg' using process `\VexRiscv.$proc$./Briey.v:10392$1691'.
  created $dff cell `$procdff$9257' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_when_DebugPlugin_l244' using process `\VexRiscv.$proc$./Briey.v:10392$1691'.
  created $dff cell `$procdff$9258' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt_regNext' using process `\VexRiscv.$proc$./Briey.v:10392$1691'.
  created $dff cell `$procdff$9259' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferData' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9260' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValidLatch' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9261' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesLatch' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9262' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9263' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9264' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9265' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9266' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_formal_rawInDecode' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9267' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9268' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9269' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9270' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9271' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9272' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9273' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9274' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9275' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9276' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9277' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9278' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9279' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9280' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9281' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9282' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9283' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9284' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9285' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9286' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9287' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9288' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9289' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9290' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9291' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9292' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9293' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9294' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9295' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RVC' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9296' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9297' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9298' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9299' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9300' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9301' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9302' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9303' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9304' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9305' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9306' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9307' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9308' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9309' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9310' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9311' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9312' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9313' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9314' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9315' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9316' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9317' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9318' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9319' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9320' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9321' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9322' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9323' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9324' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9325' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9326' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9327' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9328' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9329' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9330' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9331' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9332' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9333' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9334' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9335' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9336' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9337' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9338' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9339' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_DO_EBREAK' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9340' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9341' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9342' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9343' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9344' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9345' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9346' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9347' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9348' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9349' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9350' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9351' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9352' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9353' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9354' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9355' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9356' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9357' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9358' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$./Briey.v:10075$1664'.
  created $dff cell `$procdff$9359' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_2' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9360' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9361' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9362' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9363' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9364' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9365' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9366' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9367' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decodePc_pcReg' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9368' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9369' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValid' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9370' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesReg' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9371' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_valid' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9372' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9373' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9374' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9375' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9376' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9377' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9378' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9379' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9380' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9381' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9382' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9383' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9384' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9385' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9386' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9387' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9388' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9389' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9390' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9391' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9392' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9393' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9394' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9395' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9396' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\switch_Fetcher_l362' using process `\VexRiscv.$proc$./Briey.v:9814$1645'.
  created $adff cell `$procdff$9397' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_ADDR' using process `\VexRiscv.$proc$./Briey.v:6708$995'.
  created $dff cell `$procdff$9398' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_DATA' using process `\VexRiscv.$proc$./Briey.v:6708$995'.
  created $dff cell `$procdff$9399' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN' using process `\VexRiscv.$proc$./Briey.v:6708$995'.
  created $dff cell `$procdff$9400' with positive edge clock.
Creating register for signal `\StreamFork_4.\_zz_io_outputs_0_valid' using process `\StreamFork_4.$proc$./Briey.v:5131$801'.
  created $adff cell `$procdff$9401' with positive edge clock and positive level reset.
Creating register for signal `\StreamFork_4.\_zz_io_outputs_1_valid' using process `\StreamFork_4.$proc$./Briey.v:5131$801'.
  created $adff cell `$procdff$9402' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_12.\buffers_0' using process `\BufferCC_12.$proc$./Briey.v:5054$791'.
  created $dff cell `$procdff$9403' with positive edge clock.
Creating register for signal `\BufferCC_12.\buffers_1' using process `\BufferCC_12.$proc$./Briey.v:5054$791'.
  created $dff cell `$procdff$9404' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_tdoUnbufferd_regNext' using process `\JtagBridge.$proc$./Briey.v:5036$789'.
  created $dff cell `$procdff$9405' with negative edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_fsm_state' using process `\JtagBridge.$proc$./Briey.v:4994$779'.
  created $dff cell `$procdff$9406' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instruction' using process `\JtagBridge.$proc$./Briey.v:4994$779'.
  created $dff cell `$procdff$9407' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instructionShift' using process `\JtagBridge.$proc$./Briey.v:4994$779'.
  created $dff cell `$procdff$9408' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_bypass' using process `\JtagBridge.$proc$./Briey.v:4994$779'.
  created $dff cell `$procdff$9409' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr' using process `\JtagBridge.$proc$./Briey.v:4994$779'.
  created $dff cell `$procdff$9410' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_valid_2' using process `\JtagBridge.$proc$./Briey.v:4994$779'.
  created $dff cell `$procdff$9411' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_payload_fragment_1' using process `\JtagBridge.$proc$./Briey.v:4994$779'.
  created $dff cell `$procdff$9412' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr_1' using process `\JtagBridge.$proc$./Briey.v:4994$779'.
  created $dff cell `$procdff$9413' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_valid' using process `\JtagBridge.$proc$./Briey.v:4983$778'.
  created $dff cell `$procdff$9414' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_error' using process `\JtagBridge.$proc$./Briey.v:4983$778'.
  created $dff cell `$procdff$9415' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_data' using process `\JtagBridge.$proc$./Briey.v:4983$778'.
  created $dff cell `$procdff$9416' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataShifter' using process `\SystemDebugger.$proc$./Briey.v:4712$747'.
  created $dff cell `$procdff$9417' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerShifter' using process `\SystemDebugger.$proc$./Briey.v:4712$747'.
  created $dff cell `$procdff$9418' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataLoaded' using process `\SystemDebugger.$proc$./Briey.v:4686$745'.
  created $adff cell `$procdff$9419' with positive edge clock and positive level reset.
Creating register for signal `\SystemDebugger.\dispatcher_headerLoaded' using process `\SystemDebugger.$proc$./Briey.v:4686$745'.
  created $adff cell `$procdff$9420' with positive edge clock and positive level reset.
Creating register for signal `\SystemDebugger.\dispatcher_counter' using process `\SystemDebugger.$proc$./Briey.v:4686$745'.
  created $adff cell `$procdff$9421' with positive edge clock and positive level reset.
Creating register for signal `\Axi4ReadOnlyDecoder.\pendingCmdCounter_value' using process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4619$734'.
  created $adff cell `$procdff$9422' with positive edge clock and positive level reset.
Creating register for signal `\Axi4ReadOnlyDecoder.\pendingSels' using process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4619$734'.
  created $adff cell `$procdff$9423' with positive edge clock and positive level reset.
Creating register for signal `\Axi4ReadOnlyDecoder.\pendingError' using process `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4619$734'.
  created $adff cell `$procdff$9424' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedDecoder.\pendingSels' using process `\Axi4SharedDecoder.$proc$./Briey.v:4387$685'.
  created $adff cell `$procdff$9425' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedDecoder.\pendingError' using process `\Axi4SharedDecoder.$proc$./Briey.v:4387$685'.
  created $adff cell `$procdff$9426' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedDecoder.\pendingCmdCounter' using process `\Axi4SharedDecoder.$proc$./Briey.v:4387$685'.
  created $adff cell `$procdff$9427' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedDecoder.\pendingDataCounter_value' using process `\Axi4SharedDecoder.$proc$./Briey.v:4387$685'.
  created $adff cell `$procdff$9428' with positive edge clock and positive level reset.
Creating register for signal `\Axi4SharedDecoder.\_zz_cmdAllowedStart' using process `\Axi4SharedDecoder.$proc$./Briey.v:4387$685'.
  created $adff cell `$procdff$9429' with positive edge clock and positive level reset.
Creating register for signal `\Axi4ReadOnlyDecoder_1.\pendingCmdCounter_value' using process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3978$599'.
  created $adff cell `$procdff$9430' with positive edge clock and positive level reset.
Creating register for signal `\Axi4ReadOnlyDecoder_1.\pendingSels' using process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3978$599'.
  created $adff cell `$procdff$9431' with positive edge clock and positive level reset.
Creating register for signal `\Axi4ReadOnlyDecoder_1.\pendingError' using process `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3978$599'.
  created $adff cell `$procdff$9432' with positive edge clock and positive level reset.
Creating register for signal `\Apb3Router.\selIndex' using process `\Apb3Router.$proc$./Briey.v:2594$478'.
  created $dff cell `$procdff$9433' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_debug_bus_cmd_fire_regNext' using process `\Briey.$proc$./Briey.v:2419$469'.
  created $adff cell `$procdff$9434' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_core_cpu_debug_resetOut_regNext' using process `\Briey.$proc$./Briey.v:2415$468'.
  created $dff cell `$procdff$9435' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_rData_wr' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9436' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_rData_uncached' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9437' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_rData_address' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9438' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9439' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_rData_mask' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9440' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_rData_size' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9441' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9442' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_rData_wr' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9443' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_rData_uncached' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9444' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_rData_address' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9445' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9446' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_rData_mask' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9447' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_rData_size' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9448' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9449' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_wr' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9450' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_uncached' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9451' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_address' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9452' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9453' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_mask' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9454' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_size' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9455' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9456' with positive edge clock.
Creating register for signal `\Briey.\dbus_axi_decoder_io_input_r_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9457' with positive edge clock.
Creating register for signal `\Briey.\dbus_axi_decoder_io_input_r_rData_resp' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9458' with positive edge clock.
Creating register for signal `\Briey.\dbus_axi_decoder_io_input_r_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9459' with positive edge clock.
Creating register for signal `\Briey.\axi_vgaCtrl_io_axi_ar_rData_addr' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9460' with positive edge clock.
Creating register for signal `\Briey.\axi_vgaCtrl_io_axi_ar_rData_len' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9461' with positive edge clock.
Creating register for signal `\Briey.\axi_vgaCtrl_io_axi_ar_rData_size' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9462' with positive edge clock.
Creating register for signal `\Briey.\axi_vgaCtrl_io_axi_ar_rData_cache' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9463' with positive edge clock.
Creating register for signal `\Briey.\axi_vgaCtrl_io_axi_ar_rData_prot' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9464' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_arw_rData_addr' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9465' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_arw_rData_id' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9466' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_arw_rData_len' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9467' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_arw_rData_size' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9468' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_arw_rData_burst' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9469' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_arw_rData_write' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9470' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_w_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9471' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_w_rData_strb' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9472' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_w_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9473' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9474' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_strb' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9475' with positive edge clock.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9476' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_arw_rData_addr' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9477' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_arw_rData_id' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9478' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_arw_rData_len' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9479' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_arw_rData_size' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9480' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_arw_rData_burst' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9481' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_arw_rData_write' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9482' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_w_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9483' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_w_rData_strb' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9484' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_w_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9485' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9486' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rData_strb' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9487' with positive edge clock.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9488' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9489' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9490' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9491' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9492' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9493' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_write' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9494' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9495' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_strb' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9496' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9497' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9498' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9499' with positive edge clock.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9500' with positive edge clock.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9501' with positive edge clock.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_id' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9502' with positive edge clock.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_len' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9503' with positive edge clock.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_size' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9504' with positive edge clock.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_burst' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9505' with positive edge clock.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_arw_rData_write' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9506' with positive edge clock.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_w_rData_data' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9507' with positive edge clock.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_w_rData_strb' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9508' with positive edge clock.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_w_rData_last' using process `\Briey.$proc$./Briey.v:2306$467'.
  created $dff cell `$procdff$9509' with positive edge clock.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9510' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9511' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9512' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9513' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\_zz_1' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9514' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi4ReadOnlyDecoder_2_io_outputs_0_ar_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9515' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi4ReadOnlyDecoder_2_io_outputs_1_ar_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9516' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi4ReadOnlyDecoder_2_io_outputs_2_ar_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9517' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\dbus_axi_decoder_io_sharedOutputs_0_arw_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9518' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\dbus_axi_decoder_io_sharedOutputs_1_arw_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9519' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\dbus_axi_decoder_io_sharedOutputs_2_arw_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9520' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\dbus_axi_decoder_io_sharedOutputs_3_arw_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9521' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\dbus_axi_decoder_io_input_r_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9522' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9523' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_vgaCtrl_io_axi_ar_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9524' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_arw_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9525' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_w_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9526' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9527' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_arw_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9528' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_w_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9529' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9530' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9531' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9532' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9533' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_arw_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9534' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\axi_apbBridge_io_axi_arbiter_io_output_w_rValid' using process `\Briey.$proc$./Briey.v:2144$464'.
  created $adff cell `$procdff$9535' with positive edge clock and positive level reset.
Creating register for signal `\Briey.\resetCtrl_systemReset' using process `\Briey.$proc$./Briey.v:2136$463'.
  created $dff cell `$procdff$9536' with positive edge clock.
Creating register for signal `\Briey.\resetCtrl_axiReset' using process `\Briey.$proc$./Briey.v:2136$463'.
  created $dff cell `$procdff$9537' with positive edge clock.
Creating register for signal `\Briey.\resetCtrl_systemResetCounter' using process `\Briey.$proc$./Briey.v:2127$461'.
  created $dff cell `$procdff$9538' with positive edge clock.
Creating register for signal `\top.\cursorx' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9539' with positive edge clock.
Creating register for signal `\top.\cursory' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9540' with positive edge clock.
Creating register for signal `\top.\gpioa_out' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9541' with positive edge clock.
Creating register for signal `\top.\gpioa_dir' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9542' with positive edge clock.
Creating register for signal `\top.\gpioa_pin' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9543' with positive edge clock.
Creating register for signal `\top.\gpioa_spiout' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9544' with positive edge clock.
Creating register for signal `\top.\gpioa_spiin' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9545' with positive edge clock.
Creating register for signal `\top.\gpioa_spicnt' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9546' with positive edge clock.
Creating register for signal `\top.\gpioa_spista' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9547' with positive edge clock.
Creating register for signal `\top.\last_iowr' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9548' with positive edge clock.
Creating register for signal `\top.\last_iord' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9549' with positive edge clock.
Creating register for signal `\top.\spi_nextbit' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9550' with positive edge clock.
Creating register for signal `\top.$bitselwrite$mask$./top.v:399$224' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9551' with positive edge clock.
Creating register for signal `\top.$bitselwrite$data$./top.v:399$225' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9552' with positive edge clock.
Creating register for signal `\top.$lookahead\gpioa_spiin$312' using process `\top.$proc$./top.v:368$313'.
  created $dff cell `$procdff$9553' with positive edge clock.
Creating register for signal `\top.\py1' using process `\top.$proc$./top.v:293$273'.
  created $dff cell `$procdff$9554' with positive edge clock.
Creating register for signal `\top.\px1' using process `\top.$proc$./top.v:293$273'.
  created $dff cell `$procdff$9555' with positive edge clock.
Creating register for signal `\top.\py2' using process `\top.$proc$./top.v:293$273'.
  created $dff cell `$procdff$9556' with positive edge clock.
Creating register for signal `\top.\px2' using process `\top.$proc$./top.v:293$273'.
  created $dff cell `$procdff$9557' with positive edge clock.
Creating register for signal `\top.\pixel' using process `\top.$proc$./top.v:293$273'.
  created $dff cell `$procdff$9558' with positive edge clock.
Creating register for signal `\top.\pixels' using process `\top.$proc$./top.v:293$273'.
  created $dff cell `$procdff$9559' with positive edge clock.
Creating register for signal `\top.\chrout' using process `\top.$proc$./top.v:293$273'.
  created $dff cell `$procdff$9560' with positive edge clock.
Creating register for signal `\top.\cursorrev' using process `\top.$proc$./top.v:293$273'.
  created $dff cell `$procdff$9561' with positive edge clock.
Creating register for signal `\top.\vramaddr1' using process `\top.$proc$./top.v:276$265'.
  created $dff cell `$procdff$9562' with positive edge clock.
Creating register for signal `\top.$memwr$\textvram$./top.v:278$226_ADDR' using process `\top.$proc$./top.v:276$265'.
  created $dff cell `$procdff$9563' with positive edge clock.
Creating register for signal `\top.$memwr$\textvram$./top.v:278$226_DATA' using process `\top.$proc$./top.v:276$265'.
  created $dff cell `$procdff$9564' with positive edge clock.
Creating register for signal `\top.$memwr$\textvram$./top.v:278$226_EN' using process `\top.$proc$./top.v:276$265'.
  created $dff cell `$procdff$9565' with positive edge clock.
Creating register for signal `\top.\LCD_DEN_LAST' using process `\top.$proc$./top.v:245$261'.
  created $dff cell `$procdff$9566' with positive edge clock.
Creating register for signal `\top.\px' using process `\top.$proc$./top.v:245$261'.
  created $dff cell `$procdff$9567' with positive edge clock.
Creating register for signal `\top.\py' using process `\top.$proc$./top.v:245$261'.
  created $dff cell `$procdff$9568' with positive edge clock.
Creating register for signal `\top.\lcdclk' using process `\top.$proc$./top.v:82$227'.
  created $dff cell `$procdff$9569' with positive edge clock.
Creating register for signal `\top.\counter' using process `\top.$proc$./top.v:82$227'.
  created $dff cell `$procdff$9570' with positive edge clock.
Creating register for signal `\top.\reset' using process `\top.$proc$./top.v:82$227'.
  created $dff cell `$procdff$9571' with positive edge clock.

4.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `BufferCC_1.$proc$./Briey.v:18779$3089'.
Removing empty process `BufferCC_2.$proc$./Briey.v:18755$3088'.
Found and cleaned up 2 empty switches in `\StreamFifoLowLatency.$proc$./Briey.v:18724$3087'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18724$3087'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18713$3083'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18713$3083'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18705$3082'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18705$3082'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18697$3081'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18697$3081'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18687$3080'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18687$3080'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18673$3070'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18673$3070'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18664$3067'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18664$3067'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18657$3066'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18657$3066'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18650$3064'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18650$3064'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18641$3061'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18641$3061'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18634$3060'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18634$3060'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18627$3059'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18627$3059'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./Briey.v:18621$3052'.
Removing empty process `StreamFifoLowLatency.$proc$./Briey.v:18621$3052'.
Found and cleaned up 7 empty switches in `\UartCtrlTx.$proc$./Briey.v:18538$3046'.
Removing empty process `UartCtrlTx.$proc$./Briey.v:18538$3046'.
Found and cleaned up 9 empty switches in `\UartCtrlTx.$proc$./Briey.v:18492$3042'.
Removing empty process `UartCtrlTx.$proc$./Briey.v:18492$3042'.
Found and cleaned up 3 empty switches in `\UartCtrlTx.$proc$./Briey.v:18466$3035'.
Removing empty process `UartCtrlTx.$proc$./Briey.v:18466$3035'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./Briey.v:18447$3033'.
Removing empty process `UartCtrlTx.$proc$./Briey.v:18447$3033'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./Briey.v:18440$3031'.
Removing empty process `UartCtrlTx.$proc$./Briey.v:18440$3031'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./Briey.v:18430$3028'.
Removing empty process `UartCtrlTx.$proc$./Briey.v:18430$3028'.
Found and cleaned up 9 empty switches in `\UartCtrlRx.$proc$./Briey.v:18304$3006'.
Removing empty process `UartCtrlRx.$proc$./Briey.v:18304$3006'.
Found and cleaned up 18 empty switches in `\UartCtrlRx.$proc$./Briey.v:18217$2984'.
Removing empty process `UartCtrlRx.$proc$./Briey.v:18217$2984'.
Found and cleaned up 2 empty switches in `\UartCtrlRx.$proc$./Briey.v:18195$2969'.
Removing empty process `UartCtrlRx.$proc$./Briey.v:18195$2969'.
Found and cleaned up 5 empty switches in `\UartCtrlRx.$proc$./Briey.v:18166$2967'.
Removing empty process `UartCtrlRx.$proc$./Briey.v:18166$2967'.
Removing empty process `BufferCC.$proc$./Briey.v:18803$2940'.
Found and cleaned up 2 empty switches in `\StreamFifoCC.$proc$./Briey.v:18036$2938'.
Removing empty process `StreamFifoCC.$proc$./Briey.v:18036$2938'.
Found and cleaned up 2 empty switches in `\StreamFifoCC.$proc$./Briey.v:18022$2936'.
Removing empty process `StreamFifoCC.$proc$./Briey.v:18022$2936'.
Found and cleaned up 1 empty switch in `\StreamFifoCC.$proc$./Briey.v:17976$2901'.
Removing empty process `StreamFifoCC.$proc$./Briey.v:17976$2901'.
Found and cleaned up 1 empty switch in `\StreamFifoCC.$proc$./Briey.v:17958$2899'.
Removing empty process `StreamFifoCC.$proc$./Briey.v:17958$2899'.
Found and cleaned up 1 empty switch in `\StreamFifoCC.$proc$./Briey.v:17952$2892'.
Removing empty process `StreamFifoCC.$proc$./Briey.v:17952$2892'.
Removing empty process `BufferCC_3.$proc$./Briey.v:17866$2887'.
Removing empty process `BufferCC_5.$proc$./Briey.v:17845$2886'.
Found and cleaned up 3 empty switches in `\StreamArbiter_3.$proc$./Briey.v:13417$2885'.
Removing empty process `StreamArbiter_3.$proc$./Briey.v:13417$2885'.
Found and cleaned up 3 empty switches in `\StreamFork_3.$proc$./Briey.v:13342$2876'.
Removing empty process `StreamFork_3.$proc$./Briey.v:13342$2876'.
Found and cleaned up 2 empty switches in `\StreamFork_3.$proc$./Briey.v:13314$2867'.
Removing empty process `StreamFork_3.$proc$./Briey.v:13314$2867'.
Found and cleaned up 3 empty switches in `\StreamArbiter_2.$proc$./Briey.v:13649$2866'.
Removing empty process `StreamArbiter_2.$proc$./Briey.v:13649$2866'.
Found and cleaned up 1 empty switch in `\StreamArbiter_2.$proc$./Briey.v:13594$2850'.
Removing empty process `StreamArbiter_2.$proc$./Briey.v:13594$2850'.
Found and cleaned up 3 empty switches in `\StreamFork_2.$proc$./Briey.v:13503$2848'.
Removing empty process `StreamFork_2.$proc$./Briey.v:13503$2848'.
Found and cleaned up 2 empty switches in `\StreamFork_2.$proc$./Briey.v:13475$2839'.
Removing empty process `StreamFork_2.$proc$./Briey.v:13475$2839'.
Found and cleaned up 3 empty switches in `\StreamArbiter_1.$proc$./Briey.v:13832$2838'.
Removing empty process `StreamArbiter_1.$proc$./Briey.v:13832$2838'.
Found and cleaned up 3 empty switches in `\StreamFork_1.$proc$./Briey.v:13739$2819'.
Removing empty process `StreamFork_1.$proc$./Briey.v:13739$2819'.
Found and cleaned up 2 empty switches in `\StreamFork_1.$proc$./Briey.v:13711$2810'.
Removing empty process `StreamFork_1.$proc$./Briey.v:13711$2810'.
Found and cleaned up 3 empty switches in `\StreamArbiter.$proc$./Briey.v:14136$2809'.
Removing empty process `StreamArbiter.$proc$./Briey.v:14136$2809'.
Found and cleaned up 3 empty switches in `\StreamFork.$proc$./Briey.v:14043$2790'.
Removing empty process `StreamFork.$proc$./Briey.v:14043$2790'.
Found and cleaned up 2 empty switches in `\StreamFork.$proc$./Briey.v:14015$2781'.
Removing empty process `StreamFork.$proc$./Briey.v:14015$2781'.
Found and cleaned up 2 empty switches in `\StreamFifoLowLatency_1.$proc$./Briey.v:13959$2780'.
Removing empty process `StreamFifoLowLatency_1.$proc$./Briey.v:13959$2780'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./Briey.v:13948$2776'.
Removing empty process `StreamFifoLowLatency_1.$proc$./Briey.v:13948$2776'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./Briey.v:13934$2766'.
Removing empty process `StreamFifoLowLatency_1.$proc$./Briey.v:13934$2766'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./Briey.v:13925$2763'.
Removing empty process `StreamFifoLowLatency_1.$proc$./Briey.v:13925$2763'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./Briey.v:13918$2762'.
Removing empty process `StreamFifoLowLatency_1.$proc$./Briey.v:13918$2762'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./Briey.v:13911$2760'.
Removing empty process `StreamFifoLowLatency_1.$proc$./Briey.v:13911$2760'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./Briey.v:13902$2757'.
Removing empty process `StreamFifoLowLatency_1.$proc$./Briey.v:13902$2757'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./Briey.v:13895$2756'.
Removing empty process `StreamFifoLowLatency_1.$proc$./Briey.v:13895$2756'.
Found and cleaned up 3 empty switches in `\Axi4ReadOnlyErrorSlave_1.$proc$./Briey.v:14201$2754'.
Removing empty process `Axi4ReadOnlyErrorSlave_1.$proc$./Briey.v:14201$2754'.
Found and cleaned up 4 empty switches in `\Axi4ReadOnlyErrorSlave_1.$proc$./Briey.v:14184$2753'.
Removing empty process `Axi4ReadOnlyErrorSlave_1.$proc$./Briey.v:14184$2753'.
Found and cleaned up 3 empty switches in `\Axi4SharedErrorSlave.$proc$./Briey.v:14290$2748'.
Removing empty process `Axi4SharedErrorSlave.$proc$./Briey.v:14290$2748'.
Found and cleaned up 6 empty switches in `\Axi4SharedErrorSlave.$proc$./Briey.v:14263$2746'.
Removing empty process `Axi4SharedErrorSlave.$proc$./Briey.v:14263$2746'.
Found and cleaned up 3 empty switches in `\Axi4ReadOnlyErrorSlave.$proc$./Briey.v:14349$2736'.
Removing empty process `Axi4ReadOnlyErrorSlave.$proc$./Briey.v:14349$2736'.
Found and cleaned up 4 empty switches in `\Axi4ReadOnlyErrorSlave.$proc$./Briey.v:14332$2735'.
Removing empty process `Axi4ReadOnlyErrorSlave.$proc$./Briey.v:14332$2735'.
Removing empty process `FlowCCByToggle.$proc$./Briey.v:14377$2731'.
Removing empty process `FlowCCByToggle.$proc$./Briey.v:14418$2730'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./Briey.v:14410$2729'.
Removing empty process `FlowCCByToggle.$proc$./Briey.v:14410$2729'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./Briey.v:14402$2727'.
Removing empty process `FlowCCByToggle.$proc$./Briey.v:14402$2727'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./Briey.v:15486$2724'.
Removing empty process `InstructionCache.$proc$./Briey.v:15486$2724'.
Found and cleaned up 9 empty switches in `\InstructionCache.$proc$./Briey.v:15448$2722'.
Removing empty process `InstructionCache.$proc$./Briey.v:15448$2722'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./Briey.v:15409$2698'.
Removing empty process `InstructionCache.$proc$./Briey.v:15409$2698'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./Briey.v:15388$2687'.
Removing empty process `InstructionCache.$proc$./Briey.v:15388$2687'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$./Briey.v:15379$2686'.
Removing empty process `InstructionCache.$proc$./Briey.v:15379$2686'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./Briey.v:15372$2685'.
Removing empty process `InstructionCache.$proc$./Briey.v:15372$2685'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./Briey.v:15365$2684'.
Removing empty process `InstructionCache.$proc$./Briey.v:15365$2684'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./Briey.v:15358$2676'.
Removing empty process `InstructionCache.$proc$./Briey.v:15358$2676'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./Briey.v:15352$2674'.
Removing empty process `InstructionCache.$proc$./Briey.v:15352$2674'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./Briey.v:15346$2667'.
Removing empty process `InstructionCache.$proc$./Briey.v:15346$2667'.
Found and cleaned up 11 empty switches in `\DataCache.$proc$./Briey.v:15189$2650'.
Removing empty process `DataCache.$proc$./Briey.v:15189$2650'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$./Briey.v:15123$2642'.
Removing empty process `DataCache.$proc$./Briey.v:15123$2642'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:15109$2634'.
Removing empty process `DataCache.$proc$./Briey.v:15109$2634'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:15099$2631'.
Removing empty process `DataCache.$proc$./Briey.v:15099$2631'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:15089$2624'.
Removing empty process `DataCache.$proc$./Briey.v:15089$2624'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./Briey.v:15068$2603'.
Removing empty process `DataCache.$proc$./Briey.v:15068$2603'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./Briey.v:15052$2599'.
Removing empty process `DataCache.$proc$./Briey.v:15052$2599'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./Briey.v:15038$2595'.
Removing empty process `DataCache.$proc$./Briey.v:15038$2595'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./Briey.v:15014$2592'.
Removing empty process `DataCache.$proc$./Briey.v:15014$2592'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:15002$2580'.
Removing empty process `DataCache.$proc$./Briey.v:15002$2580'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./Briey.v:14981$2577'.
Removing empty process `DataCache.$proc$./Briey.v:14981$2577'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./Briey.v:14965$2564'.
Removing empty process `DataCache.$proc$./Briey.v:14965$2564'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./Briey.v:14934$2559'.
Removing empty process `DataCache.$proc$./Briey.v:14934$2559'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$./Briey.v:14915$2555'.
Removing empty process `DataCache.$proc$./Briey.v:14915$2555'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14896$2541'.
Removing empty process `DataCache.$proc$./Briey.v:14896$2541'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14864$2519'.
Removing empty process `DataCache.$proc$./Briey.v:14864$2519'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14853$2516'.
Removing empty process `DataCache.$proc$./Briey.v:14853$2516'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./Briey.v:14839$2513'.
Removing empty process `DataCache.$proc$./Briey.v:14839$2513'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./Briey.v:14829$2512'.
Removing empty process `DataCache.$proc$./Briey.v:14829$2512'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./Briey.v:14819$2511'.
Removing empty process `DataCache.$proc$./Briey.v:14819$2511'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./Briey.v:14809$2510'.
Removing empty process `DataCache.$proc$./Briey.v:14809$2510'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./Briey.v:14794$2509'.
Removing empty process `DataCache.$proc$./Briey.v:14794$2509'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14787$2508'.
Removing empty process `DataCache.$proc$./Briey.v:14787$2508'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14780$2505'.
Removing empty process `DataCache.$proc$./Briey.v:14780$2505'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./Briey.v:14770$2502'.
Removing empty process `DataCache.$proc$./Briey.v:14770$2502'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./Briey.v:14760$2501'.
Removing empty process `DataCache.$proc$./Briey.v:14760$2501'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./Briey.v:14750$2500'.
Removing empty process `DataCache.$proc$./Briey.v:14750$2500'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./Briey.v:14737$2499'.
Removing empty process `DataCache.$proc$./Briey.v:14737$2499'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14730$2498'.
Removing empty process `DataCache.$proc$./Briey.v:14730$2498'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14723$2497'.
Removing empty process `DataCache.$proc$./Briey.v:14723$2497'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14716$2496'.
Removing empty process `DataCache.$proc$./Briey.v:14716$2496'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14709$2495'.
Removing empty process `DataCache.$proc$./Briey.v:14709$2495'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14691$2488'.
Removing empty process `DataCache.$proc$./Briey.v:14691$2488'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14684$2487'.
Removing empty process `DataCache.$proc$./Briey.v:14684$2487'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./Briey.v:14669$2458'.
Removing empty process `DataCache.$proc$./Briey.v:14669$2458'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14660$2453'.
Removing empty process `DataCache.$proc$./Briey.v:14660$2453'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./Briey.v:14654$2446'.
Removing empty process `DataCache.$proc$./Briey.v:14654$2446'.
Found and cleaned up 8 empty switches in `\VideoDma.$proc$./Briey.v:16130$2429'.
Removing empty process `VideoDma.$proc$./Briey.v:16130$2429'.
Found and cleaned up 3 empty switches in `\VideoDma.$proc$./Briey.v:16119$2427'.
Removing empty process `VideoDma.$proc$./Briey.v:16119$2427'.
Found and cleaned up 14 empty switches in `\VideoDma.$proc$./Briey.v:16063$2418'.
Removing empty process `VideoDma.$proc$./Briey.v:16063$2418'.
Removing empty process `VideoDma.$proc$./Briey.v:16048$2414'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:16040$2412'.
Removing empty process `VideoDma.$proc$./Briey.v:16040$2412'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:16024$2393'.
Removing empty process `VideoDma.$proc$./Briey.v:16024$2393'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:16017$2392'.
Removing empty process `VideoDma.$proc$./Briey.v:16017$2392'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:16010$2391'.
Removing empty process `VideoDma.$proc$./Briey.v:16010$2391'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:16003$2390'.
Removing empty process `VideoDma.$proc$./Briey.v:16003$2390'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15996$2389'.
Removing empty process `VideoDma.$proc$./Briey.v:15996$2389'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15989$2388'.
Removing empty process `VideoDma.$proc$./Briey.v:15989$2388'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15972$2373'.
Removing empty process `VideoDma.$proc$./Briey.v:15972$2373'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15965$2372'.
Removing empty process `VideoDma.$proc$./Briey.v:15965$2372'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15958$2371'.
Removing empty process `VideoDma.$proc$./Briey.v:15958$2371'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15951$2370'.
Removing empty process `VideoDma.$proc$./Briey.v:15951$2370'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15944$2369'.
Removing empty process `VideoDma.$proc$./Briey.v:15944$2369'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15937$2368'.
Removing empty process `VideoDma.$proc$./Briey.v:15937$2368'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15928$2365'.
Removing empty process `VideoDma.$proc$./Briey.v:15928$2365'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15918$2362'.
Removing empty process `VideoDma.$proc$./Briey.v:15918$2362'.
Found and cleaned up 3 empty switches in `\VideoDma.$proc$./Briey.v:15895$2349'.
Removing empty process `VideoDma.$proc$./Briey.v:15895$2349'.
Found and cleaned up 2 empty switches in `\VideoDma.$proc$./Briey.v:15876$2342'.
Removing empty process `VideoDma.$proc$./Briey.v:15876$2342'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15866$2335'.
Removing empty process `VideoDma.$proc$./Briey.v:15866$2335'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15859$2334'.
Removing empty process `VideoDma.$proc$./Briey.v:15859$2334'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15850$2330'.
Removing empty process `VideoDma.$proc$./Briey.v:15850$2330'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15843$2328'.
Removing empty process `VideoDma.$proc$./Briey.v:15843$2328'.
Found and cleaned up 1 empty switch in `\VideoDma.$proc$./Briey.v:15832$2327'.
Removing empty process `VideoDma.$proc$./Briey.v:15832$2327'.
Removing empty process `BufferCC_9.$proc$./Briey.v:15682$2326'.
Found and cleaned up 14 empty switches in `\VgaCtrl.$proc$./Briey.v:15610$2323'.
Removing empty process `VgaCtrl.$proc$./Briey.v:15610$2323'.
Removing empty process `PulseCCByToggle.$proc$./Briey.v:15534$2308'.
Found and cleaned up 1 empty switch in `\PulseCCByToggle.$proc$./Briey.v:15524$2306'.
Removing empty process `PulseCCByToggle.$proc$./Briey.v:15524$2306'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./Briey.v:16435$2303'.
Removing empty process `UartCtrl.$proc$./Briey.v:16435$2303'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./Briey.v:16421$2302'.
Removing empty process `UartCtrl.$proc$./Briey.v:16421$2302'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./Briey.v:16414$2301'.
Removing empty process `UartCtrl.$proc$./Briey.v:16414$2301'.
Found and cleaned up 2 empty switches in `\StreamFifo.$proc$./Briey.v:16300$2298'.
Removing empty process `StreamFifo.$proc$./Briey.v:16300$2298'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Briey.v:16281$2279'.
Removing empty process `StreamFifo.$proc$./Briey.v:16281$2279'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Briey.v:16272$2276'.
Removing empty process `StreamFifo.$proc$./Briey.v:16272$2276'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Briey.v:16265$2275'.
Removing empty process `StreamFifo.$proc$./Briey.v:16265$2275'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Briey.v:16258$2273'.
Removing empty process `StreamFifo.$proc$./Briey.v:16258$2273'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Briey.v:16249$2270'.
Removing empty process `StreamFifo.$proc$./Briey.v:16249$2270'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Briey.v:16242$2269'.
Removing empty process `StreamFifo.$proc$./Briey.v:16242$2269'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Briey.v:16235$2268'.
Removing empty process `StreamFifo.$proc$./Briey.v:16235$2268'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Briey.v:16229$2261'.
Removing empty process `StreamFifo.$proc$./Briey.v:16229$2261'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./Briey.v:16223$2259'.
Removing empty process `StreamFifo.$proc$./Briey.v:16223$2259'.
Removing empty process `BufferCC_8.$proc$./Briey.v:16609$2256'.
Found and cleaned up 1 empty switch in `\Prescaler.$proc$./Briey.v:16583$2254'.
Removing empty process `Prescaler.$proc$./Briey.v:16583$2254'.
Found and cleaned up 2 empty switches in `\Timer.$proc$./Briey.v:16558$2250'.
Removing empty process `Timer.$proc$./Briey.v:16558$2250'.
Found and cleaned up 2 empty switches in `\Timer.$proc$./Briey.v:16545$2249'.
Removing empty process `Timer.$proc$./Briey.v:16545$2249'.
Found and cleaned up 2 empty switches in `\Timer_1.$proc$./Briey.v:16512$2242'.
Removing empty process `Timer_1.$proc$./Briey.v:16512$2242'.
Found and cleaned up 2 empty switches in `\Timer_1.$proc$./Briey.v:16499$2241'.
Removing empty process `Timer_1.$proc$./Briey.v:16499$2241'.
Removing empty process `InterruptCtrl.$proc$./Briey.v:16463$2232'.
Removing empty process `BufferCC_6.$proc$./Briey.v:16632$2230'.
Found and cleaned up 18 empty switches in `\SdramCtrl.$proc$./Briey.v:17690$2226'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17690$2226'.
Found and cleaned up 93 empty switches in `\SdramCtrl.$proc$./Briey.v:17381$2215'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17381$2215'.
Found and cleaned up 2 empty switches in `\SdramCtrl.$proc$./Briey.v:17240$2139'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17240$2139'.
Found and cleaned up 1 empty switch in `\SdramCtrl.$proc$./Briey.v:17224$2137'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17224$2137'.
Found and cleaned up 1 empty switch in `\SdramCtrl.$proc$./Briey.v:17208$2128'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17208$2128'.
Found and cleaned up 2 empty switches in `\SdramCtrl.$proc$./Briey.v:17188$2125'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17188$2125'.
Found and cleaned up 5 empty switches in `\SdramCtrl.$proc$./Briey.v:17165$2121'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17165$2121'.
Found and cleaned up 5 empty switches in `\SdramCtrl.$proc$./Briey.v:17138$2117'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17138$2117'.
Found and cleaned up 6 empty switches in `\SdramCtrl.$proc$./Briey.v:17101$2115'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17101$2115'.
Found and cleaned up 4 empty switches in `\SdramCtrl.$proc$./Briey.v:17075$2114'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17075$2114'.
Found and cleaned up 2 empty switches in `\SdramCtrl.$proc$./Briey.v:17056$2110'.
Removing empty process `SdramCtrl.$proc$./Briey.v:17056$2110'.
Found and cleaned up 1 empty switch in `\SdramCtrl.$proc$./Briey.v:16948$2107'.
Removing empty process `SdramCtrl.$proc$./Briey.v:16948$2107'.
Found and cleaned up 1 empty switch in `\SdramCtrl.$proc$./Briey.v:16927$2106'.
Removing empty process `SdramCtrl.$proc$./Briey.v:16927$2106'.
Removing empty process `BufferCC_10.$proc$./Briey.v:13268$2105'.
Found and cleaned up 5 empty switches in `\Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13225$2096'.
Found and cleaned up 6 empty switches in `\Axi4SharedOnChipRam.$proc$./Briey.v:13202$2093'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13202$2093'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13179$2081'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13179$2081'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13156$2071'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13156$2071'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13148$2070'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13148$2070'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13140$2069'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13140$2069'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13132$2068'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13132$2068'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13124$2067'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13124$2067'.
Found and cleaned up 2 empty switches in `\Axi4SharedOnChipRam.$proc$./Briey.v:13112$2066'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13112$2066'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13104$2065'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13104$2065'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13097$2063'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13097$2063'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13083$2062'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13083$2062'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13065$2060'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13065$2060'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13035$2052'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13035$2052'.
Found and cleaned up 4 empty switches in `\Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13020$2019'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam.$proc$./Briey.v:13011$2014'.
Removing empty process `Axi4SharedOnChipRam.$proc$./Briey.v:13011$2014'.
Found and cleaned up 5 empty switches in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12847$2004'.
Found and cleaned up 6 empty switches in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12824$2001'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12824$2001'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12801$1989'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12801$1989'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12778$1979'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12778$1979'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12770$1978'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12770$1978'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12762$1977'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12762$1977'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12754$1976'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12754$1976'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12746$1975'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12746$1975'.
Found and cleaned up 2 empty switches in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12734$1974'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12734$1974'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12726$1973'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12726$1973'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12719$1971'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12719$1971'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12705$1970'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12705$1970'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12687$1968'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12687$1968'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12657$1960'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12657$1960'.
Found and cleaned up 4 empty switches in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12642$1927'.
Found and cleaned up 1 empty switch in `\Axi4SharedOnChipRam_1.$proc$./Briey.v:12633$1922'.
Removing empty process `Axi4SharedOnChipRam_1.$proc$./Briey.v:12633$1922'.
Found and cleaned up 6 empty switches in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12476$1912'.
Found and cleaned up 6 empty switches in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12449$1909'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12449$1909'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12416$1901'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12416$1901'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12387$1891'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12387$1891'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12379$1890'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12379$1890'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12371$1889'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12371$1889'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12363$1888'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12363$1888'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12355$1887'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12355$1887'.
Found and cleaned up 2 empty switches in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12343$1886'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12343$1886'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12335$1885'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12335$1885'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12328$1883'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12328$1883'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12314$1882'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12314$1882'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12296$1880'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12296$1880'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12276$1867'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12268$1865'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12268$1865'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12256$1861'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12248$1859'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12248$1859'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12224$1857'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12224$1857'.
Found and cleaned up 1 empty switch in `\Axi4SharedSdramCtrl.$proc$./Briey.v:12211$1856'.
Removing empty process `Axi4SharedSdramCtrl.$proc$./Briey.v:12211$1856'.
Found and cleaned up 2 empty switches in `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11991$1853'.
Removing empty process `Axi4SharedToApb3Bridge.$proc$./Briey.v:11991$1853'.
Found and cleaned up 6 empty switches in `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11961$1852'.
Removing empty process `Axi4SharedToApb3Bridge.$proc$./Briey.v:11961$1852'.
Found and cleaned up 1 empty switch in `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11938$1848'.
Removing empty process `Axi4SharedToApb3Bridge.$proc$./Briey.v:11938$1848'.
Found and cleaned up 2 empty switches in `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11922$1847'.
Removing empty process `Axi4SharedToApb3Bridge.$proc$./Briey.v:11922$1847'.
Found and cleaned up 2 empty switches in `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11907$1845'.
Removing empty process `Axi4SharedToApb3Bridge.$proc$./Briey.v:11907$1845'.
Found and cleaned up 2 empty switches in `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11892$1844'.
Removing empty process `Axi4SharedToApb3Bridge.$proc$./Briey.v:11892$1844'.
Found and cleaned up 2 empty switches in `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11877$1843'.
Removing empty process `Axi4SharedToApb3Bridge.$proc$./Briey.v:11877$1843'.
Found and cleaned up 2 empty switches in `\Axi4SharedToApb3Bridge.$proc$./Briey.v:11862$1842'.
Removing empty process `Axi4SharedToApb3Bridge.$proc$./Briey.v:11862$1842'.
Found and cleaned up 2 empty switches in `\Apb3Gpio.$proc$./Briey.v:11787$1841'.
Removing empty process `Apb3Gpio.$proc$./Briey.v:11787$1841'.
Found and cleaned up 2 empty switches in `\Apb3Gpio.$proc$./Briey.v:11771$1840'.
Removing empty process `Apb3Gpio.$proc$./Briey.v:11771$1840'.
Found and cleaned up 1 empty switch in `\Apb3Gpio.$proc$./Briey.v:11747$1827'.
Removing empty process `Apb3Gpio.$proc$./Briey.v:11747$1827'.
Found and cleaned up 6 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11677$1826'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11677$1826'.
Found and cleaned up 6 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11629$1825'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11621$1823'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11608$1822'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11608$1822'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11593$1816'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11593$1816'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11580$1815'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11580$1815'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11570$1814'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11570$1814'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11555$1808'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11555$1808'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11542$1807'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11542$1807'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11532$1806'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11532$1806'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11517$1800'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11517$1800'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11504$1799'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11504$1799'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11494$1798'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11494$1798'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11479$1792'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11479$1792'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11466$1791'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11466$1791'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11456$1790'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11456$1790'.
Found and cleaned up 2 empty switches in `\PinsecTimerCtrl.$proc$./Briey.v:11443$1789'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11443$1789'.
Found and cleaned up 1 empty switch in `\PinsecTimerCtrl.$proc$./Briey.v:11381$1776'.
Removing empty process `PinsecTimerCtrl.$proc$./Briey.v:11381$1776'.
Found and cleaned up 2 empty switches in `\Apb3UartCtrl.$proc$./Briey.v:11229$1775'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11229$1775'.
Found and cleaned up 17 empty switches in `\Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11167$1774'.
Found and cleaned up 2 empty switches in `\Apb3UartCtrl.$proc$./Briey.v:11149$1771'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11149$1771'.
Found and cleaned up 2 empty switches in `\Apb3UartCtrl.$proc$./Briey.v:11135$1770'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11135$1770'.
Found and cleaned up 2 empty switches in `\Apb3UartCtrl.$proc$./Briey.v:11121$1769'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11121$1769'.
Found and cleaned up 2 empty switches in `\Apb3UartCtrl.$proc$./Briey.v:11105$1764'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11105$1764'.
Found and cleaned up 2 empty switches in `\Apb3UartCtrl.$proc$./Briey.v:11091$1763'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11091$1763'.
Found and cleaned up 2 empty switches in `\Apb3UartCtrl.$proc$./Briey.v:11075$1758'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11075$1758'.
Found and cleaned up 1 empty switch in `\Apb3UartCtrl.$proc$./Briey.v:11067$1757'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11067$1757'.
Found and cleaned up 1 empty switch in `\Apb3UartCtrl.$proc$./Briey.v:11060$1756'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11060$1756'.
Found and cleaned up 2 empty switches in `\Apb3UartCtrl.$proc$./Briey.v:11044$1755'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11044$1755'.
Found and cleaned up 1 empty switch in `\Apb3UartCtrl.$proc$./Briey.v:11013$1741'.
Removing empty process `Apb3UartCtrl.$proc$./Briey.v:11013$1741'.
Found and cleaned up 11 empty switches in `\MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
Removing empty process `MyAxi4VgaCtrl.$proc$./Briey.v:10772$1739'.
Found and cleaned up 5 empty switches in `\MyAxi4VgaCtrl.$proc$./Briey.v:10748$1738'.
Removing empty process `MyAxi4VgaCtrl.$proc$./Briey.v:10748$1738'.
Found and cleaned up 2 empty switches in `\MyAxi4VgaCtrl.$proc$./Briey.v:10738$1737'.
Removing empty process `MyAxi4VgaCtrl.$proc$./Briey.v:10738$1737'.
Found and cleaned up 3 empty switches in `\MyAxi4VgaCtrl.$proc$./Briey.v:10714$1736'.
Removing empty process `MyAxi4VgaCtrl.$proc$./Briey.v:10714$1736'.
Found and cleaned up 1 empty switch in `\MyAxi4VgaCtrl.$proc$./Briey.v:10687$1717'.
Removing empty process `MyAxi4VgaCtrl.$proc$./Briey.v:10687$1717'.
Found and cleaned up 1 empty switch in `\MyAxi4VgaCtrl.$proc$./Briey.v:10680$1716'.
Removing empty process `MyAxi4VgaCtrl.$proc$./Briey.v:10680$1716'.
Found and cleaned up 1 empty switch in `\MyAxi4VgaCtrl.$proc$./Briey.v:10670$1715'.
Removing empty process `MyAxi4VgaCtrl.$proc$./Briey.v:10670$1715'.
Found and cleaned up 1 empty switch in `\MyAxi4VgaCtrl.$proc$./Briey.v:10642$1698'.
Removing empty process `MyAxi4VgaCtrl.$proc$./Briey.v:10642$1698'.
Removing empty process `VexRiscv.$proc$./Briey.v:6137$1697'.
Removing empty process `VexRiscv.$proc$./Briey.v:6136$1696'.
Found and cleaned up 17 empty switches in `\VexRiscv.$proc$./Briey.v:10409$1694'.
Removing empty process `VexRiscv.$proc$./Briey.v:10409$1694'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Briey.v:10392$1691'.
Removing empty process `VexRiscv.$proc$./Briey.v:10392$1691'.
Found and cleaned up 98 empty switches in `\VexRiscv.$proc$./Briey.v:10075$1664'.
Removing empty process `VexRiscv.$proc$./Briey.v:10075$1664'.
Found and cleaned up 58 empty switches in `\VexRiscv.$proc$./Briey.v:9814$1645'.
Removing empty process `VexRiscv.$proc$./Briey.v:9814$1645'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9804$1635'.
Removing empty process `VexRiscv.$proc$./Briey.v:9804$1635'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9796$1634'.
Removing empty process `VexRiscv.$proc$./Briey.v:9796$1634'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9789$1633'.
Removing empty process `VexRiscv.$proc$./Briey.v:9789$1633'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9780$1632'.
Removing empty process `VexRiscv.$proc$./Briey.v:9780$1632'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9771$1631'.
Removing empty process `VexRiscv.$proc$./Briey.v:9771$1631'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9762$1630'.
Removing empty process `VexRiscv.$proc$./Briey.v:9762$1630'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9742$1620'.
Removing empty process `VexRiscv.$proc$./Briey.v:9742$1620'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Briey.v:9595$1480'.
Removing empty process `VexRiscv.$proc$./Briey.v:9595$1480'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9583$1478'.
Removing empty process `VexRiscv.$proc$./Briey.v:9583$1478'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Briey.v:9568$1477'.
Removing empty process `VexRiscv.$proc$./Briey.v:9568$1477'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9551$1465'.
Removing empty process `VexRiscv.$proc$./Briey.v:9551$1465'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9539$1457'.
Removing empty process `VexRiscv.$proc$./Briey.v:9539$1457'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9532$1454'.
Removing empty process `VexRiscv.$proc$./Briey.v:9532$1454'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:9514$1448'.
Removing empty process `VexRiscv.$proc$./Briey.v:9514$1448'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9507$1447'.
Removing empty process `VexRiscv.$proc$./Briey.v:9507$1447'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:9498$1446'.
Removing empty process `VexRiscv.$proc$./Briey.v:9498$1446'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./Briey.v:9463$1445'.
Removing empty process `VexRiscv.$proc$./Briey.v:9463$1445'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9446$1432'.
Removing empty process `VexRiscv.$proc$./Briey.v:9446$1432'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9435$1431'.
Removing empty process `VexRiscv.$proc$./Briey.v:9435$1431'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9428$1430'.
Removing empty process `VexRiscv.$proc$./Briey.v:9428$1430'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9421$1429'.
Removing empty process `VexRiscv.$proc$./Briey.v:9421$1429'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:9409$1425'.
Removing empty process `VexRiscv.$proc$./Briey.v:9409$1425'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:9379$1403'.
Removing empty process `VexRiscv.$proc$./Briey.v:9379$1403'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9372$1402'.
Removing empty process `VexRiscv.$proc$./Briey.v:9372$1402'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:9362$1401'.
Removing empty process `VexRiscv.$proc$./Briey.v:9362$1401'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:9352$1400'.
Removing empty process `VexRiscv.$proc$./Briey.v:9352$1400'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9334$1394'.
Removing empty process `VexRiscv.$proc$./Briey.v:9334$1394'.
Removing empty process `VexRiscv.$proc$./Briey.v:9308$1390'.
Removing empty process `VexRiscv.$proc$./Briey.v:9293$1389'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:9278$1386'.
Removing empty process `VexRiscv.$proc$./Briey.v:9278$1386'.
Removing empty process `VexRiscv.$proc$./Briey.v:9255$1385'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9243$1384'.
Removing empty process `VexRiscv.$proc$./Briey.v:9243$1384'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9225$1383'.
Removing empty process `VexRiscv.$proc$./Briey.v:9225$1383'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9208$1380'.
Removing empty process `VexRiscv.$proc$./Briey.v:9208$1380'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./Briey.v:9154$1353'.
Removing empty process `VexRiscv.$proc$./Briey.v:9154$1353'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./Briey.v:9126$1352'.
Removing empty process `VexRiscv.$proc$./Briey.v:9126$1352'.
Removing empty process `VexRiscv.$proc$./Briey.v:9121$1350'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:9095$1330'.
Removing empty process `VexRiscv.$proc$./Briey.v:9095$1330'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9086$1327'.
Removing empty process `VexRiscv.$proc$./Briey.v:9086$1327'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:9077$1326'.
Removing empty process `VexRiscv.$proc$./Briey.v:9077$1326'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9053$1321'.
Removing empty process `VexRiscv.$proc$./Briey.v:9053$1321'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:9039$1320'.
Removing empty process `VexRiscv.$proc$./Briey.v:9039$1320'.
Removing empty process `VexRiscv.$proc$./Briey.v:9001$1319'.
Removing empty process `VexRiscv.$proc$./Briey.v:8965$1316'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8956$1312'.
Removing empty process `VexRiscv.$proc$./Briey.v:8956$1312'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8939$1311'.
Removing empty process `VexRiscv.$proc$./Briey.v:8939$1311'.
Removing empty process `VexRiscv.$proc$./Briey.v:8916$1310'.
Removing empty process `VexRiscv.$proc$./Briey.v:8892$1309'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8874$1308'.
Removing empty process `VexRiscv.$proc$./Briey.v:8874$1308'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8860$1307'.
Removing empty process `VexRiscv.$proc$./Briey.v:8860$1307'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8846$1303'.
Removing empty process `VexRiscv.$proc$./Briey.v:8846$1303'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8839$1302'.
Removing empty process `VexRiscv.$proc$./Briey.v:8839$1302'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8832$1301'.
Removing empty process `VexRiscv.$proc$./Briey.v:8832$1301'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8825$1299'.
Removing empty process `VexRiscv.$proc$./Briey.v:8825$1299'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8764$1272'.
Removing empty process `VexRiscv.$proc$./Briey.v:8764$1272'.
Removing empty process `VexRiscv.$proc$./Briey.v:8744$1271'.
Removing empty process `VexRiscv.$proc$./Briey.v:8715$1268'.
Removing empty process `VexRiscv.$proc$./Briey.v:8705$1265'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./Briey.v:8684$1261'.
Removing empty process `VexRiscv.$proc$./Briey.v:8684$1261'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$./Briey.v:8665$1260'.
Removing empty process `VexRiscv.$proc$./Briey.v:8665$1260'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:8655$1259'.
Removing empty process `VexRiscv.$proc$./Briey.v:8655$1259'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8645$1256'.
Removing empty process `VexRiscv.$proc$./Briey.v:8645$1256'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8637$1253'.
Removing empty process `VexRiscv.$proc$./Briey.v:8637$1253'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8612$1244'.
Removing empty process `VexRiscv.$proc$./Briey.v:8612$1244'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:8579$1226'.
Removing empty process `VexRiscv.$proc$./Briey.v:8579$1226'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:8569$1225'.
Removing empty process `VexRiscv.$proc$./Briey.v:8569$1225'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8562$1222'.
Removing empty process `VexRiscv.$proc$./Briey.v:8562$1222'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:8552$1221'.
Removing empty process `VexRiscv.$proc$./Briey.v:8552$1221'.
Removing empty process `VexRiscv.$proc$./Briey.v:8534$1212'.
Removing empty process `VexRiscv.$proc$./Briey.v:8510$1208'.
Removing empty process `VexRiscv.$proc$./Briey.v:8495$1207'.
Removing empty process `VexRiscv.$proc$./Briey.v:8470$1201'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8455$1200'.
Removing empty process `VexRiscv.$proc$./Briey.v:8455$1200'.
Removing empty process `VexRiscv.$proc$./Briey.v:8420$1158'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8402$1157'.
Removing empty process `VexRiscv.$proc$./Briey.v:8402$1157'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8385$1156'.
Removing empty process `VexRiscv.$proc$./Briey.v:8385$1156'.
Removing empty process `VexRiscv.$proc$./Briey.v:8369$1154'.
Removing empty process `VexRiscv.$proc$./Briey.v:8354$1153'.
Removing empty process `VexRiscv.$proc$./Briey.v:8347$1152'.
Removing empty process `VexRiscv.$proc$./Briey.v:8328$1151'.
Removing empty process `VexRiscv.$proc$./Briey.v:8313$1150'.
Removing empty process `VexRiscv.$proc$./Briey.v:8301$1149'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8244$1133'.
Removing empty process `VexRiscv.$proc$./Briey.v:8244$1133'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8220$1121'.
Removing empty process `VexRiscv.$proc$./Briey.v:8220$1121'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8207$1116'.
Removing empty process `VexRiscv.$proc$./Briey.v:8207$1116'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:8192$1112'.
Removing empty process `VexRiscv.$proc$./Briey.v:8192$1112'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8181$1108'.
Removing empty process `VexRiscv.$proc$./Briey.v:8181$1108'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8171$1107'.
Removing empty process `VexRiscv.$proc$./Briey.v:8171$1107'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8162$1101'.
Removing empty process `VexRiscv.$proc$./Briey.v:8162$1101'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8154$1099'.
Removing empty process `VexRiscv.$proc$./Briey.v:8154$1099'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:8141$1093'.
Removing empty process `VexRiscv.$proc$./Briey.v:8141$1093'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Briey.v:8127$1091'.
Removing empty process `VexRiscv.$proc$./Briey.v:8127$1091'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8117$1086'.
Removing empty process `VexRiscv.$proc$./Briey.v:8117$1086'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:8105$1083'.
Removing empty process `VexRiscv.$proc$./Briey.v:8105$1083'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8090$1076'.
Removing empty process `VexRiscv.$proc$./Briey.v:8090$1076'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8083$1075'.
Removing empty process `VexRiscv.$proc$./Briey.v:8083$1075'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8076$1074'.
Removing empty process `VexRiscv.$proc$./Briey.v:8076$1074'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8069$1073'.
Removing empty process `VexRiscv.$proc$./Briey.v:8069$1073'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Briey.v:8053$1072'.
Removing empty process `VexRiscv.$proc$./Briey.v:8053$1072'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:8043$1071'.
Removing empty process `VexRiscv.$proc$./Briey.v:8043$1071'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8036$1070'.
Removing empty process `VexRiscv.$proc$./Briey.v:8036$1070'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:8026$1069'.
Removing empty process `VexRiscv.$proc$./Briey.v:8026$1069'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:8016$1068'.
Removing empty process `VexRiscv.$proc$./Briey.v:8016$1068'.
Found and cleaned up 7 empty switches in `\VexRiscv.$proc$./Briey.v:7992$1067'.
Removing empty process `VexRiscv.$proc$./Briey.v:7992$1067'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./Briey.v:7972$1066'.
Removing empty process `VexRiscv.$proc$./Briey.v:7972$1066'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7965$1065'.
Removing empty process `VexRiscv.$proc$./Briey.v:7965$1065'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:7955$1064'.
Removing empty process `VexRiscv.$proc$./Briey.v:7955$1064'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7947$1063'.
Removing empty process `VexRiscv.$proc$./Briey.v:7947$1063'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7940$1062'.
Removing empty process `VexRiscv.$proc$./Briey.v:7940$1062'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7932$1061'.
Removing empty process `VexRiscv.$proc$./Briey.v:7932$1061'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:7922$1060'.
Removing empty process `VexRiscv.$proc$./Briey.v:7922$1060'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./Briey.v:7907$1059'.
Removing empty process `VexRiscv.$proc$./Briey.v:7907$1059'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:7898$1058'.
Removing empty process `VexRiscv.$proc$./Briey.v:7898$1058'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:7888$1057'.
Removing empty process `VexRiscv.$proc$./Briey.v:7888$1057'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:7878$1056'.
Removing empty process `VexRiscv.$proc$./Briey.v:7878$1056'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Briey.v:7866$1055'.
Removing empty process `VexRiscv.$proc$./Briey.v:7866$1055'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:7856$1054'.
Removing empty process `VexRiscv.$proc$./Briey.v:7856$1054'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:7845$1053'.
Removing empty process `VexRiscv.$proc$./Briey.v:7845$1053'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Briey.v:7832$1052'.
Removing empty process `VexRiscv.$proc$./Briey.v:7832$1052'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./Briey.v:7818$1051'.
Removing empty process `VexRiscv.$proc$./Briey.v:7818$1051'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7806$1050'.
Removing empty process `VexRiscv.$proc$./Briey.v:7806$1050'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7799$1049'.
Removing empty process `VexRiscv.$proc$./Briey.v:7799$1049'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7791$1048'.
Removing empty process `VexRiscv.$proc$./Briey.v:7791$1048'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7784$1047'.
Removing empty process `VexRiscv.$proc$./Briey.v:7784$1047'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7777$1046'.
Removing empty process `VexRiscv.$proc$./Briey.v:7777$1046'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7770$1045'.
Removing empty process `VexRiscv.$proc$./Briey.v:7770$1045'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Briey.v:7738$1044'.
Removing empty process `VexRiscv.$proc$./Briey.v:7738$1044'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7730$1033'.
Removing empty process `VexRiscv.$proc$./Briey.v:7730$1033'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7723$1032'.
Removing empty process `VexRiscv.$proc$./Briey.v:7723$1032'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./Briey.v:7685$1031'.
Removing empty process `VexRiscv.$proc$./Briey.v:7685$1031'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./Briey.v:7642$1030'.
Removing empty process `VexRiscv.$proc$./Briey.v:7642$1030'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./Briey.v:7612$1029'.
Removing empty process `VexRiscv.$proc$./Briey.v:7612$1029'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:7600$1028'.
Removing empty process `VexRiscv.$proc$./Briey.v:7600$1028'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:6852$1004'.
Removing empty process `VexRiscv.$proc$./Briey.v:6852$1004'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:6835$1003'.
Removing empty process `VexRiscv.$proc$./Briey.v:6835$1003'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:6818$1002'.
Removing empty process `VexRiscv.$proc$./Briey.v:6818$1002'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./Briey.v:6708$995'.
Removing empty process `VexRiscv.$proc$./Briey.v:6708$995'.
Found and cleaned up 3 empty switches in `\StreamFork_4.$proc$./Briey.v:5131$801'.
Removing empty process `StreamFork_4.$proc$./Briey.v:5131$801'.
Found and cleaned up 2 empty switches in `\StreamFork_4.$proc$./Briey.v:5101$792'.
Removing empty process `StreamFork_4.$proc$./Briey.v:5101$792'.
Removing empty process `BufferCC_12.$proc$./Briey.v:5054$791'.
Removing empty process `JtagBridge.$proc$./Briey.v:4773$790'.
Removing empty process `JtagBridge.$proc$./Briey.v:5036$789'.
Found and cleaned up 8 empty switches in `\JtagBridge.$proc$./Briey.v:4994$779'.
Removing empty process `JtagBridge.$proc$./Briey.v:4994$779'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./Briey.v:4983$778'.
Removing empty process `JtagBridge.$proc$./Briey.v:4983$778'.
Found and cleaned up 3 empty switches in `\JtagBridge.$proc$./Briey.v:4957$769'.
Removing empty process `JtagBridge.$proc$./Briey.v:4957$769'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./Briey.v:4939$768'.
Removing empty process `JtagBridge.$proc$./Briey.v:4939$768'.
Found and cleaned up 1 empty switch in `\JtagBridge.$proc$./Briey.v:4885$751'.
Removing empty process `JtagBridge.$proc$./Briey.v:4885$751'.
Found and cleaned up 2 empty switches in `\SystemDebugger.$proc$./Briey.v:4712$747'.
Removing empty process `SystemDebugger.$proc$./Briey.v:4712$747'.
Found and cleaned up 5 empty switches in `\SystemDebugger.$proc$./Briey.v:4686$745'.
Removing empty process `SystemDebugger.$proc$./Briey.v:4686$745'.
Found and cleaned up 2 empty switches in `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4619$734'.
Removing empty process `Axi4ReadOnlyDecoder.$proc$./Briey.v:4619$734'.
Found and cleaned up 1 empty switch in `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4609$733'.
Removing empty process `Axi4ReadOnlyDecoder.$proc$./Briey.v:4609$733'.
Found and cleaned up 1 empty switch in `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4602$732'.
Removing empty process `Axi4ReadOnlyDecoder.$proc$./Briey.v:4602$732'.
Found and cleaned up 1 empty switch in `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4594$730'.
Removing empty process `Axi4ReadOnlyDecoder.$proc$./Briey.v:4594$730'.
Found and cleaned up 2 empty switches in `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4554$698'.
Removing empty process `Axi4ReadOnlyDecoder.$proc$./Briey.v:4554$698'.
Found and cleaned up 1 empty switch in `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4544$691'.
Removing empty process `Axi4ReadOnlyDecoder.$proc$./Briey.v:4544$691'.
Found and cleaned up 1 empty switch in `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4537$690'.
Removing empty process `Axi4ReadOnlyDecoder.$proc$./Briey.v:4537$690'.
Found and cleaned up 1 empty switch in `\Axi4ReadOnlyDecoder.$proc$./Briey.v:4514$686'.
Removing empty process `Axi4ReadOnlyDecoder.$proc$./Briey.v:4514$686'.
Found and cleaned up 4 empty switches in `\Axi4SharedDecoder.$proc$./Briey.v:4387$685'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4387$685'.
Found and cleaned up 1 empty switch in `\Axi4SharedDecoder.$proc$./Briey.v:4376$684'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4376$684'.
Found and cleaned up 1 empty switch in `\Axi4SharedDecoder.$proc$./Briey.v:4369$683'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4369$683'.
Found and cleaned up 1 empty switch in `\Axi4SharedDecoder.$proc$./Briey.v:4351$678'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4351$678'.
Found and cleaned up 2 empty switches in `\Axi4SharedDecoder.$proc$./Briey.v:4276$623'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4276$623'.
Found and cleaned up 1 empty switch in `\Axi4SharedDecoder.$proc$./Briey.v:4266$616'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4266$616'.
Found and cleaned up 1 empty switch in `\Axi4SharedDecoder.$proc$./Briey.v:4259$615'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4259$615'.
Found and cleaned up 1 empty switch in `\Axi4SharedDecoder.$proc$./Briey.v:4244$606'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4244$606'.
Found and cleaned up 1 empty switch in `\Axi4SharedDecoder.$proc$./Briey.v:4237$604'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4237$604'.
Found and cleaned up 1 empty switch in `\Axi4SharedDecoder.$proc$./Briey.v:4230$602'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4230$602'.
Found and cleaned up 1 empty switch in `\Axi4SharedDecoder.$proc$./Briey.v:4205$601'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4205$601'.
Found and cleaned up 1 empty switch in `\Axi4SharedDecoder.$proc$./Briey.v:4188$600'.
Removing empty process `Axi4SharedDecoder.$proc$./Briey.v:4188$600'.
Found and cleaned up 2 empty switches in `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3978$599'.
Removing empty process `Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3978$599'.
Found and cleaned up 1 empty switch in `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3970$598'.
Removing empty process `Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3970$598'.
Found and cleaned up 1 empty switch in `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3962$596'.
Removing empty process `Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3962$596'.
Found and cleaned up 2 empty switches in `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3937$574'.
Removing empty process `Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3937$574'.
Found and cleaned up 1 empty switch in `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3927$567'.
Removing empty process `Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3927$567'.
Found and cleaned up 1 empty switch in `\Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3920$566'.
Removing empty process `Axi4ReadOnlyDecoder_1.$proc$./Briey.v:3920$566'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter.$proc$./Briey.v:3802$552'.
Removing empty process `Axi4SharedArbiter.$proc$./Briey.v:3802$552'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter.$proc$./Briey.v:3795$551'.
Removing empty process `Axi4SharedArbiter.$proc$./Briey.v:3795$551'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter.$proc$./Briey.v:3757$548'.
Removing empty process `Axi4SharedArbiter.$proc$./Briey.v:3757$548'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter_1.$proc$./Briey.v:3498$537'.
Removing empty process `Axi4SharedArbiter_1.$proc$./Briey.v:3498$537'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter_1.$proc$./Briey.v:3491$536'.
Removing empty process `Axi4SharedArbiter_1.$proc$./Briey.v:3491$536'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter_1.$proc$./Briey.v:3453$533'.
Removing empty process `Axi4SharedArbiter_1.$proc$./Briey.v:3453$533'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter_2.$proc$./Briey.v:3188$520'.
Removing empty process `Axi4SharedArbiter_2.$proc$./Briey.v:3188$520'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter_2.$proc$./Briey.v:3181$519'.
Removing empty process `Axi4SharedArbiter_2.$proc$./Briey.v:3181$519'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter_2.$proc$./Briey.v:3129$516'.
Removing empty process `Axi4SharedArbiter_2.$proc$./Briey.v:3129$516'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter_3.$proc$./Briey.v:2846$508'.
Removing empty process `Axi4SharedArbiter_3.$proc$./Briey.v:2846$508'.
Found and cleaned up 1 empty switch in `\Axi4SharedArbiter_3.$proc$./Briey.v:2839$507'.
Removing empty process `Axi4SharedArbiter_3.$proc$./Briey.v:2839$507'.
Found and cleaned up 1 empty switch in `\Apb3Decoder.$proc$./Briey.v:2644$502'.
Removing empty process `Apb3Decoder.$proc$./Briey.v:2644$502'.
Found and cleaned up 1 empty switch in `\Apb3Decoder.$proc$./Briey.v:2636$501'.
Removing empty process `Apb3Decoder.$proc$./Briey.v:2636$501'.
Removing empty process `Apb3Decoder.$proc$./Briey.v:2626$479'.
Removing empty process `Apb3Router.$proc$./Briey.v:2594$478'.
Found and cleaned up 1 empty switch in `\Apb3Router.$proc$./Briey.v:2510$471'.
Removing empty process `Apb3Router.$proc$./Briey.v:2510$471'.
Removing empty process `Briey.$proc$./Briey.v:491$470'.
Removing empty process `Briey.$proc$./Briey.v:2419$469'.
Removing empty process `Briey.$proc$./Briey.v:2415$468'.
Found and cleaned up 16 empty switches in `\Briey.$proc$./Briey.v:2306$467'.
Removing empty process `Briey.$proc$./Briey.v:2306$467'.
Found and cleaned up 43 empty switches in `\Briey.$proc$./Briey.v:2144$464'.
Removing empty process `Briey.$proc$./Briey.v:2144$464'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:2136$463'.
Removing empty process `Briey.$proc$./Briey.v:2136$463'.
Found and cleaned up 2 empty switches in `\Briey.$proc$./Briey.v:2127$461'.
Removing empty process `Briey.$proc$./Briey.v:2127$461'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:2058$455'.
Removing empty process `Briey.$proc$./Briey.v:2058$455'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:2024$446'.
Removing empty process `Briey.$proc$./Briey.v:2024$446'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1992$437'.
Removing empty process `Briey.$proc$./Briey.v:1992$437'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1938$424'.
Removing empty process `Briey.$proc$./Briey.v:1938$424'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1834$406'.
Removing empty process `Briey.$proc$./Briey.v:1834$406'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1827$405'.
Removing empty process `Briey.$proc$./Briey.v:1827$405'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1812$403'.
Removing empty process `Briey.$proc$./Briey.v:1812$403'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1805$402'.
Removing empty process `Briey.$proc$./Briey.v:1805$402'.
Found and cleaned up 2 empty switches in `\Briey.$proc$./Briey.v:1788$390'.
Removing empty process `Briey.$proc$./Briey.v:1788$390'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1780$387'.
Removing empty process `Briey.$proc$./Briey.v:1780$387'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1773$386'.
Removing empty process `Briey.$proc$./Briey.v:1773$386'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1745$372'.
Removing empty process `Briey.$proc$./Briey.v:1745$372'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1729$370'.
Removing empty process `Briey.$proc$./Briey.v:1729$370'.
Found and cleaned up 1 empty switch in `\Briey.$proc$./Briey.v:1717$366'.
Removing empty process `Briey.$proc$./Briey.v:1717$366'.
Found and cleaned up 9 empty switches in `\top.$proc$./top.v:368$313'.
Removing empty process `top.$proc$./top.v:368$313'.
Removing empty process `top.$proc$./top.v:293$273'.
Found and cleaned up 1 empty switch in `\top.$proc$./top.v:276$265'.
Removing empty process `top.$proc$./top.v:276$265'.
Found and cleaned up 4 empty switches in `\top.$proc$./top.v:245$261'.
Removing empty process `top.$proc$./top.v:245$261'.
Found and cleaned up 2 empty switches in `\top.$proc$./top.v:82$227'.
Removing empty process `top.$proc$./top.v:82$227'.
Cleaned up 1292 empty switches.

4.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module BufferCC_1.
Optimizing module BufferCC_2.
Optimizing module StreamFifoLowLatency.
<suppressed ~6 debug messages>
Optimizing module UartCtrlTx.
<suppressed ~5 debug messages>
Optimizing module UartCtrlRx.
<suppressed ~25 debug messages>
Optimizing module BufferCC.
Optimizing module StreamFifoCC.
<suppressed ~3 debug messages>
Optimizing module BufferCC_3.
Optimizing module BufferCC_5.
Optimizing module StreamArbiter_3.
Optimizing module StreamFork_3.
Optimizing module StreamArbiter_2.
<suppressed ~6 debug messages>
Optimizing module StreamFork_2.
Optimizing module StreamArbiter_1.
Optimizing module StreamFork_1.
Optimizing module StreamArbiter.
Optimizing module StreamFork.
Optimizing module StreamFifoLowLatency_1.
<suppressed ~1 debug messages>
Optimizing module Axi4ReadOnlyErrorSlave_1.
<suppressed ~1 debug messages>
Optimizing module Axi4SharedErrorSlave.
<suppressed ~1 debug messages>
Optimizing module Axi4ReadOnlyErrorSlave.
<suppressed ~1 debug messages>
Optimizing module FlowCCByToggle.
Optimizing module InstructionCache.
<suppressed ~9 debug messages>
Optimizing module DataCache.
<suppressed ~115 debug messages>
Optimizing module VideoDma.
<suppressed ~15 debug messages>
Optimizing module BufferCC_9.
Optimizing module VgaCtrl.
<suppressed ~1 debug messages>
Optimizing module PulseCCByToggle.
Optimizing module UartCtrl.
<suppressed ~1 debug messages>
Optimizing module StreamFifo.
<suppressed ~1 debug messages>
Optimizing module BufferCC_8.
Optimizing module Prescaler.
Optimizing module Timer.
Optimizing module Timer_1.
Optimizing module InterruptCtrl.
Optimizing module BufferCC_6.
Optimizing module SdramCtrl.
<suppressed ~105 debug messages>
Optimizing module BufferCC_10.
Optimizing module Axi4SharedOnChipRam.
<suppressed ~24 debug messages>
Optimizing module Axi4SharedOnChipRam_1.
<suppressed ~24 debug messages>
Optimizing module Axi4SharedSdramCtrl.
<suppressed ~30 debug messages>
Optimizing module Axi4SharedToApb3Bridge.
<suppressed ~10 debug messages>
Optimizing module Apb3Gpio.
<suppressed ~3 debug messages>
Optimizing module PinsecTimerCtrl.
<suppressed ~10 debug messages>
Optimizing module Apb3UartCtrl.
<suppressed ~11 debug messages>
Optimizing module MyAxi4VgaCtrl.
<suppressed ~7 debug messages>
Optimizing module VexRiscv.
<suppressed ~261 debug messages>
Optimizing module StreamFork_4.
Optimizing module BufferCC_12.
Optimizing module JtagBridge.
<suppressed ~6 debug messages>
Optimizing module SystemDebugger.
<suppressed ~8 debug messages>
Optimizing module Axi4ReadOnlyDecoder.
<suppressed ~5 debug messages>
Optimizing module Axi4SharedDecoder.
<suppressed ~7 debug messages>
Optimizing module Axi4ReadOnlyDecoder_1.
<suppressed ~4 debug messages>
Optimizing module Axi4SharedArbiter.
<suppressed ~8 debug messages>
Optimizing module Axi4SharedArbiter_1.
<suppressed ~8 debug messages>
Optimizing module Axi4SharedArbiter_2.
<suppressed ~6 debug messages>
Optimizing module Axi4SharedArbiter_3.
<suppressed ~6 debug messages>
Optimizing module Apb3Decoder.
<suppressed ~2 debug messages>
Optimizing module Apb3Router.
<suppressed ~3 debug messages>
Optimizing module Briey.
<suppressed ~65 debug messages>
Optimizing module top.
<suppressed ~6 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module BufferCC_1.
Deleting now unused module BufferCC_2.
Deleting now unused module StreamFifoLowLatency.
Deleting now unused module UartCtrlTx.
Deleting now unused module UartCtrlRx.
Deleting now unused module BufferCC.
Deleting now unused module StreamFifoCC.
Deleting now unused module BufferCC_3.
Deleting now unused module BufferCC_5.
Deleting now unused module StreamArbiter_3.
Deleting now unused module StreamFork_3.
Deleting now unused module StreamArbiter_2.
Deleting now unused module StreamFork_2.
Deleting now unused module StreamArbiter_1.
Deleting now unused module StreamFork_1.
Deleting now unused module StreamArbiter.
Deleting now unused module StreamFork.
Deleting now unused module StreamFifoLowLatency_1.
Deleting now unused module Axi4ReadOnlyErrorSlave_1.
Deleting now unused module Axi4SharedErrorSlave.
Deleting now unused module Axi4ReadOnlyErrorSlave.
Deleting now unused module FlowCCByToggle.
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VideoDma.
Deleting now unused module BufferCC_9.
Deleting now unused module VgaCtrl.
Deleting now unused module PulseCCByToggle.
Deleting now unused module UartCtrl.
Deleting now unused module StreamFifo.
Deleting now unused module BufferCC_8.
Deleting now unused module Prescaler.
Deleting now unused module Timer.
Deleting now unused module Timer_1.
Deleting now unused module InterruptCtrl.
Deleting now unused module BufferCC_6.
Deleting now unused module SdramCtrl.
Deleting now unused module BufferCC_10.
Deleting now unused module Axi4SharedOnChipRam.
Deleting now unused module Axi4SharedOnChipRam_1.
Deleting now unused module Axi4SharedSdramCtrl.
Deleting now unused module Axi4SharedToApb3Bridge.
Deleting now unused module Apb3Gpio.
Deleting now unused module PinsecTimerCtrl.
Deleting now unused module Apb3UartCtrl.
Deleting now unused module MyAxi4VgaCtrl.
Deleting now unused module VexRiscv.
Deleting now unused module StreamFork_4.
Deleting now unused module BufferCC_12.
Deleting now unused module JtagBridge.
Deleting now unused module SystemDebugger.
Deleting now unused module Axi4ReadOnlyDecoder.
Deleting now unused module Axi4SharedDecoder.
Deleting now unused module Axi4ReadOnlyDecoder_1.
Deleting now unused module Axi4SharedArbiter.
Deleting now unused module Axi4SharedArbiter_1.
Deleting now unused module Axi4SharedArbiter_2.
Deleting now unused module Axi4SharedArbiter_3.
Deleting now unused module Apb3Decoder.
Deleting now unused module Apb3Router.
Deleting now unused module Briey.
<suppressed ~70 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~160 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 627 unused cells and 6493 unused wires.
<suppressed ~1092 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\spiflash_cs_n is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [31] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [30] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [29] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [28] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [27] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [26] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [25] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [24] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [23] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [22] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [21] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [20] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [19] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [18] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [17] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [16] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [15] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [14] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [13] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [12] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [11] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [10] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [9] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [8] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [7] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [6] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [5] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [4] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [3] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [2] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [1] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.io_dataIn [0] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [31] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [30] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [29] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [28] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [27] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [26] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [25] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [24] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [23] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [22] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [21] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [20] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [19] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [18] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [17] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [16] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [15] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [14] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [13] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [12] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [11] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [10] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [9] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [8] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [7] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [6] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [5] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [4] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [3] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [2] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [1] is used but has no driver.
Warning: Wire top.\u_briey.axi_gpioACtrl.io_gpio_read_buffercc.io_dataIn [0] is used but has no driver.
Found and reported 65 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1746 debug messages>
Removed a total of 582 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3634: \u_briey.axi_core_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \u_briey.axi_core_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3723: \u_briey.axi_core_cpu.dataCache_1.stageB_flusher_counter -> { 1'1 \u_briey.axi_core_cpu.dataCache_1.stageB_flusher_counter [6:0] }
      Replacing known input bits on port B of cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5212: \u_briey.axi_sdramCtrl.ctrl.powerup_done -> 1'1
      Replacing known input bits on port A of cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5210: \u_briey.axi_sdramCtrl.ctrl.powerup_done -> 1'0
      Replacing known input bits on port A of cell $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4376: \u_briey.axi_vgaCtrl.dma.cmdActive -> 1'0
      Replacing known input bits on port A of cell $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4374: \u_briey.axi_vgaCtrl.dma.cmdActive -> 1'1
      Replacing known input bits on port A of cell $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4372: \u_briey.axi_vgaCtrl.dma.cmdActive -> 1'1
      Replacing known input bits on port B of cell $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4386: \u_briey.axi_vgaCtrl.dma.isActive -> 1'1
      Replacing known input bits on port A of cell $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4383: \u_briey.axi_vgaCtrl.dma.isActive -> 1'1
      Replacing known input bits on port A of cell $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4389: \u_briey.axi_vgaCtrl.dma.isActive -> 1'0
      Replacing known input bits on port A of cell $flatten\u_briey.\dbus_axi_decoder.\errorSlave.$procmux$3594: \u_briey.dbus_axi_decoder.errorSlave.sendWriteRsp -> 1'0
      Replacing known input bits on port B of cell $flatten\u_briey.\systemDebugger_1.$procmux$8171: \u_briey.systemDebugger_1.dispatcher_headerLoaded -> 1'1
      Replacing known input bits on port A of cell $flatten\u_briey.\systemDebugger_1.$procmux$8169: \u_briey.systemDebugger_1.dispatcher_headerLoaded -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7175.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7177.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7183.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7208.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7210.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7216.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7234.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7335.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7361.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7363.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7369.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7379.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7381.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7387.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7405.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7418.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7420.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7426.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7436.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7438.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7444.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7462.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7480.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7531.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7537.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7543.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7552.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7558.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7564.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7570.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7579.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7710.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7746.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7794.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7806.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7818.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7839.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7896.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7918.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7928.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7930.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7936.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7946.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7948.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7954.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7966.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7972.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7981.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7991.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7993.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$7999.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$8009.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$8011.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$8017.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$8029.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$8035.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$procmux$8044.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3676.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3806.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3810.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3819.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3825.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3836.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3840.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3849.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3855.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3866.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3870.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3879.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3885.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3899.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3902.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3906.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3914.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3917.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3921.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3929.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3933.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3942.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3948.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3969.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3971.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3975.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3983.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3987.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3996.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4002.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4013.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4017.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4026.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4032.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4046.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4049.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4053.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4061.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4065.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4073.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4077.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4086.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4092.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4107.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4109.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4113.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4121.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4125.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4134.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4140.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4163.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4196.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4241.
    dead port 1/2 on $mux $flatten\u_briey.\axi_ram.$procmux$5594.
    dead port 1/2 on $mux $flatten\u_briey.\axi_ram2.$procmux$5763.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.$procmux$5926.
    dead port 2/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5240.
    dead port 2/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5256.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5268.
    dead port 2/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5270.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5272.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5275.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5275.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5275.
    dead port 1/2 on $mux $flatten\u_briey.$procmux$8643.
    dead port 2/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5284.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5286.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5289.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5289.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5289.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5297.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5300.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5300.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5300.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5308.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5308.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5308.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5323.
    dead port 2/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5325.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5327.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5330.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5330.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5330.
    dead port 2/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5339.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5341.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5344.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5344.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5344.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5352.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5355.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5355.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5355.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5363.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5363.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5363.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5377.
    dead port 2/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5379.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5382.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5385.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5385.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5385.
    dead port 2/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5393.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5396.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5399.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5399.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5399.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5407.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5410.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5410.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5410.
    dead port 2/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5418.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5421.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5421.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5421.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5429.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5429.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5429.
    dead port 1/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5442.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5445.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5445.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5445.
    dead port 1/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5453.
    dead port 2/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5453.
    dead port 3/4 on $pmux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5453.
    dead port 2/2 on $mux $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5463.
    dead port 2/2 on $mux $flatten\u_briey.\axi_timerCtrl.$procmux$6147.
    dead port 2/2 on $mux $flatten\u_briey.\axi_timerCtrl.$procmux$6156.
    dead port 2/2 on $mux $flatten\u_briey.\axi_timerCtrl.$procmux$6165.
    dead port 2/2 on $mux $flatten\u_briey.\axi_timerCtrl.$procmux$6180.
    dead port 2/2 on $mux $flatten\u_briey.\axi_timerCtrl.$procmux$6189.
    dead port 1/2 on $mux $flatten\u_briey.\axi4ReadOnlyDecoder_2.$procmux$8202.
    dead port 2/2 on $mux $flatten\u_briey.\axi_timerCtrl.$procmux$6204.
    dead port 2/2 on $mux $flatten\u_briey.\axi_timerCtrl.$procmux$6213.
    dead port 2/2 on $mux $flatten\u_briey.\axi_timerCtrl.$procmux$6228.
    dead port 2/2 on $mux $flatten\u_briey.\axi_timerCtrl.$procmux$6237.
    dead port 2/2 on $mux $flatten\u_briey.\axi_timerCtrl.$procmux$6252.
    dead port 2/2 on $mux $flatten\u_briey.\axi_apbBridge.$procmux$5998.
    dead port 1/3 on $pmux $flatten\u_briey.\axi_apbBridge.$procmux$6008.
    dead port 2/3 on $pmux $flatten\u_briey.\axi_apbBridge.$procmux$6008.
    dead port 1/3 on $pmux $flatten\u_briey.\axi_apbBridge.$procmux$6019.
    dead port 2/3 on $pmux $flatten\u_briey.\axi_apbBridge.$procmux$6019.
    dead port 2/2 on $mux $flatten\u_briey.\axi_apbBridge.$procmux$6030.
    dead port 2/2 on $mux $flatten\u_briey.\axi_apbBridge.$procmux$6039.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.$procmux$6408.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.$procmux$6417.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.$procmux$6426.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.$procmux$6435.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.$procmux$6444.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.$procmux$6453.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.$procmux$6468.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3241.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3368.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3377.
    dead port 1/5 on $pmux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3380.
    dead port 2/5 on $pmux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3380.
    dead port 3/5 on $pmux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3380.
    dead port 4/5 on $pmux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3380.
    dead port 1/5 on $pmux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3389.
    dead port 2/5 on $pmux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3389.
    dead port 3/5 on $pmux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3389.
    dead port 4/5 on $pmux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3389.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3399.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3401.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3407.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3210.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3212.
    dead port 2/2 on $mux $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3219.
    dead port 2/2 on $mux $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4443.
    dead port 2/2 on $mux $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4445.
    dead port 2/2 on $mux $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4451.
    dead port 1/2 on $mux $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4460.
    dead port 1/2 on $mux $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$procmux$8300.
    dead port 1/2 on $mux $flatten\u_briey.\dbus_axi_decoder.$procmux$8246.
    dead port 2/2 on $mux $flatten\u_briey.\jtagBridge_1.$procmux$8130.
    dead port 2/2 on $mux $procmux$8667.
    dead port 1/2 on $mux $procmux$8670.
    dead port 1/2 on $mux $procmux$8694.
    dead port 2/2 on $mux $procmux$8805.
Removed 235 multiplexer ports.
<suppressed ~947 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_core_cpu.$procmux$7344: { $flatten\u_briey.\axi_core_cpu.$procmux$7347_CMP $auto$opt_reduce.cc:134:opt_mux$9593 }
    New ctrl vector for $mux cell $flatten\u_briey.\axi_core_cpu.$procmux$7408: { }
    New ctrl vector for $mux cell $flatten\u_briey.\axi_core_cpu.$procmux$7465: { }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_core_cpu.$procmux$7490: $auto$opt_reduce.cc:134:opt_mux$9595
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_core_cpu.$procmux$7616: $auto$opt_reduce.cc:134:opt_mux$9597
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_core_cpu.$procmux$7620: { $auto$opt_reduce.cc:134:opt_mux$9599 $flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:8269$1140_Y }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$procmux$8066:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0]
      New connections: $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [31:1] = { $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] $flatten\u_briey.\axi_core_cpu.$0$memwr$\RegFilePlugin_regFile$./Briey.v:6710$802_EN[31:0]$998 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3688:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0]
      New connections: $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [21:1] = { $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./Briey.v:15360$2666_EN[21:0]$2679 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3699:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0]
      New connections: $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [31:1] = { $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./Briey.v:15348$2665_EN[31:0]$2670 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4253:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2470
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2470 [0]
      New connections: $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2470 [7:1] = { $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2470 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2470 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2470 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2470 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2470 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2470 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./Briey.v:14680$2442_EN[7:0]$2470 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4262:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2467
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2467 [0]
      New connections: $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2467 [7:1] = { $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2467 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2467 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2467 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2467 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2467 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2467 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./Briey.v:14677$2441_EN[7:0]$2467 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4271:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2464
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2464 [0]
      New connections: $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2464 [7:1] = { $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2464 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2464 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2464 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2464 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2464 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2464 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./Briey.v:14674$2440_EN[7:0]$2464 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4280:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2461
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2461 [0]
      New connections: $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2461 [7:1] = { $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2461 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2461 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2461 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2461 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2461 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2461 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./Briey.v:14671$2439_EN[7:0]$2461 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4297:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0]
      New connections: $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [21:1] = { $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./Briey.v:14656$2438_EN[21:0]$2449 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_ram.$procmux$5622:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2031
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2031 [0]
      New connections: $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2031 [7:1] = { $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2031 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2031 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2031 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2031 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2031 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2031 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol3$./Briey.v:13031$2011_EN[7:0]$2031 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_ram.$procmux$5631:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2028
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2028 [0]
      New connections: $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2028 [7:1] = { $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2028 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2028 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2028 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2028 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2028 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2028 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol2$./Briey.v:13028$2010_EN[7:0]$2028 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_ram.$procmux$5640:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2025
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2025 [0]
      New connections: $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2025 [7:1] = { $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2025 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2025 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2025 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2025 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2025 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2025 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol1$./Briey.v:13025$2009_EN[7:0]$2025 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_ram.$procmux$5649:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2022
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2022 [0]
      New connections: $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2022 [7:1] = { $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2022 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2022 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2022 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2022 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2022 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2022 [0] $flatten\u_briey.\axi_ram.$0$memwr$\ram_symbol0$./Briey.v:13022$2008_EN[7:0]$2022 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_ram2.$procmux$5791:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1939
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1939 [0]
      New connections: $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1939 [7:1] = { $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1939 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1939 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1939 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1939 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1939 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1939 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol3$./Briey.v:12653$1919_EN[7:0]$1939 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_ram2.$procmux$5800:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1936
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1936 [0]
      New connections: $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1936 [7:1] = { $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1936 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1936 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1936 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1936 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1936 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1936 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol2$./Briey.v:12650$1918_EN[7:0]$1936 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_ram2.$procmux$5809:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1933
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1933 [0]
      New connections: $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1933 [7:1] = { $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1933 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1933 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1933 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1933 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1933 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1933 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol1$./Briey.v:12647$1917_EN[7:0]$1933 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_ram2.$procmux$5818:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1930
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1930 [0]
      New connections: $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1930 [7:1] = { $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1930 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1930 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1930 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1930 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1930 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1930 [0] $flatten\u_briey.\axi_ram2.$0$memwr$\ram_symbol0$./Briey.v:12644$1916_EN[7:0]$1930 [0] }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4581: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4585_CMP $auto$opt_reduce.cc:134:opt_mux$9601 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4591: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4585_CMP $auto$opt_reduce.cc:134:opt_mux$9603 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4609: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4585_CMP $auto$opt_reduce.cc:134:opt_mux$9605 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4619: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4585_CMP $auto$opt_reduce.cc:134:opt_mux$9607 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4629: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4585_CMP $auto$opt_reduce.cc:134:opt_mux$9609 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4650: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4585_CMP $auto$opt_reduce.cc:134:opt_mux$9611 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4678: $auto$opt_reduce.cc:134:opt_mux$9613
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4687: $auto$opt_reduce.cc:134:opt_mux$9615
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4705: $auto$opt_reduce.cc:134:opt_mux$9617
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4740: { $auto$opt_reduce.cc:134:opt_mux$9619 $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4585_CMP }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4781: $auto$opt_reduce.cc:134:opt_mux$9621
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4796: $auto$opt_reduce.cc:134:opt_mux$9623
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4811: $auto$opt_reduce.cc:134:opt_mux$9625
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4826: $auto$opt_reduce.cc:134:opt_mux$9627
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4880: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4584_CMP $auto$opt_reduce.cc:134:opt_mux$9629 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4935: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4584_CMP $auto$opt_reduce.cc:134:opt_mux$9631 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4990: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4584_CMP $auto$opt_reduce.cc:134:opt_mux$9633 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5050: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4584_CMP $auto$opt_reduce.cc:134:opt_mux$9635 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5122: $auto$opt_reduce.cc:134:opt_mux$9637
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5150: $auto$opt_reduce.cc:134:opt_mux$9639
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5178: $auto$opt_reduce.cc:134:opt_mux$9641
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5206: $auto$opt_reduce.cc:134:opt_mux$9643
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5227: $auto$opt_reduce.cc:134:opt_mux$9645
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5313: $auto$opt_reduce.cc:134:opt_mux$9647
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5368: $auto$opt_reduce.cc:134:opt_mux$9649
    New ctrl vector for $pmux cell $flatten\u_briey.\apb3Router_1.$procmux$8352: { }
    New ctrl vector for $pmux cell $flatten\u_briey.\apb3Router_1.$procmux$8368: { }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5466: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4784_CMP $auto$opt_reduce.cc:134:opt_mux$9651 }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$procmux$3151:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0]
      New connections: $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [20:1] = { $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$0$memwr$\ram$./Briey.v:18623$3050_EN[20:0]$3055 [0] }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.$procmux$8336: { }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procmux$3468: $auto$opt_reduce.cc:134:opt_mux$9653
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procmux$3472: { }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procmux$3476: $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procmux$3469_CMP
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procmux$3484: { }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi4ReadOnlyDecoder_2.$procmux$8218: { }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_apbBridge.$procmux$6012: $auto$opt_reduce.cc:134:opt_mux$9655
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_apbBridge.$procmux$6023: $auto$opt_reduce.cc:134:opt_mux$9657
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$4552:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0]
      New connections: $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [7:1] = { $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3410: { $auto$opt_reduce.cc:134:opt_mux$9659 $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3284_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$4552:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0]
      New connections: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [7:1] = { $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./Briey.v:16231$2257_EN[7:0]$2264 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$procmux$3429:
      Old ports: A=33'000000000000000000000000000000000, B=33'111111111111111111111111111111111, Y=$flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0]
      New connections: $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [32:1] = { $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$0$memwr$\ram$./Briey.v:17954$2888_EN[32:0]$2895 [0] }
    New ctrl vector for $pmux cell $flatten\u_briey.\dbus_axi_decoder.$procmux$8272: $auto$opt_reduce.cc:134:opt_mux$9661
    New ctrl vector for $mux cell $flatten\u_briey.\io_apb_decoder.$procmux$8349: { }
    New ctrl vector for $pmux cell $flatten\u_briey.\jtagBridge_1.$procmux$8100: { $flatten\u_briey.\jtagBridge_1.$procmux$8103_CMP $auto$opt_reduce.cc:134:opt_mux$9663 }
    Consolidated identical input bits for $mux cell $procmux$8818:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\textvram$./top.v:278$226_EN[7:0]$268
      New ports: A=1'0, B=1'1, Y=$0$memwr$\textvram$./top.v:278$226_EN[7:0]$268 [0]
      New connections: $0$memwr$\textvram$./top.v:278$226_EN[7:0]$268 [7:1] = { $0$memwr$\textvram$./top.v:278$226_EN[7:0]$268 [0] $0$memwr$\textvram$./top.v:278$226_EN[7:0]$268 [0] $0$memwr$\textvram$./top.v:278$226_EN[7:0]$268 [0] $0$memwr$\textvram$./top.v:278$226_EN[7:0]$268 [0] $0$memwr$\textvram$./top.v:278$226_EN[7:0]$268 [0] $0$memwr$\textvram$./top.v:278$226_EN[7:0]$268 [0] $0$memwr$\textvram$./top.v:278$226_EN[7:0]$268 [0] }
  Optimizing cells in module \top.
Performed a total of 67 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~267 debug messages>
Removed a total of 89 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $procdff$9543 ($dff) from module top.
Setting constant 0-bit at position 7 on $procdff$9543 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\u_briey.\axi_timerCtrl.\io_external_buffercc.$procdff$9054 ($dff) from module top.
Handling D = Q on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8969 ($adff) from module top (removing D path).
Setting constant 1-bit at position 0 on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8969 ($adff) from module top.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 852 unused wires.
<suppressed ~60 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~9 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~931 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4880: $auto$opt_reduce.cc:134:opt_mux$9629
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4935: $auto$opt_reduce.cc:134:opt_mux$9629
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4990: $auto$opt_reduce.cc:134:opt_mux$9629
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5050: $auto$opt_reduce.cc:134:opt_mux$9629
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3283: { $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3242_CMP $auto$opt_reduce.cc:134:opt_mux$9665 }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3163: { $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3169_CMP $auto$opt_reduce.cc:134:opt_mux$9667 }
    New ctrl vector for $pmux cell $flatten\u_briey.\jtagBridge_1.$procmux$8137: { $flatten\u_briey.\jtagBridge_1.$procmux$8151_CMP $auto$opt_reduce.cc:134:opt_mux$9673 $flatten\u_briey.\jtagBridge_1.$procmux$8148_CMP $flatten\u_briey.\jtagBridge_1.$procmux$8147_CMP $flatten\u_briey.\jtagBridge_1.$procmux$8146_CMP $flatten\u_briey.\jtagBridge_1.$procmux$8144_CMP $auto$opt_reduce.cc:134:opt_mux$9671 $flatten\u_briey.\jtagBridge_1.$procmux$8141_CMP $flatten\u_briey.\jtagBridge_1.$procmux$8140_CMP $flatten\u_briey.\jtagBridge_1.$procmux$8139_CMP $auto$opt_reduce.cc:134:opt_mux$9669 }
  Optimizing cells in module \top.
Performed a total of 7 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_briey.\axi_timerCtrl.\io_external_buffercc.$procdff$9056 ($dff) from module top.
Setting constant 1-bit at position 0 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9123 ($adff) from module top.
Setting constant 1-bit at position 0 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9084 ($dff) from module top.

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 8 unused wires.
<suppressed ~3 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~930 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9124 ($adff) from module top.
Setting constant 0-bit at position 0 on $flatten\u_briey.\axi_core_cpu.$procdff$9278 ($dff) from module top.

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~71 debug messages>

4.12.23. Rerunning OPT passes. (Maybe there is more to do..)

4.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~911 debug messages>

4.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9085 ($dff) from module top.

4.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 35 unused wires.
<suppressed ~1 debug messages>

4.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.30. Rerunning OPT passes. (Maybe there is more to do..)

4.12.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~911 debug messages>

4.12.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.34. Executing OPT_DFF pass (perform DFF optimizations).

4.12.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.12.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.37. Finished OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.gpioa_spista as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_apbBridge.phase as FSM state register:
    Circuit seems to be self-resetting.
Not marking top.u_briey.axi_core_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_core_cpu.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_core_cpu.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_core_cpu.switch_Fetcher_l362 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_gpioACtrl.io_gpio_read_buffercc.buffers_0 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_gpioBCtrl.io_gpio_read_buffercc.buffers_0 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_burst as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_len as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_size as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_burst as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_len as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_size as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_sdramCtrl.ctrl.chip_sdram_DQ_writeEnable as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_task.
Found FSM state register top.u_briey.axi_sdramCtrl.ctrl.frontend_state.
Not marking top.u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.u_briey.axi_uartCtrl.uartCtrl_1.rx.stateMachine_state.
Found FSM state register top.u_briey.axi_uartCtrl.uartCtrl_1.tx.stateMachine_state.
Not marking top.u_briey.axi_vgaCtrl_io_axi_ar_rData_len as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_briey.axi_vgaCtrl_io_axi_ar_rData_size as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.u_briey.dbus_axi_decoder_io_input_r_rData_resp.
Not marking top.u_briey.jtagBridge_1.jtag_tap_fsm_state as FSM state register:
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_task' from module `\top'.
  found $dff cell for state register: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9070
  root of input selection tree: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$0\frontend_rsp_rData_task[2:0]
  found ctrl input: \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_ready
  found ctrl input: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4782_CMP
  found ctrl input: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4783_CMP
  found ctrl input: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4784_CMP
  found ctrl input: \u_briey.axi_sdramCtrl.ctrl.refresh_pending
  found ctrl input: \u_briey.axi_sdramCtrl.bridge_axiCmd_valid
  found state code: 3'011
  found ctrl input: \u_briey.axi_sdramCtrl.ctrl.when_SdramCtrl_l224
  found ctrl input: \u_briey.axi_sdramCtrl.ctrl._zz_when_SdramCtrl_l224
  found state code: 3'100
  found ctrl input: \u_briey.axi_sdramCtrl.bridge_axiCmd_payload_fragment_write
  found state code: 3'101
  found state code: 3'110
  found state code: 3'010
  found ctrl input: \u_briey.axi_sdramCtrl.ctrl.when_SdramCtrl_l210
  found state code: 3'001
  found state code: 3'000
  found ctrl output: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4863_CMP
  found ctrl output: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4644_CMP
  found ctrl output: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4643_CMP
  found ctrl output: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4585_CMP
  found ctrl output: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4584_CMP
  found ctrl output: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4583_CMP
  found ctrl output: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$eq$./Briey.v:17361$2206_Y
  ctrl inputs: { \u_briey.axi_sdramCtrl.ctrl.refresh_pending \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_ready \u_briey.axi_sdramCtrl.ctrl.when_SdramCtrl_l210 \u_briey.axi_sdramCtrl.ctrl._zz_when_SdramCtrl_l224 \u_briey.axi_sdramCtrl.ctrl.when_SdramCtrl_l224 $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4782_CMP $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4783_CMP $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4784_CMP \u_briey.axi_sdramCtrl.bridge_axiCmd_payload_fragment_write \u_briey.axi_sdramCtrl.bridge_axiCmd_valid }
  ctrl outputs: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$eq$./Briey.v:17361$2206_Y $flatten\u_briey.\axi_sdramCtrl.\ctrl.$0\frontend_rsp_rData_task[2:0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4583_CMP $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4584_CMP $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4585_CMP $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4643_CMP $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4644_CMP $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4863_CMP }
  transition:      3'000 10'-0-------- ->      3'000 10'0000001000
  transition:      3'000 10'01---000-0 ->      3'011 10'0011001000
  transition:      3'000 10'01-00000-1 ->      3'100 10'0100001000
  transition:      3'000 10'01-1000001 ->      3'101 10'0101001000
  transition:      3'000 10'01-1000011 ->      3'110 10'0110001000
  transition:      3'000 10'01--1000-1 ->      3'010 10'0010001000
  transition:      3'000 10'110--000-- ->      3'011 10'0011001000
  transition:      3'000 10'111--000-- ->      3'001 10'0001001000
  transition:      3'000 10'-1-----1-- ->      3'001 10'0001001000
  transition:      3'000 10'-1----1--- ->      3'011 10'0011001000
  transition:      3'000 10'-1---1---- ->      3'000 10'0000001000
  transition:      3'100 10'-0-------- ->      3'100 10'0100010000
  transition:      3'100 10'01---000-0 ->      3'011 10'0011010000
  transition:      3'100 10'01-00000-1 ->      3'100 10'0100010000
  transition:      3'100 10'01-1000001 ->      3'101 10'0101010000
  transition:      3'100 10'01-1000011 ->      3'110 10'0110010000
  transition:      3'100 10'01--1000-1 ->      3'010 10'0010010000
  transition:      3'100 10'110--000-- ->      3'011 10'0011010000
  transition:      3'100 10'111--000-- ->      3'001 10'0001010000
  transition:      3'100 10'-1-----1-- ->      3'001 10'0001010000
  transition:      3'100 10'-1----1--- ->      3'011 10'0011010000
  transition:      3'100 10'-1---1---- ->      3'000 10'0000010000
  transition:      3'010 10'-0-------- ->      3'010 10'0010000001
  transition:      3'010 10'01---000-0 ->      3'011 10'0011000001
  transition:      3'010 10'01-00000-1 ->      3'100 10'0100000001
  transition:      3'010 10'01-1000001 ->      3'101 10'0101000001
  transition:      3'010 10'01-1000011 ->      3'110 10'0110000001
  transition:      3'010 10'01--1000-1 ->      3'010 10'0010000001
  transition:      3'010 10'110--000-- ->      3'011 10'0011000001
  transition:      3'010 10'111--000-- ->      3'001 10'0001000001
  transition:      3'010 10'-1-----1-- ->      3'001 10'0001000001
  transition:      3'010 10'-1----1--- ->      3'011 10'0011000001
  transition:      3'010 10'-1---1---- ->      3'000 10'0000000001
  transition:      3'110 10'-0-------- ->      3'110 10'0110100000
  transition:      3'110 10'01---000-0 ->      3'011 10'0011100000
  transition:      3'110 10'01-00000-1 ->      3'100 10'0100100000
  transition:      3'110 10'01-1000001 ->      3'101 10'0101100000
  transition:      3'110 10'01-1000011 ->      3'110 10'0110100000
  transition:      3'110 10'01--1000-1 ->      3'010 10'0010100000
  transition:      3'110 10'110--000-- ->      3'011 10'0011100000
  transition:      3'110 10'111--000-- ->      3'001 10'0001100000
  transition:      3'110 10'-1-----1-- ->      3'001 10'0001100000
  transition:      3'110 10'-1----1--- ->      3'011 10'0011100000
  transition:      3'110 10'-1---1---- ->      3'000 10'0000100000
  transition:      3'001 10'-0-------- ->      3'001 10'0001000010
  transition:      3'001 10'01---000-0 ->      3'011 10'0011000010
  transition:      3'001 10'01-00000-1 ->      3'100 10'0100000010
  transition:      3'001 10'01-1000001 ->      3'101 10'0101000010
  transition:      3'001 10'01-1000011 ->      3'110 10'0110000010
  transition:      3'001 10'01--1000-1 ->      3'010 10'0010000010
  transition:      3'001 10'110--000-- ->      3'011 10'0011000010
  transition:      3'001 10'111--000-- ->      3'001 10'0001000010
  transition:      3'001 10'-1-----1-- ->      3'001 10'0001000010
  transition:      3'001 10'-1----1--- ->      3'011 10'0011000010
  transition:      3'001 10'-1---1---- ->      3'000 10'0000000010
  transition:      3'101 10'-0-------- ->      3'101 10'1101000000
  transition:      3'101 10'01---000-0 ->      3'011 10'1011000000
  transition:      3'101 10'01-00000-1 ->      3'100 10'1100000000
  transition:      3'101 10'01-1000001 ->      3'101 10'1101000000
  transition:      3'101 10'01-1000011 ->      3'110 10'1110000000
  transition:      3'101 10'01--1000-1 ->      3'010 10'1010000000
  transition:      3'101 10'110--000-- ->      3'011 10'1011000000
  transition:      3'101 10'111--000-- ->      3'001 10'1001000000
  transition:      3'101 10'-1-----1-- ->      3'001 10'1001000000
  transition:      3'101 10'-1----1--- ->      3'011 10'1011000000
  transition:      3'101 10'-1---1---- ->      3'000 10'1000000000
  transition:      3'011 10'-0-------- ->      3'011 10'0011000100
  transition:      3'011 10'01---000-0 ->      3'011 10'0011000100
  transition:      3'011 10'01-00000-1 ->      3'100 10'0100000100
  transition:      3'011 10'01-1000001 ->      3'101 10'0101000100
  transition:      3'011 10'01-1000011 ->      3'110 10'0110000100
  transition:      3'011 10'01--1000-1 ->      3'010 10'0010000100
  transition:      3'011 10'110--000-- ->      3'011 10'0011000100
  transition:      3'011 10'111--000-- ->      3'001 10'0001000100
  transition:      3'011 10'-1-----1-- ->      3'001 10'0001000100
  transition:      3'011 10'-1----1--- ->      3'011 10'0011000100
  transition:      3'011 10'-1---1---- ->      3'000 10'0000000100
Extracting FSM `\u_briey.axi_sdramCtrl.ctrl.frontend_state' from module `\top'.
  found $adff cell for state register: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9106
  root of input selection tree: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$0\frontend_state[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4782_CMP
  found ctrl input: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4783_CMP
  found ctrl input: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4784_CMP
  found ctrl input: \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_ready
  found state code: 2'11
  found ctrl input: \u_briey.axi_sdramCtrl.ctrl.frontend_bootRefreshCounter_willOverflowIfInc
  found state code: 2'10
  found ctrl input: \u_briey.axi_sdramCtrl.ctrl.powerup_done
  found state code: 2'01
  found ctrl output: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4784_CMP
  found ctrl output: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4783_CMP
  found ctrl output: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4782_CMP
  ctrl inputs: { \u_briey.axi_sdramCtrl.ctrl.powerup_done \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_ready \u_briey.axi_sdramCtrl.ctrl.frontend_bootRefreshCounter_willOverflowIfInc }
  ctrl outputs: { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$0\frontend_state[1:0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4782_CMP $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4783_CMP $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4784_CMP }
  transition:       2'00 3'0-- ->       2'00 5'00001
  transition:       2'00 3'10- ->       2'00 5'00001
  transition:       2'00 3'11- ->       2'01 5'01001
  transition:       2'10 3'-0- ->       2'10 5'10100
  transition:       2'10 3'-1- ->       2'11 5'11100
  transition:       2'01 3'-0- ->       2'01 5'01010
  transition:       2'01 3'-10 ->       2'01 5'01010
  transition:       2'01 3'-11 ->       2'10 5'10010
  transition:       2'11 3'--- ->       2'11 5'11000
Extracting FSM `\u_briey.axi_uartCtrl.uartCtrl_1.rx.stateMachine_state' from module `\top'.
  found $adff cell for state register: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procdff$8894
  root of input selection tree: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3284_CMP
  found ctrl input: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3242_CMP
  found ctrl input: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3277_CMP
  found ctrl input: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3303_CMP
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.rx.bitTimer_tick
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.rx.sampler_value
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l139
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l125
  found state code: 3'100
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l111
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l113
  found state code: 3'011
  found state code: 3'010
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l93
  found state code: 3'001
  found ctrl output: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3242_CMP
  found ctrl output: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3277_CMP
  found ctrl output: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3284_CMP
  found ctrl output: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3303_CMP
  ctrl inputs: { \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l139 \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l125 \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l113 \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l111 \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l93 \u_briey.axi_uartCtrl.uartCtrl_1.rx.bitTimer_tick \u_briey.axi_uartCtrl.uartCtrl_1.rx.sampler_value }
  ctrl outputs: { $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3303_CMP $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3284_CMP $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3277_CMP $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3242_CMP $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] }
  transition:      3'000 7'----0-- ->      3'000 7'1000000
  transition:      3'000 7'----1-- ->      3'001 7'1000001
  transition:      3'100 7'-----0- ->      3'100 7'0000100
  transition:      3'100 7'-----10 ->      3'000 7'0000000
  transition:      3'100 7'0----11 ->      3'100 7'0000100
  transition:      3'100 7'1----11 ->      3'000 7'0000000
  transition:      3'010 7'-----0- ->      3'010 7'0001010
  transition:      3'010 7'---0-1- ->      3'010 7'0001010
  transition:      3'010 7'--01-1- ->      3'011 7'0001011
  transition:      3'010 7'--11-1- ->      3'100 7'0001100
  transition:      3'001 7'-----0- ->      3'001 7'0010001
  transition:      3'001 7'-----10 ->      3'010 7'0010010
  transition:      3'001 7'-----11 ->      3'000 7'0010000
  transition:      3'011 7'-----0- ->      3'011 7'0100011
  transition:      3'011 7'-0---1- ->      3'000 7'0100000
  transition:      3'011 7'-1---1- ->      3'100 7'0100100
Extracting FSM `\u_briey.axi_uartCtrl.uartCtrl_1.tx.stateMachine_state' from module `\top'.
  found $adff cell for state register: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procdff$8876
  root of input selection tree: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3164_CMP
  found ctrl input: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3169_CMP
  found ctrl input: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3172_CMP
  found ctrl input: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3203_CMP
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.tx.clockDivider_counter_willOverflow
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.tx.when_UartCtrlTx_l93
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.tx.io_write_valid
  found state code: 3'001
  found state code: 3'100
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.tx.when_UartCtrlTx_l73
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l113
  found state code: 3'011
  found state code: 3'010
  found ctrl input: \u_briey.axi_uartCtrl.uartCtrl_1.tx.when_UartCtrlTx_l58
  found ctrl output: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3164_CMP
  found ctrl output: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3169_CMP
  found ctrl output: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3172_CMP
  found ctrl output: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3203_CMP
  ctrl inputs: { \u_briey.axi_uartCtrl.uartCtrl_1.tx.when_UartCtrlTx_l93 \u_briey.axi_uartCtrl.uartCtrl_1.tx.when_UartCtrlTx_l73 \u_briey.axi_uartCtrl.uartCtrl_1.tx.when_UartCtrlTx_l58 \u_briey.axi_uartCtrl.uartCtrl_1.tx.clockDivider_counter_willOverflow \u_briey.axi_uartCtrl.uartCtrl_1.tx.io_write_valid \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l113 }
  ctrl outputs: { $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3203_CMP $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3172_CMP $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3169_CMP $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3164_CMP $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] }
  transition:      3'000 6'--0--- ->      3'000 7'1000000
  transition:      3'000 6'--1--- ->      3'001 7'1000001
  transition:      3'100 6'---0-- ->      3'100 7'0000100
  transition:      3'100 6'0--1-- ->      3'100 7'0000100
  transition:      3'100 6'1--10- ->      3'000 7'0000000
  transition:      3'100 6'1--11- ->      3'001 7'0000001
  transition:      3'010 6'---0-- ->      3'010 7'0010010
  transition:      3'010 6'-0-1-- ->      3'010 7'0010010
  transition:      3'010 6'-1-1-0 ->      3'011 7'0010011
  transition:      3'010 6'-1-1-1 ->      3'100 7'0010100
  transition:      3'001 6'---0-- ->      3'001 7'0100001
  transition:      3'001 6'---1-- ->      3'010 7'0100010
  transition:      3'011 6'---0-- ->      3'011 7'0001011
  transition:      3'011 6'---1-- ->      3'100 7'0001100
Extracting FSM `\u_briey.dbus_axi_decoder_io_input_r_rData_resp' from module `\top'.
  found $dff cell for state register: $flatten\u_briey.$procdff$9458
  root of input selection tree: \u_briey.dbus_axi_decoder.io_input_r_payload_resp
  found reset state: 2'11 (guessed from mux tree)
  found ctrl input: \u_briey.dbus_axi_decoder.pendingError
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$9661
  found ctrl input: \u_briey.io_apb_decoder.when_Apb3Decoder_l88
  found state code: 2'00
  found state code: 2'10
  found state code: 2'11
  found ctrl output: $flatten\u_briey.$eq$./Briey.v:1861$407_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$9661 \u_briey.dbus_axi_decoder.pendingError \u_briey.io_apb_decoder.when_Apb3Decoder_l88 }
  ctrl outputs: { $flatten\u_briey.$eq$./Briey.v:1861$407_Y \u_briey.dbus_axi_decoder.io_input_r_payload_resp }
  transition:       2'00 3'000 ->       2'00 3'100
  transition:       2'00 3'001 ->       2'10 3'110
  transition:       2'00 3'10- ->       2'00 3'100
  transition:       2'00 3'-1- ->       2'11 3'111
  transition:       2'10 3'000 ->       2'00 3'000
  transition:       2'10 3'001 ->       2'10 3'010
  transition:       2'10 3'10- ->       2'00 3'000
  transition:       2'10 3'-1- ->       2'11 3'011
  transition:       2'11 3'000 ->       2'00 3'000
  transition:       2'11 3'001 ->       2'10 3'010
  transition:       2'11 3'10- ->       2'00 3'000
  transition:       2'11 3'-1- ->       2'11 3'011

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_briey.dbus_axi_decoder_io_input_r_rData_resp$9700' from module `\top'.
Optimizing FSM `$fsm$\u_briey.axi_uartCtrl.uartCtrl_1.tx.stateMachine_state$9694' from module `\top'.
Optimizing FSM `$fsm$\u_briey.axi_uartCtrl.uartCtrl_1.rx.stateMachine_state$9688' from module `\top'.
Optimizing FSM `$fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_state$9683' from module `\top'.
Optimizing FSM `$fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_task$9674' from module `\top'.

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 62 unused cells and 70 unused wires.
<suppressed ~74 debug messages>

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_task$9674' from module `\top'.
  Removing unused output signal $flatten\u_briey.\axi_sdramCtrl.\ctrl.$0\frontend_rsp_rData_task[2:0] [0].
  Removing unused output signal $flatten\u_briey.\axi_sdramCtrl.\ctrl.$0\frontend_rsp_rData_task[2:0] [1].
  Removing unused output signal $flatten\u_briey.\axi_sdramCtrl.\ctrl.$0\frontend_rsp_rData_task[2:0] [2].
Optimizing FSM `$fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_state$9683' from module `\top'.
  Removing unused output signal $flatten\u_briey.\axi_sdramCtrl.\ctrl.$0\frontend_state[1:0] [0].
  Removing unused output signal $flatten\u_briey.\axi_sdramCtrl.\ctrl.$0\frontend_state[1:0] [1].
Optimizing FSM `$fsm$\u_briey.axi_uartCtrl.uartCtrl_1.rx.stateMachine_state$9688' from module `\top'.
  Removing unused output signal $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [2].
Optimizing FSM `$fsm$\u_briey.axi_uartCtrl.uartCtrl_1.tx.stateMachine_state$9694' from module `\top'.
  Removing unused output signal $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [2].
  Removing unused output signal $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3203_CMP.
Optimizing FSM `$fsm$\u_briey.dbus_axi_decoder_io_input_r_rData_resp$9700' from module `\top'.
  Removing unused output signal \u_briey.dbus_axi_decoder.io_input_r_payload_resp [0].
  Removing unused output signal \u_briey.dbus_axi_decoder.io_input_r_payload_resp [1].

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_task$9674' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------
Recoding FSM `$fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_state$9683' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_briey.axi_uartCtrl.uartCtrl_1.rx.stateMachine_state$9688' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_briey.axi_uartCtrl.uartCtrl_1.tx.stateMachine_state$9694' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_briey.dbus_axi_decoder_io_input_r_rData_resp$9700' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1-
  10 -> 1--
  11 -> --1

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_task$9674' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_task$9674 (\u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_task):

  Number of input signals:   10
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: \u_briey.axi_sdramCtrl.bridge_axiCmd_valid
    1: \u_briey.axi_sdramCtrl.bridge_axiCmd_payload_fragment_write
    2: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4784_CMP
    3: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4783_CMP
    4: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4782_CMP
    5: \u_briey.axi_sdramCtrl.ctrl.when_SdramCtrl_l224
    6: \u_briey.axi_sdramCtrl.ctrl._zz_when_SdramCtrl_l224
    7: \u_briey.axi_sdramCtrl.ctrl.when_SdramCtrl_l210
    8: \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_ready
    9: \u_briey.axi_sdramCtrl.ctrl.refresh_pending

  Output signals:
    0: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4863_CMP
    1: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4644_CMP
    2: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4643_CMP
    3: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4585_CMP
    4: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4584_CMP
    5: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4583_CMP
    6: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$eq$./Briey.v:17361$2206_Y

  State encoding:
    0:  7'------1
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'-1---1----   ->     0 7'0001000
      1:     0 10'-0--------   ->     0 7'0001000
      2:     0 10'01-00000-1   ->     1 7'0001000
      3:     0 10'01--1000-1   ->     2 7'0001000
      4:     0 10'01-1000011   ->     3 7'0001000
      5:     0 10'111--000--   ->     4 7'0001000
      6:     0 10'-1-----1--   ->     4 7'0001000
      7:     0 10'01-1000001   ->     5 7'0001000
      8:     0 10'01---000-0   ->     6 7'0001000
      9:     0 10'110--000--   ->     6 7'0001000
     10:     0 10'-1----1---   ->     6 7'0001000
     11:     1 10'-1---1----   ->     0 7'0010000
     12:     1 10'01-00000-1   ->     1 7'0010000
     13:     1 10'-0--------   ->     1 7'0010000
     14:     1 10'01--1000-1   ->     2 7'0010000
     15:     1 10'01-1000011   ->     3 7'0010000
     16:     1 10'111--000--   ->     4 7'0010000
     17:     1 10'-1-----1--   ->     4 7'0010000
     18:     1 10'01-1000001   ->     5 7'0010000
     19:     1 10'01---000-0   ->     6 7'0010000
     20:     1 10'110--000--   ->     6 7'0010000
     21:     1 10'-1----1---   ->     6 7'0010000
     22:     2 10'-1---1----   ->     0 7'0000001
     23:     2 10'01-00000-1   ->     1 7'0000001
     24:     2 10'01--1000-1   ->     2 7'0000001
     25:     2 10'-0--------   ->     2 7'0000001
     26:     2 10'01-1000011   ->     3 7'0000001
     27:     2 10'111--000--   ->     4 7'0000001
     28:     2 10'-1-----1--   ->     4 7'0000001
     29:     2 10'01-1000001   ->     5 7'0000001
     30:     2 10'01---000-0   ->     6 7'0000001
     31:     2 10'110--000--   ->     6 7'0000001
     32:     2 10'-1----1---   ->     6 7'0000001
     33:     3 10'-1---1----   ->     0 7'0100000
     34:     3 10'01-00000-1   ->     1 7'0100000
     35:     3 10'01--1000-1   ->     2 7'0100000
     36:     3 10'01-1000011   ->     3 7'0100000
     37:     3 10'-0--------   ->     3 7'0100000
     38:     3 10'111--000--   ->     4 7'0100000
     39:     3 10'-1-----1--   ->     4 7'0100000
     40:     3 10'01-1000001   ->     5 7'0100000
     41:     3 10'01---000-0   ->     6 7'0100000
     42:     3 10'110--000--   ->     6 7'0100000
     43:     3 10'-1----1---   ->     6 7'0100000
     44:     4 10'-1---1----   ->     0 7'0000010
     45:     4 10'01-00000-1   ->     1 7'0000010
     46:     4 10'01--1000-1   ->     2 7'0000010
     47:     4 10'01-1000011   ->     3 7'0000010
     48:     4 10'111--000--   ->     4 7'0000010
     49:     4 10'-1-----1--   ->     4 7'0000010
     50:     4 10'-0--------   ->     4 7'0000010
     51:     4 10'01-1000001   ->     5 7'0000010
     52:     4 10'01---000-0   ->     6 7'0000010
     53:     4 10'110--000--   ->     6 7'0000010
     54:     4 10'-1----1---   ->     6 7'0000010
     55:     5 10'-1---1----   ->     0 7'1000000
     56:     5 10'01-00000-1   ->     1 7'1000000
     57:     5 10'01--1000-1   ->     2 7'1000000
     58:     5 10'01-1000011   ->     3 7'1000000
     59:     5 10'111--000--   ->     4 7'1000000
     60:     5 10'-1-----1--   ->     4 7'1000000
     61:     5 10'01-1000001   ->     5 7'1000000
     62:     5 10'-0--------   ->     5 7'1000000
     63:     5 10'01---000-0   ->     6 7'1000000
     64:     5 10'110--000--   ->     6 7'1000000
     65:     5 10'-1----1---   ->     6 7'1000000
     66:     6 10'-1---1----   ->     0 7'0000100
     67:     6 10'01-00000-1   ->     1 7'0000100
     68:     6 10'01--1000-1   ->     2 7'0000100
     69:     6 10'01-1000011   ->     3 7'0000100
     70:     6 10'111--000--   ->     4 7'0000100
     71:     6 10'-1-----1--   ->     4 7'0000100
     72:     6 10'01-1000001   ->     5 7'0000100
     73:     6 10'01---000-0   ->     6 7'0000100
     74:     6 10'110--000--   ->     6 7'0000100
     75:     6 10'-1----1---   ->     6 7'0000100
     76:     6 10'-0--------   ->     6 7'0000100

-------------------------------------

FSM `$fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_state$9683' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_state$9683 (\u_briey.axi_sdramCtrl.ctrl.frontend_state):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_briey.axi_sdramCtrl.ctrl.frontend_bootRefreshCounter_willOverflowIfInc
    1: \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_ready
    2: \u_briey.axi_sdramCtrl.ctrl.powerup_done

  Output signals:
    0: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4784_CMP
    1: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4783_CMP
    2: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4782_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'10-   ->     0 3'001
      1:     0 3'0--   ->     0 3'001
      2:     0 3'11-   ->     2 3'001
      3:     1 3'-0-   ->     1 3'100
      4:     1 3'-1-   ->     3 3'100
      5:     2 3'-11   ->     1 3'010
      6:     2 3'-10   ->     2 3'010
      7:     2 3'-0-   ->     2 3'010
      8:     3 3'---   ->     3 3'000

-------------------------------------

FSM `$fsm$\u_briey.axi_uartCtrl.uartCtrl_1.rx.stateMachine_state$9688' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_briey.axi_uartCtrl.uartCtrl_1.rx.stateMachine_state$9688 (\u_briey.axi_uartCtrl.uartCtrl_1.rx.stateMachine_state):

  Number of input signals:    7
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_briey.axi_uartCtrl.uartCtrl_1.rx.sampler_value
    1: \u_briey.axi_uartCtrl.uartCtrl_1.rx.bitTimer_tick
    2: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l93
    3: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l111
    4: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l113
    5: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l125
    6: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l139

  Output signals:
    0: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3242_CMP
    1: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3277_CMP
    2: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3284_CMP
    3: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3303_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'----0--   ->     0 4'1000
      1:     0 7'----1--   ->     3 4'1000
      2:     1 7'-----10   ->     0 4'0000
      3:     1 7'1----11   ->     0 4'0000
      4:     1 7'0----11   ->     1 4'0000
      5:     1 7'-----0-   ->     1 4'0000
      6:     2 7'--11-1-   ->     1 4'0001
      7:     2 7'-----0-   ->     2 4'0001
      8:     2 7'---0-1-   ->     2 4'0001
      9:     2 7'--01-1-   ->     4 4'0001
     10:     3 7'-----11   ->     0 4'0010
     11:     3 7'-----10   ->     2 4'0010
     12:     3 7'-----0-   ->     3 4'0010
     13:     4 7'-0---1-   ->     0 4'0100
     14:     4 7'-1---1-   ->     1 4'0100
     15:     4 7'-----0-   ->     4 4'0100

-------------------------------------

FSM `$fsm$\u_briey.axi_uartCtrl.uartCtrl_1.tx.stateMachine_state$9694' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_briey.axi_uartCtrl.uartCtrl_1.tx.stateMachine_state$9694 (\u_briey.axi_uartCtrl.uartCtrl_1.tx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   3
  Number of state bits:       5

  Input signals:
    0: \u_briey.axi_uartCtrl.uartCtrl_1.rx.when_UartCtrlRx_l113
    1: \u_briey.axi_uartCtrl.uartCtrl_1.tx.io_write_valid
    2: \u_briey.axi_uartCtrl.uartCtrl_1.tx.clockDivider_counter_willOverflow
    3: \u_briey.axi_uartCtrl.uartCtrl_1.tx.when_UartCtrlTx_l58
    4: \u_briey.axi_uartCtrl.uartCtrl_1.tx.when_UartCtrlTx_l73
    5: \u_briey.axi_uartCtrl.uartCtrl_1.tx.when_UartCtrlTx_l93

  Output signals:
    0: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3164_CMP
    1: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3169_CMP
    2: $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$procmux$3172_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'--0---   ->     0 3'000
      1:     0 6'--1---   ->     3 3'000
      2:     1 6'1--10-   ->     0 3'000
      3:     1 6'---0--   ->     1 3'000
      4:     1 6'0--1--   ->     1 3'000
      5:     1 6'1--11-   ->     3 3'000
      6:     2 6'-1-1-1   ->     1 3'010
      7:     2 6'---0--   ->     2 3'010
      8:     2 6'-0-1--   ->     2 3'010
      9:     2 6'-1-1-0   ->     4 3'010
     10:     3 6'---1--   ->     2 3'100
     11:     3 6'---0--   ->     3 3'100
     12:     4 6'---1--   ->     1 3'001
     13:     4 6'---0--   ->     4 3'001

-------------------------------------

FSM `$fsm$\u_briey.dbus_axi_decoder_io_input_r_rData_resp$9700' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_briey.dbus_axi_decoder_io_input_r_rData_resp$9700 (\u_briey.dbus_axi_decoder_io_input_r_rData_resp):

  Number of input signals:    3
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_briey.io_apb_decoder.when_Apb3Decoder_l88
    1: \u_briey.dbus_axi_decoder.pendingError
    2: $auto$opt_reduce.cc:134:opt_mux$9661

  Output signals:
    0: $flatten\u_briey.$eq$./Briey.v:1861$407_Y

  State encoding:
    0:      3'-1-
    1:      3'1--
    2:      3'--1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'000   ->     0 1'1
      1:     0 3'10-   ->     0 1'1
      2:     0 3'001   ->     1 1'1
      3:     0 3'-1-   ->     2 1'1
      4:     1 3'000   ->     0 1'0
      5:     1 3'10-   ->     0 1'0
      6:     1 3'001   ->     1 1'0
      7:     1 3'-1-   ->     2 1'0
      8:     2 3'000   ->     0 1'0
      9:     2 3'10-   ->     0 1'0
     10:     2 3'001   ->     1 1'0
     11:     2 3'-1-   ->     2 1'0

-------------------------------------

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_task$9674' from module `\top'.
Mapping FSM `$fsm$\u_briey.axi_sdramCtrl.ctrl.frontend_state$9683' from module `\top'.
Mapping FSM `$fsm$\u_briey.axi_uartCtrl.uartCtrl_1.rx.stateMachine_state$9688' from module `\top'.
Mapping FSM `$fsm$\u_briey.axi_uartCtrl.uartCtrl_1.tx.stateMachine_state$9694' from module `\top'.
Mapping FSM `$fsm$\u_briey.dbus_axi_decoder_io_input_r_rData_resp$9700' from module `\top'.

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~27 debug messages>

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~905 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$9571 ($dff) from module top (D = $procmux$8846_Y, Q = \reset, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9953 ($sdff) from module top (D = 1'1, Q = \reset).
Adding SRST signal on $procdff$9570 ($dff) from module top (D = $procmux$8852_Y, Q = \counter, rval = 20'00000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$9955 ($sdff) from module top (D = $add$./top.v:88$230_Y, Q = \counter).
Adding SRST signal on $procdff$9568 ($dff) from module top (D = $procmux$8829_Y, Q = \py, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$9957 ($sdff) from module top (D = $add$./top.v:258$264_Y, Q = \py).
Adding SRST signal on $procdff$9567 ($dff) from module top (D = $procmux$8840_Y, Q = \px, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$9963 ($sdff) from module top (D = $procmux$8840_Y, Q = \px).
Adding EN signal on $procdff$9550 ($dff) from module top (D = $0\spi_nextbit[4:0], Q = \spi_nextbit).
Adding EN signal on $procdff$9547 ($dff) from module top (D = $0\gpioa_spista[7:0], Q = \gpioa_spista).
Adding EN signal on $procdff$9546 ($dff) from module top (D = $0\gpioa_spicnt[7:0], Q = \gpioa_spicnt).
Adding EN signal on $procdff$9545 ($dff) from module top (D = $0$lookahead\gpioa_spiin$312[31:0]$316, Q = \gpioa_spiin).
Adding EN signal on $procdff$9544 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data, Q = \gpioa_spiout).
Adding EN signal on $procdff$9542 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [7:0], Q = \gpioa_dir).
Adding EN signal on $procdff$9541 ($dff) from module top (D = { \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [7:3] \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [0] }, Q = { \gpioa_out [7:3] \gpioa_out [0] }).
Adding EN signal on $procdff$9541 ($dff) from module top (D = $0\gpioa_out[7:0] [1], Q = \gpioa_out [1]).
Adding EN signal on $procdff$9541 ($dff) from module top (D = $0\gpioa_out[7:0] [2], Q = \gpioa_out [2]).
Adding EN signal on $procdff$9540 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data, Q = \cursory).
Adding EN signal on $procdff$9539 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data, Q = \cursorx).
Adding EN signal on $flatten\u_briey.\systemDebugger_1.$procdff$9421 ($adff) from module top (D = $flatten\u_briey.\systemDebugger_1.$procmux$8165_Y, Q = \u_briey.systemDebugger_1.dispatcher_counter).
Adding EN signal on $flatten\u_briey.\systemDebugger_1.$procdff$9420 ($adff) from module top (D = $flatten\u_briey.\systemDebugger_1.$0\dispatcher_headerLoaded[0:0], Q = \u_briey.systemDebugger_1.dispatcher_headerLoaded).
Adding EN signal on $flatten\u_briey.\systemDebugger_1.$procdff$9419 ($adff) from module top (D = $flatten\u_briey.\systemDebugger_1.$0\dispatcher_dataLoaded[0:0], Q = \u_briey.systemDebugger_1.dispatcher_dataLoaded).
Adding EN signal on $flatten\u_briey.\systemDebugger_1.$procdff$9418 ($dff) from module top (D = { \u_briey.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_briey.systemDebugger_1.dispatcher_headerShifter [7:1] }, Q = \u_briey.systemDebugger_1.dispatcher_headerShifter).
Adding EN signal on $flatten\u_briey.\systemDebugger_1.$procdff$9417 ($dff) from module top (D = { \u_briey.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_briey.systemDebugger_1.dispatcher_dataShifter [66:1] }, Q = \u_briey.systemDebugger_1.dispatcher_dataShifter).
Adding EN signal on $flatten\u_briey.\streamFork_5.$procdff$9402 ($adff) from module top (D = $flatten\u_briey.\streamFork_5.$0\_zz_io_outputs_1_valid[0:0], Q = \u_briey.streamFork_5._zz_io_outputs_1_valid).
Adding EN signal on $flatten\u_briey.\streamFork_5.$procdff$9401 ($adff) from module top (D = $flatten\u_briey.\streamFork_5.$0\_zz_io_outputs_0_valid[0:0], Q = \u_briey.streamFork_5._zz_io_outputs_0_valid).
Adding EN signal on $flatten\u_briey.\jtagBridge_1.\flowCCByToggle_1.$procdff$8947 ($dff) from module top (D = \u_briey.jtagBridge_1.jtag_tap_bypass, Q = \u_briey.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment).
Adding EN signal on $flatten\u_briey.\jtagBridge_1.\flowCCByToggle_1.$procdff$8946 ($dff) from module top (D = \u_briey.jtagBridge_1.flowCCByToggle_1.io_input_payload_last, Q = \u_briey.jtagBridge_1.flowCCByToggle_1.inputArea_data_last).
Adding EN signal on $flatten\u_briey.\jtagBridge_1.\flowCCByToggle_1.$procdff$8945 ($dff) from module top (D = $flatten\u_briey.\jtagBridge_1.\flowCCByToggle_1.$logic_not$./Briey.v:14404$2728_Y, Q = \u_briey.jtagBridge_1.flowCCByToggle_1.inputArea_target).
Adding EN signal on $flatten\u_briey.\jtagBridge_1.\flowCCByToggle_1.$procdff$8944 ($dff) from module top (D = \u_briey.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment, Q = \u_briey.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment).
Adding EN signal on $flatten\u_briey.\jtagBridge_1.\flowCCByToggle_1.$procdff$8943 ($dff) from module top (D = \u_briey.jtagBridge_1.flowCCByToggle_1.inputArea_data_last, Q = \u_briey.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last).
Adding EN signal on $flatten\u_briey.\jtagBridge_1.$procdff$9416 ($dff) from module top (D = { \u_briey.axi_core_cpu.DebugPlugin_busReadDataReg [31:5] \u_briey.jtagBridge_1.io_remote_rsp_payload_data [4:0] }, Q = \u_briey.jtagBridge_1.system_rsp_payload_data).
Adding EN signal on $flatten\u_briey.\jtagBridge_1.$procdff$9415 ($dff) from module top (D = 1'0, Q = \u_briey.jtagBridge_1.system_rsp_payload_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10067 ($dffe) from module top.
Adding SRST signal on $flatten\u_briey.\jtagBridge_1.$procdff$9414 ($dff) from module top (D = $flatten\u_briey.\jtagBridge_1.$procmux$8113_Y, Q = \u_briey.jtagBridge_1.system_rsp_valid, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$10068 ($sdff) from module top (D = 1'0, Q = \u_briey.jtagBridge_1.system_rsp_valid).
Adding EN signal on $flatten\u_briey.\jtagBridge_1.$procdff$9413 ($dff) from module top (D = $flatten\u_briey.\jtagBridge_1.$procmux$8090_Y, Q = \u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1).
Adding SRST signal on $flatten\u_briey.\jtagBridge_1.$procdff$9410 ($dff) from module top (D = $flatten\u_briey.\jtagBridge_1.$procmux$8096_Y, Q = \u_briey.jtagBridge_1._zz_jtag_tap_tdoDr, rval = 268443647).
Adding EN signal on $auto$opt_dff.cc:702:run$10075 ($sdff) from module top (D = { \io_jtag_tdi \u_briey.jtagBridge_1._zz_jtag_tap_tdoDr [31:1] }, Q = \u_briey.jtagBridge_1._zz_jtag_tap_tdoDr).
Adding EN signal on $flatten\u_briey.\jtagBridge_1.$procdff$9408 ($dff) from module top (D = $flatten\u_briey.\jtagBridge_1.$0\jtag_tap_instructionShift[3:0], Q = \u_briey.jtagBridge_1.jtag_tap_instructionShift).
Adding SRST signal on $flatten\u_briey.\jtagBridge_1.$procdff$9407 ($dff) from module top (D = $flatten\u_briey.\jtagBridge_1.$procmux$8105_Y, Q = \u_briey.jtagBridge_1.jtag_tap_instruction, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:702:run$10082 ($sdff) from module top (D = \u_briey.jtagBridge_1.jtag_tap_instructionShift, Q = \u_briey.jtagBridge_1.jtag_tap_instruction).
Adding EN signal on $flatten\u_briey.\dbus_axi_decoder.\errorSlave.$procdff$8936 ($adff) from module top (D = $flatten\u_briey.\dbus_axi_decoder.\errorSlave.$0\consumeData[0:0], Q = \u_briey.dbus_axi_decoder.errorSlave.consumeData).
Adding EN signal on $flatten\u_briey.\dbus_axi_decoder.\errorSlave.$procdff$8935 ($dff) from module top (D = $flatten\u_briey.\dbus_axi_decoder.\errorSlave.$0\remaining[7:0], Q = \u_briey.dbus_axi_decoder.errorSlave.remaining).
Adding EN signal on $flatten\u_briey.\dbus_axi_decoder.$procdff$9429 ($adff) from module top (D = $flatten\u_briey.\dbus_axi_decoder.$0\_zz_cmdAllowedStart[0:0], Q = \u_briey.dbus_axi_decoder._zz_cmdAllowedStart).
Adding EN signal on $flatten\u_briey.\dbus_axi_decoder.$procdff$9426 ($adff) from module top (D = \u_briey.dbus_axi_decoder.decodedCmdError, Q = \u_briey.dbus_axi_decoder.pendingError).
Adding EN signal on $flatten\u_briey.\dbus_axi_decoder.$procdff$9425 ($adff) from module top (D = \u_briey.dbus_axi_decoder._zz_io_sharedOutputs_0_arw_valid, Q = \u_briey.dbus_axi_decoder.pendingSels).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.\errorSlave.$procdff$8933 ($dff) from module top (D = $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.\errorSlave.$0\remaining[7:0], Q = \u_briey.axi_vgaCtrl_io_axi_decoder.errorSlave.remaining).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$procdff$9432 ($adff) from module top (D = \u_briey.axi_vgaCtrl_io_axi_decoder.decodedCmdError, Q = \u_briey.axi_vgaCtrl_io_axi_decoder.pendingError).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$procdff$9431 ($adff) from module top (D = \u_briey.axi_vgaCtrl_io_axi_decoder.decodedCmdSels, Q = \u_briey.axi_vgaCtrl_io_axi_decoder.pendingSels).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$procdff$9041 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$0\v_colorEn[0:0], Q = \u_briey.axi_vgaCtrl.vga_ctrl.v_colorEn).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$procdff$9040 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$0\v_sync[0:0], Q = \u_briey.axi_vgaCtrl.vga_ctrl.v_sync).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$procdff$9039 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$0\v_counter[11:0], Q = \u_briey.axi_vgaCtrl.vga_ctrl.v_counter).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$procdff$9038 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$0\h_colorEn[0:0], Q = \u_briey.axi_vgaCtrl.vga_ctrl.h_colorEn).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$procdff$9037 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$0\h_sync[0:0], Q = \u_briey.axi_vgaCtrl.vga_ctrl.h_sync).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\pulseCCByToggle_1.$procdff$9043 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\pulseCCByToggle_1.$logic_not$./Briey.v:15529$2307_Y, Q = \u_briey.axi_vgaCtrl.pulseCCByToggle_1.inArea_target).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$procdff$8901 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$xor$./Briey.v:18028$2937_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_fifo.pushCC_pushPtrGray).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$procdff$8900 ($adff) from module top (D = \u_briey.axi_vgaCtrl.dma.rspArea_fifo.pushCC_pushPtrPlus, Q = \u_briey.axi_vgaCtrl.dma.rspArea_fifo.pushCC_pushPtr).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$procdff$8899 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$xor$./Briey.v:18042$2939_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_fifo.popCC_popPtrGray).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$procdff$8898 ($adff) from module top (D = \u_briey.axi_vgaCtrl.dma.rspArea_fifo.popCC_popPtrPlus [9], Q = \u_briey.axi_vgaCtrl.dma.rspArea_fifo.popCC_popPtr [9]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9033 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16114$2426_Y, Q = \u_briey.axi_vgaCtrl.dma._zz_when_Utils_l280_8).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9032 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16109$2424_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_pushCmdGray [5]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9032 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16106$2423_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_pushCmdGray [4]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9032 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16103$2422_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_pushCmdGray [3]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9032 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16100$2421_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_pushCmdGray [2]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9032 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16097$2420_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_pushCmdGray [1]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9032 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16112$2425_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_pushCmdGray [6]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9032 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16094$2419_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_pushCmdGray [0]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9031 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$0\cmdActive[0:0], Q = \u_briey.axi_vgaCtrl.dma.cmdActive).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9027 ($dff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$0\memCmdCounter[17:0], Q = \u_briey.axi_vgaCtrl.dma.memCmdCounter).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9025 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16160$2437_Y, Q = \u_briey.axi_vgaCtrl.dma._zz_when_Utils_l280).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9024 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16155$2435_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_frameClockArea_popCmdGray [5]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9024 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16152$2434_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_frameClockArea_popCmdGray [4]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9024 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16149$2433_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_frameClockArea_popCmdGray [3]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9024 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16146$2432_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_frameClockArea_popCmdGray [2]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9024 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16143$2431_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_frameClockArea_popCmdGray [1]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9024 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16158$2436_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_frameClockArea_popCmdGray [6]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9024 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$logic_not$./Briey.v:16140$2430_Y, Q = \u_briey.axi_vgaCtrl.dma.rspArea_frameClockArea_popCmdGray [0]).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9245 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [1], Q = \u_briey.axi_vgaCtrl._zz_io_timings_v_polarity).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9244 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [0], Q = \u_briey.axi_vgaCtrl._zz_io_timings_h_polarity).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9243 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [0], Q = \u_briey.axi_vgaCtrl.run).
Adding SRST signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9242 ($dff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.$procmux$6610_Y, Q = \u_briey.axi_vgaCtrl._zz_when_VgaCtrl_l230, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10187 ($sdff) from module top (D = 1'1, Q = \u_briey.axi_vgaCtrl._zz_when_VgaCtrl_l230).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9240 ($adff) from module top (D = \u_briey.axi_vgaCtrl.dma_io_frame_payload_last, Q = \u_briey.axi_vgaCtrl.dma_io_frame_payload_first).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9239 ($adff) from module top (D = $flatten\u_briey.\axi_vgaCtrl.$0\_zz_dma_io_frame_translated_thrown_ready[0:0], Q = \u_briey.axi_vgaCtrl._zz_dma_io_frame_translated_thrown_ready).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9237 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [11:0], Q = \u_briey.axi_vgaCtrl._zz_io_timings_v_colorEnd).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9236 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [11:0], Q = \u_briey.axi_vgaCtrl._zz_io_timings_v_colorStart).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9235 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [11:0], Q = \u_briey.axi_vgaCtrl._zz_io_timings_v_syncEnd).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9234 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [11:0], Q = \u_briey.axi_vgaCtrl._zz_io_timings_v_syncStart).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9233 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [11:0], Q = \u_briey.axi_vgaCtrl._zz_io_timings_h_colorEnd).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9232 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [11:0], Q = \u_briey.axi_vgaCtrl._zz_io_timings_h_colorStart).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9231 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [11:0], Q = \u_briey.axi_vgaCtrl._zz_io_timings_h_syncEnd).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9230 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [11:0], Q = \u_briey.axi_vgaCtrl._zz_io_timings_h_syncStart).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9229 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [31:5], Q = \u_briey.axi_vgaCtrl._zz_io_base).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.$procdff$9228 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [22:5], Q = \u_briey.axi_vgaCtrl._zz_io_size).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$9048 ($adff) from module top (D = \u_briey.axi_uartCtrl.uartCtrl_1_io_read_queueWithOccupancy.logic_pushing, Q = \u_briey.axi_uartCtrl.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procdff$8893 ($adff) from module top (D = $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$0\break_counter[6:0], Q = \u_briey.axi_uartCtrl.uartCtrl_1.rx.break_counter).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procdff$8890 ($adff) from module top (D = \u_briey.axi_uartCtrl.uartCtrl_1.rx.sampler_samples_3, Q = \u_briey.axi_uartCtrl.uartCtrl_1.rx.sampler_samples_4).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procdff$8889 ($adff) from module top (D = \u_briey.axi_uartCtrl.uartCtrl_1.rx.sampler_samples_2, Q = \u_briey.axi_uartCtrl.uartCtrl_1.rx.sampler_samples_3).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procdff$8888 ($adff) from module top (D = \u_briey.axi_uartCtrl.uartCtrl_1.rx.sampler_samples_1, Q = \u_briey.axi_uartCtrl.uartCtrl_1.rx.sampler_samples_2).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procdff$8887 ($adff) from module top (D = \u_briey.axi_uartCtrl.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, Q = \u_briey.axi_uartCtrl.uartCtrl_1.rx.sampler_samples_1).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procdff$8882 ($dff) from module top (D = $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$or$./Briey.v:0$3025_Y, Q = \u_briey.axi_uartCtrl.uartCtrl_1.rx.stateMachine_shifter).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$9048 ($adff) from module top (D = \u_briey.axi_uartCtrl.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushing, Q = \u_briey.axi_uartCtrl.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.$procdff$9225 ($adff) from module top (D = $flatten\u_briey.\axi_uartCtrl.$0\bridge_misc_readOverflowError[0:0], Q = \u_briey.axi_uartCtrl.bridge_misc_readOverflowError).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.$procdff$9224 ($adff) from module top (D = $flatten\u_briey.\axi_uartCtrl.$0\bridge_misc_readError[0:0], Q = \u_briey.axi_uartCtrl.bridge_misc_readError).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.$procdff$9223 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [1], Q = \u_briey.axi_uartCtrl.bridge_interruptCtrl_readIntEnable).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.$procdff$9222 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [0], Q = \u_briey.axi_uartCtrl.bridge_interruptCtrl_writeIntEnable).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.$procdff$9221 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [19:0], Q = \u_briey.axi_uartCtrl.bridge_uartConfigReg_clockDivider).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.$procdff$9219 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [9:8], Q = \u_briey.axi_uartCtrl.bridge_uartConfigReg_frame_parity).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.$procdff$9218 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [16], Q = \u_briey.axi_uartCtrl.bridge_uartConfigReg_frame_stop).
Adding EN signal on $flatten\u_briey.\axi_uartCtrl.$procdff$9217 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [2:0], Q = \u_briey.axi_uartCtrl.bridge_uartConfigReg_frame_dataLength).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.\timerD.$procdff$9062 ($adff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerD.$0\inhibitFull[0:0], Q = \u_briey.axi_timerCtrl.timerD.inhibitFull).
Adding SRST signal on $flatten\u_briey.\axi_timerCtrl.\timerD.$procdff$9061 ($dff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerD.$procmux$4572_Y, Q = \u_briey.axi_timerCtrl.timerD.counter, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10270 ($sdff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerD.$add$./Briey.v:16514$2243_Y, Q = \u_briey.axi_timerCtrl.timerD.counter).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.\timerC.$procdff$9062 ($adff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerC.$0\inhibitFull[0:0], Q = \u_briey.axi_timerCtrl.timerC.inhibitFull).
Adding SRST signal on $flatten\u_briey.\axi_timerCtrl.\timerC.$procdff$9061 ($dff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerC.$procmux$4572_Y, Q = \u_briey.axi_timerCtrl.timerC.counter, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10275 ($sdff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerC.$add$./Briey.v:16514$2243_Y, Q = \u_briey.axi_timerCtrl.timerC.counter).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.\timerB.$procdff$9062 ($adff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerB.$0\inhibitFull[0:0], Q = \u_briey.axi_timerCtrl.timerB.inhibitFull).
Adding SRST signal on $flatten\u_briey.\axi_timerCtrl.\timerB.$procdff$9061 ($dff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerB.$procmux$4572_Y, Q = \u_briey.axi_timerCtrl.timerB.counter, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10280 ($sdff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerB.$add$./Briey.v:16514$2243_Y, Q = \u_briey.axi_timerCtrl.timerB.counter).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.\timerA.$procdff$9060 ($adff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerA.$0\inhibitFull[0:0], Q = \u_briey.axi_timerCtrl.timerA.inhibitFull).
Adding SRST signal on $flatten\u_briey.\axi_timerCtrl.\timerA.$procdff$9059 ($dff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerA.$procmux$4564_Y, Q = \u_briey.axi_timerCtrl.timerA.counter, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$10285 ($sdff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\timerA.$add$./Briey.v:16560$2251_Y, Q = \u_briey.axi_timerCtrl.timerA.counter).
Adding SRST signal on $flatten\u_briey.\axi_timerCtrl.\prescaler_1.$procdff$9058 ($dff) from module top (D = $flatten\u_briey.\axi_timerCtrl.\prescaler_1.$add$./Briey.v:16584$2255_Y, Q = \u_briey.axi_timerCtrl.prescaler_1.counter, rval = 16'0000000000000000).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9216 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [3:0], Q = \u_briey.axi_timerCtrl.interruptCtrl_1_io_masks_driver).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9215 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [17:16], Q = \u_briey.axi_timerCtrl.timerDBridge_clearsEnable).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9214 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [2:0], Q = \u_briey.axi_timerCtrl.timerDBridge_ticksEnable).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9213 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [17:16], Q = \u_briey.axi_timerCtrl.timerCBridge_clearsEnable).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9212 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [2:0], Q = \u_briey.axi_timerCtrl.timerCBridge_ticksEnable).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9211 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [17:16], Q = \u_briey.axi_timerCtrl.timerBBridge_clearsEnable).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9210 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [2:0], Q = \u_briey.axi_timerCtrl.timerBBridge_ticksEnable).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9209 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [16], Q = \u_briey.axi_timerCtrl.timerABridge_clearsEnable).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9208 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [1:0], Q = \u_briey.axi_timerCtrl.timerABridge_ticksEnable).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9207 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [15:0], Q = \u_briey.axi_timerCtrl.timerD_io_limit_driver).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9206 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [15:0], Q = \u_briey.axi_timerCtrl.timerC_io_limit_driver).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9205 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [15:0], Q = \u_briey.axi_timerCtrl.timerB_io_limit_driver).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9204 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data, Q = \u_briey.axi_timerCtrl.timerA_io_limit_driver).
Adding EN signal on $flatten\u_briey.\axi_timerCtrl.$procdff$9203 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data [15:0], Q = \u_briey.axi_timerCtrl._zz_io_limit).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$procdff$8932 ($adff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.pushing, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.risingOccupancy).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork.$procdff$8919 ($adff) from module top (D = $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork.$0\_zz_io_outputs_1_valid[0:0], Q = \u_briey.axi_sdramCtrl_io_axi_arbiter.cmdArbiter_io_output_fork._zz_io_outputs_1_valid).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork.$procdff$8918 ($adff) from module top (D = $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork.$0\_zz_io_outputs_0_valid[0:0], Q = \u_briey.axi_sdramCtrl_io_axi_arbiter.cmdArbiter_io_output_fork._zz_io_outputs_0_valid).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procdff$8917 ($adff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter._zz_io_output_arw_payload_id_2, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter.cmdArbiter.maskLocked_2).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procdff$8916 ($adff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter._zz_io_output_arw_payload_id_1, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter.cmdArbiter.maskLocked_1).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procdff$8915 ($adff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter.cmdArbiter.maskRouted_0, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter.cmdArbiter.maskLocked_0).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procdff$8914 ($adff) from module top (D = $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$0\locked[0:0], Q = \u_briey.axi_sdramCtrl_io_axi_arbiter.cmdArbiter.locked).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$procdff$8870 ($adff) from module top (D = \u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.pushing, Q = \u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.risingOccupancy).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9108 ($adff) from module top (D = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_valid, Q = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rValid).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9105 ($adff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5119_Y, Q = \u_briey.axi_sdramCtrl.ctrl.frontend_banks_3_active).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9104 ($adff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5147_Y, Q = \u_briey.axi_sdramCtrl.ctrl.frontend_banks_2_active).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9103 ($adff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5175_Y, Q = \u_briey.axi_sdramCtrl.ctrl.frontend_banks_1_active).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9102 ($adff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5203_Y, Q = \u_briey.axi_sdramCtrl.ctrl.frontend_banks_0_active).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9100 ($adff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17416$2216_Y, Q = \u_briey.axi_sdramCtrl.ctrl.powerup_counter).
Adding SRST signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9087 ($dff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4678_Y, Q = \u_briey.axi_sdramCtrl.ctrl.chip_sdram_WEn, rval = 1'1).
Adding SRST signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9086 ($dff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4687_Y, Q = \u_briey.axi_sdramCtrl.ctrl.chip_sdram_RASn, rval = 1'1).
Adding SRST signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9083 ($dff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4705_Y, Q = \u_briey.axi_sdramCtrl.ctrl.chip_sdram_CASn, rval = 1'1).
Adding SRST signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9081 ($dff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y, Q = \u_briey.axi_sdramCtrl.ctrl.chip_sdram_DQ_writeEnable, rval = 16'0000000000000000).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9078 ($dff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4740_Y, Q = \u_briey.axi_sdramCtrl.ctrl.chip_sdram_BA).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9077 ($dff) from module top (D = { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4581_Y $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4650_Y $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4609_Y $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4629_Y $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4619_Y $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4591_Y }, Q = { \u_briey.axi_sdramCtrl.ctrl.chip_sdram_ADDR [12:11] \u_briey.axi_sdramCtrl.ctrl.chip_sdram_ADDR [9:0] }).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9077 ($dff) from module top (D = $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4641_Y, Q = \u_briey.axi_sdramCtrl.ctrl.chip_sdram_ADDR [10]).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9076 ($dff) from module top (D = \u_briey.axi_sdramCtrl.bridge_axiCmd_payload_last, Q = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_context_last).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9075 ($dff) from module top (D = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_payload_context_id, Q = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_context_id).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9074 ($dff) from module top (D = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_payload_mask, Q = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_mask).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9073 ($dff) from module top (D = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_payload_data, Q = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_data).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9072 ($dff) from module top (D = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_payload_rowColumn, Q = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_rowColumn).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9071 ($dff) from module top (D = \u_briey.axi_sdramCtrl.bridge_axiCmd_payload_fragment_addr [11:10], Q = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_bank).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9069 ($dff) from module top (D = \u_briey.axi_sdramCtrl.bridge_axiCmd_payload_fragment_addr [24:12], Q = \u_briey.axi_sdramCtrl.ctrl.frontend_banks_3_row).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9068 ($dff) from module top (D = \u_briey.axi_sdramCtrl.bridge_axiCmd_payload_fragment_addr [24:12], Q = \u_briey.axi_sdramCtrl.ctrl.frontend_banks_2_row).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9067 ($dff) from module top (D = \u_briey.axi_sdramCtrl.bridge_axiCmd_payload_fragment_addr [24:12], Q = \u_briey.axi_sdramCtrl.ctrl.frontend_banks_1_row).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9066 ($dff) from module top (D = \u_briey.axi_sdramCtrl.bridge_axiCmd_payload_fragment_addr [24:12], Q = \u_briey.axi_sdramCtrl.ctrl.frontend_banks_0_row).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.$procdff$9190 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_write, Q = \u_briey.axi_sdramCtrl.unburstify_buffer_transaction_write).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.$procdff$9189 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst, Q = \u_briey.axi_sdramCtrl.unburstify_buffer_transaction_burst).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.$procdff$9188 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size, Q = \u_briey.axi_sdramCtrl.unburstify_buffer_transaction_size).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.$procdff$9187 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id, Q = \u_briey.axi_sdramCtrl.unburstify_buffer_transaction_id).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.$procdff$9186 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr [24:12], Q = \u_briey.axi_sdramCtrl.unburstify_buffer_transaction_addr [24:12]).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.$procdff$9184 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len, Q = \u_briey.axi_sdramCtrl.unburstify_buffer_len).
Adding EN signal on $flatten\u_briey.\axi_sdramCtrl.$procdff$9183 ($dff) from module top (D = \u_briey.axi_sdramCtrl.ctrl_io_bus_rsp_payload_data, Q = \u_briey.axi_sdramCtrl.ctrl_io_bus_rsp_payload_data_regNextWhen).
Adding EN signal on $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$procdff$8932 ($adff) from module top (D = \u_briey.axi_ram_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.pushing, Q = \u_briey.axi_ram_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.risingOccupancy).
Adding EN signal on $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork.$procdff$8929 ($adff) from module top (D = $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork.$0\_zz_io_outputs_1_valid[0:0], Q = \u_briey.axi_ram_io_axi_arbiter.cmdArbiter_io_output_fork._zz_io_outputs_1_valid).
Adding EN signal on $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork.$procdff$8928 ($adff) from module top (D = $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork.$0\_zz_io_outputs_0_valid[0:0], Q = \u_briey.axi_ram_io_axi_arbiter.cmdArbiter_io_output_fork._zz_io_outputs_0_valid).
Adding EN signal on $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter.$procdff$8927 ($adff) from module top (D = \u_briey.axi_ram_io_axi_arbiter._zz_io_output_arw_payload_id, Q = \u_briey.axi_ram_io_axi_arbiter.cmdArbiter.maskLocked_1).
Adding EN signal on $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter.$procdff$8926 ($adff) from module top (D = \u_briey.axi_ram_io_axi_arbiter.cmdArbiter.maskRouted_0, Q = \u_briey.axi_ram_io_axi_arbiter.cmdArbiter.maskLocked_0).
Adding EN signal on $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter.$procdff$8925 ($adff) from module top (D = $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter.$0\locked[0:0], Q = \u_briey.axi_ram_io_axi_arbiter.cmdArbiter.locked).
Adding EN signal on $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$procdff$8932 ($adff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.pushing, Q = \u_briey.axi_ram2_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.risingOccupancy).
Adding EN signal on $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork.$procdff$8924 ($adff) from module top (D = $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork.$0\_zz_io_outputs_1_valid[0:0], Q = \u_briey.axi_ram2_io_axi_arbiter.cmdArbiter_io_output_fork._zz_io_outputs_1_valid).
Adding EN signal on $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork.$procdff$8923 ($adff) from module top (D = $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork.$0\_zz_io_outputs_0_valid[0:0], Q = \u_briey.axi_ram2_io_axi_arbiter.cmdArbiter_io_output_fork._zz_io_outputs_0_valid).
Adding EN signal on $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter.$procdff$8922 ($adff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter._zz_io_output_arw_payload_id, Q = \u_briey.axi_ram2_io_axi_arbiter.cmdArbiter.maskLocked_1).
Adding EN signal on $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter.$procdff$8921 ($adff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter.cmdArbiter.maskRouted_0, Q = \u_briey.axi_ram2_io_axi_arbiter.cmdArbiter.maskLocked_0).
Adding EN signal on $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter.$procdff$8920 ($adff) from module top (D = $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter.$0\locked[0:0], Q = \u_briey.axi_ram2_io_axi_arbiter.cmdArbiter.locked).
Adding EN signal on $flatten\u_briey.\axi_ram2.$procdff$9182 ($dff) from module top (D = { $flatten\u_briey.\axi_ram2.$memrd$\ram_symbol3$./Briey.v:12638$1926_DATA $flatten\u_briey.\axi_ram2.$memrd$\ram_symbol2$./Briey.v:12637$1925_DATA $flatten\u_briey.\axi_ram2.$memrd$\ram_symbol1$./Briey.v:12636$1924_DATA $flatten\u_briey.\axi_ram2.$memrd$\ram_symbol0$./Briey.v:12635$1923_DATA }, Q = \u_briey.axi_ram2._zz_ram_port0).
Adding EN signal on $flatten\u_briey.\axi_ram2.$procdff$9161 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_write, Q = \u_briey.axi_ram2.unburstify_buffer_transaction_write).
Adding EN signal on $flatten\u_briey.\axi_ram2.$procdff$9160 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_burst, Q = \u_briey.axi_ram2.unburstify_buffer_transaction_burst).
Adding EN signal on $flatten\u_briey.\axi_ram2.$procdff$9159 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_size, Q = \u_briey.axi_ram2.unburstify_buffer_transaction_size).
Adding EN signal on $flatten\u_briey.\axi_ram2.$procdff$9158 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_id, Q = \u_briey.axi_ram2.unburstify_buffer_transaction_id).
Adding EN signal on $flatten\u_briey.\axi_ram2.$procdff$9157 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_addr [13:12], Q = \u_briey.axi_ram2.unburstify_buffer_transaction_addr [13:12]).
Adding EN signal on $flatten\u_briey.\axi_ram2.$procdff$9155 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_len, Q = \u_briey.axi_ram2.unburstify_buffer_len).
Adding EN signal on $flatten\u_briey.\axi_ram.$procdff$9154 ($dff) from module top (D = { $flatten\u_briey.\axi_ram.$memrd$\ram_symbol3$./Briey.v:13016$2018_DATA $flatten\u_briey.\axi_ram.$memrd$\ram_symbol2$./Briey.v:13015$2017_DATA $flatten\u_briey.\axi_ram.$memrd$\ram_symbol1$./Briey.v:13014$2016_DATA $flatten\u_briey.\axi_ram.$memrd$\ram_symbol0$./Briey.v:13013$2015_DATA }, Q = \u_briey.axi_ram._zz_ram_port0).
Adding EN signal on $flatten\u_briey.\axi_ram.$procdff$9133 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_write, Q = \u_briey.axi_ram.unburstify_buffer_transaction_write).
Adding EN signal on $flatten\u_briey.\axi_ram.$procdff$9132 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_burst, Q = \u_briey.axi_ram.unburstify_buffer_transaction_burst).
Adding EN signal on $flatten\u_briey.\axi_ram.$procdff$9131 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_size, Q = \u_briey.axi_ram.unburstify_buffer_transaction_size).
Adding EN signal on $flatten\u_briey.\axi_ram.$procdff$9130 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_id, Q = \u_briey.axi_ram.unburstify_buffer_transaction_id).
Adding EN signal on $flatten\u_briey.\axi_ram.$procdff$9129 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_addr [14:12], Q = \u_briey.axi_ram.unburstify_buffer_transaction_addr [14:12]).
Adding EN signal on $flatten\u_briey.\axi_ram.$procdff$9127 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_len, Q = \u_briey.axi_ram.unburstify_buffer_len).
Adding EN signal on $flatten\u_briey.\axi_gpioBCtrl.$procdff$9202 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data, Q = \u_briey.axi_gpioBCtrl.io_gpio_writeEnable_driver).
Adding EN signal on $flatten\u_briey.\axi_gpioBCtrl.$procdff$9201 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data, Q = \u_briey.axi_gpioBCtrl.io_gpio_write_driver).
Adding EN signal on $flatten\u_briey.\axi_gpioACtrl.$procdff$9202 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data, Q = \u_briey.axi_gpioACtrl.io_gpio_writeEnable_driver).
Adding EN signal on $flatten\u_briey.\axi_gpioACtrl.$procdff$9201 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data, Q = \u_briey.axi_gpioACtrl.io_gpio_write_driver).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$9019 ($dff) from module top (D = { $flatten\u_briey.\axi_core_cpu.\dataCache_1.$memrd$\ways_0_data_symbol3$./Briey.v:14665$2457_DATA $flatten\u_briey.\axi_core_cpu.\dataCache_1.$memrd$\ways_0_data_symbol2$./Briey.v:14664$2456_DATA $flatten\u_briey.\axi_core_cpu.\dataCache_1.$memrd$\ways_0_data_symbol1$./Briey.v:14663$2455_DATA $flatten\u_briey.\axi_core_cpu.\dataCache_1.$memrd$\ways_0_data_symbol0$./Briey.v:14662$2454_DATA }, Q = \u_briey.axi_core_cpu.dataCache_1._zz_ways_0_data_port0).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$9005 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.stageA_mask, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_mask).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$9004 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.stageA_wayHits, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$9003 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.\dataCache_1.$ne$./Briey.v:15178$2649_Y, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$9002 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.stageA_dataColisions, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$9001 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.stageA_wayInvalidate, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$9000 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1._zz_ways_0_data_port0, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8998 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1._zz_ways_0_tagsReadRsp_valid [1], Q = \u_briey.axi_core_cpu.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8995 ($dff) from module top (D = 1'0, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10696 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8994 ($dff) from module top (D = 1'0, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10697 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8992 ($dff) from module top (D = 1'1, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_mmuRsp_allowWrite).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10698 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8991 ($dff) from module top (D = 1'1, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_mmuRsp_allowRead).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10699 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8990 ($dff) from module top (D = 1'0, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10700 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8989 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.io_cpu_memory_mmuRsp_isIoAccess, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding SRST signal on $auto$opt_dff.cc:764:run$10701 ($dffe) from module top (D = \u_briey.axi_core_cpu.DBusCachedPlugin_mmuBus_rsp_isIoAccess, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_mmuRsp_isIoAccess, rval = 1'1).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8988 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_to_memory_REGFILE_WRITE_DATA, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8986 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.stageA_request_size, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8985 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.stageA_request_wr, Q = \u_briey.axi_core_cpu.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8984 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.stage0_dataColisions, Q = \u_briey.axi_core_cpu.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8983 ($dff) from module top (D = 1'0, Q = \u_briey.axi_core_cpu.dataCache_1.stageA_wayInvalidate).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10707 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8982 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.stage0_mask, Q = \u_briey.axi_core_cpu.dataCache_1.stageA_mask).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8980 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [13:12], Q = \u_briey.axi_core_cpu.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8979 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_MEMORY_WR, Q = \u_briey.axi_core_cpu.dataCache_1.stageA_request_wr).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8978 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.io_cpu_execute_address [11:5], Q = \u_briey.axi_core_cpu.dataCache_1.tagsReadCmd_payload_regNextWhen).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8971 ($adff) from module top (D = 1'0, Q = \u_briey.axi_core_cpu.dataCache_1.loader_killReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10712 ($adffe) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8970 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0\loader_error[0:0], Q = \u_briey.axi_core_cpu.dataCache_1.loader_error).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8967 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0\loader_valid[0:0], Q = \u_briey.axi_core_cpu.dataCache_1.loader_valid).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8965 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0\stageB_flusher_counter[7:0] [6:0], Q = \u_briey.axi_core_cpu.dataCache_1.stageB_flusher_counter [6:0]).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8964 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0\stageB_flusher_waitDone[0:0], Q = \u_briey.axi_core_cpu.dataCache_1.stageB_flusher_waitDone).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procdff$8963 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.\dataCache_1.$0\memCmdSent[0:0], Q = \u_briey.axi_core_cpu.dataCache_1.memCmdSent).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procdff$8959 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$memrd$\banks_0$./Briey.v:15354$2675_DATA, Q = \u_briey.axi_core_cpu.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procdff$8955 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$add$./Briey.v:15478$2723_Y, Q = \u_briey.axi_core_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procdff$8954 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0\lineLoader_cmdSent[0:0], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procdff$8953 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0\lineLoader_flushPending[0:0], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procdff$8951 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$0\lineLoader_valid[0:0], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_cache.lineLoader_valid).
Adding SRST signal on $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procdff$8949 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3634_Y, Q = \u_briey.axi_core_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10739 ($sdff) from module top (D = $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$add$./Briey.v:15491$2725_Y [6:0], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procdff$8948 ($dff) from module top (D = \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pcReg, Q = \u_briey.axi_core_cpu.IBusCachedPlugin_cache.lineLoader_address).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9397 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\switch_Fetcher_l362[2:0], Q = \u_briey.axi_core_cpu.switch_Fetcher_l362).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9394 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\CsrPlugin_pipelineLiberator_pcValids_2[0:0], Q = \u_briey.axi_core_cpu.CsrPlugin_pipelineLiberator_pcValids_2).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9393 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\CsrPlugin_pipelineLiberator_pcValids_1[0:0], Q = \u_briey.axi_core_cpu.CsrPlugin_pipelineLiberator_pcValids_1).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9392 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\CsrPlugin_pipelineLiberator_pcValids_0[0:0], Q = \u_briey.axi_core_cpu.CsrPlugin_pipelineLiberator_pcValids_0).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9386 ($adff) from module top (D = \u_briey.axi_core_cpu.CsrPlugin_csrMapping_writeDataSignal [3], Q = \u_briey.axi_core_cpu.CsrPlugin_mie_MSIE).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9385 ($adff) from module top (D = \u_briey.axi_core_cpu.CsrPlugin_csrMapping_writeDataSignal [7], Q = \u_briey.axi_core_cpu.CsrPlugin_mie_MTIE).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9384 ($adff) from module top (D = \u_briey.axi_core_cpu.CsrPlugin_csrMapping_writeDataSignal [11], Q = \u_briey.axi_core_cpu.CsrPlugin_mie_MEIE).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9372 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\_zz_IBusCachedPlugin_injector_decodeInput_valid[0:0], Q = \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9371 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\IBusCachedPlugin_decompressor_throw2BytesReg[0:0], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_throw2BytesReg).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9369 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2[0:0], Q = \u_briey.axi_core_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9368 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\IBusCachedPlugin_decodePc_pcReg[31:0], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_decodePc_pcReg).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9367 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\IBusCachedPlugin_fetchPc_inc[0:0], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_inc).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9364 ($adff) from module top (D = { \u_briey.axi_core_cpu.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 1'0 }, Q = { \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pcReg [0] }).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9364 ($adff) from module top (D = \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pc [31:12], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pcReg [31:12]).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9364 ($adff) from module top (D = \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10796 ($adffe) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9363 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\writeBack_arbitration_isValid[0:0], Q = \u_briey.axi_core_cpu.writeBack_arbitration_isValid).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9362 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\memory_arbitration_isValid[0:0], Q = \u_briey.axi_core_cpu.memory_arbitration_isValid).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9361 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\execute_arbitration_isValid[0:0], Q = \u_briey.axi_core_cpu.execute_arbitration_isValid).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9359 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10378$1690_Y, Q = \u_briey.axi_core_cpu.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9358 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10375$1689_Y, Q = \u_briey.axi_core_cpu.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9357 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10372$1688_Y, Q = \u_briey.axi_core_cpu.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9356 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10369$1687_Y, Q = \u_briey.axi_core_cpu.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9355 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10366$1686_Y, Q = \u_briey.axi_core_cpu.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9354 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10363$1685_Y, Q = \u_briey.axi_core_cpu.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9353 ($dff) from module top (D = \u_briey.axi_core_cpu.memory_MUL_LOW, Q = \u_briey.axi_core_cpu.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9352 ($dff) from module top (D = { \u_briey.axi_core_cpu.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \u_briey.axi_core_cpu.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10823 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9351 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_BRANCH_DO, Q = \u_briey.axi_core_cpu.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9350 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_to_memory_MUL_HH, Q = \u_briey.axi_core_cpu.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9349 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_MUL_HH, Q = \u_briey.axi_core_cpu.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9348 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_MUL_HL, Q = \u_briey.axi_core_cpu.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9347 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_MUL_LH, Q = \u_briey.axi_core_cpu.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9346 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_MUL_LL, Q = \u_briey.axi_core_cpu.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9345 ($dff) from module top (D = \u_briey.axi_core_cpu._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \u_briey.axi_core_cpu.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9344 ($dff) from module top (D = \u_briey.axi_core_cpu._zz_decode_RS2_1, Q = \u_briey.axi_core_cpu.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9343 ($dff) from module top (D = \u_briey.axi_core_cpu._zz_decode_RS2, Q = \u_briey.axi_core_cpu.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9342 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \u_briey.axi_core_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9341 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_MEMORY_STORE_DATA_RF, Q = \u_briey.axi_core_cpu.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9340 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_DO_EBREAK, Q = \u_briey.axi_core_cpu.decode_to_execute_DO_EBREAK).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9338 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_CSR_WRITE_OPCODE, Q = \u_briey.axi_core_cpu.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9337 ($dff) from module top (D = \u_briey.axi_core_cpu.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \u_briey.axi_core_cpu.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9336 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_SRC2_FORCE_ZERO, Q = \u_briey.axi_core_cpu.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9335 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_RS2, Q = \u_briey.axi_core_cpu.decode_to_execute_RS2).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9334 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_RS1, Q = \u_briey.axi_core_cpu.decode_to_execute_RS1).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9333 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_to_memory_ENV_CTRL, Q = \u_briey.axi_core_cpu.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9332 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_ENV_CTRL, Q = \u_briey.axi_core_cpu.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9331 ($dff) from module top (D = \u_briey.axi_core_cpu._zz_decode_to_execute_ENV_CTRL, Q = \u_briey.axi_core_cpu.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9330 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_IS_CSR, Q = \u_briey.axi_core_cpu.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9329 ($dff) from module top (D = { \u_briey.axi_core_cpu._zz_decode_to_execute_BRANCH_CTRL [1] \u_briey.axi_core_cpu._zz__zz_decode_ENV_CTRL_2_7 }, Q = \u_briey.axi_core_cpu.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9328 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_IS_RS1_SIGNED, Q = \u_briey.axi_core_cpu.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9327 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_IS_RS1_SIGNED, Q = \u_briey.axi_core_cpu.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9326 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_IS_DIV, Q = \u_briey.axi_core_cpu.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9325 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_IS_DIV, Q = \u_briey.axi_core_cpu.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9324 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_to_memory_IS_MUL, Q = \u_briey.axi_core_cpu.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9323 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_IS_MUL, Q = \u_briey.axi_core_cpu.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9322 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_IS_MUL, Q = \u_briey.axi_core_cpu.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9321 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_SHIFT_CTRL, Q = \u_briey.axi_core_cpu.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9320 ($dff) from module top (D = { \u_briey.axi_core_cpu._zz__zz_decode_ENV_CTRL_2_13 \u_briey.axi_core_cpu._zz_decode_to_execute_SHIFT_CTRL [0] }, Q = \u_briey.axi_core_cpu.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9319 ($dff) from module top (D = { \u_briey.axi_core_cpu._zz__zz_decode_ENV_CTRL_2_25 \u_briey.axi_core_cpu._zz__zz_decode_ENV_CTRL_2_27 }, Q = \u_briey.axi_core_cpu.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9318 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_SRC_LESS_UNSIGNED, Q = \u_briey.axi_core_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9317 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_MEMORY_MANAGMENT, Q = \u_briey.axi_core_cpu.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9316 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_to_memory_MEMORY_WR, Q = \u_briey.axi_core_cpu.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9315 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_MEMORY_WR, Q = \u_briey.axi_core_cpu.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9314 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_MEMORY_WR, Q = \u_briey.axi_core_cpu.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9313 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9312 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_BYPASSABLE_MEMORY_STAGE, Q = \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9311 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_BYPASSABLE_EXECUTE_STAGE, Q = \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9310 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_to_memory_REGFILE_WRITE_VALID, Q = \u_briey.axi_core_cpu.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9309 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_REGFILE_WRITE_VALID, Q = \u_briey.axi_core_cpu.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9308 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_REGFILE_WRITE_VALID, Q = \u_briey.axi_core_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:764:run$10866 ($dffe) from module top (D = \u_briey.axi_core_cpu._zz__zz_decode_ENV_CTRL_2_71, Q = \u_briey.axi_core_cpu.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9307 ($dff) from module top (D = { \u_briey.axi_core_cpu._zz_decode_to_execute_SRC2_CTRL [1] \u_briey.axi_core_cpu._zz__zz_decode_ENV_CTRL_2_89 }, Q = \u_briey.axi_core_cpu.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9306 ($dff) from module top (D = { \u_briey.axi_core_cpu._zz__zz_decode_ENV_CTRL_2_94 \u_briey.axi_core_cpu._zz__zz_decode_ENV_CTRL_2_100 }, Q = \u_briey.axi_core_cpu.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9305 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_to_memory_MEMORY_ENABLE, Q = \u_briey.axi_core_cpu.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9304 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_MEMORY_ENABLE, Q = \u_briey.axi_core_cpu.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9303 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_MEMORY_ENABLE, Q = \u_briey.axi_core_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9302 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_SRC_USE_SUB_LESS, Q = \u_briey.axi_core_cpu.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9301 ($dff) from module top (D = { \u_briey.axi_core_cpu._zz_decode_to_execute_SRC1_CTRL [1] \u_briey.axi_core_cpu._zz__zz_decode_ENV_CTRL_2_125 }, Q = \u_briey.axi_core_cpu.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9296 ($dff) from module top (D = \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc, Q = \u_briey.axi_core_cpu.decode_to_execute_IS_RVC).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9295 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_to_memory_INSTRUCTION, Q = \u_briey.axi_core_cpu.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9294 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION, Q = \u_briey.axi_core_cpu.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9293 ($dff) from module top (D = \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst, Q = \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9292 ($dff) from module top (D = \u_briey.axi_core_cpu.execute_to_memory_PC, Q = \u_briey.axi_core_cpu.memory_to_writeBack_PC).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9291 ($dff) from module top (D = \u_briey.axi_core_cpu.decode_to_execute_PC, Q = \u_briey.axi_core_cpu.execute_to_memory_PC).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9290 ($dff) from module top (D = \u_briey.axi_core_cpu.IBusCachedPlugin_decodePc_pcReg, Q = \u_briey.axi_core_cpu.decode_to_execute_PC).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9289 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$procmux$6868_Y, Q = \u_briey.axi_core_cpu.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$opt_dff.cc:764:run$10886 ($dffe) from module top (D = 2'xx, Q = \u_briey.axi_core_cpu.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$10889 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$10889 ($sdffce) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9288 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$procmux$6876_Y, Q = \u_briey.axi_core_cpu.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$opt_dff.cc:764:run$10894 ($dffe) from module top (D = 3'xxx, Q = { \u_briey.axi_core_cpu.CsrPlugin_interrupt_code [3] \u_briey.axi_core_cpu.CsrPlugin_interrupt_code [1:0] }, rval = 3'011).
Adding SRST signal on $auto$opt_dff.cc:764:run$10894 ($dffe) from module top (D = $flatten\u_briey.\axi_core_cpu.$procmux$6874_Y [2], Q = \u_briey.axi_core_cpu.CsrPlugin_interrupt_code [2], rval = 1'0).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$10897 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$10897 ($sdffce) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$10897 ($sdffce) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9287 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \u_briey.axi_core_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9286 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \u_briey.axi_core_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9283 ($dff) from module top (D = \u_briey.axi_core_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \u_briey.axi_core_cpu.CsrPlugin_mtval).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9282 ($dff) from module top (D = \u_briey.axi_core_cpu.CsrPlugin_trapCause, Q = \u_briey.axi_core_cpu.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9281 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$logic_not$./Briey.v:10156$1684_Y, Q = \u_briey.axi_core_cpu.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\u_briey.\axi_core_cpu.$procdff$9280 ($dff) from module top (D = \u_briey.axi_core_cpu.CsrPlugin_csrMapping_writeDataSignal [3], Q = \u_briey.axi_core_cpu.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9274 ($dff) from module top (D = \u_briey.axi_core_cpu._zz_memory_DivPlugin_div_result_1 [31:0], Q = \u_briey.axi_core_cpu.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\u_briey.\axi_core_cpu.$procdff$9273 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$procmux$6924_Y, Q = \u_briey.axi_core_cpu.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10922 ($sdff) from module top (D = 1'1, Q = \u_briey.axi_core_cpu.memory_DivPlugin_div_done).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9272 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$logic_and$./Briey.v:10116$1679_Y, Q = \u_briey.axi_core_cpu.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\u_briey.\axi_core_cpu.$procdff$9271 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$procmux$6720_Y, Q = \u_briey.axi_core_cpu.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9271 ($dff) from module top (D = 33'000000000000000000000000000000000, Q = \u_briey.axi_core_cpu.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:764:run$10926 ($dffe) from module top.
Adding EN signal on $auto$opt_dff.cc:702:run$10925 ($sdff) from module top (D = \u_briey.axi_core_cpu.memory_DivPlugin_div_stage_0_outRemainder, Q = \u_briey.axi_core_cpu.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9270 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10115$1670_Y, Q = \u_briey.axi_core_cpu.memory_DivPlugin_rs2).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9269 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10114$1667_Y [32], Q = \u_briey.axi_core_cpu.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9269 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \u_briey.axi_core_cpu.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9268 ($dff) from module top (D = 1'0, Q = \u_briey.axi_core_cpu.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10941 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9266 ($dff) from module top (D = \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_isRvc, Q = \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9265 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0], Q = \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9260 ($dff) from module top (D = \u_briey.axi_core_cpu.IBusCachedPlugin_cache._zz_banks_0_port1 [31:16], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_bufferData).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9257 ($dff) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\DebugPlugin_busReadDataReg[31:0], Q = \u_briey.axi_core_cpu.DebugPlugin_busReadDataReg).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9252 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$procmux$6644_Y, Q = \u_briey.axi_core_cpu.DebugPlugin_disableEbreak).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9251 ($adff) from module top (D = 1'1, Q = \u_briey.axi_core_cpu.DebugPlugin_debugUsed).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9248 ($adff) from module top (D = \u_briey.systemDebugger_1.dispatcher_dataShifter [36], Q = \u_briey.axi_core_cpu.DebugPlugin_stepIt).
Adding EN signal on $flatten\u_briey.\axi_core_cpu.$procdff$9246 ($adff) from module top (D = $flatten\u_briey.\axi_core_cpu.$procmux$6702_Y, Q = \u_briey.axi_core_cpu.DebugPlugin_resetIt).
Adding EN signal on $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$procdff$8932 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.pushing, Q = \u_briey.axi_apbBridge_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.risingOccupancy).
Adding EN signal on $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork.$procdff$8913 ($adff) from module top (D = $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork.$0\_zz_io_outputs_1_valid[0:0], Q = \u_briey.axi_apbBridge_io_axi_arbiter.cmdArbiter_io_output_fork._zz_io_outputs_1_valid).
Adding EN signal on $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork.$procdff$8912 ($adff) from module top (D = $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork.$0\_zz_io_outputs_0_valid[0:0], Q = \u_briey.axi_apbBridge_io_axi_arbiter.cmdArbiter_io_output_fork._zz_io_outputs_0_valid).
Adding EN signal on $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter.$procdff$8911 ($adff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter.cmdArbiter.maskRouted_0, Q = \u_briey.axi_apbBridge_io_axi_arbiter.cmdArbiter.maskLocked_0).
Adding EN signal on $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter.$procdff$8910 ($adff) from module top (D = $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter.$0\locked[0:0], Q = \u_briey.axi_apbBridge_io_axi_arbiter.cmdArbiter.locked).
Adding EN signal on $flatten\u_briey.\axi_apbBridge.$procdff$9200 ($adff) from module top (D = $flatten\u_briey.\axi_apbBridge.$0\phase[1:0], Q = \u_briey.axi_apbBridge.phase).
Adding EN signal on $flatten\u_briey.\axi_apbBridge.$procdff$9198 ($dff) from module top (D = \u_briey.axi_apbBridge.io_apb_PRDATA, Q = \u_briey.axi_apbBridge.readedData).
Adding EN signal on $flatten\u_briey.\axi_apbBridge.$procdff$9197 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_arw_rData_write, Q = \u_briey.axi_apbBridge.write).
Adding EN signal on $flatten\u_briey.\axi4ReadOnlyDecoder_2.\errorSlave.$procdff$8939 ($dff) from module top (D = $flatten\u_briey.\axi4ReadOnlyDecoder_2.\errorSlave.$0\remaining[7:0], Q = \u_briey.axi4ReadOnlyDecoder_2.errorSlave.remaining).
Adding EN signal on $flatten\u_briey.\axi4ReadOnlyDecoder_2.$procdff$9424 ($adff) from module top (D = \u_briey.axi4ReadOnlyDecoder_2.decodedCmdError, Q = \u_briey.axi4ReadOnlyDecoder_2.pendingError).
Adding EN signal on $flatten\u_briey.\axi4ReadOnlyDecoder_2.$procdff$9423 ($adff) from module top (D = \u_briey.axi4ReadOnlyDecoder_2.decodedCmdSels, Q = \u_briey.axi4ReadOnlyDecoder_2.pendingSels).
Adding SRST signal on $flatten\u_briey.$procdff$9538 ($dff) from module top (D = $flatten\u_briey.$procmux$8611_Y, Q = \u_briey.resetCtrl_systemResetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10985 ($sdff) from module top (D = $flatten\u_briey.$add$./Briey.v:2129$462_Y, Q = \u_briey.resetCtrl_systemResetCounter).
Adding SRST signal on $flatten\u_briey.$procdff$9537 ($dff) from module top (D = \u_briey.resetCtrl_systemResetUnbuffered, Q = \u_briey.resetCtrl_axiReset, rval = 1'1).
Adding EN signal on $flatten\u_briey.$procdff$9535 ($adff) from module top (D = $flatten\u_briey.$0\axi_apbBridge_io_axi_arbiter_io_output_w_rValid[0:0], Q = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9534 ($adff) from module top (D = $flatten\u_briey.$0\axi_apbBridge_io_axi_arbiter_io_output_arw_rValid[0:0], Q = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_arw_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9533 ($adff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_valid, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9532 ($adff) from module top (D = $flatten\u_briey.$0\axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid[0:0], Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9531 ($adff) from module top (D = $flatten\u_briey.$0\axi_sdramCtrl_io_axi_arbiter_io_output_arw_rValid[0:0], Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9530 ($adff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_valid, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9529 ($adff) from module top (D = $flatten\u_briey.$0\axi_ram2_io_axi_arbiter_io_output_w_rValid[0:0], Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_w_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9528 ($adff) from module top (D = $flatten\u_briey.$0\axi_ram2_io_axi_arbiter_io_output_arw_rValid[0:0], Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9527 ($adff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_w_s2mPipe_valid, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9526 ($adff) from module top (D = $flatten\u_briey.$0\axi_ram_io_axi_arbiter_io_output_w_rValid[0:0], Q = \u_briey.axi_ram_io_axi_arbiter_io_output_w_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9525 ($adff) from module top (D = $flatten\u_briey.$0\axi_ram_io_axi_arbiter_io_output_arw_rValid[0:0], Q = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9524 ($adff) from module top (D = $flatten\u_briey.$0\axi_vgaCtrl_io_axi_ar_rValid[0:0], Q = \u_briey.axi_vgaCtrl_io_axi_ar_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9523 ($adff) from module top (D = $flatten\u_briey.$0\axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid[0:0], Q = \u_briey.axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9521 ($adff) from module top (D = $flatten\u_briey.$0\dbus_axi_decoder_io_sharedOutputs_3_arw_rValid[0:0], Q = \u_briey.dbus_axi_decoder_io_sharedOutputs_3_arw_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9520 ($adff) from module top (D = $flatten\u_briey.$0\dbus_axi_decoder_io_sharedOutputs_2_arw_rValid[0:0], Q = \u_briey.dbus_axi_decoder_io_sharedOutputs_2_arw_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9519 ($adff) from module top (D = $flatten\u_briey.$0\dbus_axi_decoder_io_sharedOutputs_1_arw_rValid[0:0], Q = \u_briey.dbus_axi_decoder_io_sharedOutputs_1_arw_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9518 ($adff) from module top (D = $flatten\u_briey.$0\dbus_axi_decoder_io_sharedOutputs_0_arw_rValid[0:0], Q = \u_briey.dbus_axi_decoder_io_sharedOutputs_0_arw_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9517 ($adff) from module top (D = $flatten\u_briey.$0\axi4ReadOnlyDecoder_2_io_outputs_2_ar_rValid[0:0], Q = \u_briey.axi4ReadOnlyDecoder_2_io_outputs_2_ar_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9516 ($adff) from module top (D = $flatten\u_briey.$0\axi4ReadOnlyDecoder_2_io_outputs_1_ar_rValid[0:0], Q = \u_briey.axi4ReadOnlyDecoder_2_io_outputs_1_ar_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9515 ($adff) from module top (D = $flatten\u_briey.$0\axi4ReadOnlyDecoder_2_io_outputs_0_ar_rValid[0:0], Q = \u_briey.axi4ReadOnlyDecoder_2_io_outputs_0_ar_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9514 ($adff) from module top (D = $flatten\u_briey.$logic_not$./Briey.v:2187$466_Y, Q = \u_briey._zz_1).
Adding EN signal on $flatten\u_briey.$procdff$9512 ($adff) from module top (D = $flatten\u_briey.$0\axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValid[0:0], Q = \u_briey.axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9511 ($adff) from module top (D = \u_briey.axi_core_cpu_dBus_cmd_rValid, Q = \u_briey.axi_core_cpu_dBus_cmd_m2sPipe_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9510 ($adff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.io_mem_cmd_valid, Q = \u_briey.axi_core_cpu_dBus_cmd_rValid).
Adding EN signal on $flatten\u_briey.$procdff$9507 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_payload_data, Q = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_w_rData_data).
Adding EN signal on $flatten\u_briey.$procdff$9506 ($dff) from module top (D = \u_briey.axi_apbBridge_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_1_payload_write, Q = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_arw_rData_write).
Adding EN signal on $flatten\u_briey.$procdff$9501 ($dff) from module top (D = \u_briey.dbus_axi_decoder.io_input_arw_payload_addr [19:0], Q = \u_briey.axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr).
Adding EN signal on $flatten\u_briey.$procdff$9499 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_payload_strb, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb).
Adding EN signal on $flatten\u_briey.$procdff$9498 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_payload_data, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data).
Adding EN signal on $flatten\u_briey.$procdff$9494 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_0_payload_write, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_write).
Adding EN signal on $flatten\u_briey.$procdff$9493 ($dff) from module top (D = 2'01, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11054 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11054 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.$procdff$9492 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_size, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size).
Adding SRST signal on $auto$opt_dff.cc:764:run$11055 ($dffe) from module top (D = \u_briey.axi_vgaCtrl_io_axi_ar_rData_size, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size, rval = 3'010).
Adding EN signal on $flatten\u_briey.$procdff$9491 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_len, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len).
Adding EN signal on $flatten\u_briey.$procdff$9490 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_id, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id).
Adding SRST signal on $auto$opt_dff.cc:764:run$11058 ($dffe) from module top (D = { \u_briey.axi_sdramCtrl_io_axi_arbiter._zz_io_output_arw_payload_id_2 \u_briey.axi_sdramCtrl_io_axi_arbiter._zz_io_output_arw_payload_id_1 }, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id [3:2], rval = 2'00).
Adding EN signal on $flatten\u_briey.$procdff$9489 ($dff) from module top (D = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_addr, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr).
Adding EN signal on $flatten\u_briey.$procdff$9487 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_payload_strb, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rData_strb).
Adding EN signal on $flatten\u_briey.$procdff$9486 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_payload_data, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_w_s2mPipe_rData_data).
Adding EN signal on $flatten\u_briey.$procdff$9482 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_0_payload_write, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_write).
Adding EN signal on $flatten\u_briey.$procdff$9481 ($dff) from module top (D = 2'01, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_burst).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11064 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11064 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.$procdff$9480 ($dff) from module top (D = 3'010, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_size).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11065 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$11065 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11065 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.$procdff$9479 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_payload_len, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_len).
Adding SRST signal on $auto$opt_dff.cc:764:run$11066 ($dffe) from module top (D = \u_briey._zz_dbus_axi_arw_payload_len, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_len [2:0], rval = 3'111).
Adding EN signal on $flatten\u_briey.$procdff$9478 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_payload_id, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_id).
Adding SRST signal on $auto$opt_dff.cc:764:run$11068 ($dffe) from module top (D = \u_briey.axi_ram2_io_axi_arbiter._zz_io_output_arw_payload_id, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_id [3], rval = 1'0).
Adding EN signal on $flatten\u_briey.$procdff$9477 ($dff) from module top (D = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_payload_addr, Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_addr).
Adding SRST signal on $auto$opt_dff.cc:764:run$11070 ($dffe) from module top (D = \u_briey.dbus_axi_decoder.io_input_arw_payload_addr [4:0], Q = \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_addr [4:0], rval = 5'00000).
Adding EN signal on $flatten\u_briey.$procdff$9475 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_w_s2mPipe_payload_strb, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_strb).
Adding EN signal on $flatten\u_briey.$procdff$9474 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_w_s2mPipe_payload_data, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_data).
Adding EN signal on $flatten\u_briey.$procdff$9470 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter.cmdArbiter_io_output_fork_io_outputs_0_payload_write, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_write).
Adding EN signal on $flatten\u_briey.$procdff$9469 ($dff) from module top (D = 2'01, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_burst).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11075 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11075 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.$procdff$9468 ($dff) from module top (D = 3'010, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_size).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11076 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$11076 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11076 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.$procdff$9467 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_payload_len, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_len).
Adding SRST signal on $auto$opt_dff.cc:764:run$11077 ($dffe) from module top (D = \u_briey._zz_dbus_axi_arw_payload_len, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_len [2:0], rval = 3'111).
Adding EN signal on $flatten\u_briey.$procdff$9466 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_payload_id, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_id).
Adding SRST signal on $auto$opt_dff.cc:764:run$11079 ($dffe) from module top (D = \u_briey.axi_ram_io_axi_arbiter._zz_io_output_arw_payload_id, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_id [3], rval = 1'0).
Adding EN signal on $flatten\u_briey.$procdff$9465 ($dff) from module top (D = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_payload_addr, Q = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_addr).
Adding SRST signal on $auto$opt_dff.cc:764:run$11081 ($dffe) from module top (D = \u_briey.dbus_axi_decoder.io_input_arw_payload_addr [4:0], Q = \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_addr [4:0], rval = 5'00000).
Adding EN signal on $flatten\u_briey.$procdff$9462 ($dff) from module top (D = 3'010, Q = \u_briey.axi_vgaCtrl_io_axi_ar_rData_size).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11083 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$11083 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11083 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.$procdff$9461 ($dff) from module top (D = 8'00000111, Q = \u_briey.axi_vgaCtrl_io_axi_ar_rData_len).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11084 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$11084 ($dffe) from module top.
Setting constant 1-bit at position 2 on $auto$opt_dff.cc:764:run$11084 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11084 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11084 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11084 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11084 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11084 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.$procdff$9460 ($dff) from module top (D = { \u_briey.axi_vgaCtrl.dma.io_mem_cmd_payload 5'00000 }, Q = \u_briey.axi_vgaCtrl_io_axi_ar_rData_addr).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11085 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11085 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11085 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11085 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11085 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.$procdff$9449 ($dff) from module top (D = \u_briey.axi_core_cpu_dBus_cmd_rData_last, Q = \u_briey.axi_core_cpu_dBus_cmd_m2sPipe_rData_last).
Adding EN signal on $flatten\u_briey.$procdff$9448 ($dff) from module top (D = \u_briey.axi_core_cpu_dBus_cmd_rData_size, Q = \u_briey.axi_core_cpu_dBus_cmd_m2sPipe_rData_size).
Adding EN signal on $flatten\u_briey.$procdff$9447 ($dff) from module top (D = \u_briey.axi_core_cpu_dBus_cmd_rData_mask, Q = \u_briey.axi_core_cpu_dBus_cmd_m2sPipe_rData_mask).
Adding EN signal on $flatten\u_briey.$procdff$9446 ($dff) from module top (D = \u_briey.axi_core_cpu_dBus_cmd_rData_data, Q = \u_briey.axi_core_cpu_dBus_cmd_m2sPipe_rData_data).
Adding EN signal on $flatten\u_briey.$procdff$9445 ($dff) from module top (D = \u_briey.axi_core_cpu_dBus_cmd_rData_address, Q = \u_briey.axi_core_cpu_dBus_cmd_m2sPipe_rData_address).
Adding EN signal on $flatten\u_briey.$procdff$9443 ($dff) from module top (D = \u_briey.axi_core_cpu_dBus_cmd_rData_wr, Q = \u_briey.axi_core_cpu_dBus_cmd_m2sPipe_rData_wr).
Adding EN signal on $flatten\u_briey.$procdff$9442 ($dff) from module top (D = 1'1, Q = \u_briey.axi_core_cpu_dBus_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11092 ($dffe) from module top.
Adding EN signal on $flatten\u_briey.$procdff$9441 ($dff) from module top (D = \u_briey.axi_core_cpu_dBus_cmd_payload_size, Q = \u_briey.axi_core_cpu_dBus_cmd_rData_size).
Adding SRST signal on $auto$opt_dff.cc:764:run$11093 ($dffe) from module top (D = $flatten\u_briey.\axi_core_cpu.\dataCache_1.$4\io_mem_cmd_payload_size[2:0] [2], Q = \u_briey.axi_core_cpu_dBus_cmd_rData_size [2], rval = 1'0).
Adding EN signal on $flatten\u_briey.$procdff$9440 ($dff) from module top (D = \u_briey.axi_core_cpu.dataCache_1.stageB_mask, Q = \u_briey.axi_core_cpu_dBus_cmd_rData_mask).
Adding EN signal on $flatten\u_briey.$procdff$9439 ($dff) from module top (D = \u_briey.axi_core_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF, Q = \u_briey.axi_core_cpu_dBus_cmd_rData_data).
Adding EN signal on $flatten\u_briey.$procdff$9438 ($dff) from module top (D = { \u_briey.axi_core_cpu.dataCache_1.stageB_mmuRsp_physicalAddress [31:5] \u_briey.axi_core_cpu_dBus_cmd_payload_address [4:0] }, Q = \u_briey.axi_core_cpu_dBus_cmd_rData_address).
Adding EN signal on $flatten\u_briey.$procdff$9436 ($dff) from module top (D = \u_briey.axi_core_cpu_dBus_cmd_payload_wr, Q = \u_briey.axi_core_cpu_dBus_cmd_rData_wr).

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 501 unused cells and 534 unused wires.
<suppressed ~518 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~117 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8691$1262.
    dead port 2/2 on $mux $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8691$1262.
Removed 2 multiplexer ports.
<suppressed ~615 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$10906: { \u_briey.axi_core_cpu.when_CsrPlugin_l1019 \u_briey.axi_core_cpu.CsrPlugin_hadException }
    New ctrl vector for $pmux cell $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procmux$3480: $auto$opt_reduce.cc:134:opt_mux$11104
  Optimizing cells in module \top.
Performed a total of 2 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~378 debug messages>
Removed a total of 126 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11086 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11057 ($dffe) from module top (D = \u_briey._zz_dbus_axi_arw_payload_len, Q = \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len [2:0], rval = 3'111).
Adding SRST signal on $auto$opt_dff.cc:764:run$10910 ($dffe) from module top (D = { \u_briey.axi_core_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3] \u_briey.axi_core_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1:0] }, Q = { \u_briey.axi_core_cpu.CsrPlugin_mcause_exceptionCode [3] \u_briey.axi_core_cpu.CsrPlugin_mcause_exceptionCode [1:0] }, rval = 3'011).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10741 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10693 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10648 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$10648 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$10648 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10639 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$10639 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10593 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$10593 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$10593 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10584 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$10584 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$10512 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$10512 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$11056 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$11056 ($sdffce) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$11056 ($sdffce) from module top.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 146 unused wires.
<suppressed ~1 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~20 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $flatten\u_briey.\axi_ram.$procmux$5606.
    dead port 2/3 on $pmux $flatten\u_briey.\axi_ram.$procmux$5606.
    dead port 1/6 on $pmux $flatten\u_briey.\axi_ram.$procmux$5615.
    dead port 2/6 on $pmux $flatten\u_briey.\axi_ram.$procmux$5615.
    dead port 3/6 on $pmux $flatten\u_briey.\axi_ram.$procmux$5615.
    dead port 4/6 on $pmux $flatten\u_briey.\axi_ram.$procmux$5615.
    dead port 5/6 on $pmux $flatten\u_briey.\axi_ram.$procmux$5615.
    dead port 6/6 on $pmux $flatten\u_briey.\axi_ram.$procmux$5615.
    dead port 1/3 on $pmux $flatten\u_briey.\axi_ram2.$procmux$5775.
    dead port 2/3 on $pmux $flatten\u_briey.\axi_ram2.$procmux$5775.
    dead port 1/6 on $pmux $flatten\u_briey.\axi_ram2.$procmux$5784.
    dead port 2/6 on $pmux $flatten\u_briey.\axi_ram2.$procmux$5784.
    dead port 3/6 on $pmux $flatten\u_briey.\axi_ram2.$procmux$5784.
    dead port 4/6 on $pmux $flatten\u_briey.\axi_ram2.$procmux$5784.
    dead port 5/6 on $pmux $flatten\u_briey.\axi_ram2.$procmux$5784.
    dead port 6/6 on $pmux $flatten\u_briey.\axi_ram2.$procmux$5784.
    dead port 1/3 on $pmux $flatten\u_briey.\axi_sdramCtrl.$procmux$5938.
    dead port 2/3 on $pmux $flatten\u_briey.\axi_sdramCtrl.$procmux$5938.
    dead port 1/6 on $pmux $flatten\u_briey.\axi_sdramCtrl.$procmux$5953.
    dead port 2/6 on $pmux $flatten\u_briey.\axi_sdramCtrl.$procmux$5953.
    dead port 3/6 on $pmux $flatten\u_briey.\axi_sdramCtrl.$procmux$5953.
    dead port 4/6 on $pmux $flatten\u_briey.\axi_sdramCtrl.$procmux$5953.
    dead port 5/6 on $pmux $flatten\u_briey.\axi_sdramCtrl.$procmux$5953.
    dead port 6/6 on $pmux $flatten\u_briey.\axi_sdramCtrl.$procmux$5953.
Removed 24 multiplexer ports.
<suppressed ~616 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10519 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$10519 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$10519 ($dffe) from module top.

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 30 unused cells and 42 unused wires.
<suppressed ~43 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~610 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.30. Rerunning OPT passes. (Maybe there is more to do..)

4.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~610 debug messages>

4.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.34. Executing OPT_DFF pass (perform DFF optimizations).

4.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.37. Finished OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 19 address bits (of 32) from memory init port top.$flatten\u_briey.\axi_ram.$meminit$\ram_symbol0$./Briey.v:0$2100 (u_briey.axi_ram.ram_symbol0).
Removed top 19 address bits (of 32) from memory init port top.$flatten\u_briey.\axi_ram.$meminit$\ram_symbol1$./Briey.v:0$2101 (u_briey.axi_ram.ram_symbol1).
Removed top 19 address bits (of 32) from memory init port top.$flatten\u_briey.\axi_ram.$meminit$\ram_symbol2$./Briey.v:0$2102 (u_briey.axi_ram.ram_symbol2).
Removed top 19 address bits (of 32) from memory init port top.$flatten\u_briey.\axi_ram.$meminit$\ram_symbol3$./Briey.v:0$2103 (u_briey.axi_ram.ram_symbol3).
Removed top 20 address bits (of 32) from memory init port top.$meminit$\font_mem$./top.v:0$362 (font_mem).
Removed top 15 bits (of 16) from port B of cell top.$add$./top.v:255$263 ($add).
Removed top 15 bits (of 16) from port B of cell top.$add$./top.v:258$264 ($add).
Removed top 30 bits (of 32) from port B of cell top.$ge$./top.v:304$282 ($ge).
Removed top 1 bits (of 8) from port B of cell top.$eq$./top.v:347$299 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$eq$./top.v:348$300 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$eq$./top.v:349$301 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$eq$./top.v:350$302 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$eq$./top.v:351$303 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$eq$./top.v:352$304 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$sub$./top.v:382$321 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$gt$./top.v:397$324 ($gt).
Removed top 31 bits (of 32) from port A of cell top.$shl$./top.v:0$334 ($shl).
Removed top 4 bits (of 5) from port B of cell top.$sub$./top.v:401$338 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$sub$./top.v:407$340 ($sub).
Removed cell top.$procmux$8665 ($mux).
Removed cell top.$procmux$8691 ($mux).
Removed cell top.$procmux$8717 ($mux).
Removed cell top.$procmux$8720 ($mux).
Removed cell top.$procmux$8729 ($mux).
Removed cell top.$procmux$8731 ($mux).
Removed cell top.$procmux$8734 ($mux).
Removed cell top.$procmux$8757 ($mux).
Removed cell top.$procmux$8759 ($mux).
Removed cell top.$procmux$8763 ($mux).
Removed top 6 bits (of 8) from mux cell top.$procmux$8769 ($mux).
Removed cell top.$procmux$8771 ($mux).
Removed cell top.$procmux$8775 ($mux).
Removed top 6 bits (of 8) from mux cell top.$procmux$8777 ($mux).
Removed cell top.$procmux$8781 ($mux).
Removed cell top.$procmux$8783 ($mux).
Removed cell top.$procmux$8787 ($mux).
Removed cell top.$procmux$8803 ($mux).
Removed cell top.$procmux$8821 ($mux).
Removed cell top.$procmux$8824 ($mux).
Removed cell top.$procmux$8834 ($mux).
Removed top 7 bits (of 10) from FF cell top.$procdff$9557 ($dff).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9910 ($eq).
Removed top 6 bits (of 8) from FF cell top.$auto$opt_dff.cc:764:run$9982 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10033 ($ne).
Removed top 1 bits (of 3) from FF cell top.$auto$fsm_map.cc:172:map_fsm$9941 ($dff).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10104 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10107 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10110 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10113 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10101 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10150 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10238 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10245 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10375 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10369 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10356 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10354 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10352 ($ne).
Removed top 4 bits (of 5) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10350 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10348 ($ne).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9745 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9752 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10766 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10803 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10417 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10411 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10396 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10390 ($ne).
Removed top 1 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9715 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9722 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9729 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9897 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10015 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_briey.\apb3Router_1.$procmux$8355_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_briey.\apb3Router_1.$procmux$8356_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\apb3Router_1.$procmux$8357_CMP0 ($eq).
Removed top 7 bits (of 20) from port B of cell top.$flatten\u_briey.\io_apb_decoder.$eq$./Briey.v:2628$484 ($eq).
Removed top 3 bits (of 20) from port B of cell top.$flatten\u_briey.\io_apb_decoder.$eq$./Briey.v:2629$487 ($eq).
Removed top 2 bits (of 20) from port B of cell top.$flatten\u_briey.\io_apb_decoder.$eq$./Briey.v:2630$490 ($eq).
Removed top 2 bits (of 20) from port B of cell top.$flatten\u_briey.\io_apb_decoder.$eq$./Briey.v:2631$493 ($eq).
Removed top 1 bits (of 20) from port B of cell top.$flatten\u_briey.\io_apb_decoder.$eq$./Briey.v:2632$496 ($eq).
Removed top 1 bits (of 20) from port B of cell top.$flatten\u_briey.\io_apb_decoder.$eq$./Briey.v:2633$499 ($eq).
Removed cell top.$flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter.$procmux$3439 ($mux).
Removed cell top.$flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork.$procmux$3447 ($mux).
Removed cell top.$flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork.$procmux$3443 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761 ($add).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.$ternary$./Briey.v:3179$517 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.$eq$./Briey.v:3223$528 ($eq).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procmux$3480 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procmux$3469_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$procmux$3463 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork.$procmux$3495 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork.$procmux$3491 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761 ($add).
Removed cell top.$flatten\u_briey.\axi_ram2_io_axi_arbiter.$ternary$./Briey.v:3489$534 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter.$procmux$3509 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter.$ternary$./Briey.v:13823$2832 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork.$procmux$3517 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork.$procmux$3513 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761 ($add).
Removed cell top.$flatten\u_briey.\axi_ram_io_axi_arbiter.$ternary$./Briey.v:3793$549 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter.$procmux$3531 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter.$ternary$./Briey.v:14127$2803 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork.$procmux$3539 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork.$procmux$3535 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761 ($add).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$eq$./Briey.v:3951$579 ($eq).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.\errorSlave.$procmux$3574 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.\errorSlave.$sub$./Briey.v:14207$2755 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\dbus_axi_decoder.$sub$./Briey.v:4233$603 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\dbus_axi_decoder.$sub$./Briey.v:4240$605 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\dbus_axi_decoder.$add$./Briey.v:4247$607 ($add).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_briey.\dbus_axi_decoder.$eq$./Briey.v:4290$632 ($eq).
Removed cell top.$flatten\u_briey.\dbus_axi_decoder.$procmux$8225 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$9970 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\dbus_axi_decoder.$procmux$8269_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\dbus_axi_decoder.\errorSlave.$procmux$3606 ($mux).
Removed cell top.$flatten\u_briey.\dbus_axi_decoder.\errorSlave.$procmux$3588 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\dbus_axi_decoder.\errorSlave.$sub$./Briey.v:14296$2749 ($sub).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_briey.\axi4ReadOnlyDecoder_2.$eq$./Briey.v:4568$709 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi4ReadOnlyDecoder_2.$procmux$8215_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\axi4ReadOnlyDecoder_2.\errorSlave.$procmux$3610 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\axi4ReadOnlyDecoder_2.\errorSlave.$sub$./Briey.v:14355$2737 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\systemDebugger_1.$add$./Briey.v:4694$746 ($add).
Removed cell top.$flatten\u_briey.\systemDebugger_1.$procmux$8163 ($mux).
Removed cell top.$flatten\u_briey.\systemDebugger_1.$procmux$8175 ($mux).
Removed cell top.$flatten\u_briey.\systemDebugger_1.$procmux$8179 ($mux).
Removed cell top.$flatten\u_briey.\systemDebugger_1.$procmux$8181 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4891$753 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4894$754 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4903$757 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4915$761 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4921$763 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4924$764 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4927$765 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4933$767 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$eq$./Briey.v:4971$770 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$eq$./Briey.v:4973$771 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$eq$./Briey.v:4980$775 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$eq$./Briey.v:4982$777 ($eq).
Removed cell top.$flatten\u_briey.\jtagBridge_1.$procmux$8088 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$procmux$8102_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$procmux$8103_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$procmux$8146_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$procmux$8147_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$procmux$8148_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$procmux$8151_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_briey.\jtagBridge_1.$procmux$8152_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\streamFork_5.$procmux$8074 ($mux).
Removed cell top.$flatten\u_briey.\streamFork_5.$procmux$8078 ($mux).
Removed top 19 bits (of 52) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6478$804 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6478$804 ($add).
Removed top 1 bits (of 52) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6478$804 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$sshr$./Briey.v:6487$808 ($sshr).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:6492$812 ($sub).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:6504$814 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:6505$815 ($mux).
Removed top 31 bits (of 32) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:6514$821 ($mux).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6529$826 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6529$826 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6529$826 ($add).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6539$829 ($and).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6539$829 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6539$829 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:6540$830 ($sub).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6545$831 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6547$832 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6547$833 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6548$835 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6549$836 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6549$837 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6549$838 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6549$840 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6549$841 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6549$842 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6551$843 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6553$844 ($and).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6553$845 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6554$847 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6555$848 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6555$850 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6555$852 ($eq).
Removed top 7 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6555$853 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6555$854 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6559$857 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6560$859 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6561$861 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6562$862 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6574$866 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6576$867 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6576$868 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6577$869 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6577$870 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6578$871 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6578$872 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6579$873 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6579$874 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6584$879 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6584$880 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6585$881 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6585$882 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6586$884 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6586$885 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6588$890 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6590$891 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6592$892 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6592$893 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6593$895 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6594$896 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6594$897 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6595$898 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6595$899 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6596$900 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6596$901 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6597$902 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6603$906 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6605$907 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6605$908 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6606$909 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6606$910 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6607$911 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6607$912 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6608$913 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6608$914 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6611$919 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6618$925 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6618$926 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6619$927 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6624$931 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6626$932 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6628$933 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6636$936 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6638$937 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6638$938 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6639$939 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6639$940 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6640$941 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6642$942 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6642$943 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6643$944 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6644$945 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6645$946 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6645$947 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6646$948 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6648$949 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6648$950 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6651$952 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6658$955 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6660$956 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6665$958 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6665$959 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6666$960 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6666$961 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6667$962 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6671$965 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6673$966 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6673$967 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6680$973 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6682$974 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6682$975 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6683$976 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6683$977 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6686$980 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6687$981 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6687$982 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6688$983 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6690$985 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6694$987 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6696$988 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6698$989 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:6700$991 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:6701$992 ($and).
Removed top 1 bits (of 52) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:7531$1005 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:7531$1005 ($add).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$mul$./Briey.v:7535$1008 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$mul$./Briey.v:7535$1008 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$mul$./Briey.v:7536$1009 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$mul$./Briey.v:7536$1009 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$mul$./Briey.v:7537$1010 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$mul$./Briey.v:7537$1010 ($mul).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:7545$1017 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:7737$1034 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:7737$1035 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:7737$1036 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:7737$1037 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:7737$1038 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:7737$1039 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:7737$1040 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:7737$1041 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:7737$1042 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8128$1092 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8161$1100 ($add).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:8266$1134 ($eq).
Removed top 3 bits (of 32) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135 ($mux).
Removed top 1 bits (of 7) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1136 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8287$1145 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8287$1147 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8287$1148 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:8492$1203 ($eq).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8532$1210 ($mux).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:8797$1276 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:8797$1277 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:8798$1278 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:8799$1280 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:8799$1281 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:8800$1282 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:8800$1283 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:8802$1288 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:8802$1290 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:8802$1291 ($eq).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$and$./Briey.v:8802$1293 ($and).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:8802$1294 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:9000$1317 ($eq).
Removed top 14 bits (of 66) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9073$1324 ($add).
Removed top 2 bits (of 66) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9073$1324 ($add).
Removed top 2 bits (of 66) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9073$1324 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9099$1331 ($add).
Removed top 1 bits (of 33) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:9113$1340 ($sub).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:9458$1434 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:9461$1436 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:9461$1438 ($eq).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$or$./Briey.v:9811$1636 ($or).
Removed top 24 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$or$./Briey.v:9811$1636 ($or).
Removed top 19 bits (of 32) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$or$./Briey.v:9811$1636 ($or).
Removed top 20 bits (of 32) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$or$./Briey.v:9811$1637 ($or).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$or$./Briey.v:9811$1638 ($or).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10114$1667 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10114$1667 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10114$1667 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10115$1670 ($add).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10363$1685 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10366$1686 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10369$1687 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10372$1688 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10375$1689 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$eq$./Briey.v:10378$1690 ($eq).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6642 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6700 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6712 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6874 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6882 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6888 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6930 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6932 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6948 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6986 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6988_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6989_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6990_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6991 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6994 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$6996 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7000 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7002 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7006 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7008 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7080 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7084 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7096 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7100 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7104 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7116 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7120 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7124 ($mux).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7176_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7237 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7297 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7351_CMP0 ($eq).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$10825 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7488_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7499_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7503_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7508_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7512_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7525_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7541 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7546 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7595 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7627_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7635_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7636_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7637_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7638_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7639_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7640_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7641_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7642_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7643_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7644_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7650 ($mux).
Removed top 20 bits (of 32) from mux cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7680 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7716 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$7917_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$8058_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.$procmux$8063_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$8069 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.$procmux$8072 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$10944 ($ne).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$10876 ($dffe).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3705 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3702 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3694 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3691 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3656 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3646 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$procmux$3642 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$add$./Briey.v:15491$2725 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$add$./Briey.v:15478$2723 ($add).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4303 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4300 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4286 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4283 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4277 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4274 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4268 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4265 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4259 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4256 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4235 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4223 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4220 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4217 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4211 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4205 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4202 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4184 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4178 ($mux).
Removed top 7 bits (of 10) from mux cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4175 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4172 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4166 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3828 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3815 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3731 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3727 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3717 ($mux).
Removed cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$3711 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$add$./Briey.v:15212$2651 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$eq$./Briey.v:15178$2643 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$add$./Briey.v:15110$2635 ($add).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.$procmux$6516_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.$procmux$6584_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.$procmux$6597_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.$procmux$6600 ($mux).
Removed top 9 bits (of 10) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$add$./Briey.v:17983$2902 ($add).
Removed top 9 bits (of 10) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$add$./Briey.v:17999$2920 ($add).
Removed top 1 bits (of 10) from port A of cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$xor$./Briey.v:18028$2937 ($xor).
Removed top 1 bits (of 10) from port A of cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$xor$./Briey.v:18042$2939 ($xor).
Removed top 1 bits (of 10) from mux cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$procmux$3417 ($mux).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$procmux$3432 ($mux).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$procmux$3435 ($mux).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4379 ($mux).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4337 ($mux).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4335 ($mux).
Removed top 17 bits (of 18) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:16126$2428 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15929$2366 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.$eq$./Briey.v:15913$2360 ($eq).
Removed top 9 bits (of 27) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15906$2351 ($add).
Removed top 2 bits (of 6) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15853$2331 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.\dma.$sub$./Briey.v:15846$2329 ($sub).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$procmux$4504 ($mux).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$procmux$4498 ($mux).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$procmux$4494 ($mux).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$procmux$4486 ($mux).
Removed cell top.$flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$procmux$4480 ($mux).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$add$./Briey.v:15643$2325 ($add).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$add$./Briey.v:15620$2324 ($add).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.$eq$./Briey.v:11166$1773 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.$procmux$6357_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\axi_uartCtrl.$procmux$6380 ($mux).
Removed cell top.$flatten\u_briey.\axi_uartCtrl.$procmux$6382 ($mux).
Removed cell top.$flatten\u_briey.\axi_uartCtrl.$procmux$6386 ($mux).
Removed cell top.$flatten\u_briey.\axi_uartCtrl.$procmux$6388 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.$procmux$6395_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$eq$./Briey.v:18215$2983 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$add$./Briey.v:18249$3004 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$sub$./Briey.v:18306$3010 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$add$./Briey.v:18309$3011 ($add).
Removed top 7 bits (of 8) from port A of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$shl$./Briey.v:0$3022 ($shl).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9828 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9819 ($eq).
Removed cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$procmux$3351 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$add$./Briey.v:18441$3032 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$eq$./Briey.v:18490$3041 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$add$./Briey.v:18540$3047 ($add).
Removed top 19 bits (of 20) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.$sub$./Briey.v:16441$2304 ($sub).
Removed cell top.$flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$4558 ($mux).
Removed cell top.$flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$4555 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./Briey.v:16282$2280 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./Briey.v:16259$2274 ($add).
Removed cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$4558 ($mux).
Removed cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$4555 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$add$./Briey.v:16282$2280 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$add$./Briey.v:16259$2274 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$and$./Briey.v:11530$1801 ($and).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$and$./Briey.v:11531$1804 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$and$./Briey.v:11568$1809 ($and).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$and$./Briey.v:11569$1812 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$and$./Briey.v:11606$1817 ($and).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$and$./Briey.v:11607$1820 ($and).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$procmux$6060_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$procmux$6065_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$procmux$6090_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$procmux$6095_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$procmux$6106_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$procmux$6148_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$procmux$6157_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$procmux$6181_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.$procmux$6205_CMP0 ($eq).
Removed top 15 bits (of 16) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.\prescaler_1.$add$./Briey.v:16584$2255 ($add).
Removed cell top.$flatten\u_briey.\axi_timerCtrl.\timerA.$procmux$4568 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.\timerA.$add$./Briey.v:16560$2251 ($add).
Removed cell top.$flatten\u_briey.\axi_timerCtrl.\timerB.$procmux$4576 ($mux).
Removed top 15 bits (of 16) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.\timerB.$add$./Briey.v:16514$2243 ($add).
Removed cell top.$flatten\u_briey.\axi_timerCtrl.\timerC.$procmux$4576 ($mux).
Removed top 15 bits (of 16) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.\timerC.$add$./Briey.v:16514$2243 ($add).
Removed cell top.$flatten\u_briey.\axi_timerCtrl.\timerD.$procmux$4576 ($mux).
Removed top 15 bits (of 16) from port B of cell top.$flatten\u_briey.\axi_timerCtrl.\timerD.$add$./Briey.v:16514$2243 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_briey.\axi_gpioACtrl.$procmux$6047_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_apbBridge.$procmux$5971_CMP0 ($eq).
Removed cell top.$flatten\u_briey.\axi_apbBridge.$procmux$5987 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.$eq$./Briey.v:12289$1873 ($eq).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.$add$./Briey.v:12295$1879 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.$sub$./Briey.v:12481$1913 ($sub).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$procmux$3154 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$procmux$3157 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5489_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9950 ($eq).
Removed cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9950 ($eq).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5195 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5191 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5189 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5186 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5184 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5182 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5167 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5163 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5161 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5158 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5156 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5154 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5139 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5135 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5133 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5130 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5128 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5126 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5117 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5115 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5111 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5107 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5105 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5102 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5100 ($mux).
Removed cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$5098 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9871 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$9972 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$9853 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17523$2225 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17520$2224 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17517$2223 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17514$2222 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17511$2221 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17508$2220 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17505$2219 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17502$2218 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17499$2217 ($sub).
Removed top 12 bits (of 13) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17416$2216 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17324$2188 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17322$2186 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17320$2184 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17318$2182 ($le).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17316$2180 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17311$2175 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17309$2173 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17307$2171 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$eq$./Briey.v:17306$2170 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17303$2167 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17302$2166 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17301$2165 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17300$2164 ($le).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$le$./Briey.v:17299$2163 ($le).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$sshl$./Briey.v:17217$2133 ($sshl).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17209$2129 ($add).
Removed top 8 bits (of 9) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17060$2111 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_ram2.$eq$./Briey.v:12680$1961 ($eq).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_ram2.$add$./Briey.v:12686$1967 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_ram2.$sub$./Briey.v:12849$2005 ($sub).
Removed cell top.$flatten\u_briey.\axi_ram2.$procmux$5794 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2.$procmux$5797 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2.$procmux$5803 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2.$procmux$5806 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2.$procmux$5812 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2.$procmux$5815 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2.$procmux$5821 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram2.$procmux$5824 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_ram.$eq$./Briey.v:13058$2053 ($eq).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_briey.\axi_ram.$add$./Briey.v:13064$2059 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_briey.\axi_ram.$sub$./Briey.v:13227$2097 ($sub).
Removed cell top.$flatten\u_briey.\axi_ram.$procmux$5625 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram.$procmux$5628 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram.$procmux$5634 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram.$procmux$5637 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram.$procmux$5643 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram.$procmux$5646 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram.$procmux$5652 ($mux).
Removed cell top.$flatten\u_briey.\axi_ram.$procmux$5655 ($mux).
Removed cell top.$auto$opt_dff.cc:764:run$11057 ($dffe).
Removed cell top.$auto$opt_dff.cc:764:run$11058 ($dffe).
Removed cell top.$auto$opt_dff.cc:764:run$11066 ($dffe).
Removed cell top.$auto$opt_dff.cc:764:run$11068 ($dffe).
Removed cell top.$auto$opt_dff.cc:764:run$11077 ($dffe).
Removed cell top.$auto$opt_dff.cc:764:run$11079 ($dffe).
Removed cell top.$flatten\u_briey.$procmux$8601 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8595 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8591 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8587 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8583 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8579 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8575 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8571 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8565 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8561 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8557 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8553 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8547 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8543 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8537 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8533 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8527 ($mux).
Removed cell top.$flatten\u_briey.$procmux$8523 ($mux).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_briey.$add$./Briey.v:2129$462 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13398$2877 ($sub).
Removed top 3 bits (of 6) from port B of cell top.$flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13591$2849 ($sub).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13808$2820 ($sub).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:14112$2791 ($sub).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$not$./Briey.v:6539$828 ($not).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$not$./Briey.v:6539$828 ($not).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:6540$830 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:6540$830 ($sub).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$10826 ($dffe).
Removed top 1 bits (of 33) from mux cell top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:10114$1666 ($mux).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$10877 ($dffe).
Removed top 2 bits (of 34) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$mul$./Briey.v:7535$1008 ($mul).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_briey.\axi_core_cpu.$not$./Briey.v:10114$1665 ($not).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_briey.\axi_core_cpu.$not$./Briey.v:10114$1665 ($not).
Removed top 5 bits (of 8) from wire top.$0\gpioa_out[7:0].
Removed top 6 bits (of 8) from wire top.$0\gpioa_spista[7:0].
Removed top 1 bits (of 3) from wire top.$auto$fsm_map.cc:170:map_fsm$9940.
Removed top 1 bits (of 33) from wire top.$flatten\u_briey.\axi_core_cpu.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire top.$flatten\u_briey.\axi_core_cpu.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire top.$flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10114$1667_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_briey.\axi_core_cpu.$not$./Briey.v:10114$1665_Y.
Removed top 1 bits (of 2) from wire top.$flatten\u_briey.\axi_core_cpu.$not$./Briey.v:6539$828_Y.
Removed top 19 bits (of 32) from wire top.$flatten\u_briey.\axi_core_cpu.$or$./Briey.v:9811$1636_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:10114$1666_Y.
Removed top 1 bits (of 7) from wire top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1136_Y.
Removed top 4 bits (of 5) from wire top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8287$1145_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8287$1147_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8287$1148_Y.
Removed top 1 bits (of 3) from wire top.$flatten\u_briey.\axi_core_cpu.\dataCache_1.$2\io_mem_cmd_payload_size[2:0].
Removed top 3 bits (of 15) from wire top.$flatten\u_briey.\axi_ram.$0\unburstify_buffer_transaction_addr[14:0].
Removed top 2 bits (of 14) from wire top.$flatten\u_briey.\axi_ram2.$0\unburstify_buffer_transaction_addr[13:0].
Removed top 13 bits (of 25) from wire top.$flatten\u_briey.\axi_sdramCtrl.$0\unburstify_buffer_transaction_addr[24:0].
Removed top 2 bits (of 4) from wire top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4891$753_Y.
Removed top 3 bits (of 4) from wire top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4903$757_Y.
Removed top 1 bits (of 4) from wire top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4915$761_Y.
Removed top 2 bits (of 4) from wire top.$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4921$763_Y.
Removed top 6 bits (of 8) from wire top.$procmux$8769_Y.
Removed top 24 bits (of 32) from wire top.APB_PRDATA.
Removed top 2 bits (of 8) from wire top.gpioa_pin.
Removed top 6 bits (of 8) from wire top.gpioa_spista.
Removed top 7 bits (of 10) from wire top.px2.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 216 unused wires.
<suppressed ~2 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 6 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $shl$./top.v:0$334 ($shl):
    Found 1 activation_patterns using ctrl signal \iowren.
    Found 1 candidates: $shl$./top.v:0$332
    Analyzing resource sharing with $shl$./top.v:0$332 ($shl):
      Found 1 activation_patterns using ctrl signal \iowren.
      Activation pattern for cell $shl$./top.v:0$334: \iowren = 1'0
      Activation pattern for cell $shl$./top.v:0$332: \iowren = 1'0
      Adding exclusive control bits: $flatten\u_briey.\axi_apbBridge.$procmux$5971_CMP vs. $flatten\u_briey.\axi_apbBridge.$procmux$5974_CMP
      Adding exclusive control bits: $flatten\u_briey.\axi_apbBridge.$procmux$5971_CMP vs. $flatten\u_briey.\axi_apbBridge.$procmux$5974_CMP
      Size of SAT problem: 15 cells, 243 variables, 600 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \iowren = 1'0
  Analyzing resource sharing options for $shl$./top.v:0$332 ($shl):
    Found 1 activation_patterns using ctrl signal \iowren.
    No candidates found.
  Analyzing resource sharing options for $memrd$\textvram$./top.v:282$272 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\u_briey.\apb3Router_1.$procmux$8353_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$memrd$\ram$./Briey.v:18620$3051 ($memrd):
    Found 4 activation_patterns using ctrl signal { \u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.empty $flatten\u_briey.\axi4ReadOnlyDecoder_2.$procmux$8216_CMP $flatten\u_briey.\axi4ReadOnlyDecoder_2.$procmux$8215_CMP \u_briey.axi4ReadOnlyDecoder_2.pendingError $flatten\u_briey.\dbus_axi_decoder.$procmux$8268_CMP \u_briey.dbus_axi_decoder.pendingError \u_briey.axi_vgaCtrl_io_axi_decoder.pendingError }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    Found 1 candidates: $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993
    Analyzing resource sharing with $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993 ($memrd):
      Found 36 activation_patterns using ctrl signal { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6707$994: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Size of SAT problem: 11 cells, 363 variables, 1590 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l51 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr1Match \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 14'10011011011110
  Analyzing resource sharing options for $flatten\u_briey.\axi_core_cpu.$memrd$\RegFilePlugin_regFile$./Briey.v:6706$993 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_briey.axi_core_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_briey.axi_core_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_2 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48_1 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l45 \u_briey.axi_core_cpu.when_HazardSimplePlugin_l48 \u_briey.axi_core_cpu.HazardSimplePlugin_addr0Match \u_briey.axi_core_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    No candidates found.

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$3ecfb339c960b26955f2afcf6c24348bff6c2237\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$0d00cc40e311bf8a4e7352182cb125b78699faba\_90_lut_cmp_ for cells of type $le.
Using template $paramod$930553066ac689f9bf4d7038e9f9cdf380acede6\_90_lut_cmp_ for cells of type $le.
Using template $paramod$21909f40de9b71f27142e7515efada764190f90b\_90_lut_cmp_ for cells of type $le.
Using template $paramod$ff7d161d956c521f385421d5b417396ceed2769f\_90_lut_cmp_ for cells of type $le.
Using template $paramod$ee54ddfad6548a55f732bd0987ab2641d09d033e\_90_lut_cmp_ for cells of type $le.
No more expansions possible.
<suppressed ~307 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 60 unused wires.
<suppressed ~1 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~295 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$./top.v:258$264 ($add).
  creating $macc model for $add$./top.v:88$230 ($add).
  creating $macc model for $flatten\u_briey.$add$./Briey.v:2129$462 ($add).
  creating $macc model for $flatten\u_briey.$add$./Briey.v:2185$465 ($add).
  creating $macc model for $flatten\u_briey.\axi4ReadOnlyDecoder_2.$add$./Briey.v:4567$701 ($add).
  creating $macc model for $flatten\u_briey.\axi4ReadOnlyDecoder_2.\errorSlave.$sub$./Briey.v:14355$2737 ($sub).
  creating $macc model for $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13398$2877 ($sub).
  creating $macc model for $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761 ($add).
  creating $macc model for $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10114$1667 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10115$1670 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6478$804 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6510$817 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6511$818 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6529$826 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:7531$1005 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8128$1092 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8161$1100 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8532$1211 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9073$1324 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9099$1331 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9330$1391 ($add).
  creating $macc model for $add$./top.v:255$263 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:6492$812 ($sub).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:6540$830 ($sub).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:9113$1340 ($sub).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$add$./Briey.v:15478$2723 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$add$./Briey.v:15491$2725 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.\dataCache_1.$add$./Briey.v:15110$2635 ($add).
  creating $macc model for $flatten\u_briey.\axi_core_cpu.\dataCache_1.$add$./Briey.v:15212$2651 ($add).
  creating $macc model for $flatten\u_briey.\axi_ram.$add$./Briey.v:13064$2059 ($add).
  creating $macc model for $flatten\u_briey.\axi_ram.$sub$./Briey.v:13227$2097 ($sub).
  creating $macc model for $flatten\u_briey.\axi_ram2.$add$./Briey.v:12686$1967 ($add).
  creating $macc model for $flatten\u_briey.\axi_ram2.$sub$./Briey.v:12849$2005 ($sub).
  creating $macc model for $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13808$2820 ($sub).
  creating $macc model for $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761 ($add).
  creating $macc model for $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767 ($add).
  creating $macc model for $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:14112$2791 ($sub).
  creating $macc model for $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761 ($add).
  creating $macc model for $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767 ($add).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.$add$./Briey.v:12257$1862 ($add).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.$add$./Briey.v:12277$1868 ($add).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.$add$./Briey.v:12295$1879 ($add).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.$sub$./Briey.v:12481$1913 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17060$2111 ($add).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17209$2129 ($add).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17416$2216 ($add).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17499$2217 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17502$2218 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17505$2219 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17508$2220 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17511$2221 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17514$2222 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17517$2223 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17520$2224 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17523$2225 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$add$./Briey.v:18651$3065 ($add).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$add$./Briey.v:18674$3071 ($add).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13591$2849 ($sub).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761 ($add).
  creating $macc model for $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767 ($add).
  creating $macc model for $flatten\u_briey.\axi_timerCtrl.\prescaler_1.$add$./Briey.v:16584$2255 ($add).
  creating $macc model for $flatten\u_briey.\axi_timerCtrl.\timerA.$add$./Briey.v:16560$2251 ($add).
  creating $macc model for $flatten\u_briey.\axi_timerCtrl.\timerB.$add$./Briey.v:16514$2243 ($add).
  creating $macc model for $flatten\u_briey.\axi_timerCtrl.\timerC.$add$./Briey.v:16514$2243 ($add).
  creating $macc model for $flatten\u_briey.\axi_timerCtrl.\timerD.$add$./Briey.v:16514$2243 ($add).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.$sub$./Briey.v:10930$1740 ($sub).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./Briey.v:16259$2274 ($add).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./Briey.v:16282$2280 ($add).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./Briey.v:16297$2294 ($sub).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.$sub$./Briey.v:16441$2304 ($sub).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$add$./Briey.v:18249$3004 ($add).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$add$./Briey.v:18309$3011 ($add).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$sub$./Briey.v:18306$3010 ($sub).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$add$./Briey.v:18441$3032 ($add).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$add$./Briey.v:18540$3047 ($add).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$add$./Briey.v:16259$2274 ($add).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$add$./Briey.v:16282$2280 ($add).
  creating $macc model for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./Briey.v:16297$2294 ($sub).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15853$2331 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15889$2345 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15906$2351 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15929$2366 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:16049$2415 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:16126$2428 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\dma.$sub$./Briey.v:15846$2329 ($sub).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$add$./Briey.v:17983$2902 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$add$./Briey.v:17999$2920 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$add$./Briey.v:15620$2324 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$add$./Briey.v:15643$2325 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$add$./Briey.v:3950$577 ($add).
  creating $macc model for $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.\errorSlave.$sub$./Briey.v:14207$2755 ($sub).
  creating $macc model for $flatten\u_briey.\dbus_axi_decoder.$add$./Briey.v:4247$607 ($add).
  creating $macc model for $flatten\u_briey.\dbus_axi_decoder.$add$./Briey.v:4289$626 ($add).
  creating $macc model for $flatten\u_briey.\dbus_axi_decoder.$sub$./Briey.v:4233$603 ($sub).
  creating $macc model for $flatten\u_briey.\dbus_axi_decoder.$sub$./Briey.v:4240$605 ($sub).
  creating $macc model for $flatten\u_briey.\dbus_axi_decoder.\errorSlave.$sub$./Briey.v:14296$2749 ($sub).
  creating $macc model for $flatten\u_briey.\systemDebugger_1.$add$./Briey.v:4694$746 ($add).
  creating $macc model for $sub$./top.v:304$279 ($sub).
  creating $macc model for $sub$./top.v:382$321 ($sub).
  creating $macc model for $sub$./top.v:401$338 ($sub).
  creating $macc model for $sub$./top.v:407$340 ($sub).
  merging $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6478$804 into $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:7531$1005.
  merging $macc model for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6511$818 into $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6510$817.
  creating $alu model for $macc $sub$./top.v:382$321.
  creating $alu model for $macc $sub$./top.v:304$279.
  creating $alu model for $macc $flatten\u_briey.\systemDebugger_1.$add$./Briey.v:4694$746.
  creating $alu model for $macc $flatten\u_briey.\dbus_axi_decoder.\errorSlave.$sub$./Briey.v:14296$2749.
  creating $alu model for $macc $flatten\u_briey.\dbus_axi_decoder.$sub$./Briey.v:4240$605.
  creating $alu model for $macc $flatten\u_briey.\dbus_axi_decoder.$sub$./Briey.v:4233$603.
  creating $alu model for $macc $flatten\u_briey.\dbus_axi_decoder.$add$./Briey.v:4289$626.
  creating $alu model for $macc $flatten\u_briey.\dbus_axi_decoder.$add$./Briey.v:4247$607.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.\errorSlave.$sub$./Briey.v:14207$2755.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$add$./Briey.v:3950$577.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$add$./Briey.v:15643$2325.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$add$./Briey.v:15620$2324.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$add$./Briey.v:17999$2920.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$add$./Briey.v:17983$2902.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\dma.$sub$./Briey.v:15846$2329.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:16126$2428.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:16049$2415.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15929$2366.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15906$2351.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15889$2345.
  creating $alu model for $macc $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15853$2331.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./Briey.v:16297$2294.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$add$./Briey.v:16282$2280.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$add$./Briey.v:16259$2274.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$add$./Briey.v:18540$3047.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$add$./Briey.v:18441$3032.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$sub$./Briey.v:18306$3010.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$add$./Briey.v:18309$3011.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$add$./Briey.v:18249$3004.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.$sub$./Briey.v:16441$2304.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./Briey.v:16297$2294.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./Briey.v:16282$2280.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./Briey.v:16259$2274.
  creating $alu model for $macc $flatten\u_briey.\axi_uartCtrl.$sub$./Briey.v:10930$1740.
  creating $alu model for $macc $flatten\u_briey.\axi_timerCtrl.\timerD.$add$./Briey.v:16514$2243.
  creating $alu model for $macc $flatten\u_briey.\axi_timerCtrl.\timerC.$add$./Briey.v:16514$2243.
  creating $alu model for $macc $flatten\u_briey.\axi_timerCtrl.\timerB.$add$./Briey.v:16514$2243.
  creating $alu model for $macc $flatten\u_briey.\axi_timerCtrl.\timerA.$add$./Briey.v:16560$2251.
  creating $alu model for $macc $flatten\u_briey.\axi_timerCtrl.\prescaler_1.$add$./Briey.v:16584$2255.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13591$2849.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$add$./Briey.v:18674$3071.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$add$./Briey.v:18651$3065.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17523$2225.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17520$2224.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17517$2223.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17514$2222.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17511$2221.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17508$2220.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17505$2219.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17502$2218.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17499$2217.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17416$2216.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17209$2129.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17060$2111.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.$sub$./Briey.v:12481$1913.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.$add$./Briey.v:12295$1879.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.$add$./Briey.v:12277$1868.
  creating $alu model for $macc $flatten\u_briey.\axi_sdramCtrl.$add$./Briey.v:12257$1862.
  creating $alu model for $macc $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767.
  creating $alu model for $macc $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761.
  creating $alu model for $macc $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:14112$2791.
  creating $alu model for $macc $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767.
  creating $alu model for $macc $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761.
  creating $alu model for $macc $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13808$2820.
  creating $alu model for $macc $flatten\u_briey.\axi_ram2.$sub$./Briey.v:12849$2005.
  creating $alu model for $macc $flatten\u_briey.\axi_ram2.$add$./Briey.v:12686$1967.
  creating $alu model for $macc $flatten\u_briey.\axi_ram.$sub$./Briey.v:13227$2097.
  creating $alu model for $macc $flatten\u_briey.\axi_ram.$add$./Briey.v:13064$2059.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.\dataCache_1.$add$./Briey.v:15212$2651.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.\dataCache_1.$add$./Briey.v:15110$2635.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$add$./Briey.v:15491$2725.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$add$./Briey.v:15478$2723.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:9113$1340.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:6540$830.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:6492$812.
  creating $alu model for $macc $add$./top.v:255$263.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9330$1391.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9099$1331.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9073$1324.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8532$1211.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8161$1100.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8128$1092.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6529$826.
  creating $alu model for $macc $sub$./top.v:407$340.
  creating $alu model for $macc $sub$./top.v:401$338.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10115$1670.
  creating $alu model for $macc $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10114$1667.
  creating $alu model for $macc $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767.
  creating $alu model for $macc $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761.
  creating $alu model for $macc $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13398$2877.
  creating $alu model for $macc $flatten\u_briey.\axi4ReadOnlyDecoder_2.\errorSlave.$sub$./Briey.v:14355$2737.
  creating $alu model for $macc $flatten\u_briey.\axi4ReadOnlyDecoder_2.$add$./Briey.v:4567$701.
  creating $alu model for $macc $flatten\u_briey.$add$./Briey.v:2185$465.
  creating $alu model for $macc $flatten\u_briey.$add$./Briey.v:2129$462.
  creating $alu model for $macc $add$./top.v:88$230.
  creating $alu model for $macc $add$./top.v:258$264.
  creating $macc cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:7531$1005: $auto$alumacc.cc:365:replace_macc$11170
  creating $macc cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6510$817: $auto$alumacc.cc:365:replace_macc$11171
  creating $alu model for $ge$./top.v:304$282 ($ge): new $alu
  creating $alu model for $gt$./top.v:397$324 ($gt): new $alu
  creating $alu model for $lt$./top.v:87$229 ($lt): new $alu
  creating $alu model for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$eq$./Briey.v:16288$2281 ($eq): merged with $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./Briey.v:16297$2294.
  creating $alu cell for $lt$./top.v:87$229: $auto$alumacc.cc:485:replace_alu$11175
  creating $alu cell for $gt$./top.v:397$324: $auto$alumacc.cc:485:replace_alu$11180
  creating $alu cell for $ge$./top.v:304$282: $auto$alumacc.cc:485:replace_alu$11185
  creating $alu cell for $add$./top.v:258$264: $auto$alumacc.cc:485:replace_alu$11194
  creating $alu cell for $add$./top.v:88$230: $auto$alumacc.cc:485:replace_alu$11197
  creating $alu cell for $flatten\u_briey.$add$./Briey.v:2129$462: $auto$alumacc.cc:485:replace_alu$11200
  creating $alu cell for $flatten\u_briey.$add$./Briey.v:2185$465: $auto$alumacc.cc:485:replace_alu$11203
  creating $alu cell for $flatten\u_briey.\axi4ReadOnlyDecoder_2.$add$./Briey.v:4567$701: $auto$alumacc.cc:485:replace_alu$11206
  creating $alu cell for $flatten\u_briey.\axi4ReadOnlyDecoder_2.\errorSlave.$sub$./Briey.v:14355$2737: $auto$alumacc.cc:485:replace_alu$11209
  creating $alu cell for $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13398$2877: $auto$alumacc.cc:485:replace_alu$11212
  creating $alu cell for $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761: $auto$alumacc.cc:485:replace_alu$11215
  creating $alu cell for $flatten\u_briey.\axi_apbBridge_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767: $auto$alumacc.cc:485:replace_alu$11218
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10114$1667: $auto$alumacc.cc:485:replace_alu$11221
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:10115$1670: $auto$alumacc.cc:485:replace_alu$11224
  creating $alu cell for $sub$./top.v:401$338: $auto$alumacc.cc:485:replace_alu$11227
  creating $alu cell for $sub$./top.v:407$340: $auto$alumacc.cc:485:replace_alu$11230
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:6529$826: $auto$alumacc.cc:485:replace_alu$11233
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8128$1092: $auto$alumacc.cc:485:replace_alu$11236
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8161$1100: $auto$alumacc.cc:485:replace_alu$11239
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8532$1211: $auto$alumacc.cc:485:replace_alu$11242
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9073$1324: $auto$alumacc.cc:485:replace_alu$11245
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9099$1331: $auto$alumacc.cc:485:replace_alu$11248
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:9330$1391: $auto$alumacc.cc:485:replace_alu$11251
  creating $alu cell for $add$./top.v:255$263: $auto$alumacc.cc:485:replace_alu$11254
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:6492$812: $auto$alumacc.cc:485:replace_alu$11257
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:6540$830: $auto$alumacc.cc:485:replace_alu$11260
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.$sub$./Briey.v:9113$1340: $auto$alumacc.cc:485:replace_alu$11263
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$add$./Briey.v:15478$2723: $auto$alumacc.cc:485:replace_alu$11266
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.\IBusCachedPlugin_cache.$add$./Briey.v:15491$2725: $auto$alumacc.cc:485:replace_alu$11269
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.\dataCache_1.$add$./Briey.v:15110$2635: $auto$alumacc.cc:485:replace_alu$11272
  creating $alu cell for $flatten\u_briey.\axi_core_cpu.\dataCache_1.$add$./Briey.v:15212$2651: $auto$alumacc.cc:485:replace_alu$11275
  creating $alu cell for $flatten\u_briey.\axi_ram.$add$./Briey.v:13064$2059: $auto$alumacc.cc:485:replace_alu$11278
  creating $alu cell for $flatten\u_briey.\axi_ram.$sub$./Briey.v:13227$2097: $auto$alumacc.cc:485:replace_alu$11281
  creating $alu cell for $flatten\u_briey.\axi_ram2.$add$./Briey.v:12686$1967: $auto$alumacc.cc:485:replace_alu$11284
  creating $alu cell for $flatten\u_briey.\axi_ram2.$sub$./Briey.v:12849$2005: $auto$alumacc.cc:485:replace_alu$11287
  creating $alu cell for $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13808$2820: $auto$alumacc.cc:485:replace_alu$11290
  creating $alu cell for $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761: $auto$alumacc.cc:485:replace_alu$11293
  creating $alu cell for $flatten\u_briey.\axi_ram2_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767: $auto$alumacc.cc:485:replace_alu$11296
  creating $alu cell for $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:14112$2791: $auto$alumacc.cc:485:replace_alu$11299
  creating $alu cell for $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761: $auto$alumacc.cc:485:replace_alu$11302
  creating $alu cell for $flatten\u_briey.\axi_ram_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767: $auto$alumacc.cc:485:replace_alu$11305
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.$add$./Briey.v:12257$1862: $auto$alumacc.cc:485:replace_alu$11308
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.$add$./Briey.v:12277$1868: $auto$alumacc.cc:485:replace_alu$11311
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.$add$./Briey.v:12295$1879: $auto$alumacc.cc:485:replace_alu$11314
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.$sub$./Briey.v:12481$1913: $auto$alumacc.cc:485:replace_alu$11317
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17060$2111: $auto$alumacc.cc:485:replace_alu$11320
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17209$2129: $auto$alumacc.cc:485:replace_alu$11323
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$add$./Briey.v:17416$2216: $auto$alumacc.cc:485:replace_alu$11326
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17499$2217: $auto$alumacc.cc:485:replace_alu$11329
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17502$2218: $auto$alumacc.cc:485:replace_alu$11332
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17505$2219: $auto$alumacc.cc:485:replace_alu$11335
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17508$2220: $auto$alumacc.cc:485:replace_alu$11338
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17511$2221: $auto$alumacc.cc:485:replace_alu$11341
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17514$2222: $auto$alumacc.cc:485:replace_alu$11344
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17517$2223: $auto$alumacc.cc:485:replace_alu$11347
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17520$2224: $auto$alumacc.cc:485:replace_alu$11350
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.$sub$./Briey.v:17523$2225: $auto$alumacc.cc:485:replace_alu$11353
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$add$./Briey.v:18651$3065: $auto$alumacc.cc:485:replace_alu$11356
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl.\ctrl.\chip_backupIn_fifo.$add$./Briey.v:18674$3071: $auto$alumacc.cc:485:replace_alu$11359
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter.$sub$./Briey.v:13591$2849: $auto$alumacc.cc:485:replace_alu$11362
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13912$2761: $auto$alumacc.cc:485:replace_alu$11365
  creating $alu cell for $flatten\u_briey.\axi_sdramCtrl_io_axi_arbiter.\cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo.$add$./Briey.v:13935$2767: $auto$alumacc.cc:485:replace_alu$11368
  creating $alu cell for $flatten\u_briey.\axi_timerCtrl.\prescaler_1.$add$./Briey.v:16584$2255: $auto$alumacc.cc:485:replace_alu$11371
  creating $alu cell for $flatten\u_briey.\axi_timerCtrl.\timerA.$add$./Briey.v:16560$2251: $auto$alumacc.cc:485:replace_alu$11374
  creating $alu cell for $flatten\u_briey.\axi_timerCtrl.\timerB.$add$./Briey.v:16514$2243: $auto$alumacc.cc:485:replace_alu$11377
  creating $alu cell for $flatten\u_briey.\axi_timerCtrl.\timerC.$add$./Briey.v:16514$2243: $auto$alumacc.cc:485:replace_alu$11380
  creating $alu cell for $flatten\u_briey.\axi_timerCtrl.\timerD.$add$./Briey.v:16514$2243: $auto$alumacc.cc:485:replace_alu$11383
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.$sub$./Briey.v:10930$1740: $auto$alumacc.cc:485:replace_alu$11386
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./Briey.v:16259$2274: $auto$alumacc.cc:485:replace_alu$11389
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./Briey.v:16282$2280: $auto$alumacc.cc:485:replace_alu$11392
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./Briey.v:16297$2294: $auto$alumacc.cc:485:replace_alu$11395
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.$sub$./Briey.v:16441$2304: $auto$alumacc.cc:485:replace_alu$11398
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$add$./Briey.v:18249$3004: $auto$alumacc.cc:485:replace_alu$11401
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$add$./Briey.v:18309$3011: $auto$alumacc.cc:485:replace_alu$11404
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\rx.$sub$./Briey.v:18306$3010: $auto$alumacc.cc:485:replace_alu$11407
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$add$./Briey.v:18441$3032: $auto$alumacc.cc:485:replace_alu$11410
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1.\tx.$add$./Briey.v:18540$3047: $auto$alumacc.cc:485:replace_alu$11413
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$add$./Briey.v:16259$2274: $auto$alumacc.cc:485:replace_alu$11416
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$add$./Briey.v:16282$2280: $auto$alumacc.cc:485:replace_alu$11419
  creating $alu cell for $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./Briey.v:16297$2294, $flatten\u_briey.\axi_uartCtrl.\uartCtrl_1_io_read_queueWithOccupancy.$eq$./Briey.v:16288$2281: $auto$alumacc.cc:485:replace_alu$11422
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15853$2331: $auto$alumacc.cc:485:replace_alu$11427
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15889$2345: $auto$alumacc.cc:485:replace_alu$11430
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15906$2351: $auto$alumacc.cc:485:replace_alu$11433
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15929$2366: $auto$alumacc.cc:485:replace_alu$11436
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:16049$2415: $auto$alumacc.cc:485:replace_alu$11439
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:16126$2428: $auto$alumacc.cc:485:replace_alu$11442
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\dma.$sub$./Briey.v:15846$2329: $auto$alumacc.cc:485:replace_alu$11445
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$add$./Briey.v:17983$2902: $auto$alumacc.cc:485:replace_alu$11448
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\dma.\rspArea_fifo.$add$./Briey.v:17999$2920: $auto$alumacc.cc:485:replace_alu$11451
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$add$./Briey.v:15620$2324: $auto$alumacc.cc:485:replace_alu$11454
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl.\vga_ctrl.$add$./Briey.v:15643$2325: $auto$alumacc.cc:485:replace_alu$11457
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$add$./Briey.v:3950$577: $auto$alumacc.cc:485:replace_alu$11460
  creating $alu cell for $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.\errorSlave.$sub$./Briey.v:14207$2755: $auto$alumacc.cc:485:replace_alu$11463
  creating $alu cell for $flatten\u_briey.\dbus_axi_decoder.$add$./Briey.v:4247$607: $auto$alumacc.cc:485:replace_alu$11466
  creating $alu cell for $flatten\u_briey.\dbus_axi_decoder.$add$./Briey.v:4289$626: $auto$alumacc.cc:485:replace_alu$11469
  creating $alu cell for $flatten\u_briey.\dbus_axi_decoder.$sub$./Briey.v:4233$603: $auto$alumacc.cc:485:replace_alu$11472
  creating $alu cell for $flatten\u_briey.\dbus_axi_decoder.$sub$./Briey.v:4240$605: $auto$alumacc.cc:485:replace_alu$11475
  creating $alu cell for $flatten\u_briey.\dbus_axi_decoder.\errorSlave.$sub$./Briey.v:14296$2749: $auto$alumacc.cc:485:replace_alu$11478
  creating $alu cell for $flatten\u_briey.\systemDebugger_1.$add$./Briey.v:4694$746: $auto$alumacc.cc:485:replace_alu$11481
  creating $alu cell for $sub$./top.v:304$279: $auto$alumacc.cc:485:replace_alu$11484
  creating $alu cell for $sub$./top.v:382$321: $auto$alumacc.cc:485:replace_alu$11487
  created 101 $alu and 2 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~563 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\u_briey.\axi_ram2.$procdff$9164 ($dff) from module top (D = \u_briey.axi_ram2.unburstify_buffer_transaction_id [2:0], Q = \u_briey.axi_ram2.stage0_rData_fragment_id [2:0], rval = 3'000).
Adding SRST signal on $flatten\u_briey.\axi_ram.$procdff$9136 ($dff) from module top (D = \u_briey.axi_ram.unburstify_buffer_transaction_id [2:0], Q = \u_briey.axi_ram.stage0_rData_fragment_id [2:0], rval = 3'000).
Adding SRST signal on $auto$opt_dff.cc:764:run$9982 ($dffe) from module top (D = $auto$wreduce.cc:454:run$11129 [1:0], Q = \gpioa_spista, rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$10982 ($dffe) from module top (D = $flatten\u_briey.\axi4ReadOnlyDecoder_2.\errorSlave.$procmux$3612_Y, Q = \u_briey.axi4ReadOnlyDecoder_2.errorSlave.remaining, rval = 8'00000111).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10657 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$10657 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$10657 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10602 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$10602 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$10602 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$10526 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$10526 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$10450 ($dffe) from module top (D = \u_briey.axi_sdramCtrl.unburstify_buffer_transaction_id [1:0], Q = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_context_id [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$10153 ($dffe) from module top (D = $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:16126$2428_Y, Q = \u_briey.axi_vgaCtrl.dma.memCmdCounter, rval = 18'000000000000000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$10097 ($dffe) from module top (D = $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.\errorSlave.$procmux$3576_Y, Q = \u_briey.axi_vgaCtrl_io_axi_decoder.errorSlave.remaining, rval = 8'00000111).
Adding SRST signal on $auto$opt_dff.cc:764:run$10089 ($dffe) from module top (D = $flatten\u_briey.\dbus_axi_decoder.\errorSlave.$procmux$3590_Y [7:3], Q = \u_briey.dbus_axi_decoder.errorSlave.remaining [7:3], rval = 5'00000).
Adding SRST signal on $auto$opt_dff.cc:764:run$10074 ($dffe) from module top (D = \u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1 [2], Q = \u_briey.jtagBridge_1._zz_jtag_tap_tdoDr_1 [1], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$10000 ($dffe) from module top (D = $3$lookahead\gpioa_spiin$312[31:0]$327, Q = \gpioa_spiin, rval = 0).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 55 unused wires.
<suppressed ~12 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~551 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$11494 ($sdffce) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$11494 ($sdffce) from module top.

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.16. Rerunning OPT passes. (Maybe there is more to do..)

4.24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~551 debug messages>

4.24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9088 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9088 ($dff) from module top.

4.24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~551 debug messages>

4.24.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9090 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9090 ($dff) from module top.

4.24.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.30. Rerunning OPT passes. (Maybe there is more to do..)

4.24.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~551 debug messages>

4.24.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9092 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9092 ($dff) from module top.

4.24.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.37. Rerunning OPT passes. (Maybe there is more to do..)

4.24.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~551 debug messages>

4.24.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9094 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9094 ($dff) from module top.

4.24.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.44. Rerunning OPT passes. (Maybe there is more to do..)

4.24.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~551 debug messages>

4.24.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9096 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procdff$9096 ($dff) from module top.

4.24.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.51. Rerunning OPT passes. (Maybe there is more to do..)

4.24.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~551 debug messages>

4.24.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.55. Executing OPT_DFF pass (perform DFF optimizations).

4.24.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.58. Finished OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.25.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\font_mem'[0] in module `\top': merged output FF to cell.
Checking read port `\textvram'[0] in module `\top': merged output FF to cell.
Checking read port `\textvram'[1] in module `\top': no output FF found.
Checking read port `\u_briey.axi_core_cpu.IBusCachedPlugin_cache.banks_0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_briey.axi_core_cpu.RegFilePlugin_regFile'[0] in module `\top': no output FF found.
Checking read port `\u_briey.axi_core_cpu.RegFilePlugin_regFile'[1] in module `\top': no output FF found.
Checking read port `\u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_core_cpu.dataCache_1.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_briey.axi_ram.ram_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_ram.ram_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_ram.ram_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_ram.ram_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_ram2.ram_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_ram2.ram_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_ram2.ram_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_ram2.ram_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram'[0] in module `\top': no output FF found.
Checking read port `\u_briey.axi_uartCtrl.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_uartCtrl.uartCtrl_1_io_read_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_briey.axi_vgaCtrl.dma.rspArea_fifo.ram'[0] in module `\top': merged output FF to cell.
Checking read port address `\textvram'[1] in module `\top': merged address FF to cell.
Checking read port address `\u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': address FF has async set and/or reset, not supported.
Checking read port address `\u_briey.axi_core_cpu.RegFilePlugin_regFile'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_briey.axi_core_cpu.RegFilePlugin_regFile'[1] in module `\top': merged address FF to cell.
Checking read port address `\u_briey.axi_core_cpu.dataCache_1.ways_0_tags'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram'[0] in module `\top': address FF has async set and/or reset, not supported.

4.25.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 212 unused wires.
<suppressed ~12 debug messages>

4.25.4. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing top.u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram write port 0.

4.25.5. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top.textvram by address:
Consolidating read ports of memory top.u_briey.axi_core_cpu.RegFilePlugin_regFile by address:

4.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.25.7. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.font_mem:
  Properties: ports=1 bits=32768 rports=1 wports=0 dbits=8 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=2, acells=2
    Efficiency for rule 4.1: efficiency=44, cells=4, acells=4
    Efficiency for rule 1.1: efficiency=22, cells=8, acells=8
    Selected rule 4.3 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: font_mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: font_mem.1.0.0
Processing top.textvram:
  Properties: ports=3 bits=32768 rports=2 wports=1 dbits=8 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=28672 efficiency=11
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=20480 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=4096 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=0 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=16384 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=24576 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.4: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.3: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=2
    Efficiency for rule 4.1: efficiency=22, cells=8, acells=4
    Efficiency for rule 1.1: efficiency=11, cells=16, acells=8
    Selected rule 4.3 with efficiency 50.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.2.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: textvram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <0 0 1>: textvram.0.0.1
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: textvram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 1>: textvram.1.0.1
Processing top.u_briey.axi_core_cpu.IBusCachedPlugin_cache.banks_0:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.banks_0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.banks_0.1.0.0
Processing top.u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_PDPW16KD failed.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_briey.axi_core_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol0.0.0.0
Processing top.u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol1.0.0.0
Processing top.u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol2.0.0.0
Processing top.u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_core_cpu.dataCache_1.ways_0_data_symbol3.0.0.0
Processing top.u_briey.axi_core_cpu.dataCache_1.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_briey.axi_core_cpu.dataCache_1.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_briey.axi_ram.ram_symbol0:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=8 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=4, acells=2
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=4
    Efficiency for rule 4.1: efficiency=44, cells=8, acells=8
    Efficiency for rule 1.1: efficiency=22, cells=16, acells=16
    Selected rule 4.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_ram.ram_symbol0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_briey.axi_ram.ram_symbol0.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_briey.axi_ram.ram_symbol0.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_briey.axi_ram.ram_symbol0.3.0.0
Processing top.u_briey.axi_ram.ram_symbol1:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=8 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=4, acells=2
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=4
    Efficiency for rule 4.1: efficiency=44, cells=8, acells=8
    Efficiency for rule 1.1: efficiency=22, cells=16, acells=16
    Selected rule 4.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_ram.ram_symbol1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_briey.axi_ram.ram_symbol1.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_briey.axi_ram.ram_symbol1.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_briey.axi_ram.ram_symbol1.3.0.0
Processing top.u_briey.axi_ram.ram_symbol2:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=8 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=4, acells=2
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=4
    Efficiency for rule 4.1: efficiency=44, cells=8, acells=8
    Efficiency for rule 1.1: efficiency=22, cells=16, acells=16
    Selected rule 4.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_ram.ram_symbol2.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_briey.axi_ram.ram_symbol2.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_briey.axi_ram.ram_symbol2.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_briey.axi_ram.ram_symbol2.3.0.0
Processing top.u_briey.axi_ram.ram_symbol3:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=8 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=4, acells=2
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=4
    Efficiency for rule 4.1: efficiency=44, cells=8, acells=8
    Efficiency for rule 1.1: efficiency=22, cells=16, acells=16
    Selected rule 4.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_ram.ram_symbol3.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_briey.axi_ram.ram_symbol3.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_briey.axi_ram.ram_symbol3.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_briey.axi_ram.ram_symbol3.3.0.0
Processing top.u_briey.axi_ram2.ram_symbol0:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=8 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=2, acells=2
    Efficiency for rule 4.1: efficiency=44, cells=4, acells=4
    Efficiency for rule 1.1: efficiency=22, cells=8, acells=8
    Selected rule 4.3 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_ram2.ram_symbol0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_briey.axi_ram2.ram_symbol0.1.0.0
Processing top.u_briey.axi_ram2.ram_symbol1:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=8 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=2, acells=2
    Efficiency for rule 4.1: efficiency=44, cells=4, acells=4
    Efficiency for rule 1.1: efficiency=22, cells=8, acells=8
    Selected rule 4.3 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_ram2.ram_symbol1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_briey.axi_ram2.ram_symbol1.1.0.0
Processing top.u_briey.axi_ram2.ram_symbol2:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=8 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=2, acells=2
    Efficiency for rule 4.1: efficiency=44, cells=4, acells=4
    Efficiency for rule 1.1: efficiency=22, cells=8, acells=8
    Selected rule 4.3 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_ram2.ram_symbol2.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_briey.axi_ram2.ram_symbol2.1.0.0
Processing top.u_briey.axi_ram2.ram_symbol3:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=8 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=2, acells=2
    Efficiency for rule 4.1: efficiency=44, cells=4, acells=4
    Efficiency for rule 1.1: efficiency=22, cells=8, acells=8
    Selected rule 4.3 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_briey.axi_ram2.ram_symbol3.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_briey.axi_ram2.ram_symbol3.1.0.0
Processing top.u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram:
  Properties: ports=2 bits=42 rports=1 wports=1 dbits=21 abits=1 words=2
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=15 bwaste=18390 waste=18390 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=15 bwaste=18390 waste=18390 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=15 bwaste=18390 waste=18390 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=15 bwaste=18426 waste=18426 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=6 bwaste=18426 waste=18426 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=3 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=1 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=15 bwaste=18426 waste=18426 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=6 bwaste=18426 waste=18426 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=3 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=1 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=15 bwaste=18426 waste=18426 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=6 bwaste=18426 waste=18426 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=3 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=1 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_briey.axi_uartCtrl.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_briey.axi_uartCtrl.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_briey.axi_vgaCtrl.dma.rspArea_fifo.ram:
  Properties: ports=2 bits=16896 rports=1 wports=1 dbits=33 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=3 bwaste=1536 waste=1536 efficiency=91
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=1536 efficiency=91
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=3 bwaste=1536 waste=1536 efficiency=91
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=3 bwaste=1536 waste=1536 efficiency=91
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=3 bwaste=10752 waste=10752 efficiency=45
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10752 efficiency=45
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=3 bwaste=15872 waste=15872 efficiency=11
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15872 efficiency=11
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=1 bwaste=15872 waste=15872 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15872 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=3 bwaste=10752 waste=10752 efficiency=45
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=3 bwaste=15872 waste=15872 efficiency=11
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=1 bwaste=15872 waste=15872 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=3 bwaste=10752 waste=10752 efficiency=45
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=3 bwaste=15872 waste=15872 efficiency=11
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=1 bwaste=15872 waste=15872 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=17, acells=1
    Efficiency for rule 4.3: efficiency=11, cells=9, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=45, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=91, cells=1, acells=1
    Selected rule 1.1 with efficiency 91.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 -1 -1 -1
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \lcdclk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_briey.axi_vgaCtrl.dma.rspArea_fifo.ram.0.0.0

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

4.28.2. Continuing TECHMAP pass.
Using template $paramod$3be384f458d0537a27afbd79f48b29b3c25e4b9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$4204dd28be2a05400eb47c3d2b4561c85ae89131\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b3088b4386805119f403f676ed7a613eaa15a57b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1048adde76d31ce1b4024392d9adec4f359b6541\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3f8df5996f5daac1b25d2492aa1d250346fcd754\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6e2c39e31a2b8edb3f9a4c291402cd9fdfb9b700\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$03a21ce38b81ec11f8bb601b487642e3c84e39ce\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$005c2671f860e758a1267fd1f04cd679f035cbc6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f9988d3115fbc927d08b9ab548ad5388d7d8323f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$e9680005e8d1bf9f1ada55f257cc96e7e3be7e86\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d1a57202edbc3644f8b610d672cc8715ed193864\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6c641869c3beba17d0fa81140bb162dba92013ca\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c7ed822c7df50cfc46bb61bb08dd0d5546f3e832\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6132fe604e62493def227f77b3da419166793272\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6982ac24c7983c52721e092477089c2bc7354a9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$577d4f466e1d3e60c22221fd33ea0c9c60d99cc3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f51558ff98449e45d0ce963fc8692a26e31ca4b6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b3e2fa7ad132999e364e699de645bcf7097ff68d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b157aff6d2bdbffdef68870d3c5e969676ef457c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$766c94d45431893375ef5da4b990e961ab47ab98\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$841a289cef7351458bb8a24e3f153f68188a0557\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$8f4f934cc3547e8d3ecf1286faafd19899d49e64\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~549 debug messages>

4.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=91
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=91
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.1.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 2 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.2.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 3 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.2.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 4 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.2.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 5 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.2.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 6 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.2.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 7 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.2.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 2 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 3 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 4 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 5 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 6 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 7 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.3.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 2 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.4.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 3 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.4.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 4 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.4.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 5 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.4.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 6 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.4.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 7 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.4.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 2 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.5.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 3 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.5.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 4 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.5.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 5 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.5.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 6 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.5.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 7 0>: u_briey.axi_core_cpu.IBusCachedPlugin_cache.ways_0_tags.5.7.0
Processing top.u_briey.axi_core_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted addr FF from read port 0 of top.u_briey.axi_core_cpu.RegFilePlugin_regFile: $\u_briey.axi_core_cpu.RegFilePlugin_regFile$rdreg[0]
Extracted addr FF from read port 1 of top.u_briey.axi_core_cpu.RegFilePlugin_regFile: $\u_briey.axi_core_cpu.RegFilePlugin_regFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_briey.axi_core_cpu.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: u_briey.axi_core_cpu.RegFilePlugin_regFile.7.1.1
Processing top.u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram:
  Properties: ports=2 bits=42 rports=1 wports=1 dbits=21 abits=1 words=2
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=3 bwaste=62 waste=62 efficiency=10
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=62 efficiency=10
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_briey.axi_sdramCtrl.ctrl.chip_backupIn_fifo.ram.5.0.0
Processing top.u_briey.axi_uartCtrl.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_briey.axi_uartCtrl.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram: $\u_briey.axi_uartCtrl.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_briey.axi_uartCtrl.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_briey.axi_uartCtrl.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.1.0.0
Processing top.u_briey.axi_uartCtrl.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_briey.apb3Router_1.io_axiClk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_briey.axi_uartCtrl.uartCtrl_1_io_read_queueWithOccupancy.logic_ram: $\u_briey.axi_uartCtrl.uartCtrl_1_io_read_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_briey.axi_uartCtrl.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_briey.axi_uartCtrl.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.1.0.0

4.30. Executing TECHMAP pass (map to technology primitives).

4.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

4.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~104 debug messages>

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1158 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~555 debug messages>
Removed a total of 185 cells.

4.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$11731 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$11724, Q = $auto$memory_bram.cc:995:replace_memory$11730, rval = 4'0000).
Setting constant 1-bit at position 0 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 1 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 2 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 3 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 4 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 5 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 6 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 7 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 8 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 9 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 10 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 11 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 12 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 13 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 14 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 15 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 16 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 17 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 18 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 19 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 20 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 21 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 22 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 23 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 24 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 25 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 26 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 27 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 28 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 29 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 30 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Setting constant 1-bit at position 31 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9064 ($dff) from module top.
Adding EN signal on $auto$opt_dff.cc:764:run$10806 ($adffe) from module top (D = \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).
Adding SRST signal on $auto$opt_dff.cc:764:run$10443 ($dffe) from module top (D = { \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_rowColumn [12:11] \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_rowColumn [9:0] }, Q = { \u_briey.axi_sdramCtrl.ctrl.chip_sdram_ADDR [12:11] \u_briey.axi_sdramCtrl.ctrl.chip_sdram_ADDR [9:0] }, rval = 12'000000110000).
Adding SRST signal on $auto$opt_dff.cc:764:run$10438 ($dffe) from module top (D = \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_rData_bank, Q = \u_briey.axi_sdramCtrl.ctrl.chip_sdram_BA, rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$10081 ($dffe) from module top (D = { \io_jtag_tdi \u_briey.jtagBridge_1.jtag_tap_instructionShift [3:1] }, Q = \u_briey.jtagBridge_1.jtag_tap_instructionShift, rval = 4'0001).

4.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 27 unused cells and 1526 unused wires.
<suppressed ~28 debug messages>

4.31.5. Rerunning OPT passes. (Removed registers in this run.)

4.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

4.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 1 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 2 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 3 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 4 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 5 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 6 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 7 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 8 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 9 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 10 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 11 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 12 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 13 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 14 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 15 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 16 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 17 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 18 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 19 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 20 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 21 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 22 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 23 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 24 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 25 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 26 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 27 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 28 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 29 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 30 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 31 on $flatten\u_briey.\axi_gpioACtrl.\io_gpio_read_buffercc.$procdff$9065 ($dff) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$11723 ($dff) from module top.

4.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.31.10. Rerunning OPT passes. (Removed registers in this run.)

4.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.31.15. Finished fast OPT passes.

4.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_briey.\axi_core_cpu.$procmux$7607: \u_briey.axi_core_cpu.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~513 debug messages>

4.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$12846: { $auto$opt_dff.cc:217:make_patterns_logic$12843 $auto$opt_dff.cc:217:make_patterns_logic$10802 \u_briey.axi_core_cpu.when_Fetcher_l158 }
    Consolidated identical input bits for $mux cell $flatten\u_briey.$procmux$8640:
      Old ports: A=3'000, B=3'111, Y=$flatten\u_briey.$2\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.$2\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1[2:0] [0]
      New connections: $flatten\u_briey.$2\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1[2:0] [2:1] = { $flatten\u_briey.$2\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1[2:0] [0] $flatten\u_briey.$2\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1[2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.$ternary$./Briey.v:854$365:
      Old ports: A=3'000, B=3'111, Y=\u_briey._zz_dbus_axi_arw_payload_len
      New ports: A=1'0, B=1'1, Y=\u_briey._zz_dbus_axi_arw_payload_len [0]
      New connections: \u_briey._zz_dbus_axi_arw_payload_len [2:1] = { \u_briey._zz_dbus_axi_arw_payload_len [0] \u_briey._zz_dbus_axi_arw_payload_len [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi4ReadOnlyDecoder_2.$procmux$8193:
      Old ports: A=2'00, B=2'11, Y=\u_briey.axi4ReadOnlyDecoder_2_io_input_r_payload_resp
      New ports: A=1'0, B=1'1, Y=\u_briey.axi4ReadOnlyDecoder_2_io_input_r_payload_resp [0]
      New connections: \u_briey.axi4ReadOnlyDecoder_2_io_input_r_payload_resp [1] = \u_briey.axi4ReadOnlyDecoder_2_io_input_r_payload_resp [0]
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi4ReadOnlyDecoder_2.$procmux$8199:
      Old ports: A=3'000, B=3'111, Y=$flatten\u_briey.\axi4ReadOnlyDecoder_2.$2\pendingCmdCounter_finalIncrement[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi4ReadOnlyDecoder_2.$2\pendingCmdCounter_finalIncrement[2:0] [0]
      New connections: $flatten\u_briey.\axi4ReadOnlyDecoder_2.$2\pendingCmdCounter_finalIncrement[2:0] [2:1] = { $flatten\u_briey.\axi4ReadOnlyDecoder_2.$2\pendingCmdCounter_finalIncrement[2:0] [0] $flatten\u_briey.\axi4ReadOnlyDecoder_2.$2\pendingCmdCounter_finalIncrement[2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$procmux$7332:
      Old ports: A={ \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388_Y [19:0] }, B={ 29'00000000000000000000000000000 \u_briey.axi_core_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388_Y [19:0] }, B={ 18'000000000000000000 \u_briey.axi_core_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\u_briey.\axi_core_cpu.$procmux$7524:
      Old ports: A={ \u_briey.axi_core_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspShifted \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\u_briey.axi_core_cpu.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \u_briey.axi_core_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\u_briey.axi_core_cpu.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \u_briey.axi_core_cpu.writeBack_DBusCachedPlugin_rspFormated [7:0] = \u_briey.axi_core_cpu._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$procmux$7529:
      Old ports: A={ 2'01 \u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\u_briey.axi_core_cpu.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\u_briey.axi_core_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \u_briey.axi_core_cpu.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\u_briey.\axi_core_cpu.$procmux$7591:
      Old ports: A=\u_briey.axi_core_cpu.decode_to_execute_RS2, B={ \u_briey.axi_core_cpu.decode_to_execute_RS2 [7:0] \u_briey.axi_core_cpu.decode_to_execute_RS2 [7:0] \u_briey.axi_core_cpu.decode_to_execute_RS2 [7:0] \u_briey.axi_core_cpu.decode_to_execute_RS2 [7:0] \u_briey.axi_core_cpu.decode_to_execute_RS2 [15:0] \u_briey.axi_core_cpu.decode_to_execute_RS2 [15:0] }, Y=\u_briey.axi_core_cpu.execute_MEMORY_STORE_DATA_RF
      New ports: A=\u_briey.axi_core_cpu.decode_to_execute_RS2 [31:8], B={ \u_briey.axi_core_cpu.decode_to_execute_RS2 [7:0] \u_briey.axi_core_cpu.decode_to_execute_RS2 [7:0] \u_briey.axi_core_cpu.decode_to_execute_RS2 [7:0] \u_briey.axi_core_cpu.decode_to_execute_RS2 [15:0] \u_briey.axi_core_cpu.decode_to_execute_RS2 [15:8] }, Y=\u_briey.axi_core_cpu.execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \u_briey.axi_core_cpu.execute_MEMORY_STORE_DATA_RF [7:0] = \u_briey.axi_core_cpu.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$procmux$7680:
      Old ports: A={ $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8128$1092_Y [11:2] 2'00 }, B={ \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 2'10 }, Y=$flatten\u_briey.\axi_core_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:0]
      New ports: A={ $flatten\u_briey.\axi_core_cpu.$add$./Briey.v:8128$1092_Y [11:2] 1'0 }, B={ \u_briey.axi_core_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 1'1 }, Y=$flatten\u_briey.\axi_core_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:1]
      New connections: $flatten\u_briey.\axi_core_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:10128$1682:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\u_briey.\axi_core_cpu.$procmux$6888_Y
      New ports: A=2'10, B=2'01, Y=$flatten\u_briey.\axi_core_cpu.$procmux$6888_Y [1:0]
      New connections: $flatten\u_briey.\axi_core_cpu.$procmux$6888_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:6495$813:
      Old ports: A=3'100, B=3'010, Y=\u_briey.axi_core_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1
      New ports: A=2'10, B=2'01, Y=\u_briey.axi_core_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [2:1]
      New connections: \u_briey.axi_core_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:6504$814:
      Old ports: A=2'01, B=2'11, Y=\u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:6505$815:
      Old ports: A=2'00, B=2'10, Y=\u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:6507$816:
      Old ports: A=3'100, B=3'010, Y=\u_briey.axi_core_cpu._zz__zz_execute_SRC1
      New ports: A=2'10, B=2'01, Y=\u_briey.axi_core_cpu._zz__zz_execute_SRC1 [2:1]
      New connections: \u_briey.axi_core_cpu._zz__zz_execute_SRC1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135:
      Old ports: A={ \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110111 }, B={ \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 }, Y=$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [28:0]
      New ports: A={ \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] 1'1 }, B={ \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] 1'0 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 }, Y={ $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [28:24] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20:12] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [2] }
      New connections: { $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [23:21] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [11:3] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [1:0] } = { $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1136:
      Old ports: A=6'110011, B=6'010011, Y=$auto$wreduce.cc:454:run$11117 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$11117 [5]
      New connections: $auto$wreduce.cc:454:run$11117 [4:0] = 5'10011
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1139:
      Old ports: A={ 2'01 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:2] }, B=\u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2], Y=$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1139_Y
      New ports: A=2'01, B=\u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:5], Y=$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1139_Y [4:3]
      New connections: $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1139_Y [2:0] = \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:2]
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142:
      Old ports: A={ 1'0 $flatten\u_briey.\axi_core_cpu.$logic_or$./Briey.v:8269$1141_Y 5'00000 }, B={ \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y=$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y
      New ports: A={ $flatten\u_briey.\axi_core_cpu.$logic_or$./Briey.v:8269$1141_Y 1'0 }, B={ \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y={ $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [5] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] }
      New connections: { $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [6] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [4:1] } = { $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8287$1147:
      Old ports: A={ \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8287$1146_Y 3'000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110011 }, B={ 5'00000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0000000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100111 }, Y=$auto$wreduce.cc:454:run$11119 [24:0]
      New ports: A={ \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8287$1146_Y \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 2'10 }, B={ 5'00000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 }, Y={ $auto$wreduce.cc:454:run$11119 [24:15] $auto$wreduce.cc:454:run$11119 [11:7] $auto$wreduce.cc:454:run$11119 [4] $auto$wreduce.cc:454:run$11119 [2] }
      New connections: { $auto$wreduce.cc:454:run$11119 [14:12] $auto$wreduce.cc:454:run$11119 [6:5] $auto$wreduce.cc:454:run$11119 [3] $auto$wreduce.cc:454:run$11119 [1:0] } = { 3'000 $auto$wreduce.cc:454:run$11119 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8532$1210:
      Old ports: A={ \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] 1'0 }, B={ \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:21] 1'0 }, Y=$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8532$1210_Y [19:0]
      New ports: A={ \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] }, B={ \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [24:21] }, Y={ $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8532$1210_Y [19:11] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8532$1210_Y [4:1] }
      New connections: { $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8532$1210_Y [10:5] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8532$1210_Y [0] } = { \u_briey.axi_core_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388:
      Old ports: A={ \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [7] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [30:25] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [19:12] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [20] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388_Y [19:0]
      New ports: A={ \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [7] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [11:8] }, B={ \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [19:12] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [20] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388_Y [19:11] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388_Y [4:1] }
      New connections: { $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388_Y [10:5] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388_Y [0] } = { \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\u_briey.\axi_core_cpu.\dataCache_1.$procmux$4149:
      Old ports: A=4'0001, B=8'00111111, Y=\u_briey.axi_core_cpu.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\u_briey.axi_core_cpu.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \u_briey.axi_core_cpu.dataCache_1._zz_stage0_mask [3] \u_briey.axi_core_cpu.dataCache_1._zz_stage0_mask [0] } = { \u_briey.axi_core_cpu.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_ram.$procmux$5588:
      Old ports: A={ \u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_id [3] 3'000 }, B={ \u_briey.axi_ram.unburstify_buffer_transaction_id [3] 3'000 }, Y=\u_briey.axi_ram.stage0_payload_fragment_id
      New ports: A=\u_briey.axi_ram_io_axi_arbiter_io_output_arw_rData_id [3], B=\u_briey.axi_ram.unburstify_buffer_transaction_id [3], Y=\u_briey.axi_ram.stage0_payload_fragment_id [3]
      New connections: \u_briey.axi_ram.stage0_payload_fragment_id [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_ram2.$procmux$5757:
      Old ports: A={ \u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_id [3] 3'000 }, B={ \u_briey.axi_ram2.unburstify_buffer_transaction_id [3] 3'000 }, Y=\u_briey.axi_ram2.stage0_payload_fragment_id
      New ports: A=\u_briey.axi_ram2_io_axi_arbiter_io_output_arw_rData_id [3], B=\u_briey.axi_ram2.unburstify_buffer_transaction_id [3], Y=\u_briey.axi_ram2.stage0_payload_fragment_id [3]
      New connections: \u_briey.axi_ram2.stage0_payload_fragment_id [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_sdramCtrl.$procmux$5920:
      Old ports: A={ \u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id [3:2] 2'00 }, B={ \u_briey.axi_sdramCtrl.unburstify_buffer_transaction_id [3:2] 2'00 }, Y=\u_briey.axi_sdramCtrl.ctrl.frontend_rsp_payload_context_id
      New ports: A=\u_briey.axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id [3:2], B=\u_briey.axi_sdramCtrl.unburstify_buffer_transaction_id [3:2], Y=\u_briey.axi_sdramCtrl.ctrl.frontend_rsp_payload_context_id [3:2]
      New connections: \u_briey.axi_sdramCtrl.ctrl.frontend_rsp_payload_context_id [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0]
      New connections: $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [15:1] = { $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] $flatten\u_briey.\axi_sdramCtrl.\ctrl.$procmux$4718_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4457:
      Old ports: A=3'000, B=3'111, Y=$flatten\u_briey.\axi_vgaCtrl.\dma.$2\pendingMemCmd_finalIncrement[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_vgaCtrl.\dma.$2\pendingMemCmd_finalIncrement[2:0] [0]
      New connections: $flatten\u_briey.\axi_vgaCtrl.\dma.$2\pendingMemCmd_finalIncrement[2:0] [2:1] = { $flatten\u_briey.\axi_vgaCtrl.\dma.$2\pendingMemCmd_finalIncrement[2:0] [0] $flatten\u_briey.\axi_vgaCtrl.\dma.$2\pendingMemCmd_finalIncrement[2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4472:
      Old ports: A=\u_briey.axi_vgaCtrl.dma.pendingMemRsp, B={ $flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15853$2331_Y [5:3] \u_briey.axi_vgaCtrl.dma.pendingMemRsp [2:0] }, Y=\u_briey.axi_vgaCtrl.dma._zz_pendingMemRsp_1
      New ports: A=\u_briey.axi_vgaCtrl.dma.pendingMemRsp [5:3], B=$flatten\u_briey.\axi_vgaCtrl.\dma.$add$./Briey.v:15853$2331_Y [5:3], Y=\u_briey.axi_vgaCtrl.dma._zz_pendingMemRsp_1 [5:3]
      New connections: \u_briey.axi_vgaCtrl.dma._zz_pendingMemRsp_1 [2:0] = \u_briey.axi_vgaCtrl.dma.pendingMemRsp [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$procmux$8297:
      Old ports: A=3'000, B=3'111, Y=$flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$2\pendingCmdCounter_finalIncrement[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$2\pendingCmdCounter_finalIncrement[2:0] [0]
      New connections: $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$2\pendingCmdCounter_finalIncrement[2:0] [2:1] = { $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$2\pendingCmdCounter_finalIncrement[2:0] [0] $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$2\pendingCmdCounter_finalIncrement[2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\dbus_axi_decoder.$procmux$8243:
      Old ports: A=3'000, B=3'111, Y=$flatten\u_briey.\dbus_axi_decoder.$2\pendingDataCounter_finalIncrement[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\dbus_axi_decoder.$2\pendingDataCounter_finalIncrement[2:0] [0]
      New connections: $flatten\u_briey.\dbus_axi_decoder.$2\pendingDataCounter_finalIncrement[2:0] [2:1] = { $flatten\u_briey.\dbus_axi_decoder.$2\pendingDataCounter_finalIncrement[2:0] [0] $flatten\u_briey.\dbus_axi_decoder.$2\pendingDataCounter_finalIncrement[2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4888$752:
      Old ports: A=4'0001, B=4'1001, Y=$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4888$752_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4888$752_Y [3]
      New connections: $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4888$752_Y [2:0] = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4891$753:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$11125 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$11125 [0]
      New connections: $auto$wreduce.cc:454:run$11125 [1] = $auto$wreduce.cc:454:run$11125 [0]
    Consolidated identical input bits for $mux cell $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4900$756:
      Old ports: A=4'0110, B=4'1000, Y=$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4900$756_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4900$756_Y [3] $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4900$756_Y [1] }
      New connections: { $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4900$756_Y [2] $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4900$756_Y [0] } = { $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4900$756_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4906$758:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4906$758_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4906$758_Y [3:2]
      New connections: $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4906$758_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4912$760:
      Old ports: A=4'1010, B=4'0010, Y=$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4912$760_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4912$760_Y [3]
      New connections: $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4912$760_Y [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4915$761:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$11127 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$11127 [2] $auto$wreduce.cc:454:run$11127 [0] }
      New connections: $auto$wreduce.cc:454:run$11127 [1] = $auto$wreduce.cc:454:run$11127 [0]
    Consolidated identical input bits for $mux cell $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4921$763:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$11128 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$11128 [1]
      New connections: $auto$wreduce.cc:454:run$11128 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4927$765:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4927$765_Y [2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4927$765_Y [2]
      New connections: $flatten\u_briey.\jtagBridge_1.$ternary$./Briey.v:4927$765_Y [1:0] = 2'11
    Consolidated identical input bits for $mux cell $procmux$8769:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$11129 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$11129 [0]
      New connections: $auto$wreduce.cc:454:run$11129 [1] = $auto$wreduce.cc:454:run$11129 [0]
    Consolidated identical input bits for $mux cell $ternary$./top.v:312$284:
      Old ports: A={ \u_briey.axi_vgaCtrl.dma._zz__zz_io_frame_payload_fragment_r_1 [4:0] \u_briey.axi_vgaCtrl.dma._zz__zz_io_frame_payload_fragment_r_1 [2:0] }, B=8'11111111, Y=\_R
      New ports: A=\u_briey.axi_vgaCtrl.dma._zz__zz_io_frame_payload_fragment_r_1 [4:0], B=5'11111, Y={ \_R [7:6] \_R [2:0] }
      New connections: \_R [5:3] = \_R [2:0]
    Consolidated identical input bits for $mux cell $ternary$./top.v:313$285:
      Old ports: A={ \u_briey.axi_vgaCtrl.dma._zz__zz_io_frame_payload_fragment_r_1 [10:5] \u_briey.axi_vgaCtrl.dma._zz__zz_io_frame_payload_fragment_r_1 [6:5] }, B=8'11111111, Y=\_G
      New ports: A=\u_briey.axi_vgaCtrl.dma._zz__zz_io_frame_payload_fragment_r_1 [10:5], B=6'111111, Y={ \_G [7:4] \_G [1:0] }
      New connections: \_G [3:2] = \_G [1:0]
    Consolidated identical input bits for $mux cell $ternary$./top.v:314$286:
      Old ports: A={ \u_briey.axi_vgaCtrl.dma._zz__zz_io_frame_payload_fragment_r_1 [15:11] \u_briey.axi_vgaCtrl.dma._zz__zz_io_frame_payload_fragment_r_1 [13:11] }, B=8'11111111, Y=\_B
      New ports: A=\u_briey.axi_vgaCtrl.dma._zz__zz_io_frame_payload_fragment_r_1 [15:11], B=5'11111, Y={ \_B [7:6] \_B [2:0] }
      New connections: \_B [5:3] = \_B [2:0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_briey.$procmux$8646:
      Old ports: A=$flatten\u_briey.$2\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1[2:0], B=3'001, Y=\u_briey._zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1
      New ports: A={ $flatten\u_briey.$2\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1[2:0] [0] $flatten\u_briey.$2\_zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1[2:0] [0] }, B=2'01, Y=\u_briey._zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1 [1:0]
      New connections: \u_briey._zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1 [2] = \u_briey._zz_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready_1 [1]
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi4ReadOnlyDecoder_2.$procmux$8205:
      Old ports: A=$flatten\u_briey.\axi4ReadOnlyDecoder_2.$2\pendingCmdCounter_finalIncrement[2:0], B=3'001, Y=\u_briey.axi4ReadOnlyDecoder_2.pendingCmdCounter_finalIncrement
      New ports: A={ $flatten\u_briey.\axi4ReadOnlyDecoder_2.$2\pendingCmdCounter_finalIncrement[2:0] [0] $flatten\u_briey.\axi4ReadOnlyDecoder_2.$2\pendingCmdCounter_finalIncrement[2:0] [0] }, B=2'01, Y=\u_briey.axi4ReadOnlyDecoder_2.pendingCmdCounter_finalIncrement [1:0]
      New connections: \u_briey.axi4ReadOnlyDecoder_2.pendingCmdCounter_finalIncrement [2] = \u_briey.axi4ReadOnlyDecoder_2.pendingCmdCounter_finalIncrement [1]
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$procmux$6890:
      Old ports: A=$flatten\u_briey.\axi_core_cpu.$procmux$6888_Y, B=4'1011, Y=$flatten\u_briey.\axi_core_cpu.$procmux$6890_Y
      New ports: A={ 1'0 $flatten\u_briey.\axi_core_cpu.$procmux$6888_Y [1:0] }, B=3'111, Y={ $flatten\u_briey.\axi_core_cpu.$procmux$6890_Y [3] $flatten\u_briey.\axi_core_cpu.$procmux$6890_Y [1:0] }
      New connections: $flatten\u_briey.\axi_core_cpu.$procmux$6890_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$procmux$7332:
      Old ports: A={ \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388_Y [19:0] }, B={ 18'000000000000000000 \u_briey.axi_core_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388_Y [19:11] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [30:25] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:9284$1388_Y [4:1] }, B={ 18'000000000000000000 \u_briey.axi_core_cpu._zz__zz_execute_SRC1 [2:1] }, Y=$flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$procmux$7338:
      Old ports: A=$flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0], B={ \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\u_briey.\axi_core_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31] \u_briey.axi_core_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [31:21] = { \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] \u_briey.axi_core_cpu.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8287$1148:
      Old ports: A=$auto$wreduce.cc:454:run$11119 [24:0], B=25'0000100000000000001110011, Y=$auto$wreduce.cc:454:run$11120 [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$11119 [24:15] $auto$wreduce.cc:454:run$11119 [11:7] $auto$wreduce.cc:454:run$11119 [2] $auto$wreduce.cc:454:run$11119 [4] $auto$wreduce.cc:454:run$11119 [2] }, B=18'000010000000000110, Y={ $auto$wreduce.cc:454:run$11120 [24:15] $auto$wreduce.cc:454:run$11120 [11:6] $auto$wreduce.cc:454:run$11120 [4] $auto$wreduce.cc:454:run$11120 [2] }
      New connections: { $auto$wreduce.cc:454:run$11120 [14:12] $auto$wreduce.cc:454:run$11120 [5] $auto$wreduce.cc:454:run$11120 [3] $auto$wreduce.cc:454:run$11120 [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_vgaCtrl.\dma.$procmux$4463:
      Old ports: A=$flatten\u_briey.\axi_vgaCtrl.\dma.$2\pendingMemCmd_finalIncrement[2:0], B=3'001, Y=\u_briey.axi_vgaCtrl.dma.pendingMemCmd_finalIncrement
      New ports: A={ $flatten\u_briey.\axi_vgaCtrl.\dma.$2\pendingMemCmd_finalIncrement[2:0] [0] $flatten\u_briey.\axi_vgaCtrl.\dma.$2\pendingMemCmd_finalIncrement[2:0] [0] }, B=2'01, Y=\u_briey.axi_vgaCtrl.dma.pendingMemCmd_finalIncrement [1:0]
      New connections: \u_briey.axi_vgaCtrl.dma.pendingMemCmd_finalIncrement [2] = \u_briey.axi_vgaCtrl.dma.pendingMemCmd_finalIncrement [1]
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$procmux$8303:
      Old ports: A=$flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$2\pendingCmdCounter_finalIncrement[2:0], B=3'001, Y=\u_briey.axi_vgaCtrl_io_axi_decoder.pendingCmdCounter_finalIncrement
      New ports: A={ $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$2\pendingCmdCounter_finalIncrement[2:0] [0] $flatten\u_briey.\axi_vgaCtrl_io_axi_decoder.$2\pendingCmdCounter_finalIncrement[2:0] [0] }, B=2'01, Y=\u_briey.axi_vgaCtrl_io_axi_decoder.pendingCmdCounter_finalIncrement [1:0]
      New connections: \u_briey.axi_vgaCtrl_io_axi_decoder.pendingCmdCounter_finalIncrement [2] = \u_briey.axi_vgaCtrl_io_axi_decoder.pendingCmdCounter_finalIncrement [1]
    Consolidated identical input bits for $mux cell $flatten\u_briey.\dbus_axi_decoder.$procmux$8249:
      Old ports: A=$flatten\u_briey.\dbus_axi_decoder.$2\pendingDataCounter_finalIncrement[2:0], B=3'001, Y=\u_briey.dbus_axi_decoder.pendingDataCounter_finalIncrement
      New ports: A={ $flatten\u_briey.\dbus_axi_decoder.$2\pendingDataCounter_finalIncrement[2:0] [0] $flatten\u_briey.\dbus_axi_decoder.$2\pendingDataCounter_finalIncrement[2:0] [0] }, B=2'01, Y=\u_briey.dbus_axi_decoder.pendingDataCounter_finalIncrement [1:0]
      New connections: \u_briey.dbus_axi_decoder.pendingDataCounter_finalIncrement [2] = \u_briey.dbus_axi_decoder.pendingDataCounter_finalIncrement [1]
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\u_briey.\axi_core_cpu.$procmux$7630:
      Old ports: A={ 2'00 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:2] 7'0010011 }, B={ 5'00000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:2] 12'000001100000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] 9'000100011 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [8] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [7] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000011101111 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [28:24] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20:12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [2] 2'10 $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [2] 2'11 $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [5] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1139_Y [4:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$11117 [5] 5'10011 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [8] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [7] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000001101111 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100011 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 14'11000110000000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 11'00100110000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 14'00000110000000 $auto$wreduce.cc:454:run$11120 [24:0] 4'0000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:9] 9'000100011 }, Y=\u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_decompressed
      New ports: A={ 2'00 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:2] 5'00100 }, B={ 5'00000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:2] 10'0000000000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] 7'0001000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [8] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [7] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000111011 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [28:24] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [20:12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [2] 2'10 $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8266$1135_Y [2] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [5] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1142_Y [0] $flatten\u_briey.\axi_core_cpu.$ternary$./Briey.v:8269$1139_Y [4:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_briey.axi_core_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$11117 [5] 3'100 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [8] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [7] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000011011 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 5'11000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] 12'110000000000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 9'001000000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:7] 12'000000000000 $auto$wreduce.cc:454:run$11120 [24:15] 3'000 $auto$wreduce.cc:454:run$11120 [11:6] 1'1 $auto$wreduce.cc:454:run$11120 [4] 1'0 $auto$wreduce.cc:454:run$11120 [2] 4'0000 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [12] \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_raw [11:9] 7'0001000 }, Y=\u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_decompressed [31:2]
      New connections: \u_briey.axi_core_cpu.IBusCachedPlugin_decompressor_decompressed [1:0] = 2'11
  Optimizing cells in module \top.
Performed a total of 53 changes.

4.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_briey.\axi_vgaCtrl.\dma.$procdff$9029 ($adff) from module top (D = \u_briey.axi_vgaCtrl.dma._zz_pendingMemRsp [2:0], Q = \u_briey.axi_vgaCtrl.dma.pendingMemRsp [2:0]).
Adding SRST signal on $auto$opt_dff.cc:764:run$10904 ($dffe) from module top (D = $flatten\u_briey.\axi_core_cpu.$procmux$6890_Y [3:2], Q = \u_briey.axi_core_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:2], rval = 2'01).

4.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

4.33.9. Rerunning OPT passes. (Maybe there is more to do..)

4.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~514 debug messages>

4.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_briey.\axi_core_cpu.$procmux$7529:
      Old ports: A={ \u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\u_briey.axi_core_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\u_briey.axi_core_cpu.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \u_briey.axi_core_cpu.DBusCachedPlugin_exceptionBus_payload_code [1] = \u_briey.axi_core_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
  Optimizing cells in module \top.
Performed a total of 1 changes.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$10792 ($adffe) from module top (D = $flatten\u_briey.\axi_core_cpu.$0\IBusCachedPlugin_decodePc_pcReg[31:0] [0], Q = \u_briey.axi_core_cpu.IBusCachedPlugin_decodePc_pcReg [0]).

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

4.33.16. Rerunning OPT passes. (Maybe there is more to do..)

4.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~514 debug messages>

4.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.20. Executing OPT_DFF pass (perform DFF optimizations).

4.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.23. Rerunning OPT passes. (Maybe there is more to do..)

4.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~514 debug messages>

4.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.27. Executing OPT_DFF pass (perform DFF optimizations).

4.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.30. Finished OPT passes. (There is nothing left to do.)

4.34. Executing TECHMAP pass (map to technology primitives).

4.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.34.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.34.3. Continuing TECHMAP pass.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $and.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$e194a9e890de0a7be18db8bd15a1479dea055e42\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$cc01eb4b12ca3a903e6a730e12703045df75a1af\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:dbcddb7b4524c1c5fa25e15435f3b9049e3d7d7a$paramod$3bf4391c2edcd7fdc564361d03ba2cf3a33c67d4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:76ad50a9564e0e061e95a41bfd68c22eea7fc3e1$paramod$3bf4391c2edcd7fdc564361d03ba2cf3a33c67d4\_90_shift_ops_shr_shl_sshl_sshr'.

4.34.34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:76ad50a9564e0e061e95a41bfd68c22eea7fc3e1$paramod$3bf4391c2edcd7fdc564361d03ba2cf3a33c67d4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~909 debug messages>

4.34.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:76ad50a9564e0e061e95a41bfd68c22eea7fc3e1$paramod$3bf4391c2edcd7fdc564361d03ba2cf3a33c67d4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~259 debug messages>
Removed 0 unused cells and 10 unused wires.
Using template $paramod$constmap:76ad50a9564e0e061e95a41bfd68c22eea7fc3e1$paramod$3bf4391c2edcd7fdc564361d03ba2cf3a33c67d4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $or.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { 1'0 \u_briey.axi_core_cpu.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \u_briey.axi_core_cpu.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \u_briey.axi_core_cpu.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$e978c189388a43a00e4e725f292dc6d7f2ae25b3\_90_pmux for cells of type $pmux.
Using template $paramod$3ab9a015ab781a81f86ab59e92093de7732cf40e\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$0e0051568375348277517457a77d9a6514e45e4f\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$a93995b8b533c9c51271ffe70384f459e79c5d76\_90_pmux for cells of type $pmux.
Using template $paramod$0527bd31598f45e3570b8d820612753f6716c8a4\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$51d09f51f8e4e709467c94f1487f4e47b5087bf0\_90_pmux for cells of type $pmux.
Using template $paramod$5ccf584370207a3ccc3032757a8e590623d4de56\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
  add \u_briey.axi_core_cpu._zz_execute_SrcPlugin_addSub_2 (32 bits, signed)
  add { 1'0 \u_briey.axi_core_cpu.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \u_briey.axi_core_cpu._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$2c9cf2c64cd7429cee64d0ba551f5c100f3d4e25\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ecp5_alu for cells of type $alu.
Using template $paramod$922fb7bfe738d02ed8c0a45647aef841dc5b1faf\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr'.

4.34.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3845 debug messages>

4.34.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~35 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ecp5_alu for cells of type $alu.
Using template $paramod$68eb2ee261b49d479fb9d9ec0659e1d20891082b\_80_ecp5_alu for cells of type $alu.
Using template $paramod$22d60a7641dca782b2290912c8e26f3c8b9c52b2\_90_pmux for cells of type $pmux.
Using template $paramod$9174beaf0f44375ab754acac146039d243ace676\_90_pmux for cells of type $pmux.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$cae1bb6185ec5afc0cb73d85e46a8afb2bdeb343\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$215440792383f7884e57d9c95f84e9552d0bf4ac\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~5185 debug messages>

4.35. Executing OPT pass (performing simple optimizations).

4.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6477 debug messages>

4.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~4422 debug messages>
Removed a total of 1474 cells.

4.35.3. Executing OPT_DFF pass (perform DFF optimizations).

4.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2261 unused cells and 8675 unused wires.
<suppressed ~2279 debug messages>

4.35.5. Finished fast OPT passes.

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.38.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~3813 debug messages>

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~103 debug messages>

4.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

4.42. Executing ATTRMVCP pass (move or copy attributes).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 18588 unused wires.
<suppressed ~1 debug messages>

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.45. Executing ABC pass (technology mapping using ABC).

4.45.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 12446 gates and 16304 wires to a netlist network with 3856 inputs and 2440 outputs.

4.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    3354.
ABC: Participating nodes from both networks       =    7566.
ABC: Participating nodes from the first network   =    3502. (  72.54 % of nodes)
ABC: Participating nodes from the second network  =    4064. (  84.18 % of nodes)
ABC: Node pairs (any polarity)                    =    3502. (  72.54 % of names can be moved)
ABC: Node pairs (same polarity)                   =    2820. (  58.41 % of names can be moved)
ABC: Total runtime =     0.36 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     4827
ABC RESULTS:        internal signals:    10008
ABC RESULTS:           input signals:     3856
ABC RESULTS:          output signals:     2440
Removing temp directory.
Removed 0 unused cells and 9772 unused wires.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$c9be9a0be1d6f39f2182dc3746c8e04cf71b1266\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$83a094b6fe9fb738dfff353a8cb39fb4b34c4f40\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$70b54bac780cc5d7520457f72a656427a73d5ab9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$95829612a0973da2a274e7834428fa9c05dec746\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$1eea551fe4cce09ac451edc055ddf9bbeb364265\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$eba727a1ddd73399ca4fdf58c3e34a9f6c825c8f\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$2d07b55acd6c8b0377ed0524bca7bf0f1681bbf8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$1a73a09a6e092620145558f2f06f2243b658a28f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$d3289324551962da337c07669de9c25518418f8f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$5c1224d70f59cbe8cf8318e20be0e40147e71900\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$1058857da8b3cdf15e5a8cd0e3b163b89a3986a5\$lut for cells of type $lut.
Using template $paramod$317b987b6af329326761f54eae3e803db98b1ee8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$d54325d28e19bbe6b2070d340cb74d748945f149\$lut for cells of type $lut.
Using template $paramod$147fbe3dd854dbb49ef1e7b6da03af1ec4f9d6dd\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$ed2193e246c00cf990dcca9b0d58116d628e7068\$lut for cells of type $lut.
Using template $paramod$675c108a6104c4910b98e0063a27033bf6dc2edc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$c6af2d6a77d733aada4ec33ecd1fe0da34adce8b\$lut for cells of type $lut.
Using template $paramod$7e4e2428a2f9b92dcb758270149d84df2ec3a13e\$lut for cells of type $lut.
Using template $paramod$0d0da5eae71af558baf64649afbc2b05cdf5bb42\$lut for cells of type $lut.
Using template $paramod$4422c4ca5122e3602f08e424543fbde651fb600a\$lut for cells of type $lut.
Using template $paramod$adc43522109b7116f8f2ab1406b91af28b49f10b\$lut for cells of type $lut.
Using template $paramod$75bb2d74a13546c2edde2d13d10d2a7ccc79f674\$lut for cells of type $lut.
Using template $paramod$1153e37daf21b15693968b185bc6c04719942f8b\$lut for cells of type $lut.
Using template $paramod$29917dda8462d1c26f5a15896633fae01f00fb54\$lut for cells of type $lut.
Using template $paramod$d10d29a83d60e3648b73c68f96b306ed2c95752c\$lut for cells of type $lut.
Using template $paramod$ac6fd02ae68c8a0de57536eaec5ffb74f1ae8570\$lut for cells of type $lut.
Using template $paramod$e45d43cf9bd83247ebd797ca8f6b4648785ec741\$lut for cells of type $lut.
Using template $paramod$23e3ecc94b8147f7902feac3df108ba80ba9c79d\$lut for cells of type $lut.
Using template $paramod$cc87f290111da9c23423dfd958a70f9ca30a15f4\$lut for cells of type $lut.
Using template $paramod$c94f3bebd03c341e081fd0cbe25fac683633d624\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod$512ad28d041d020b5b94d24dfd664f12580d7506\$lut for cells of type $lut.
Using template $paramod$a2e3c40a651ba1bb93956d925469cf0aff4f2d9a\$lut for cells of type $lut.
Using template $paramod$f97980c9e7de1bc37ab6baa8abb1ac1c5118ce12\$lut for cells of type $lut.
Using template $paramod$e144b215bcd18129bc79dba4ab66871fc4e63076\$lut for cells of type $lut.
Using template $paramod$a38bd13c25ca329aa99a3acb394b4ba4ac1dd1c2\$lut for cells of type $lut.
Using template $paramod$6f639129637ff979e178f25920ea38c58e46b787\$lut for cells of type $lut.
Using template $paramod$b224e216faec58514df9eb76e243b53abc5770e4\$lut for cells of type $lut.
Using template $paramod$94ef0d4efbe340c5f795a3d5f70b475818c0e4ed\$lut for cells of type $lut.
Using template $paramod$15d955cbb9ee6a19414e00c04e8edf968f9018f7\$lut for cells of type $lut.
Using template $paramod$ddaacfffa5458caf87b55e8146a2e4ce47494c0a\$lut for cells of type $lut.
Using template $paramod$dab049694452997dc2b79c12eb546ee0f3cce906\$lut for cells of type $lut.
Using template $paramod$d8e2d2658edc16b31a5581c5c0afb39d85a64e4e\$lut for cells of type $lut.
Using template $paramod$940f38e6b5c31ea997e245f64d630929cc2a4a28\$lut for cells of type $lut.
Using template $paramod$d01e2a22a45387a186f67432a20c6ca90263e0f0\$lut for cells of type $lut.
Using template $paramod$d526e926857634a17778bfa9b6be2cd3c967b6fe\$lut for cells of type $lut.
Using template $paramod$1f575543d734f2d93dfcc8f91b30fb001334bb95\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$07bc5f949e23a2765cc7770b34b9713358274944\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$c11c416c6f0f04261a8c2eab35675e4e25d673ef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$46a0cdc5fac11500a3b9b0f911d4257cc1e9fc7d\$lut for cells of type $lut.
Using template $paramod$c6364c1c44c01bd533fa2efe3a700455891e44b1\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$42a384c378ed9749937eab20571102ca1ec084c6\$lut for cells of type $lut.
Using template $paramod$f6dd01673f8f9c9ecbbfa50d05e704565b0d6345\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$ca1d48527df516f209cb40a6149324209c84bc69\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$c1b1e295769db1b6655cd9fa7f1823a266fa6d67\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$b39dbf3440eef709cb8bb37f35f8c0658700866d\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$8aa914641d9da3ceaab54a09681d988e5887c82c\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$4393ac831dbbeb799b84363612ac6ff773f07ceb\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$a3b9cc53a5202708a99b8529a612cbd75f3ff116\$lut for cells of type $lut.
Using template $paramod$b4606c3d1218a9030e075ba3305371598c1f4305\$lut for cells of type $lut.
Using template $paramod$b98d0b2c33c171b66cba3c97fae9cf1b9a59fc3d\$lut for cells of type $lut.
Using template $paramod$4c62316763da2c7698ad19e4f14d4d0cf527f8cd\$lut for cells of type $lut.
Using template $paramod$ad7246a24b6e56b3b67deb6ce92da7632476b727\$lut for cells of type $lut.
Using template $paramod$5ba1d14b67cb92030323d3142833124f9cd0d22a\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$e5f53fb2cb3e702c9422ebddd3ba952e5a8f3401\$lut for cells of type $lut.
Using template $paramod$812d6fc36e110e5dddfe0998e45231ba0e361a1c\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$437ec7c886db788bcab5d38a120158653e944bca\$lut for cells of type $lut.
Using template $paramod$0b6cfa886f56736955bb42706a9f574742189c51\$lut for cells of type $lut.
Using template $paramod$5d4c53e7bbd7ad8c99a2f411e17e4d282ce78a7b\$lut for cells of type $lut.
Using template $paramod$7e474ff0b6af87fb69cd19c3d2353152d26514f3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$b195045b60eeee0f09591ff7672f4a783a730341\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$08e1a3b9f4d9be9b3e020ab4a6449bbba0e0089f\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$10f1f6aac96c03987d662dae33546787e0ffff9d\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$ac0bc5d4f1e6dcfd192559e5535468fd2bd6a006\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$736b8a8f8dd66495e08a0e2c6bc654792cec3be5\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$969977eaa2ba4a7612182f9e5bd1c5f580030436\$lut for cells of type $lut.
Using template $paramod$1f1c2285d3199e0f5231afa4adf5ed82133f9995\$lut for cells of type $lut.
Using template $paramod$3b5d7ac685990621fdbc2aec205e883838f50b97\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$10b2df3a368b310b1b88cbb02121e7a74de22601\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$ee63a1079ba7fd69fe58f91d2cf46af9c9035388\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$2e473764f25e8a69de1395443a083eff1424afeb\$lut for cells of type $lut.
Using template $paramod$72abd58445d531dd956bd24da3e3a36cfe80582f\$lut for cells of type $lut.
Using template $paramod$57cf7fbf84518d9e7604ec42b59ba9511e1f3caf\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$45c0f62ac5ebbb4a43293b19665616b89cedce17\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$8ff624c27fd38d1f4af0341b62a2dd84226c68cd\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$97f49e57260d2b61249e1ad7aba51fb046188a44\$lut for cells of type $lut.
Using template $paramod$a4e7c5ace77b55b4122469c942f997174c4d6cef\$lut for cells of type $lut.
Using template $paramod$9d618feaa0e9023a675fc6fbc6214ca60f87c011\$lut for cells of type $lut.
Using template $paramod$96b74a57479af4e741f289c373d6c48809402ca6\$lut for cells of type $lut.
Using template $paramod$6a68ae497b18bdb9f77745d4dd1819e390737773\$lut for cells of type $lut.
Using template $paramod$57b0544f41a25c72a09d87f02afdb1a58250c2f7\$lut for cells of type $lut.
Using template $paramod$3f04f3e163dc2f7fcaaf786194a99fc62524dcbf\$lut for cells of type $lut.
Using template $paramod$09c1b539b48d61a25fea5b57e3caf6cb652b99fe\$lut for cells of type $lut.
Using template $paramod$c007f82afa6aff3770af434a60f140a5e8474cef\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$df2d354ef959d67528d5105f80d87b0a1b02a384\$lut for cells of type $lut.
Using template $paramod$8d8377a6d99b6b007d373664ba9d1b2589f38a89\$lut for cells of type $lut.
Using template $paramod$c7f6db91db6812c107aed10719258407e136f756\$lut for cells of type $lut.
Using template $paramod$b00f453fcf70c4c06b1a678153367d3ddd6cb7fd\$lut for cells of type $lut.
Using template $paramod$ad25020a2293a6661f3359ceb5327107c136b286\$lut for cells of type $lut.
Using template $paramod$a929c1ccf37bc67002b51c9e2c43a0ae10d8462d\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$0dfa753304d47fe29787f3aceb665a6a863cfc4e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$7d2ffb1127b6d3bcd5c17f2724b343ab1bc3ea11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$0d139608564f0776d80fb48559366e967df1277f\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$1defcde2651b9293b25dc8313a52210a02d52398\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$cd50f0bbfbf383c06556700f57df7dc714a2735b\$lut for cells of type $lut.
Using template $paramod$6970d5db24bee8b01ce75e19c47395c27704b073\$lut for cells of type $lut.
Using template $paramod$77c88cc182696cd7ccff2e579bee53ee6d44c678\$lut for cells of type $lut.
Using template $paramod$31f763c8f7bfe0394f7c141cc9802b097d52f46f\$lut for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod$bfc5ec0efb7a7554a714fba569e000275a25c525\$lut for cells of type $lut.
Using template $paramod$c9c145a3c6d085b43407e8d146c4cb593e0f20bb\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$39897fa6ad5a2d6a4d82b31133e0850eecf4675a\$lut for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$85dceac7707b445fcb3c4b9faeee92f6615bbcfb\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$55668dfd6e901cbdb37e2cafeb410b9fc2f26615\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$b84863ea9deb0e307ce0701ba09b9fe908ce22ab\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod$95f7aaf87bc97e279ed8d77acf5962ca869e1b0b\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$a506d142d44ed7ab04ed8062647d1189a18f30a3\$lut for cells of type $lut.
Using template $paramod$4d21b9654c324d97d5456a8b881976f0effc5997\$lut for cells of type $lut.
Using template $paramod$fe222353d2d28baebce62bfe31e0ba12d8d7ed4b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$74039f550c80815491e583c36febc108d15f81d6\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$c52a2ecba74c4b7a319821da3ad1bfd11175863d\$lut for cells of type $lut.
Using template $paramod$e599a631c37ba3c2b191dfdc71f909ff41fb8f7d\$lut for cells of type $lut.
Using template $paramod$40bbcc7104d5fa7772db4b93720b85de5452a7b9\$lut for cells of type $lut.
Using template $paramod$1c396c42e783d9139777efc15205e24026d40f95\$lut for cells of type $lut.
Using template $paramod$9f11a61d2145325e35431e858c1b5058f2a004a9\$lut for cells of type $lut.
Using template $paramod$9240e83c495b6f8eca802de6125da41e286a846f\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$b61592988ab1e135761653be3cf83c6aa216aa9a\$lut for cells of type $lut.
Using template $paramod$4b2c3a12076507c01d31e60b3fad10c726adbbcf\$lut for cells of type $lut.
Using template $paramod$dbe700c159e973016afb4c227ed7292dc8875f1d\$lut for cells of type $lut.
Using template $paramod$99afb32cdd38d0e352103ca805bf0974f1c31850\$lut for cells of type $lut.
Using template $paramod$5d9bdb7f5954011ff004758709112a4f3d3263f1\$lut for cells of type $lut.
Using template $paramod$fdedd5fb332ca3384e45a13526426ff671323b1c\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod$9cb6152d4c2aad5255070efdaaa23ee2a229a500\$lut for cells of type $lut.
Using template $paramod$659a0dac1b37a267ce6eb2a7eabb5d8b847dc593\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$1ca0ba54b79b7fae925f92e3109c2461662fded4\$lut for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$53c4f6dfe38ff3abc129562f23fd9f8560f0698a\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$7a988de7554d6c5e09a742c0a2d36472e50c73b1\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$8df421615870b1983274fd28bfc8240bbf9cd02b\$lut for cells of type $lut.
Using template $paramod$d809f5a98672dae276b004d2329b34f083885f9c\$lut for cells of type $lut.
Using template $paramod$4e06d8105d9614aecf2f96ffeb03cd3e74a721ca\$lut for cells of type $lut.
Using template $paramod$8379cb6cc067198df3735466802bba2672d8d35f\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$4d1e9c711cfd29e5503e71d2ea5b676b384fe872\$lut for cells of type $lut.
Using template $paramod$a1662ec661849bb84b4b182afaa5b7785b5b9be3\$lut for cells of type $lut.
Using template $paramod$8c5b7259c9d9cd17395950154a06a8b3c48fdd5f\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$349797b050f6640d66d520e8c34c07b58d2abbbe\$lut for cells of type $lut.
Using template $paramod$7904d7cd39b6421be08e4c3f146c644bdf2190fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$e4682df760389b3af061951554c8b57279a46e98\$lut for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$376b64e1b363367ba758e2d4a9f90bb42b7b6248\$lut for cells of type $lut.
Using template $paramod$955f26793bf2db6bf040c88f0aed1b19614769f1\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$28f88afda8b403b93199db4dfe6ff7e3902347cf\$lut for cells of type $lut.
Using template $paramod$40986a7a49017f5bdf7e811d91eb4d38c0371ad4\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$bb59fc9d73f3ced261e3a74efef030fd29d37b76\$lut for cells of type $lut.
Using template $paramod$1f76b2fab6dd248b284323b61e05609499d2e0ff\$lut for cells of type $lut.
Using template $paramod$6f656199b34bfb29d8dbea72a14d8b2a53f7e822\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$7f8c1e083929502ef137736f54435c7ebf8aab7d\$lut for cells of type $lut.
Using template $paramod$a15b2c1d0167342cc9421af288da7eab8f3f11c7\$lut for cells of type $lut.
Using template $paramod$054ad6ae20dc6b77853fd02d05a30f66c95c29fb\$lut for cells of type $lut.
Using template $paramod$881e75c80fff2f98dc0acc551fa7e90131a7e7b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$0b15263e92e36a6e90f731ee8697b8baade9bba3\$lut for cells of type $lut.
Using template $paramod$22cc3c6b4f57b7128c5f3a6c91c8cf239c3a0ce0\$lut for cells of type $lut.
Using template $paramod$21258e4f137fd0b5b0eaf41c5b0d170364c0ec37\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$cfc6d7b409f543cf44b605013d96be3d63c2f913\$lut for cells of type $lut.
Using template $paramod$12b0df077142438905bb4e0d0713e536c7226237\$lut for cells of type $lut.
Using template $paramod$9e923d4aa734cab4532eb938bf7fc31770daf54d\$lut for cells of type $lut.
Using template $paramod$c5ee66eb2a490feb211407baec4a64d121f5aead\$lut for cells of type $lut.
Using template $paramod$50b99034fbf984a51c265442496081454147f31e\$lut for cells of type $lut.
Using template $paramod$5f82e5a25b0d1c58b3265ad251004127c2e39a31\$lut for cells of type $lut.
Using template $paramod$4dad3e8d995a0a853ebbd06890309b95bf35a7e3\$lut for cells of type $lut.
Using template $paramod$a587c1fcf59d0d189a71852ec78cfa754743eaf1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$2b2b3565ec13859d2b24f2fa297fa46249270140\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$00dbd660cbdc431f94b3d7f6929387c9bbd412e5\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$0cf567a14d3784355a164f9b515c480638a13b42\$lut for cells of type $lut.
Using template $paramod$c4c8fe706941a6e71d9489d02f1583e73d5a6320\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$80c6d9236a2684199e24745161c51118708bce6e\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$0ecf1b75d19dde0a662b51d54e8d052e52f8cb25\$lut for cells of type $lut.
Using template $paramod$3d0b20e32ec83fbf264c030b843d676a71c5cba8\$lut for cells of type $lut.
Using template $paramod$3bea0c6baa1fbda5092e0652803e5df6ecd12b95\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$54dc9aafe6e8a348026d60f9910d7f8d3f4d92e9\$lut for cells of type $lut.
Using template $paramod$8aad28e421bf47cf7b83e4bcf629793bb875a5fc\$lut for cells of type $lut.
Using template $paramod$78e291482b0ed033216239a9f1ceeb13da894dfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$e08c927a65127a47c3b1378cc4641c8c19d00f5e\$lut for cells of type $lut.
Using template $paramod$da1e2dd4abe04e948d5138923e8a418535666059\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$f6718da5409ec8636fab31113c774a3123f56b0b\$lut for cells of type $lut.
Using template $paramod$49ac3d0d995318960b1f5c4c37940d5f3aa92baa\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$8e020ada9f82301d4c48e2caec46e68acdfaec5c\$lut for cells of type $lut.
Using template $paramod$8e03fae8dc119edb48ea1ce95e241a7435032682\$lut for cells of type $lut.
Using template $paramod$f9c112f5fe2c17715d8c265f1ad593784a1e8114\$lut for cells of type $lut.
Using template $paramod$892f09c166ac66d081a83c58c4c973fa8f6776c4\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$b0c7df3c502004db68ab223d871fcf41552e2cd7\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$a9a0d3da8e2570975000fd954dff796c3807df01\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$1d5af097b9129f099d506005064af8f5da24f32d\$lut for cells of type $lut.
Using template $paramod$ed9408d4bda02f896d4134eaaf7daf588af5dc11\$lut for cells of type $lut.
Using template $paramod$3706d14229df456d235669a893bdb12e635bd9a0\$lut for cells of type $lut.
Using template $paramod$7e505267f5883d472bb086e8208dd40c410dbea5\$lut for cells of type $lut.
Using template $paramod$72db9006e9ff418ccfbe7330578e0bc934cd8d43\$lut for cells of type $lut.
Using template $paramod$4e147d3605781e1159787f53f45d3441cb0a34e7\$lut for cells of type $lut.
Using template $paramod$0507ae3d730849fdcbd2729fcf791e5eb57fc9a1\$lut for cells of type $lut.
Using template $paramod$b16aab49df43f196fb1b47c85ec20193c007c66f\$lut for cells of type $lut.
Using template $paramod$94bd3a7eab66a0962c8f83ea68c212032d3fec2c\$lut for cells of type $lut.
Using template $paramod$f4dc15111b62a0af5bf6af420ec26078b662e7b7\$lut for cells of type $lut.
Using template $paramod$7a3e2bcd707e230b84e28f872f4aa4ac1095a070\$lut for cells of type $lut.
Using template $paramod$87ca3667c3fb931a64b6cbfb3cae1c0ed9ce5706\$lut for cells of type $lut.
Using template $paramod$c3b1966bc586ce0e990da056e01f6377d896a7f4\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$49dbc14c748b996cdbacadaa75d2314e83a1784a\$lut for cells of type $lut.
Using template $paramod$a24274c35350392e4a281d4248ce13c6566104e5\$lut for cells of type $lut.
Using template $paramod$c442cff6904da38466d60d30a51c083fef37d402\$lut for cells of type $lut.
Using template $paramod$50e6ebd1567294d50f6fdb9d7765b4191e502f2c\$lut for cells of type $lut.
Using template $paramod$36d45b81a385db1288ea7fa1afc7f85ff749786d\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$22e13c012dbb39ea91cc641f48ed47a134b25f16\$lut for cells of type $lut.
Using template $paramod$032007cc562bf8db28e7b01b2866e8913d5cdc7f\$lut for cells of type $lut.
Using template $paramod$9d506e8c6e909d93866afead4c9cee454210d7f8\$lut for cells of type $lut.
Using template $paramod$fd1af048e762e1ca306e9fc002f1a78a86ec5f36\$lut for cells of type $lut.
Using template $paramod$313b7a3a95048d74d3bc47f4953217f480227098\$lut for cells of type $lut.
Using template $paramod$be12750bb8b73a98b4a212aed52f065a9c5461fc\$lut for cells of type $lut.
Using template $paramod$bb86d9337b7a7de3e0742dc5aa6ef31ce52c85c5\$lut for cells of type $lut.
Using template $paramod$7e70efcdc2f47075f3bd744bbe8602b9e51dc95c\$lut for cells of type $lut.
Using template $paramod$3b9531c1153a7baf4708e8cc98e8257514fd7563\$lut for cells of type $lut.
Using template $paramod$0370c2dbd0ec38506b5a91449c3eb6ebd1bde302\$lut for cells of type $lut.
Using template $paramod$43c661319c94b3a52ddfa5a880539d205f6bbd5a\$lut for cells of type $lut.
Using template $paramod$08edee67b7dac2dbd387f7f9e4a42bc684c1bc06\$lut for cells of type $lut.
Using template $paramod$eedd6056681c452da4286e23df3c789f954bac1f\$lut for cells of type $lut.
Using template $paramod$d2a7076c55771e86eda8dfca7eabaa9cf804ca6e\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$52c75eb8022bf289c1f4bae5083101ab5cc29e9f\$lut for cells of type $lut.
Using template $paramod$4ef8c080cabc50e905ca41c6250dd76007534178\$lut for cells of type $lut.
Using template $paramod$969611607e1ffe8dd26d78b504ca5229799e8977\$lut for cells of type $lut.
Using template $paramod$1a61157525da25d1da11720a3cee51924fbc95cf\$lut for cells of type $lut.
Using template $paramod$295edd38367941c078943e07fc1ad3045263eabf\$lut for cells of type $lut.
Using template $paramod$f91974ed76679978bb5ed737ed2baef1784b50ab\$lut for cells of type $lut.
Using template $paramod$50323492da2438b91598958d61db5e958450afad\$lut for cells of type $lut.
Using template $paramod$8d261c994c78b6383b6e94ac200a2f4b8653a775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$68036a40c5a685bb357be70d1f585fbcff135b53\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$919913053442636797f134875849d3babaa148ac\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$a23bbb9b85b8f974097bf2b429094455a1dd1449\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$c613e741d2db0689d43c07b6fb83226c1f30d6cc\$lut for cells of type $lut.
Using template $paramod$4ebad0cef074fed3a3bd7f3bf68b30e58ca2a51c\$lut for cells of type $lut.
Using template $paramod$d3a244292978e27b98eeb2905039db54c7260532\$lut for cells of type $lut.
Using template $paramod$0f87ae7ac6a533e1eca8d987742537d615308c9f\$lut for cells of type $lut.
Using template $paramod$798c407062c363131877015db48aaebac206e220\$lut for cells of type $lut.
Using template $paramod$e5b4e2c984dec718d3d17110207a110501cdb879\$lut for cells of type $lut.
Using template $paramod$4e6eeed4ffe6dc2850c22f1536f08c3f405a04a4\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$669b936cdfc299f7676768d588f27de3fe847cfe\$lut for cells of type $lut.
Using template $paramod$200c18c850c6e9420ff70bab991e6888616a2eb8\$lut for cells of type $lut.
Using template $paramod$ec8e05dac4c007a45dfd4a82fb4cc6b5a7c121f0\$lut for cells of type $lut.
Using template $paramod$91b8e159851030b473423f68abe132814851f5e4\$lut for cells of type $lut.
Using template $paramod$2a330a63f499d6c5fafbb40f1b5094ac692e2261\$lut for cells of type $lut.
Using template $paramod$e2e8715025ad6e67abcbf63cea7aa4b163c5df89\$lut for cells of type $lut.
Using template $paramod$a20c6c1e16699890aacd2a27aa974a524fce88da\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~10955 debug messages>

4.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53347.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54031.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52046.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52976.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52846.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52554.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52276.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52089.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53686.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52940.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53583.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53559.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51882.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51395.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50122.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50183.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52295.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51600.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52966.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51927.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52016.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52058.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52089.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52313.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53309.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52702.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52107.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52702.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52838.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52902.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52927.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52950.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52958.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$50895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52038.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53599.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53307.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53307.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53596.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53600.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53311.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53691.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53685.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54073.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$53602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54258.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54599.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54514.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54499.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54596.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$54628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$51443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$50021$auto$blifparse.cc:515:parse_blif$52550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 10332 unused wires.

4.48. Executing AUTONAME pass.
Renamed 279355 objects in module top (172 iterations).
<suppressed ~16718 debug messages>

4.49. Executing HIERARCHY pass (managing design hierarchy).

4.49.1. Analyzing design hierarchy..
Top module:  \top

4.49.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4.50. Printing statistics.

=== top ===

   Number of wires:               9077
   Number of wire bits:          43448
   Number of public wires:        9077
   Number of public wire bits:   43448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11599
     $_TBUF_                        20
     CCU2C                         410
     DP16KD                         36
     EHXPLLL                         1
     L6MUX21                       207
     LUT4                         6008
     MULT18X18D                      4
     PDPW16KD                        2
     PFUMX                        1139
     TRELLIS_DPR16X4                90
     TRELLIS_FF                   3682

4.51. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

4.52. Executing JSON backend.

Warnings: 129 unique messages, 129 total
End of script. Logfile hash: f7f0a76cf9, CPU: user 30.20s system 0.80s, MEM: 1700.17 MB peak
Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 8x techmap (8 sec), 19% 39x opt_clean (6 sec), ...
