<profile>

<section name = "Vitis HLS Report for 'histoframe_0_9_720_2560_720_1280_1_2_2_s'" level="0">
<item name = "Date">Fri Sep  6 14:01:33 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">histoframe_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.842 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46">histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 292, 356, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 71, -</column>
<column name="Register">-, -, 134, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46">histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2, 0, 0, 127, 307, 0</column>
<column name="mul_32ns_32ns_64_2_1_U73">mul_32ns_32ns_64_2_1, 0, 3, 165, 49, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="in_mat_data1_read">9, 2, 1, 2</column>
<column name="out_mat_data2_write">9, 2, 1, 2</column>
<column name="p_src_cols_blk_n">9, 2, 1, 2</column>
<column name="p_src_rows_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound_reg_90">64, 0, 64, 0</column>
<column name="cols_reg_69">32, 0, 32, 0</column>
<column name="grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46_ap_start_reg">1, 0, 1, 0</column>
<column name="rows_reg_75">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, histoframe&lt;0, 9, 720, 2560, 720, 1280, 1, 2, 2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, histoframe&lt;0, 9, 720, 2560, 720, 1280, 1, 2, 2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, histoframe&lt;0, 9, 720, 2560, 720, 1280, 1, 2, 2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, histoframe&lt;0, 9, 720, 2560, 720, 1280, 1, 2, 2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, histoframe&lt;0, 9, 720, 2560, 720, 1280, 1, 2, 2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, histoframe&lt;0, 9, 720, 2560, 720, 1280, 1, 2, 2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, histoframe&lt;0, 9, 720, 2560, 720, 1280, 1, 2, 2&gt;, return value</column>
<column name="p_src_rows_dout">in, 32, ap_fifo, p_src_rows, pointer</column>
<column name="p_src_rows_num_data_valid">in, 2, ap_fifo, p_src_rows, pointer</column>
<column name="p_src_rows_fifo_cap">in, 2, ap_fifo, p_src_rows, pointer</column>
<column name="p_src_rows_empty_n">in, 1, ap_fifo, p_src_rows, pointer</column>
<column name="p_src_rows_read">out, 1, ap_fifo, p_src_rows, pointer</column>
<column name="p_src_cols_dout">in, 32, ap_fifo, p_src_cols, pointer</column>
<column name="p_src_cols_num_data_valid">in, 2, ap_fifo, p_src_cols, pointer</column>
<column name="p_src_cols_fifo_cap">in, 2, ap_fifo, p_src_cols, pointer</column>
<column name="p_src_cols_empty_n">in, 1, ap_fifo, p_src_cols, pointer</column>
<column name="p_src_cols_read">out, 1, ap_fifo, p_src_cols, pointer</column>
<column name="in_mat_data1_dout">in, 8, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_num_data_valid">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_fifo_cap">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_empty_n">in, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_read">out, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="out_mat_data2_din">out, 24, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_num_data_valid">in, 2, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_fifo_cap">in, 2, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_full_n">in, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_write">out, 1, ap_fifo, out_mat_data2, pointer</column>
</table>
</item>
</section>
</profile>
