{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511728913888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511728913906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 15:41:53 2017 " "Processing started: Sun Nov 26 15:41:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511728913906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728913906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dct -c dct " "Command: quartus_map --read_settings_files=on --write_settings_files=off dct -c dct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728913906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511728915770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511728915770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloque " "Found entity 1: bloque" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct8puntos.v 1 1 " "Found 1 design units, including 1 entities, in source file dct8puntos.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct8puntos " "Found entity 1: dct8puntos" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct8puntos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct16.v 1 1 " "Found 1 design units, including 1 entities, in source file dct16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct16 " "Found entity 1: dct16" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct32.v 1 1 " "Found 1 design units, including 1 entities, in source file dct32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct32 " "Found entity 1: dct32" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add8.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add8.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add8 " "Found entity 1: shift_add8" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add16.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add16 " "Found entity 1: shift_add16" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add32.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add32 " "Found entity 1: shift_add32" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transpuesta.v 1 1 " "Found 1 design units, including 1 entities, in source file transpuesta.v" { { "Info" "ISGN_ENTITY_NAME" "1 transpuesta " "Found entity 1: transpuesta" {  } { { "transpuesta.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/transpuesta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD_TRANS load_trans dct.v(10) " "Verilog HDL Declaration information at dct.v(10): object \"LOAD_TRANS\" differs only in case from object \"load_trans\" in the same scope" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511728931202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UNLOAD_TRANS unload_trans dct.v(11) " "Verilog HDL Declaration information at dct.v(11): object \"UNLOAD_TRANS\" differs only in case from object \"unload_trans\" in the same scope" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511728931203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct.v 1 1 " "Found 1 design units, including 1 entities, in source file dct.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct " "Found entity 1: dct" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_trans LOAD_TRANS fsm.v(7) " "Verilog HDL Declaration information at fsm.v(7): object \"load_trans\" differs only in case from object \"LOAD_TRANS\" in the same scope" {  } { { "fsm.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/fsm.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511728931216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "unload_trans UNLOAD_TRANS fsm.v(8) " "Verilog HDL Declaration information at fsm.v(8): object \"unload_trans\" differs only in case from object \"UNLOAD_TRANS\" in the same scope" {  } { { "fsm.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/fsm.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511728931216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dct_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct_test " "Found entity 1: dct_test" {  } { { "dct_test.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct_test.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaling1.v 1 1 " "Found 1 design units, including 1 entities, in source file scaling1.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaling1 " "Found entity 1: scaling1" {  } { { "scaling1.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/scaling1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaling2.v 1 1 " "Found 1 design units, including 1 entities, in source file scaling2.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaling2 " "Found entity 1: scaling2" {  } { { "scaling2.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/scaling2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511728931256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728931256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dct " "Elaborating entity \"dct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511728931472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(492) " "Verilog HDL assignment warning at dct.v(492): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(493) " "Verilog HDL assignment warning at dct.v(493): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(494) " "Verilog HDL assignment warning at dct.v(494): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(495) " "Verilog HDL assignment warning at dct.v(495): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(496) " "Verilog HDL assignment warning at dct.v(496): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(497) " "Verilog HDL assignment warning at dct.v(497): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(498) " "Verilog HDL assignment warning at dct.v(498): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(499) " "Verilog HDL assignment warning at dct.v(499): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(500) " "Verilog HDL assignment warning at dct.v(500): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(501) " "Verilog HDL assignment warning at dct.v(501): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(502) " "Verilog HDL assignment warning at dct.v(502): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(503) " "Verilog HDL assignment warning at dct.v(503): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(504) " "Verilog HDL assignment warning at dct.v(504): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(505) " "Verilog HDL assignment warning at dct.v(505): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(506) " "Verilog HDL assignment warning at dct.v(506): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(507) " "Verilog HDL assignment warning at dct.v(507): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931503 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(508) " "Verilog HDL assignment warning at dct.v(508): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(509) " "Verilog HDL assignment warning at dct.v(509): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(510) " "Verilog HDL assignment warning at dct.v(510): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(511) " "Verilog HDL assignment warning at dct.v(511): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(512) " "Verilog HDL assignment warning at dct.v(512): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(513) " "Verilog HDL assignment warning at dct.v(513): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(514) " "Verilog HDL assignment warning at dct.v(514): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(515) " "Verilog HDL assignment warning at dct.v(515): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(516) " "Verilog HDL assignment warning at dct.v(516): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(517) " "Verilog HDL assignment warning at dct.v(517): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(518) " "Verilog HDL assignment warning at dct.v(518): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(519) " "Verilog HDL assignment warning at dct.v(519): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(520) " "Verilog HDL assignment warning at dct.v(520): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(521) " "Verilog HDL assignment warning at dct.v(521): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(522) " "Verilog HDL assignment warning at dct.v(522): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 dct.v(523) " "Verilog HDL assignment warning at dct.v(523): truncated value with size 28 to match size of target (16)" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931504 "|dct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm1\"" {  } { { "dct.v" "fsm1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter fsm:fsm1\|counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"fsm:fsm1\|counter:counter1\"" {  } { { "fsm.v" "counter1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/fsm.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(17) " "Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931574 "|dct|fsm:fsm1|counter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct32 dct32:dct32_etapa1 " "Elaborating entity \"dct32\" for hierarchy \"dct32:dct32_etapa1\"" {  } { { "dct.v" "dct32_etapa1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct16 dct32:dct32_etapa1\|dct16:dct16_1 " "Elaborating entity \"dct16\" for hierarchy \"dct32:dct32_etapa1\|dct16:dct16_1\"" {  } { { "dct32.v" "dct16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct32.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct8puntos dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1 " "Elaborating entity \"dct8puntos\" for hierarchy \"dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1\"" {  } { { "dct16.v" "dct8puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct16.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloque dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|bloque:dct4puntos_1 " "Elaborating entity \"bloque\" for hierarchy \"dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|bloque:dct4puntos_1\"" {  } { { "dct8puntos.v" "dct4puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct8puntos.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 bloque.v(78) " "Verilog HDL assignment warning at bloque.v(78): truncated value with size 27 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931737 "|dct|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 bloque.v(79) " "Verilog HDL assignment warning at bloque.v(79): truncated value with size 27 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931737 "|dct|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 21 bloque.v(80) " "Verilog HDL assignment warning at bloque.v(80): truncated value with size 26 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931738 "|dct|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 bloque.v(81) " "Verilog HDL assignment warning at bloque.v(81): truncated value with size 27 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931738 "|dct|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 bloque.v(82) " "Verilog HDL assignment warning at bloque.v(82): truncated value with size 27 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931738 "|dct|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 21 bloque.v(83) " "Verilog HDL assignment warning at bloque.v(83): truncated value with size 26 to match size of target (21)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931738 "|dct|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add8 dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1 " "Elaborating entity \"shift_add8\" for hierarchy \"dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1\"" {  } { { "dct8puntos.v" "shift_add8_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct8puntos.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add8.v(39) " "Verilog HDL assignment warning at shift_add8.v(39): truncated value with size 27 to match size of target (21)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add8.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931776 "|dct|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add8.v(40) " "Verilog HDL assignment warning at shift_add8.v(40): truncated value with size 27 to match size of target (21)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add8.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931776 "|dct|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add8.v(41) " "Verilog HDL assignment warning at shift_add8.v(41): truncated value with size 27 to match size of target (21)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add8.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931776 "|dct|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add8.v(42) " "Verilog HDL assignment warning at shift_add8.v(42): truncated value with size 27 to match size of target (21)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add8.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931776 "|dct|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add16 dct32:dct32_etapa1\|dct16:dct16_1\|shift_add16:shift_add16_1 " "Elaborating entity \"shift_add16\" for hierarchy \"dct32:dct32_etapa1\|dct16:dct16_1\|shift_add16:shift_add16_1\"" {  } { { "dct16.v" "shift_add16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct16.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(61) " "Verilog HDL assignment warning at shift_add16.v(61): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931802 "|dct|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(62) " "Verilog HDL assignment warning at shift_add16.v(62): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931802 "|dct|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(63) " "Verilog HDL assignment warning at shift_add16.v(63): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931802 "|dct|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(64) " "Verilog HDL assignment warning at shift_add16.v(64): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931802 "|dct|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(65) " "Verilog HDL assignment warning at shift_add16.v(65): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931802 "|dct|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(66) " "Verilog HDL assignment warning at shift_add16.v(66): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931802 "|dct|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(67) " "Verilog HDL assignment warning at shift_add16.v(67): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931803 "|dct|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add16.v(68) " "Verilog HDL assignment warning at shift_add16.v(68): truncated value with size 27 to match size of target (21)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931803 "|dct|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add32 dct32:dct32_etapa1\|shift_add32:shift_add32_1 " "Elaborating entity \"shift_add32\" for hierarchy \"dct32:dct32_etapa1\|shift_add32:shift_add32_1\"" {  } { { "dct32.v" "shift_add32_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct32.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(101) " "Verilog HDL assignment warning at shift_add32.v(101): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(103) " "Verilog HDL assignment warning at shift_add32.v(103): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(105) " "Verilog HDL assignment warning at shift_add32.v(105): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(107) " "Verilog HDL assignment warning at shift_add32.v(107): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(109) " "Verilog HDL assignment warning at shift_add32.v(109): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(111) " "Verilog HDL assignment warning at shift_add32.v(111): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(113) " "Verilog HDL assignment warning at shift_add32.v(113): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(115) " "Verilog HDL assignment warning at shift_add32.v(115): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(117) " "Verilog HDL assignment warning at shift_add32.v(117): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(119) " "Verilog HDL assignment warning at shift_add32.v(119): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(121) " "Verilog HDL assignment warning at shift_add32.v(121): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931883 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(123) " "Verilog HDL assignment warning at shift_add32.v(123): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931884 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(125) " "Verilog HDL assignment warning at shift_add32.v(125): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931884 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(127) " "Verilog HDL assignment warning at shift_add32.v(127): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931884 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(129) " "Verilog HDL assignment warning at shift_add32.v(129): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931884 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 21 shift_add32.v(131) " "Verilog HDL assignment warning at shift_add32.v(131): truncated value with size 27 to match size of target (21)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728931884 "|dct|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaling1 scaling1:st1 " "Elaborating entity \"scaling1\" for hierarchy \"scaling1:st1\"" {  } { { "dct.v" "st1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931888 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempIn scaling1.v(77) " "Verilog HDL or VHDL warning at scaling1.v(77): object \"tempIn\" assigned a value but never read" {  } { { "scaling1.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/scaling1.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511728931927 "|dct|scaling1:st1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transpuesta transpuesta:transpuesta0 " "Elaborating entity \"transpuesta\" for hierarchy \"transpuesta:transpuesta0\"" {  } { { "dct.v" "transpuesta0" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728931929 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511728932238 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_next " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_next\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511728932238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct32 dct32:dct32_etapa2 " "Elaborating entity \"dct32\" for hierarchy \"dct32:dct32_etapa2\"" {  } { { "dct.v" "dct32_etapa2" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728932248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct16 dct32:dct32_etapa2\|dct16:dct16_1 " "Elaborating entity \"dct16\" for hierarchy \"dct32:dct32_etapa2\|dct16:dct16_1\"" {  } { { "dct32.v" "dct16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct32.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728932283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct8puntos dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1 " "Elaborating entity \"dct8puntos\" for hierarchy \"dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1\"" {  } { { "dct16.v" "dct8puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct16.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728932307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloque dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|bloque:dct4puntos_1 " "Elaborating entity \"bloque\" for hierarchy \"dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|bloque:dct4puntos_1\"" {  } { { "dct8puntos.v" "dct4puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct8puntos.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728932338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 bloque.v(78) " "Verilog HDL assignment warning at bloque.v(78): truncated value with size 34 to match size of target (28)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932363 "|dct|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 bloque.v(79) " "Verilog HDL assignment warning at bloque.v(79): truncated value with size 34 to match size of target (28)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932363 "|dct|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 28 bloque.v(80) " "Verilog HDL assignment warning at bloque.v(80): truncated value with size 33 to match size of target (28)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932364 "|dct|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 bloque.v(81) " "Verilog HDL assignment warning at bloque.v(81): truncated value with size 34 to match size of target (28)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932364 "|dct|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 bloque.v(82) " "Verilog HDL assignment warning at bloque.v(82): truncated value with size 34 to match size of target (28)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932364 "|dct|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 28 bloque.v(83) " "Verilog HDL assignment warning at bloque.v(83): truncated value with size 33 to match size of target (28)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/bloque.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932364 "|dct|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add8 dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1 " "Elaborating entity \"shift_add8\" for hierarchy \"dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1\"" {  } { { "dct8puntos.v" "shift_add8_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct8puntos.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728932364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add8.v(39) " "Verilog HDL assignment warning at shift_add8.v(39): truncated value with size 34 to match size of target (28)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add8.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932381 "|dct|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add8.v(40) " "Verilog HDL assignment warning at shift_add8.v(40): truncated value with size 34 to match size of target (28)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add8.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932381 "|dct|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add8.v(41) " "Verilog HDL assignment warning at shift_add8.v(41): truncated value with size 34 to match size of target (28)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add8.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932381 "|dct|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add8.v(42) " "Verilog HDL assignment warning at shift_add8.v(42): truncated value with size 34 to match size of target (28)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add8.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932381 "|dct|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add16 dct32:dct32_etapa2\|dct16:dct16_1\|shift_add16:shift_add16_1 " "Elaborating entity \"shift_add16\" for hierarchy \"dct32:dct32_etapa2\|dct16:dct16_1\|shift_add16:shift_add16_1\"" {  } { { "dct16.v" "shift_add16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct16.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728932381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add16.v(61) " "Verilog HDL assignment warning at shift_add16.v(61): truncated value with size 34 to match size of target (28)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932421 "|dct|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add16.v(62) " "Verilog HDL assignment warning at shift_add16.v(62): truncated value with size 34 to match size of target (28)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932421 "|dct|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add16.v(63) " "Verilog HDL assignment warning at shift_add16.v(63): truncated value with size 34 to match size of target (28)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932421 "|dct|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add16.v(64) " "Verilog HDL assignment warning at shift_add16.v(64): truncated value with size 34 to match size of target (28)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932421 "|dct|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add16.v(65) " "Verilog HDL assignment warning at shift_add16.v(65): truncated value with size 34 to match size of target (28)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932421 "|dct|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add16.v(66) " "Verilog HDL assignment warning at shift_add16.v(66): truncated value with size 34 to match size of target (28)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932421 "|dct|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add16.v(67) " "Verilog HDL assignment warning at shift_add16.v(67): truncated value with size 34 to match size of target (28)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932421 "|dct|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add16.v(68) " "Verilog HDL assignment warning at shift_add16.v(68): truncated value with size 34 to match size of target (28)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add16.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932421 "|dct|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add32 dct32:dct32_etapa2\|shift_add32:shift_add32_1 " "Elaborating entity \"shift_add32\" for hierarchy \"dct32:dct32_etapa2\|shift_add32:shift_add32_1\"" {  } { { "dct32.v" "shift_add32_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct32.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728932422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(101) " "Verilog HDL assignment warning at shift_add32.v(101): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932475 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(103) " "Verilog HDL assignment warning at shift_add32.v(103): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(105) " "Verilog HDL assignment warning at shift_add32.v(105): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(107) " "Verilog HDL assignment warning at shift_add32.v(107): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(109) " "Verilog HDL assignment warning at shift_add32.v(109): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(111) " "Verilog HDL assignment warning at shift_add32.v(111): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(113) " "Verilog HDL assignment warning at shift_add32.v(113): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(115) " "Verilog HDL assignment warning at shift_add32.v(115): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(117) " "Verilog HDL assignment warning at shift_add32.v(117): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(119) " "Verilog HDL assignment warning at shift_add32.v(119): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(121) " "Verilog HDL assignment warning at shift_add32.v(121): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(123) " "Verilog HDL assignment warning at shift_add32.v(123): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(125) " "Verilog HDL assignment warning at shift_add32.v(125): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(127) " "Verilog HDL assignment warning at shift_add32.v(127): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(129) " "Verilog HDL assignment warning at shift_add32.v(129): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 28 shift_add32.v(131) " "Verilog HDL assignment warning at shift_add32.v(131): truncated value with size 34 to match size of target (28)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/shift_add32.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511728932476 "|dct|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaling2 scaling2:st2 " "Elaborating entity \"scaling2\" for hierarchy \"scaling2:st2\"" {  } { { "dct.v" "st2" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/dct.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728932477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempIn scaling2.v(77) " "Verilog HDL or VHDL warning at scaling2.v(77): object \"tempIn\" assigned a value but never read" {  } { { "scaling2.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/scaling2.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511728932512 "|dct|scaling2:st2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511728953389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511728959630 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511728967562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/output_files/dct.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/DCT/output_files/dct.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728969175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511728972923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511728972923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55503 " "Implemented 55503 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "293 " "Implemented 293 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511728977128 ""} { "Info" "ICUT_CUT_TM_OPINS" "512 " "Implemented 512 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511728977128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54698 " "Implemented 54698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511728977128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511728977128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1129 " "Peak virtual memory: 1129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511728977232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 15:42:57 2017 " "Processing ended: Sun Nov 26 15:42:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511728977232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511728977232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511728977232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511728977232 ""}
