

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Tue Feb  8 11:02:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.322 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      89|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      73|    -|
|Register         |        -|     -|       4|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       4|     162|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_90_p2       |         +|   0|  0|   9|           2|           1|
    |icmp_ln44_fu_54_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln45_fu_68_p2      |      icmp|   0|  0|   8|           2|           1|
    |select_ln45_1_fu_82_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln45_fu_74_p3    |    select|   0|  0|  32|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  89|           8|          37|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_sig_allocacmp_f_num_1_0_out_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_f_num_2_0_out_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_35                |   9|          2|    2|          4|
    |f_num_1_0_out_o                      |  14|          3|   32|         96|
    |f_num_2_0_out_o                      |  14|          3|   32|         96|
    |i_fu_30                              |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  73|         16|  133|        330|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_30      |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_44_1|  return value|
|f_num_1_0_out_i         |   in|   32|     ap_ovld|                  f_num_1_0_out|       pointer|
|f_num_1_0_out_o         |  out|   32|     ap_ovld|                  f_num_1_0_out|       pointer|
|f_num_1_0_out_o_ap_vld  |  out|    1|     ap_ovld|                  f_num_1_0_out|       pointer|
|f_num_2_0_out_i         |   in|   32|     ap_ovld|                  f_num_2_0_out|       pointer|
|f_num_2_0_out_o         |  out|   32|     ap_ovld|                  f_num_2_0_out|       pointer|
|f_num_2_0_out_o_ap_vld  |  out|    1|     ap_ovld|                  f_num_2_0_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------+--------------+

