// Seed: 3034625394
module module_0 (
    output uwire id_0,
    output tri1  id_1
);
  wor  id_4 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  id_10(
      .id_0(id_7), .id_1(1), .id_2(1), .id_3(1'h0 == 1), .id_4(1'h0 - 1), .id_5()
  );
endmodule
module module_1 (
    output tri id_0
    , id_17,
    input tri1 id_1,
    input uwire id_2,
    output uwire id_3,
    input wor id_4,
    output uwire id_5,
    output wor id_6,
    output supply1 id_7,
    input tri id_8,
    input wire id_9,
    input tri1 id_10
    , id_18,
    output uwire id_11,
    output tri0 id_12,
    input tri1 id_13,
    input tri id_14,
    output tri0 id_15
);
  module_0 modCall_1 (
      id_15,
      id_11
  );
endmodule
