$date
	Thu Mar 14 05:37:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! spiked $end
$var wire 32 " potential_to_mem [31:0] $end
$var reg 32 # decayed_potential [31:0] $end
$var reg 4 $ spike_in [3:0] $end
$var reg 32 % v_threshold [31:0] $end
$var reg 128 & weight [127:0] $end
$scope module a1 $end
$var wire 32 ' decayed_potential [31:0] $end
$var wire 4 ( spike_in [3:0] $end
$var wire 32 ) v_threshold [31:0] $end
$var wire 128 * weight [127:0] $end
$var wire 1 + spike_adder $end
$var wire 32 , potential_to_mem [31:0] $end
$var wire 32 - mac_out [31:0] $end
$var wire 32 . adder_out [31:0] $end
$var reg 1 ! spiked $end
$scope module a1 $end
$var wire 32 / decayed_potential [31:0] $end
$var wire 32 0 v_threshold [31:0] $end
$var wire 1 + spike $end
$var wire 32 1 potential [31:0] $end
$var wire 32 2 input_weight [31:0] $end
$upscope $end
$scope module m1 $end
$var wire 4 3 spike_in [3:0] $end
$var wire 128 4 weight [127:0] $end
$var reg 128 5 mask [127:0] $end
$var reg 128 6 mult_ans [127:0] $end
$var reg 32 7 mult_output [31:0] $end
$upscope $end
$scope module r1 $end
$var wire 32 8 adder_potential [31:0] $end
$var wire 1 + spiked $end
$var wire 32 9 v_threshold [31:0] $end
$var reg 32 : potential_to_mem [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11000010 :
b11010100100 9
b11101100110 8
b0 7
b0 6
bx 5
b1000000 4
b0 3
b0 2
b11101100110 1
b11010100100 0
b11101100110 /
b11101100110 .
b0 -
b11000010 ,
1+
b1000000 *
b11010100100 )
b0 (
b11101100110 '
b1000000 &
b11010100100 %
b0 $
b11101100110 #
b11000010 "
1!
$end
#5
b1111111100 "
b1111111100 ,
b1111111100 :
b111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 5
0!
0+
b1111111100 .
b1111111100 1
b1111111100 8
b1111111100 #
b1111111100 '
b1111111100 /
b100 $
b100 (
b100 3
#10
