// Seed: 3336968176
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  wor   id_5,
    input  logic id_6,
    output logic id_7,
    input  tri0  id_8
);
  assign id_7 = 1;
  always id_7 <= id_6;
  module_0(
      id_3
  );
endmodule
module module_2 (
    output tri0 id_0,
    inout tri0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output uwire id_4,
    input supply1 id_5,
    output wor id_6,
    output wand id_7,
    input supply0 id_8,
    output tri1 id_9
);
  module_0(
      id_1
  );
  assign id_4 = ~1;
endmodule
