Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 22 18:24:18 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/hls_22_8_timing.rpt
| Design            : myproject
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 355 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 118 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.177        0.000                      0               337936        0.018        0.000                      0               337936        2.005        0.000                       0                 49665  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.177        0.000                      0               337936        0.018        0.000                      0               337936        2.005        0.000                       0                 49665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 fc1_input_V_preg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/mul_ln1118_1153_fu_2641_p2/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.154ns (3.343%)  route 4.452ns (96.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 9.119 - 5.000 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.716ns (routing 2.445ns, distribution 1.271ns)
  Clock Net Delay (Destination): 3.540ns (routing 2.214ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    U13                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    U13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    ap_clk_IBUF_inst/OUT
    U13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.793    ap_clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.821 r  ap_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=64077, routed)       3.716     4.537    ap_clk_IBUF_BUFG
    SLR Crossing[3->0]   
    SLICE_X115Y30        FDRE                                         r  fc1_input_V_preg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y30        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     4.603 r  fc1_input_V_preg_reg[95]/Q
                         net (fo=1, routed)           0.048     4.651    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/Q[95]
    SLICE_X115Y30        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.088     4.739 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/mul_ln1118_1145_fu_2494_p2_i_15/O
                         net (fo=53, routed)          4.404     9.143    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/mul_ln1118_1153_fu_2641_p2/A[7]
    DSP48E2_X4Y75        DSP_A_B_DATA                                 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/mul_ln1118_1153_fu_2641_p2/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    U13                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk_IBUF_inst/I
    U13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.276     5.276 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.276    ap_clk_IBUF_inst/OUT
    U13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.276 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.555    ap_clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.579 r  ap_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=64077, routed)       3.540     9.119    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/mul_ln1118_1153_fu_2641_p2/CLK
    SLR Crossing[3->0]   
    DSP48E2_X4Y75        DSP_A_B_DATA                                 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/mul_ln1118_1153_fu_2641_p2/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.477     9.596    
                         clock uncertainty           -0.035     9.561    
    DSP48E2_X4Y75        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.241     9.320    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/mul_ln1118_1153_fu_2641_p2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  0.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_249/ap_return_61_int_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            layer5_out_61_V_reg_2881_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.081ns (54.730%)  route 0.067ns (45.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Net Delay (Source):      2.257ns (routing 1.499ns, distribution 0.758ns)
  Clock Net Delay (Destination): 2.524ns (routing 1.681ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    U13                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    U13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    ap_clk_IBUF_inst/OUT
    U13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.324    ap_clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.341 r  ap_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=64077, routed)       2.257     2.598    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_249/ap_clk_IBUF_BUFG
    SLR Crossing[3->0]   
    SLICE_X102Y179       FDRE                                         r  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_249/ap_return_61_int_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y179       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.638 r  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_249/ap_return_61_int_reg_reg[17]/Q
                         net (fo=3, routed)           0.059     2.697    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_249/ap_return_61_int_reg[17]
    SLICE_X102Y180       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.041     2.738 r  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_249/layer5_out_61_V_reg_2881[17]_i_1/O
                         net (fo=1, routed)           0.008     2.746    grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_249_ap_return_61[17]
    SLICE_X102Y180       FDRE                                         r  layer5_out_61_V_reg_2881_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    U13                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    U13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    ap_clk_IBUF_inst/OUT
    U13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.546    ap_clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.565 r  ap_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=64077, routed)       2.524     3.089    ap_clk_IBUF_BUFG
    SLR Crossing[3->0]   
    SLICE_X102Y180       FDRE                                         r  layer5_out_61_V_reg_2881_reg[17]/C
                         clock pessimism             -0.408     2.681    
    SLICE_X102Y180       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.728    layer5_out_61_V_reg_2881_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.212         5.000       3.788      RAMB18_X8Y98  grp_softmax_stable_ap_fixed_ap_fixed_22_8_5_3_0_softmax_config16_s_fu_529/invert_table2_U/softmax_stable_ap_fixed_ap_fixed_22_8_5_3_0_softmax_config16_s_invert_table2_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.500       2.005      RAMB18_X8Y98  grp_softmax_stable_ap_fixed_ap_fixed_22_8_5_3_0_softmax_config16_s_fu_529/invert_table2_U/softmax_stable_ap_fixed_ap_fixed_22_8_5_3_0_softmax_config16_s_invert_table2_rom_U/q0_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         2.500       2.005      RAMB18_X8Y96  q0_reg/CLKARDCLK



