Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Sun May 19 21:26:02 2019
| Host             : DESKTOP-KPCP68V running 64-bit major release  (build 9200)
| Command          : 
| Design           : design_2_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 8.753 |
| Dynamic (W)              | 8.630 |
| Device Static (W)        | 0.123 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 41.2  |
| Junction Temperature (C) | 68.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.257 |       68 |       --- |             --- |
|   LUT as Logic |     0.257 |       57 |     20800 |            0.27 |
| Signals        |     0.281 |       80 |       --- |             --- |
| I/O            |     8.093 |       17 |       106 |           16.04 |
| Static Power   |     0.123 |          |           |                 |
| Total          |     8.753 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.637 |       0.585 |      0.052 |
| Vccaux    |       1.800 |     0.312 |       0.295 |      0.017 |
| Vcco33    |       3.300 |     2.278 |       2.277 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| design_2_wrapper                |     8.630 |
|   design_2_i                    |     0.434 |
|     design_1_4                  |     0.095 |
|       inst                      |     0.095 |
|         four_2_input_and_gate_0 |     0.010 |
|         four_2_input_or_gate_0  |     0.012 |
|         mux_8_to_1_0            |     0.037 |
|         mux_8_to_1_1            |     0.021 |
|         six_not_gate_0          |     0.000 |
|         six_not_gate_1          |     0.000 |
|         tri_3_input_and_gate_0  |     0.003 |
|           inst                  |     0.003 |
|         xup_xor2_0              |     0.007 |
|         xup_xor2_1              |     0.005 |
|     design_1_5                  |     0.112 |
|       inst                      |     0.112 |
|         four_2_input_and_gate_0 |     0.012 |
|         four_2_input_or_gate_0  |     0.016 |
|         mux_8_to_1_0            |     0.042 |
|         mux_8_to_1_1            |     0.026 |
|         six_not_gate_0          |     0.000 |
|         six_not_gate_1          |     0.000 |
|         tri_3_input_and_gate_0  |     0.003 |
|           inst                  |     0.003 |
|         xup_xor2_0              |     0.009 |
|         xup_xor2_1              |     0.005 |
|     design_1_6                  |     0.117 |
|       inst                      |     0.117 |
|         four_2_input_and_gate_0 |     0.015 |
|         four_2_input_or_gate_0  |     0.021 |
|         mux_8_to_1_0            |     0.042 |
|         mux_8_to_1_1            |     0.023 |
|         six_not_gate_0          |     0.000 |
|         six_not_gate_1          |     0.000 |
|         tri_3_input_and_gate_0  |     0.002 |
|           inst                  |     0.002 |
|         xup_xor2_0              |     0.008 |
|         xup_xor2_1              |     0.005 |
|     design_1_7                  |     0.109 |
|       inst                      |     0.109 |
|         four_2_input_and_gate_0 |     0.016 |
|         four_2_input_or_gate_0  |     0.019 |
|         mux_8_to_1_0            |     0.033 |
|         mux_8_to_1_1            |     0.022 |
|         six_not_gate_0          |     0.000 |
|         six_not_gate_1          |     0.000 |
|         tri_3_input_and_gate_0  |     0.003 |
|           inst                  |     0.003 |
|         xup_xor2_0              |     0.011 |
|         xup_xor2_1              |     0.005 |
+---------------------------------+-----------+


