Renesas Optimizing Linker (W3.04.00 )             19-Aug-2022 07:04:00

*** Options ***

-subcommand=DefaultBuild\XDA001_V5_BOARD.clnk
-Input=DefaultBuild\cstart.obj
-Input=DefaultBuild\stkinit.obj
-Input=DefaultBuild\r_cg_main.obj
-Input=DefaultBuild\r_cg_systeminit.obj
-Input=DefaultBuild\r_cg_cgc.obj
-Input=DefaultBuild\r_cg_cgc_user.obj
-Input=DefaultBuild\r_cg_port.obj
-Input=DefaultBuild\r_cg_port_user.obj
-Input=DefaultBuild\r_cg_rtc.obj
-Input=DefaultBuild\r_cg_rtc_user.obj
-Input=DefaultBuild\r_cg_pga_dsad.obj
-Input=DefaultBuild\r_cg_pga_dsad_user.obj
-Input=DefaultBuild\r_cg_adc.obj
-Input=DefaultBuild\r_cg_adc_user.obj
-Input=DefaultBuild\r_cg_sau.obj
-Input=DefaultBuild\r_cg_sau_user.obj
-Input=DefaultBuild\r_cg_iica.obj
-Input=DefaultBuild\r_cg_iica_user.obj
-Input=DefaultBuild\r_cg_dtc.obj
-Input=DefaultBuild\r_cg_dtc_user.obj
-Input=DefaultBuild\L_useful.obj
-Input=DefaultBuild\r_cg_intp.obj
-Input=DefaultBuild\r_cg_intp_user.obj
-Input=DefaultBuild\r_cg_it8bit.obj
-Input=DefaultBuild\r_cg_it8bit_user.obj
-Input=DefaultBuild\L_factory.obj
-Input=DefaultBuild\L_normal.obj
-Input=DefaultBuild\L_PT100.obj
-Input=DefaultBuild\L_PCB_TEMP.obj
-Input=DefaultBuild\L_Lora.obj
-Input=DefaultBuild\L_EEPROM.obj
-Input=DefaultBuild\L_BLE.obj
-Input=DefaultBuild\r_cg_lvd.obj
-Input=DefaultBuild\r_cg_lvd_user.obj
-LIBrary=FDL\CCRL_100\lib\pfdl.lib
-SECURITY_ID=00000000000000000000
-DEVICE=C:\Program Files (x86)\Renesas Electronics\CS+\CC\Device\RL78\Devicefile\DR5F11NGG.DVF
-DEBug
-NOCOmpress
-NOOPtimize
-OUtput=DefaultBuild\XDA001_V5_BOARD.abs
-LIBrary=C:\Program Files (x86)\Renesas Electronics\CS+\CC\CC-RL\V1.11.00\lib\rl78em4s.lib
-LIBrary=C:\Program Files (x86)\Renesas Electronics\CS+\CC\CC-RL\V1.11.00\lib\malloc_n.lib
-LIBrary=C:\Program Files (x86)\Renesas Electronics\CS+\CC\CC-RL\V1.11.00\lib\rl78em4r.lib
-OCDBG=84
-DEBUG_MONITOR=1FE00-1FFFF
-USER_OPT_BYTE=EF5DE9
-LISt=DefaultBuild\XDA001_V5_BOARD.map
-AUTO_SECTION_LAYOUT
-ROm=.data=.dataR
-ROm=.sdata=.sdataR
-NOMessage
-MEMory=High
-NOLOgo
-end

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN
.vect
                                  00000000  0000007f        80   0
.constf
                                  00000080  00000080         0   2
.sdata
                                  00000080  00000080         0   2
.option_byte
                                  000000c0  000000c3         4   1
.security_id
                                  000000c4  000000cd         a   1
.SLIB
                                  000000c4  000000c4         0   1
.monitor1
                                  000000ce  000000d7         a   1
.data
                                  000000d8  00000334       25d   2
.text
                                  00000335  00000649       315   1
PFDL_COD
                                  0000064a  000006d7        8e   2
.RLIB
                                  000006d8  00000bee       517   1
.const
                                  00002000  000020d8        d9   2
.textf
                                  000020d9  00003dfd      1d25   1
.monitor2
                                  0001fe00  0001ffff       200   1
.bss
                                  000fe900  000fe949        4a   2
.dataR
                                  000fe94a  000feba6       25d   2
.bss_ATFFC00
                                  000ffc00  000ffc9f        a0   1
.bss_ATFFD00
                                  000ffd00  000ffd27        28   1
.bss_ATFFD90
                                  000ffd90  000ffd97         8   1
.sbss
                                  000ffe20  000ffe20         0   2
.sdataR
                                  000ffe20  000ffe20         0   2
