("10T_TagMem_Test:/\t10T_TagMem_Test 16nm_Tests config" (("cfgopen" (nil hierarchy "/{16nm_Tests 10T_TagMem_Test config}:a"))) nil)("10T_DUAL_SRAM_AddrCtrl_aValid:/\t10T_DUAL_SRAM_AddrCtrl_aValid 16nm symbol" (("open" (nil hierarchy "/{16nm 10T_DUAL_SRAM_AddrCtrl_aValid symbol }:a"))) (((-0.4125 -1.79375) (3.5 1.3625)) "a" "Symbol" 16))("10T_DUAL_SRAM_AddrCtrl_aValid:/\t10T_DUAL_SRAM_AddrCtrl_aValid 16nm schematic" (("open" (nil hierarchy "/{16nm 10T_DUAL_SRAM_AddrCtrl_aValid schematic }:a"))) (((-5.2 -9.05) (11.0625 3.2625)) "a" "Schematics" 0))("Decode_2to4:/\tDecode_2to4 16nm symbol" (("open" (nil hierarchy "/{16nm Decode_2to4 symbol }:a"))) (((1.83125 -2.3625) (4.75625 -0.1375)) "a" "Symbol" 6))("Decode_2to4:/\tDecode_2to4 16nm schematic" (("open" (nil hierarchy "/{16nm Decode_2to4 schematic }:a"))) (((-2.65 -1.98125) (3.4875 2.66875)) "a" "Schematics" 0))("Compare22_DRn:/\tCompare22_DRn 16nm schematic" (("open" (nil hierarchy "/{16nm Compare22_DRn schematic }:a"))) (((-4.6625 -13.30625) (17.5625 3.53125)) "a" "Schematics" 0))("Compare3_DR:/\tCompare3_DR 16nm symbol" (("open" (nil hierarchy "/{16nm Compare3_DR symbol }:a"))) (((-0.18125 -1.3375) (2.89375 1.0)) "a" "Symbol" 6))("Compare3_DR:/\tCompare3_DR 16nm schematic" (("open" (nil hierarchy "/{16nm Compare3_DR schematic }:a"))) (((-5.34375 -5.74375) (3.80625 1.35625)) "a" "Schematics" 15))("6T_BANK_Test:/\t6T_BANK_Test 16nm_Tests config" (("cfgopen" (nil hierarchy "/{16nm_Tests 6T_BANK_Test config}:a"))) nil)("Compare22_DR:/\tCompare22_DR 16nm schematic" (("open" (nil hierarchy "/{16nm Compare22_DR schematic }:a"))) (((-5.6875 -11.61875) (16.2 4.95625)) "a" "Schematics" 0))