<profile>

<section name = "Vivado HLS Report for 'OvlayImage225'" level="0">
<item name = "Date">Sat Jun  4 16:23:48 2022
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Sobel_SkLines</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.676, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">104761, 104761, 104761, 104761, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">104760, 104760, 582, -, -, 180, no</column>
<column name=" + Loop 1.1">580, 580, 2, -, -, 290, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 132, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 105, -</column>
<column name="Register">-, -, 40, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_7_fu_142_p2">+, 0, 0, 15, 8, 1</column>
<column name="j_4_fu_154_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_predicate_op59_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op62_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_220_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_226_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_55_fu_232_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond2_fu_136_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond_fu_148_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="tmp_52_fu_184_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_54_fu_214_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="tmp_56_fu_238_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ult1_fu_194_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="ult_fu_164_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 2, 1, 1</column>
<column name="rev1_fu_200_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_170_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_V_din">15, 3, 8, 24</column>
<column name="i_reg_112">9, 2, 8, 16</column>
<column name="j_reg_124">9, 2, 9, 18</column>
<column name="ovlaysrc_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src_data_stream_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_7_reg_257">8, 0, 8, 0</column>
<column name="i_reg_112">8, 0, 8, 0</column>
<column name="j_4_reg_265">9, 0, 9, 0</column>
<column name="j_reg_124">9, 0, 9, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, OvlayImage225, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, OvlayImage225, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, OvlayImage225, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, OvlayImage225, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, OvlayImage225, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, OvlayImage225, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, OvlayImage225, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, OvlayImage225, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, OvlayImage225, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, OvlayImage225, return value</column>
<column name="src_data_stream_V_dout">in, 8, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_empty_n">in, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_read">out, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="ovlaysrc_data_stream_V_dout">in, 8, ap_fifo, ovlaysrc_data_stream_V, pointer</column>
<column name="ovlaysrc_data_stream_V_empty_n">in, 1, ap_fifo, ovlaysrc_data_stream_V, pointer</column>
<column name="ovlaysrc_data_stream_V_read">out, 1, ap_fifo, ovlaysrc_data_stream_V, pointer</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="StartLoc_address0">out, 1, ap_memory, StartLoc, array</column>
<column name="StartLoc_ce0">out, 1, ap_memory, StartLoc, array</column>
<column name="StartLoc_q0">in, 1, ap_memory, StartLoc, array</column>
<column name="StartLoc_address1">out, 1, ap_memory, StartLoc, array</column>
<column name="StartLoc_ce1">out, 1, ap_memory, StartLoc, array</column>
<column name="StartLoc_q1">in, 1, ap_memory, StartLoc, array</column>
</table>
</item>
</section>
</profile>
