{
  "module_name": "icp_qat_hw_20_comp_defs.h",
  "hash_id": "258f15fa07a8d3c3f1b5988e81725951cbe2f699c22c49bad4ed8ff86dff50c8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_common/icp_qat_hw_20_comp_defs.h",
  "human_readable_source": " \n \n#ifndef _ICP_QAT_HW_20_COMP_DEFS_H\n#define _ICP_QAT_HW_20_COMP_DEFS_H\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_CONTROL_BITPOS 31\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_CONTROL_MASK 0x1\n\nenum icp_qat_hw_comp_20_scb_control {\n\tICP_QAT_HW_COMP_20_SCB_CONTROL_ENABLE = 0x0,\n\tICP_QAT_HW_COMP_20_SCB_CONTROL_DISABLE = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_SCB_CONTROL_DISABLE\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_RMB_CONTROL_BITPOS 30\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_RMB_CONTROL_MASK 0x1\n\nenum icp_qat_hw_comp_20_rmb_control {\n\tICP_QAT_HW_COMP_20_RMB_CONTROL_RESET_ALL = 0x0,\n\tICP_QAT_HW_COMP_20_RMB_CONTROL_RESET_FC_ONLY = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_RMB_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_RMB_CONTROL_RESET_ALL\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SOM_CONTROL_BITPOS 28\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SOM_CONTROL_MASK 0x3\n\nenum icp_qat_hw_comp_20_som_control {\n\tICP_QAT_HW_COMP_20_SOM_CONTROL_NORMAL_MODE = 0x0,\n\tICP_QAT_HW_COMP_20_SOM_CONTROL_REPLAY_MODE = 0x1,\n\tICP_QAT_HW_COMP_20_SOM_CONTROL_INPUT_CRC = 0x2,\n\tICP_QAT_HW_COMP_20_SOM_CONTROL_RESERVED_MODE = 0x3,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SOM_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_SOM_CONTROL_NORMAL_MODE\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_RD_CONTROL_BITPOS 27\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_RD_CONTROL_MASK 0x1\n\nenum icp_qat_hw_comp_20_skip_hash_rd_control {\n\tICP_QAT_HW_COMP_20_SKIP_HASH_RD_CONTROL_NO_SKIP = 0x0,\n\tICP_QAT_HW_COMP_20_SKIP_HASH_RD_CONTROL_SKIP_HASH_READS = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_RD_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_SKIP_HASH_RD_CONTROL_NO_SKIP\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_UNLOAD_CONTROL_BITPOS 26\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_UNLOAD_CONTROL_MASK 0x1\n\nenum icp_qat_hw_comp_20_scb_unload_control {\n\tICP_QAT_HW_COMP_20_SCB_UNLOAD_CONTROL_UNLOAD = 0x0,\n\tICP_QAT_HW_COMP_20_SCB_UNLOAD_CONTROL_NO_UNLOAD = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_UNLOAD_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_SCB_UNLOAD_CONTROL_UNLOAD\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_DISABLE_TOKEN_FUSION_CONTROL_BITPOS 21\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_DISABLE_TOKEN_FUSION_CONTROL_MASK 0x1\n\nenum icp_qat_hw_comp_20_disable_token_fusion_control {\n\tICP_QAT_HW_COMP_20_DISABLE_TOKEN_FUSION_CONTROL_ENABLE = 0x0,\n\tICP_QAT_HW_COMP_20_DISABLE_TOKEN_FUSION_CONTROL_DISABLE = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_DISABLE_TOKEN_FUSION_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_DISABLE_TOKEN_FUSION_CONTROL_ENABLE\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_LBMS_BITPOS 19\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_LBMS_MASK 0x3\n\nenum icp_qat_hw_comp_20_lbms {\n\tICP_QAT_HW_COMP_20_LBMS_LBMS_64KB = 0x0,\n\tICP_QAT_HW_COMP_20_LBMS_LBMS_256KB = 0x1,\n\tICP_QAT_HW_COMP_20_LBMS_LBMS_1MB = 0x2,\n\tICP_QAT_HW_COMP_20_LBMS_LBMS_4MB = 0x3,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_LBMS_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_LBMS_LBMS_64KB\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_MODE_RESET_MASK_BITPOS 18\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_MODE_RESET_MASK_MASK 0x1\n\nenum icp_qat_hw_comp_20_scb_mode_reset_mask {\n\tICP_QAT_HW_COMP_20_SCB_MODE_RESET_MASK_RESET_COUNTERS = 0x0,\n\tICP_QAT_HW_COMP_20_SCB_MODE_RESET_MASK_RESET_COUNTERS_AND_HISTORY = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_MODE_RESET_MASK_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_SCB_MODE_RESET_MASK_RESET_COUNTERS\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_LAZY_PARAM_BITPOS 9\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_LAZY_PARAM_MASK 0x1ff\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_LAZY_PARAM_DEFAULT_VAL 258\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_NICE_PARAM_BITPOS 0\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_NICE_PARAM_MASK 0x1ff\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_NICE_PARAM_DEFAULT_VAL 259\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_HBS_CONTROL_BITPOS 14\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_HBS_CONTROL_MASK 0x7\n\nenum icp_qat_hw_comp_20_hbs_control {\n\tICP_QAT_HW_COMP_20_HBS_CONTROL_HBS_IS_32KB = 0x0,\n\tICP_QAT_HW_COMP_23_HBS_CONTROL_HBS_IS_64KB = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_HBS_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_HBS_CONTROL_HBS_IS_32KB\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_ABD_BITPOS 13\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_ABD_MASK 0x1\n\nenum icp_qat_hw_comp_20_abd {\n\tICP_QAT_HW_COMP_20_ABD_ABD_ENABLED = 0x0,\n\tICP_QAT_HW_COMP_20_ABD_ABD_DISABLED = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_ABD_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_ABD_ABD_ENABLED\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_LLLBD_CTRL_BITPOS 12\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_LLLBD_CTRL_MASK 0x1\n\nenum icp_qat_hw_comp_20_lllbd_ctrl {\n\tICP_QAT_HW_COMP_20_LLLBD_CTRL_LLLBD_ENABLED = 0x0,\n\tICP_QAT_HW_COMP_20_LLLBD_CTRL_LLLBD_DISABLED = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_LLLBD_CTRL_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_LLLBD_CTRL_LLLBD_ENABLED\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SEARCH_DEPTH_BITPOS 8\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SEARCH_DEPTH_MASK 0xf\n\nenum icp_qat_hw_comp_20_search_depth {\n\tICP_QAT_HW_COMP_20_SEARCH_DEPTH_LEVEL_1 = 0x1,\n\tICP_QAT_HW_COMP_20_SEARCH_DEPTH_LEVEL_6 = 0x3,\n\tICP_QAT_HW_COMP_20_SEARCH_DEPTH_LEVEL_9 = 0x4,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SEARCH_DEPTH_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_SEARCH_DEPTH_LEVEL_1\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_HW_COMP_FORMAT_BITPOS 5\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_HW_COMP_FORMAT_MASK 0x7\n\nenum icp_qat_hw_comp_20_hw_comp_format {\n\tICP_QAT_HW_COMP_20_HW_COMP_FORMAT_ILZ77 = 0x0,\n\tICP_QAT_HW_COMP_20_HW_COMP_FORMAT_DEFLATE = 0x1,\n\tICP_QAT_HW_COMP_20_HW_COMP_FORMAT_LZ4 = 0x2,\n\tICP_QAT_HW_COMP_20_HW_COMP_FORMAT_LZ4S = 0x3,\n\tICP_QAT_HW_COMP_23_HW_COMP_FORMAT_ZSTD = 0x4,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_HW_COMP_FORMAT_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_HW_COMP_FORMAT_DEFLATE\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_BITPOS 4\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_MASK 0x1\n\nenum icp_qat_hw_comp_20_min_match_control {\n\tICP_QAT_HW_COMP_20_MIN_MATCH_CONTROL_MATCH_3B = 0x0,\n\tICP_QAT_HW_COMP_20_MIN_MATCH_CONTROL_MATCH_4B = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_MIN_MATCH_CONTROL_MATCH_3B\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_COLLISION_BITPOS 3\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_COLLISION_MASK 0x1\n\nenum icp_qat_hw_comp_20_skip_hash_collision {\n\tICP_QAT_HW_COMP_20_SKIP_HASH_COLLISION_ALLOW = 0x0,\n\tICP_QAT_HW_COMP_20_SKIP_HASH_COLLISION_DONT_ALLOW = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_COLLISION_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_SKIP_HASH_COLLISION_ALLOW\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_UPDATE_BITPOS 2\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_UPDATE_MASK 0x1\n\nenum icp_qat_hw_comp_20_skip_hash_update {\n\tICP_QAT_HW_COMP_20_SKIP_HASH_UPDATE_ALLOW = 0x0,\n\tICP_QAT_HW_COMP_20_SKIP_HASH_UPDATE_DONT_ALLOW = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_UPDATE_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_SKIP_HASH_UPDATE_ALLOW\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_BYTE_SKIP_BITPOS 1\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_BYTE_SKIP_MASK 0x1\n\nenum icp_qat_hw_comp_20_byte_skip {\n\tICP_QAT_HW_COMP_20_BYTE_SKIP_3BYTE_TOKEN = 0x0,\n\tICP_QAT_HW_COMP_20_BYTE_SKIP_3BYTE_LITERAL = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_BYTE_SKIP_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_BYTE_SKIP_3BYTE_TOKEN\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_EXTENDED_DELAY_MATCH_MODE_BITPOS 0\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_EXTENDED_DELAY_MATCH_MODE_MASK 0x1\n\nenum icp_qat_hw_comp_20_extended_delay_match_mode {\n\tICP_QAT_HW_COMP_20_EXTENDED_DELAY_MATCH_MODE_EDMM_DISABLED = 0x0,\n\tICP_QAT_HW_COMP_20_EXTENDED_DELAY_MATCH_MODE_EDMM_ENABLED = 0x1,\n};\n\n#define ICP_QAT_HW_COMP_20_CONFIG_CSR_EXTENDED_DELAY_MATCH_MODE_DEFAULT_VAL \\\n\tICP_QAT_HW_COMP_20_EXTENDED_DELAY_MATCH_MODE_EDMM_DISABLED\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_SPECULATIVE_DECODER_CONTROL_BITPOS 31\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_SPECULATIVE_DECODER_CONTROL_MASK 0x1\n\nenum icp_qat_hw_decomp_20_speculative_decoder_control {\n\tICP_QAT_HW_DECOMP_20_SPECULATIVE_DECODER_CONTROL_ENABLE = 0x0,\n\tICP_QAT_HW_DECOMP_20_SPECULATIVE_DECODER_CONTROL_DISABLE = 0x1,\n};\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_SPECULATIVE_DECODER_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_DECOMP_20_SPECULATIVE_DECODER_CONTROL_ENABLE\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MINI_CAM_CONTROL_BITPOS 30\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MINI_CAM_CONTROL_MASK 0x1\n\nenum icp_qat_hw_decomp_20_mini_cam_control {\n\tICP_QAT_HW_DECOMP_20_MINI_CAM_CONTROL_ENABLE = 0x0,\n\tICP_QAT_HW_DECOMP_20_MINI_CAM_CONTROL_DISABLE = 0x1,\n};\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MINI_CAM_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_DECOMP_20_MINI_CAM_CONTROL_ENABLE\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HBS_CONTROL_BITPOS 14\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HBS_CONTROL_MASK 0x7\n\nenum icp_qat_hw_decomp_20_hbs_control {\n\tICP_QAT_HW_DECOMP_20_HBS_CONTROL_HBS_IS_32KB = 0x0,\n};\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HBS_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_DECOMP_20_HBS_CONTROL_HBS_IS_32KB\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LBMS_BITPOS 8\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LBMS_MASK 0x3\n\nenum icp_qat_hw_decomp_20_lbms {\n\tICP_QAT_HW_DECOMP_20_LBMS_LBMS_64KB = 0x0,\n\tICP_QAT_HW_DECOMP_20_LBMS_LBMS_256KB = 0x1,\n\tICP_QAT_HW_DECOMP_20_LBMS_LBMS_1MB = 0x2,\n\tICP_QAT_HW_DECOMP_20_LBMS_LBMS_4MB = 0x3,\n};\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LBMS_DEFAULT_VAL \\\n\tICP_QAT_HW_DECOMP_20_LBMS_LBMS_64KB\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HW_DECOMP_FORMAT_BITPOS 5\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HW_DECOMP_FORMAT_MASK 0x7\n\nenum icp_qat_hw_decomp_20_hw_comp_format {\n\tICP_QAT_HW_DECOMP_20_HW_DECOMP_FORMAT_DEFLATE = 0x1,\n\tICP_QAT_HW_DECOMP_20_HW_DECOMP_FORMAT_LZ4 = 0x2,\n\tICP_QAT_HW_DECOMP_20_HW_DECOMP_FORMAT_LZ4S = 0x3,\n\tICP_QAT_HW_DECOMP_23_HW_DECOMP_FORMAT_ZSTD = 0x4,\n};\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HW_DECOMP_FORMAT_DEFAULT_VAL \\\n\tICP_QAT_HW_DECOMP_20_HW_DECOMP_FORMAT_DEFLATE\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_BITPOS 4\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_MASK 0x1\n\nenum icp_qat_hw_decomp_20_min_match_control {\n\tICP_QAT_HW_DECOMP_20_MIN_MATCH_CONTROL_MATCH_3B = 0x0,\n\tICP_QAT_HW_DECOMP_20_MIN_MATCH_CONTROL_MATCH_4B = 0x1,\n};\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_DEFAULT_VAL \\\n\tICP_QAT_HW_DECOMP_20_MIN_MATCH_CONTROL_MATCH_3B\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LZ4_BLOCK_CHECKSUM_PRESENT_BITPOS 3\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LZ4_BLOCK_CHECKSUM_PRESENT_MASK 0x1\n\nenum icp_qat_hw_decomp_20_lz4_block_checksum_present {\n\tICP_QAT_HW_DECOMP_20_LZ4_BLOCK_CHKSUM_ABSENT = 0x0,\n\tICP_QAT_HW_DECOMP_20_LZ4_BLOCK_CHKSUM_PRESENT = 0x1,\n};\n\n#define ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LZ4_BLOCK_CHECKSUM_PRESENT_DEFAULT_VAL \\\n\tICP_QAT_HW_DECOMP_20_LZ4_BLOCK_CHKSUM_ABSENT\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}