
*** Running vivado
    with args -log vdg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vdg.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vdg.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 474.168 ; gain = 181.266
Command: read_checkpoint -auto_incremental -incremental C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/utils_1/imports/synth_1/vdg.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/utils_1/imports/synth_1/vdg.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vdg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1327.168 ; gain = 439.133
---------------------------------------------------------------------------------
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:36]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:37]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:38]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:39]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:40]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:41]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:42]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:43]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:44]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:45]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:46]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:47]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:48]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:49]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:50]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:51]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:52]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:53]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:54]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:55]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:56]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:57]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:58]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:59]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:60]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:61]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:62]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:63]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:64]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:65]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:66]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:67]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:68]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:69]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:70]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:71]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:72]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:73]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:74]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:75]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:76]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:77]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:78]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:79]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:80]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:81]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:82]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:83]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:84]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:85]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:86]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:87]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:88]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:89]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:90]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:91]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:92]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:93]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:94]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:95]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:96]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:97]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:98]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:99]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:100]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:101]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:102]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:103]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:104]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:105]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:106]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:107]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:108]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:109]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:110]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:111]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:112]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:113]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:114]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:115]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:116]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:117]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:118]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:119]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:120]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:121]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:122]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:123]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:124]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:125]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:126]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:127]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:128]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:129]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:130]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:131]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:132]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:133]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:134]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:135]
INFO: [Common 17-14] Message 'Synth 8-10604' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'vdg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'text_rom' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/text_rom.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/text_rom.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'text_rom' (0#1) [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/text_rom.sv:22]
INFO: [Synth 8-6157] synthesizing module 'external_text_rom' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_text_rom.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_text_rom.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'external_text_rom' (0#1) [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_text_rom.sv:22]
INFO: [Synth 8-6157] synthesizing module 'internal_semigraphics' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:22]
WARNING: [Synth 8-151] case item 36'b000100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:38]
WARNING: [Synth 8-151] case item 36'b000100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:39]
WARNING: [Synth 8-151] case item 36'b001000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:40]
WARNING: [Synth 8-151] case item 36'b001000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:41]
WARNING: [Synth 8-151] case item 36'b001100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:42]
WARNING: [Synth 8-151] case item 36'b001100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:43]
WARNING: [Synth 8-151] case item 36'b010000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:44]
WARNING: [Synth 8-151] case item 36'b010000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:45]
WARNING: [Synth 8-151] case item 36'b010100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:46]
WARNING: [Synth 8-151] case item 36'b010100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:47]
WARNING: [Synth 8-151] case item 36'b011000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:48]
WARNING: [Synth 8-151] case item 36'b011000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:49]
WARNING: [Synth 8-151] case item 36'b011100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:50]
WARNING: [Synth 8-151] case item 36'b011100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:51]
WARNING: [Synth 8-151] case item 36'b100000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:52]
WARNING: [Synth 8-151] case item 36'b100000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:53]
WARNING: [Synth 8-151] case item 36'b100100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:54]
WARNING: [Synth 8-151] case item 36'b100100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:55]
WARNING: [Synth 8-151] case item 36'b101000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:56]
WARNING: [Synth 8-151] case item 36'b101000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:57]
WARNING: [Synth 8-151] case item 36'b101100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:58]
WARNING: [Synth 8-151] case item 36'b101100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:59]
WARNING: [Synth 8-151] case item 36'b110000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:60]
WARNING: [Synth 8-151] case item 36'b110000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:61]
WARNING: [Synth 8-151] case item 36'b110100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:62]
WARNING: [Synth 8-151] case item 36'b110100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:63]
WARNING: [Synth 8-151] case item 36'b111000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:64]
WARNING: [Synth 8-151] case item 36'b111000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:65]
WARNING: [Synth 8-151] case item 36'b111100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:66]
WARNING: [Synth 8-151] case item 36'b111100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:67]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'internal_semigraphics' (0#1) [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/internal_semigraphics.sv:22]
INFO: [Synth 8-6157] synthesizing module 'external_semigraphics' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:22]
WARNING: [Synth 8-151] case item 38'b00000100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:39]
WARNING: [Synth 8-151] case item 38'b00000100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:40]
WARNING: [Synth 8-151] case item 38'b00000100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:41]
WARNING: [Synth 8-151] case item 38'b00001000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:42]
WARNING: [Synth 8-151] case item 38'b00001000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:43]
WARNING: [Synth 8-151] case item 38'b00001000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:44]
WARNING: [Synth 8-151] case item 38'b00001100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:45]
WARNING: [Synth 8-151] case item 38'b00001100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:46]
WARNING: [Synth 8-151] case item 38'b00001100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:47]
WARNING: [Synth 8-151] case item 38'b00010000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:48]
WARNING: [Synth 8-151] case item 38'b00010000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:49]
WARNING: [Synth 8-151] case item 38'b00010000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:50]
WARNING: [Synth 8-151] case item 38'b00010100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:51]
WARNING: [Synth 8-151] case item 38'b00010100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:52]
WARNING: [Synth 8-151] case item 38'b00010100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:53]
WARNING: [Synth 8-151] case item 38'b00011000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:54]
WARNING: [Synth 8-151] case item 38'b00011000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:55]
WARNING: [Synth 8-151] case item 38'b00011000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:56]
WARNING: [Synth 8-151] case item 38'b00011100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:57]
WARNING: [Synth 8-151] case item 38'b00011100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:58]
WARNING: [Synth 8-151] case item 38'b00011100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:59]
WARNING: [Synth 8-151] case item 38'b00100000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:60]
WARNING: [Synth 8-151] case item 38'b00100000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:61]
WARNING: [Synth 8-151] case item 38'b00100000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:62]
WARNING: [Synth 8-151] case item 38'b00100100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:63]
WARNING: [Synth 8-151] case item 38'b00100100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:64]
WARNING: [Synth 8-151] case item 38'b00100100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:65]
WARNING: [Synth 8-151] case item 38'b00101000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:66]
WARNING: [Synth 8-151] case item 38'b00101000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:67]
WARNING: [Synth 8-151] case item 38'b00101000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:68]
WARNING: [Synth 8-151] case item 38'b00101100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:69]
WARNING: [Synth 8-151] case item 38'b00101100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:70]
WARNING: [Synth 8-151] case item 38'b00101100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:71]
WARNING: [Synth 8-151] case item 38'b00110000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:72]
WARNING: [Synth 8-151] case item 38'b00110000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:73]
WARNING: [Synth 8-151] case item 38'b00110000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:74]
WARNING: [Synth 8-151] case item 38'b00110100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:75]
WARNING: [Synth 8-151] case item 38'b00110100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:76]
WARNING: [Synth 8-151] case item 38'b00110100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:77]
WARNING: [Synth 8-151] case item 38'b00111000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:78]
WARNING: [Synth 8-151] case item 38'b00111000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:79]
WARNING: [Synth 8-151] case item 38'b00111000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:80]
WARNING: [Synth 8-151] case item 38'b00111100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:81]
WARNING: [Synth 8-151] case item 38'b00111100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:82]
WARNING: [Synth 8-151] case item 38'b00111100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:83]
WARNING: [Synth 8-151] case item 38'b01000000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:84]
WARNING: [Synth 8-151] case item 38'b01000000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:85]
WARNING: [Synth 8-151] case item 38'b01000000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:86]
WARNING: [Synth 8-151] case item 38'b01000100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:87]
WARNING: [Synth 8-151] case item 38'b01000100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:88]
WARNING: [Synth 8-151] case item 38'b01000100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:89]
WARNING: [Synth 8-151] case item 38'b01001000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:90]
WARNING: [Synth 8-151] case item 38'b01001000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:91]
WARNING: [Synth 8-151] case item 38'b01001000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:92]
WARNING: [Synth 8-151] case item 38'b01001100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:93]
WARNING: [Synth 8-151] case item 38'b01001100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:94]
WARNING: [Synth 8-151] case item 38'b01001100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:95]
WARNING: [Synth 8-151] case item 38'b01010000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:96]
WARNING: [Synth 8-151] case item 38'b01010000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:97]
WARNING: [Synth 8-151] case item 38'b01010000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:98]
WARNING: [Synth 8-151] case item 38'b01010100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:99]
WARNING: [Synth 8-151] case item 38'b01010100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:100]
WARNING: [Synth 8-151] case item 38'b01010100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:101]
WARNING: [Synth 8-151] case item 38'b01011000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:102]
WARNING: [Synth 8-151] case item 38'b01011000000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:103]
WARNING: [Synth 8-151] case item 38'b01011000000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:104]
WARNING: [Synth 8-151] case item 38'b01011100000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:105]
WARNING: [Synth 8-151] case item 38'b01011100000000000000000000000000000001 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:106]
WARNING: [Synth 8-151] case item 38'b01011100000000000000000000000000000010 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:107]
WARNING: [Synth 8-151] case item 38'b01100000000000000000000000000000000000 is unreachable [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:108]
INFO: [Common 17-14] Message 'Synth 8-151' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'external_semigraphics' (0#1) [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/external_semigraphics.sv:22]
INFO: [Synth 8-6157] synthesizing module 'palette' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:22]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:90]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:168]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:224]
WARNING: [Synth 8-567] referenced signal 'h_sync' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:49]
WARNING: [Synth 8-567] referenced signal 'v_sync' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:49]
WARNING: [Synth 8-567] referenced signal 'graphic' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:49]
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:49]
WARNING: [Synth 8-567] referenced signal 'semi' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:49]
WARNING: [Synth 8-567] referenced signal 'sync_high' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:49]
WARNING: [Synth 8-567] referenced signal 'css' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:49]
WARNING: [Synth 8-567] referenced signal 'palette_code' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:49]
WARNING: [Synth 8-567] referenced signal 'semi_data' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'palette' (0#1) [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:22]
WARNING: [Synth 8-567] referenced signal 'row' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:257]
WARNING: [Synth 8-567] referenced signal 'displaycol' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:291]
WARNING: [Synth 8-567] referenced signal 'inv' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:289]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:395]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:490]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:523]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:541]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:594]
WARNING: [Synth 8-567] referenced signal 'clkdiv' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'nextrow' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'hs' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'displaycol' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'char_data' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'ext_char_data' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'sm4_data' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'sm6_data' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'behaviour' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'semi_data' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
WARNING: [Synth 8-567] referenced signal 'vclk' should be on the sensitivity list [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:375]
INFO: [Synth 8-6155] done synthesizing module 'vdg' (0#1) [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:23]
WARNING: [Synth 8-6014] Unused sequential element clk1_reg was removed.  [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:250]
WARNING: [Synth 8-6014] Unused sequential element clk2_reg was removed.  [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:254]
WARNING: [Synth 8-3917] design vdg has port msb driven by constant 1
WARNING: [Synth 8-3917] design vdg has port rp driven by constant 0
WARNING: [Synth 8-7129] Port clock in module palette is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1450.996 ; gain = 562.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1450.996 ; gain = 562.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1450.996 ; gain = 562.961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1450.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/constrs_1/new/spartan7.xdc]
Finished Parsing XDC File [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/constrs_1/new/spartan7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/constrs_1/new/spartan7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vdg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vdg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1555.332 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'bitsPerPixel_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/palette.sv:57]
WARNING: [Synth 8-327] inferring latch for variable 'vs_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:182]
WARNING: [Synth 8-327] inferring latch for variable 'row_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:373]
WARNING: [Synth 8-327] inferring latch for variable 'vcounter_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:377]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:395]
WARNING: [Synth 8-327] inferring latch for variable 'display_palette_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:547]
WARNING: [Synth 8-327] inferring latch for variable 'bit_data_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:181]
WARNING: [Synth 8-327] inferring latch for variable 'sync_high_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:184]
WARNING: [Synth 8-327] inferring latch for variable 'clkdiv_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:294]
WARNING: [Synth 8-327] inferring latch for variable 'graphic_data_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:525]
WARNING: [Synth 8-327] inferring latch for variable 'displayrow_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:378]
WARNING: [Synth 8-327] inferring latch for variable 'char_row_reg' [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:145]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	  18 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	  18 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 21    
	   8 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 5     
	   5 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	  14 Input    8 Bit        Muxes := 1     
	  13 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	  13 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	  14 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 32    
	   4 Input    1 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 6     
	  14 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'char_code_reg' and it is trimmed from '32' to '7' bits. [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:144]
WARNING: [Synth 8-3936] Found unconnected internal register 'semi6_code_reg' and it is trimmed from '32' to '6' bits. [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'semi4_code_reg' and it is trimmed from '32' to '4' bits. [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:160]
WARNING: [Synth 8-3917] design vdg has port msb driven by constant 1
WARNING: [Synth 8-3917] design vdg has port rp driven by constant 0
WARNING: [Synth 8-7129] Port clock in module palette is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (row_reg[23]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[31]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[30]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[29]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[28]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[27]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[26]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[25]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[24]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[23]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[22]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[21]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[20]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[19]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[18]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[17]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[16]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[15]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[14]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[13]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[12]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[10]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[9]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[8]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[7]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[6]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (state_reg[5]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (bit_data_reg[2]) is unused and will be removed from module vdg.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[31]) is unused and will be removed from module vdg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|text_rom          | bitmap     | 1024x1        | LUT            | 
|external_text_rom | bitmap     | 1024x1        | LUT            | 
|text_rom          | bitmap     | 1024x1        | LUT            | 
|text_rom          | bitmap_reg | 1024x8        | Block RAM      | 
|external_text_rom | bitmap     | 1024x1        | LUT            | 
|external_text_rom | bitmap_reg | 1024x8        | Block RAM      | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5971] Combinational loop found in the design within module (vdg) during invertor optimization at instance (i_1446) [C:/Users/jimbr/fpga/6847rgb/6847rgb.srcs/sources_1/new/vdg.sv:258]
INFO: [Synth 8-7052] The timing for the instance internal_text_rom/bitmap_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ext_text_rom/bitmap_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   299|
|3     |LUT1     |    98|
|4     |LUT2     |   649|
|5     |LUT3     |   227|
|6     |LUT4     |    93|
|7     |LUT5     |   180|
|8     |LUT6     |   427|
|9     |RAMB18E1 |     2|
|11    |FDRE     |    37|
|12    |LD       |    63|
|13    |IBUF     |    17|
|14    |OBUF     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1555.332 ; gain = 667.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1555.332 ; gain = 562.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1555.332 ; gain = 667.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1555.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 364 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  LD => LDCE: 63 instances

The system cannot find the path specified.
Synth Design complete | Checksum: c5ceaa7e
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 279 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1555.332 ; gain = 1077.215
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1555.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jimbr/fpga/6847rgb/6847rgb.runs/synth_1/vdg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vdg_utilization_synth.rpt -pb vdg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 25 12:18:45 2024...
