<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Serial Peripheral Interface</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Serial Peripheral Interface</div>  </div>
</div><!--header-->
<div class="contents">

<p>SOFTWARE API DEFINITION FOR Serial Peripheral Interface.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.xhtml">Spi</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_spi.xhtml" title="Spi hardware registers. ">Spi</a> hardware registers.  <a href="struct_spi.xhtml#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga18e49c9e57711f924dfedfd2f0ed649c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga18e49c9e57711f924dfedfd2f0ed649c">SPI_CR_SPIEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga18e49c9e57711f924dfedfd2f0ed649c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) SPI Enable  <a href="#ga18e49c9e57711f924dfedfd2f0ed649c">More...</a><br /></td></tr>
<tr class="separator:ga18e49c9e57711f924dfedfd2f0ed649c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6033c504d035c6742001457c4af46117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6033c504d035c6742001457c4af46117">SPI_CR_SPIDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga6033c504d035c6742001457c4af46117"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) SPI Disable  <a href="#ga6033c504d035c6742001457c4af46117">More...</a><br /></td></tr>
<tr class="separator:ga6033c504d035c6742001457c4af46117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38a67df1f3efd301c202f553c2731b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae38a67df1f3efd301c202f553c2731b3">SPI_CR_SWRST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gae38a67df1f3efd301c202f553c2731b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) SPI Software Reset  <a href="#gae38a67df1f3efd301c202f553c2731b3">More...</a><br /></td></tr>
<tr class="separator:gae38a67df1f3efd301c202f553c2731b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffb901a22dfe5f83e7e1849b53d8f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaaffb901a22dfe5f83e7e1849b53d8f1f">SPI_CR_REQCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaaffb901a22dfe5f83e7e1849b53d8f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) Request to Clear the Comparison Trigger  <a href="#gaaffb901a22dfe5f83e7e1849b53d8f1f">More...</a><br /></td></tr>
<tr class="separator:gaaffb901a22dfe5f83e7e1849b53d8f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7187afaf8a064de2b4386d5ca386b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaee7187afaf8a064de2b4386d5ca386b2">SPI_CR_LASTXFER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gaee7187afaf8a064de2b4386d5ca386b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) Last Transfer  <a href="#gaee7187afaf8a064de2b4386d5ca386b2">More...</a><br /></td></tr>
<tr class="separator:gaee7187afaf8a064de2b4386d5ca386b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb9df56f1ed31b09bb13f2cb667b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6cb9df56f1ed31b09bb13f2cb667b7b0">SPI_MR_MSTR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6cb9df56f1ed31b09bb13f2cb667b7b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Master/Slave Mode  <a href="#ga6cb9df56f1ed31b09bb13f2cb667b7b0">More...</a><br /></td></tr>
<tr class="separator:ga6cb9df56f1ed31b09bb13f2cb667b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca9841edc87c230a7133e73225eace4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9ca9841edc87c230a7133e73225eace4">SPI_MR_PS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga9ca9841edc87c230a7133e73225eace4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Peripheral Select  <a href="#ga9ca9841edc87c230a7133e73225eace4">More...</a><br /></td></tr>
<tr class="separator:ga9ca9841edc87c230a7133e73225eace4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabed13bbc11a6de9dd4973503c65efb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaabed13bbc11a6de9dd4973503c65efb1">SPI_MR_PCSDEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaabed13bbc11a6de9dd4973503c65efb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Chip Select Decode  <a href="#gaabed13bbc11a6de9dd4973503c65efb1">More...</a><br /></td></tr>
<tr class="separator:gaabed13bbc11a6de9dd4973503c65efb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2eab481c4b49f2d927c266e7d311fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gad2eab481c4b49f2d927c266e7d311fa1">SPI_MR_BRSRCCLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gad2eab481c4b49f2d927c266e7d311fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Bit Rate Source Clock  <a href="#gad2eab481c4b49f2d927c266e7d311fa1">More...</a><br /></td></tr>
<tr class="separator:gad2eab481c4b49f2d927c266e7d311fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38ad52c84a5a98bbb033255b2078762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae38ad52c84a5a98bbb033255b2078762">SPI_MR_BRSRCCLK_PERIPH_CLK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gae38ad52c84a5a98bbb033255b2078762"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) The peripheral clock is the source clock for the bit rate generation.  <a href="#gae38ad52c84a5a98bbb033255b2078762">More...</a><br /></td></tr>
<tr class="separator:gae38ad52c84a5a98bbb033255b2078762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed02131f2042fa86bf2e1f5924d05de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1ed02131f2042fa86bf2e1f5924d05de">SPI_MR_BRSRCCLK_PMC_PCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga1ed02131f2042fa86bf2e1f5924d05de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) PMC PCKx is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock.  <a href="#ga1ed02131f2042fa86bf2e1f5924d05de">More...</a><br /></td></tr>
<tr class="separator:ga1ed02131f2042fa86bf2e1f5924d05de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83d639a5fcafd4e97017d4cc9fb8975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gad83d639a5fcafd4e97017d4cc9fb8975">SPI_MR_MODFDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad83d639a5fcafd4e97017d4cc9fb8975"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Mode Fault Detection  <a href="#gad83d639a5fcafd4e97017d4cc9fb8975">More...</a><br /></td></tr>
<tr class="separator:gad83d639a5fcafd4e97017d4cc9fb8975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab353dbc5ae459b9babad4a2b3cc1be97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gab353dbc5ae459b9babad4a2b3cc1be97">SPI_MR_WDRBT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gab353dbc5ae459b9babad4a2b3cc1be97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Wait Data Read Before Transfer  <a href="#gab353dbc5ae459b9babad4a2b3cc1be97">More...</a><br /></td></tr>
<tr class="separator:gab353dbc5ae459b9babad4a2b3cc1be97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab385ebbd203f156ff46a39ea17755452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gab385ebbd203f156ff46a39ea17755452">SPI_MR_LLB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab385ebbd203f156ff46a39ea17755452"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Local Loopback Enable  <a href="#gab385ebbd203f156ff46a39ea17755452">More...</a><br /></td></tr>
<tr class="separator:gab385ebbd203f156ff46a39ea17755452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad084523f106de5a5f86845f5ff1d2bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gad084523f106de5a5f86845f5ff1d2bec">SPI_MR_CMPMODE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad084523f106de5a5f86845f5ff1d2bec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Comparison Mode  <a href="#gad084523f106de5a5f86845f5ff1d2bec">More...</a><br /></td></tr>
<tr class="separator:gad084523f106de5a5f86845f5ff1d2bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b9b5fe33b54414724fb746efaa61c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gad8b9b5fe33b54414724fb746efaa61c5">SPI_MR_CMPMODE_FLAG_ONLY</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad8b9b5fe33b54414724fb746efaa61c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Any character is received and comparison function drives CMP flag.  <a href="#gad8b9b5fe33b54414724fb746efaa61c5">More...</a><br /></td></tr>
<tr class="separator:gad8b9b5fe33b54414724fb746efaa61c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fc6869e2ff62023b51109e8ef6c2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga77fc6869e2ff62023b51109e8ef6c2d8">SPI_MR_CMPMODE_START_CONDITION</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga77fc6869e2ff62023b51109e8ef6c2d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Comparison condition must be met to start reception of all incoming characters until REQCLR is set.  <a href="#ga77fc6869e2ff62023b51109e8ef6c2d8">More...</a><br /></td></tr>
<tr class="separator:ga77fc6869e2ff62023b51109e8ef6c2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98bb8412434c4013fe81a209876a936d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga98bb8412434c4013fe81a209876a936d">SPI_MR_PCS_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga98bb8412434c4013fe81a209876a936d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga204505b639ffd30a0b3fe42cdaf5754c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga204505b639ffd30a0b3fe42cdaf5754c">SPI_MR_PCS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SPI_MR_PCS_Pos)</td></tr>
<tr class="memdesc:ga204505b639ffd30a0b3fe42cdaf5754c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Peripheral Chip Select  <a href="#ga204505b639ffd30a0b3fe42cdaf5754c">More...</a><br /></td></tr>
<tr class="separator:ga204505b639ffd30a0b3fe42cdaf5754c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6b524f610c76238ca9e4cb24ccb603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga7c6b524f610c76238ca9e4cb24ccb603">SPI_MR_PCS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga204505b639ffd30a0b3fe42cdaf5754c">SPI_MR_PCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga98bb8412434c4013fe81a209876a936d">SPI_MR_PCS_Pos</a>)))</td></tr>
<tr class="separator:ga7c6b524f610c76238ca9e4cb24ccb603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2b423c0da7c1324db52c625d476049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabf2b423c0da7c1324db52c625d476049">SPI_MR_DLYBCS_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gabf2b423c0da7c1324db52c625d476049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba686c6d3aba29bfa363b65ddd16877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9ba686c6d3aba29bfa363b65ddd16877">SPI_MR_DLYBCS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SPI_MR_DLYBCS_Pos)</td></tr>
<tr class="memdesc:ga9ba686c6d3aba29bfa363b65ddd16877"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Delay Between Chip Selects  <a href="#ga9ba686c6d3aba29bfa363b65ddd16877">More...</a><br /></td></tr>
<tr class="separator:ga9ba686c6d3aba29bfa363b65ddd16877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375e18a7ef3cfdfd1bdfafcc3c9235de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga375e18a7ef3cfdfd1bdfafcc3c9235de">SPI_MR_DLYBCS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9ba686c6d3aba29bfa363b65ddd16877">SPI_MR_DLYBCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabf2b423c0da7c1324db52c625d476049">SPI_MR_DLYBCS_Pos</a>)))</td></tr>
<tr class="separator:ga375e18a7ef3cfdfd1bdfafcc3c9235de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3b4a9abdcc8edbd135513a88460bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga3c3b4a9abdcc8edbd135513a88460bfc">SPI_RDR_RD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3c3b4a9abdcc8edbd135513a88460bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e45fbff420a0436869160ea3e96b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga09e45fbff420a0436869160ea3e96b4b">SPI_RDR_RD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_RDR_RD_Pos)</td></tr>
<tr class="memdesc:ga09e45fbff420a0436869160ea3e96b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RDR) Receive Data  <a href="#ga09e45fbff420a0436869160ea3e96b4b">More...</a><br /></td></tr>
<tr class="separator:ga09e45fbff420a0436869160ea3e96b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9992a6cca823fbe997b6045451aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6a9992a6cca823fbe997b6045451aa6d">SPI_RDR_PCS_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6a9992a6cca823fbe997b6045451aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd5820a581e24546853af787e511dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga2dd5820a581e24546853af787e511dbd">SPI_RDR_PCS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SPI_RDR_PCS_Pos)</td></tr>
<tr class="memdesc:ga2dd5820a581e24546853af787e511dbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RDR) Peripheral Chip Select  <a href="#ga2dd5820a581e24546853af787e511dbd">More...</a><br /></td></tr>
<tr class="separator:ga2dd5820a581e24546853af787e511dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2a421f5088b3753b4a067fdd96e9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9b2a421f5088b3753b4a067fdd96e9c9">SPI_TDR_TD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9b2a421f5088b3753b4a067fdd96e9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbaac983bfec5d0d9a48192c549e2581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabbaac983bfec5d0d9a48192c549e2581">SPI_TDR_TD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_TDR_TD_Pos)</td></tr>
<tr class="memdesc:gabbaac983bfec5d0d9a48192c549e2581"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TDR) Transmit Data  <a href="#gabbaac983bfec5d0d9a48192c549e2581">More...</a><br /></td></tr>
<tr class="separator:gabbaac983bfec5d0d9a48192c549e2581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce99dec36e2a21756edb67f34ce7884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6ce99dec36e2a21756edb67f34ce7884">SPI_TDR_TD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabbaac983bfec5d0d9a48192c549e2581">SPI_TDR_TD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9b2a421f5088b3753b4a067fdd96e9c9">SPI_TDR_TD_Pos</a>)))</td></tr>
<tr class="separator:ga6ce99dec36e2a21756edb67f34ce7884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73461db4882d2fc9f46965ca39cfa5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga73461db4882d2fc9f46965ca39cfa5db">SPI_TDR_PCS_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga73461db4882d2fc9f46965ca39cfa5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b195ce01bdd06c5f0eb6c892108f1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0b195ce01bdd06c5f0eb6c892108f1fc">SPI_TDR_PCS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SPI_TDR_PCS_Pos)</td></tr>
<tr class="memdesc:ga0b195ce01bdd06c5f0eb6c892108f1fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TDR) Peripheral Chip Select  <a href="#ga0b195ce01bdd06c5f0eb6c892108f1fc">More...</a><br /></td></tr>
<tr class="separator:ga0b195ce01bdd06c5f0eb6c892108f1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe73c458c7378a83a85454f37e62030c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabe73c458c7378a83a85454f37e62030c">SPI_TDR_PCS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0b195ce01bdd06c5f0eb6c892108f1fc">SPI_TDR_PCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga73461db4882d2fc9f46965ca39cfa5db">SPI_TDR_PCS_Pos</a>)))</td></tr>
<tr class="separator:gabe73c458c7378a83a85454f37e62030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cafe9086ebb0a0b39ada838a98528bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6cafe9086ebb0a0b39ada838a98528bc">SPI_TDR_LASTXFER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga6cafe9086ebb0a0b39ada838a98528bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TDR) Last Transfer  <a href="#ga6cafe9086ebb0a0b39ada838a98528bc">More...</a><br /></td></tr>
<tr class="separator:ga6cafe9086ebb0a0b39ada838a98528bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1016447bf7e9804ded0679d3acceb6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gab1016447bf7e9804ded0679d3acceb6c">SPI_SR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab1016447bf7e9804ded0679d3acceb6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Receive Data Register Full (automatically set/cleared)  <a href="#gab1016447bf7e9804ded0679d3acceb6c">More...</a><br /></td></tr>
<tr class="separator:gab1016447bf7e9804ded0679d3acceb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c040f5551321ce4d005ed71ae179ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga83c040f5551321ce4d005ed71ae179ad">SPI_SR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga83c040f5551321ce4d005ed71ae179ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Transmit Data Register Empty (automatically set/cleared)  <a href="#ga83c040f5551321ce4d005ed71ae179ad">More...</a><br /></td></tr>
<tr class="separator:ga83c040f5551321ce4d005ed71ae179ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gabaa043349833dc7b8138969c64f63adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Mode Fault <a class="el" href="struct_error.xhtml">Error</a> (cleared on read)  <a href="#gabaa043349833dc7b8138969c64f63adf">More...</a><br /></td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26d14d58b00dde1fc4e9b6ee306f187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaf26d14d58b00dde1fc4e9b6ee306f187">SPI_SR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaf26d14d58b00dde1fc4e9b6ee306f187"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Overrun <a class="el" href="struct_error.xhtml">Error</a> Status (cleared on read)  <a href="#gaf26d14d58b00dde1fc4e9b6ee306f187">More...</a><br /></td></tr>
<tr class="separator:gaf26d14d58b00dde1fc4e9b6ee306f187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654770e2c8330c34744aad2b68505bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga654770e2c8330c34744aad2b68505bf6">SPI_SR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga654770e2c8330c34744aad2b68505bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) End of RX buffer (automatically set/cleared)  <a href="#ga654770e2c8330c34744aad2b68505bf6">More...</a><br /></td></tr>
<tr class="separator:ga654770e2c8330c34744aad2b68505bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee547f32746973fe83150582a870de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gafee547f32746973fe83150582a870de0">SPI_SR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gafee547f32746973fe83150582a870de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) End of TX buffer (automatically set/cleared)  <a href="#gafee547f32746973fe83150582a870de0">More...</a><br /></td></tr>
<tr class="separator:gafee547f32746973fe83150582a870de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098a999b437e681d5919676946acf133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga098a999b437e681d5919676946acf133">SPI_SR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga098a999b437e681d5919676946acf133"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) RX Buffer Full (automatically set/cleared)  <a href="#ga098a999b437e681d5919676946acf133">More...</a><br /></td></tr>
<tr class="separator:ga098a999b437e681d5919676946acf133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a67d37dd28c3cae3c9e7b1802a3914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gab1a67d37dd28c3cae3c9e7b1802a3914">SPI_SR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab1a67d37dd28c3cae3c9e7b1802a3914"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) TX Buffer Empty (automatically set/cleared)  <a href="#gab1a67d37dd28c3cae3c9e7b1802a3914">More...</a><br /></td></tr>
<tr class="separator:gab1a67d37dd28c3cae3c9e7b1802a3914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeda016ebc9ea6b515755cd56e78a8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabeda016ebc9ea6b515755cd56e78a8fe">SPI_SR_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gabeda016ebc9ea6b515755cd56e78a8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) NSS Rising (cleared on read)  <a href="#gabeda016ebc9ea6b515755cd56e78a8fe">More...</a><br /></td></tr>
<tr class="separator:gabeda016ebc9ea6b515755cd56e78a8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84407cd4d97c87ff79ddf135427ecfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga84407cd4d97c87ff79ddf135427ecfe4">SPI_SR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga84407cd4d97c87ff79ddf135427ecfe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Transmission Registers Empty (automatically set/cleared)  <a href="#ga84407cd4d97c87ff79ddf135427ecfe4">More...</a><br /></td></tr>
<tr class="separator:ga84407cd4d97c87ff79ddf135427ecfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa676bbaa36a74be559ee6a5d46eaa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaaa676bbaa36a74be559ee6a5d46eaa9d">SPI_SR_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaaa676bbaa36a74be559ee6a5d46eaa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Underrun <a class="el" href="struct_error.xhtml">Error</a> Status (slave mode only) (cleared on read)  <a href="#gaaa676bbaa36a74be559ee6a5d46eaa9d">More...</a><br /></td></tr>
<tr class="separator:gaaa676bbaa36a74be559ee6a5d46eaa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12d0e78ea8b8c5402a377cf31a4fe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaa12d0e78ea8b8c5402a377cf31a4fe19">SPI_SR_CMP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gaa12d0e78ea8b8c5402a377cf31a4fe19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Comparison Status (cleared on read)  <a href="#gaa12d0e78ea8b8c5402a377cf31a4fe19">More...</a><br /></td></tr>
<tr class="separator:gaa12d0e78ea8b8c5402a377cf31a4fe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7580fa93c7e03c5bb5538abc0dfc152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae7580fa93c7e03c5bb5538abc0dfc152">SPI_SR_SPIENS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gae7580fa93c7e03c5bb5538abc0dfc152"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) SPI Enable Status (automatically set/cleared)  <a href="#gae7580fa93c7e03c5bb5538abc0dfc152">More...</a><br /></td></tr>
<tr class="separator:gae7580fa93c7e03c5bb5538abc0dfc152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1105f94156b60c5ee82de84925b30178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1105f94156b60c5ee82de84925b30178">SPI_IER_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1105f94156b60c5ee82de84925b30178"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Receive Data Register Full Interrupt Enable  <a href="#ga1105f94156b60c5ee82de84925b30178">More...</a><br /></td></tr>
<tr class="separator:ga1105f94156b60c5ee82de84925b30178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e042ee66fcf2a93c27921abca640e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga04e042ee66fcf2a93c27921abca640e4">SPI_IER_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga04e042ee66fcf2a93c27921abca640e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) SPI Transmit Data Register Empty Interrupt Enable  <a href="#ga04e042ee66fcf2a93c27921abca640e4">More...</a><br /></td></tr>
<tr class="separator:ga04e042ee66fcf2a93c27921abca640e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052ed154bfbc9fa3aa97e3a3aa619687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga052ed154bfbc9fa3aa97e3a3aa619687">SPI_IER_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga052ed154bfbc9fa3aa97e3a3aa619687"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Mode Fault <a class="el" href="struct_error.xhtml">Error</a> Interrupt Enable  <a href="#ga052ed154bfbc9fa3aa97e3a3aa619687">More...</a><br /></td></tr>
<tr class="separator:ga052ed154bfbc9fa3aa97e3a3aa619687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a22f2529e88361ef639e93eb318659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga34a22f2529e88361ef639e93eb318659">SPI_IER_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga34a22f2529e88361ef639e93eb318659"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Overrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Enable  <a href="#ga34a22f2529e88361ef639e93eb318659">More...</a><br /></td></tr>
<tr class="separator:ga34a22f2529e88361ef639e93eb318659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2f128d82daf1e1c65cd0fbf23988f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga4a2f128d82daf1e1c65cd0fbf23988f7">SPI_IER_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga4a2f128d82daf1e1c65cd0fbf23988f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) End of Receive Buffer Interrupt Enable  <a href="#ga4a2f128d82daf1e1c65cd0fbf23988f7">More...</a><br /></td></tr>
<tr class="separator:ga4a2f128d82daf1e1c65cd0fbf23988f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdb41307e92eddbed4e3a7a3821b1ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaffdb41307e92eddbed4e3a7a3821b1ff">SPI_IER_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaffdb41307e92eddbed4e3a7a3821b1ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) End of Transmit Buffer Interrupt Enable  <a href="#gaffdb41307e92eddbed4e3a7a3821b1ff">More...</a><br /></td></tr>
<tr class="separator:gaffdb41307e92eddbed4e3a7a3821b1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1704244b25cb096f78285a3db5d03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga2a1704244b25cb096f78285a3db5d03f">SPI_IER_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga2a1704244b25cb096f78285a3db5d03f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Receive Buffer Full Interrupt Enable  <a href="#ga2a1704244b25cb096f78285a3db5d03f">More...</a><br /></td></tr>
<tr class="separator:ga2a1704244b25cb096f78285a3db5d03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9094778f4b2bc2f5f4987bba9d8a290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gad9094778f4b2bc2f5f4987bba9d8a290">SPI_IER_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gad9094778f4b2bc2f5f4987bba9d8a290"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Transmit Buffer Empty Interrupt Enable  <a href="#gad9094778f4b2bc2f5f4987bba9d8a290">More...</a><br /></td></tr>
<tr class="separator:gad9094778f4b2bc2f5f4987bba9d8a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb704204fcb7d07ca807b608c3e19ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaccb704204fcb7d07ca807b608c3e19ca">SPI_IER_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaccb704204fcb7d07ca807b608c3e19ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) NSS Rising Interrupt Enable  <a href="#gaccb704204fcb7d07ca807b608c3e19ca">More...</a><br /></td></tr>
<tr class="separator:gaccb704204fcb7d07ca807b608c3e19ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0113a457347e793c91055a4edb98e5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0113a457347e793c91055a4edb98e5a3">SPI_IER_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga0113a457347e793c91055a4edb98e5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Transmission Registers Empty Enable  <a href="#ga0113a457347e793c91055a4edb98e5a3">More...</a><br /></td></tr>
<tr class="separator:ga0113a457347e793c91055a4edb98e5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff8797fb0a9d82230514cd9d5caac59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1ff8797fb0a9d82230514cd9d5caac59">SPI_IER_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga1ff8797fb0a9d82230514cd9d5caac59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Underrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Enable  <a href="#ga1ff8797fb0a9d82230514cd9d5caac59">More...</a><br /></td></tr>
<tr class="separator:ga1ff8797fb0a9d82230514cd9d5caac59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7f36764b872071b5e1608fde5fb917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaae7f36764b872071b5e1608fde5fb917">SPI_IER_CMP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gaae7f36764b872071b5e1608fde5fb917"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Comparison Interrupt Enable  <a href="#gaae7f36764b872071b5e1608fde5fb917">More...</a><br /></td></tr>
<tr class="separator:gaae7f36764b872071b5e1608fde5fb917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb3e78af146a108e460424053a9db92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabdb3e78af146a108e460424053a9db92">SPI_IDR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gabdb3e78af146a108e460424053a9db92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Receive Data Register Full Interrupt Disable  <a href="#gabdb3e78af146a108e460424053a9db92">More...</a><br /></td></tr>
<tr class="separator:gabdb3e78af146a108e460424053a9db92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87757165dbe02f10c128f465eec220ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga87757165dbe02f10c128f465eec220ba">SPI_IDR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga87757165dbe02f10c128f465eec220ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) SPI Transmit Data Register Empty Interrupt Disable  <a href="#ga87757165dbe02f10c128f465eec220ba">More...</a><br /></td></tr>
<tr class="separator:ga87757165dbe02f10c128f465eec220ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30165a04bb5f28d0b4868be8474acf1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga30165a04bb5f28d0b4868be8474acf1c">SPI_IDR_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga30165a04bb5f28d0b4868be8474acf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Mode Fault <a class="el" href="struct_error.xhtml">Error</a> Interrupt Disable  <a href="#ga30165a04bb5f28d0b4868be8474acf1c">More...</a><br /></td></tr>
<tr class="separator:ga30165a04bb5f28d0b4868be8474acf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d169c1bd619fe85b3387b374f580b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga2d169c1bd619fe85b3387b374f580b09">SPI_IDR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2d169c1bd619fe85b3387b374f580b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Overrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Disable  <a href="#ga2d169c1bd619fe85b3387b374f580b09">More...</a><br /></td></tr>
<tr class="separator:ga2d169c1bd619fe85b3387b374f580b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d70033502968ce022e6da4d7a4e41cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga7d70033502968ce022e6da4d7a4e41cf">SPI_IDR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga7d70033502968ce022e6da4d7a4e41cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) End of Receive Buffer Interrupt Disable  <a href="#ga7d70033502968ce022e6da4d7a4e41cf">More...</a><br /></td></tr>
<tr class="separator:ga7d70033502968ce022e6da4d7a4e41cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16af462d25e294782a53842df3577e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga16af462d25e294782a53842df3577e89">SPI_IDR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga16af462d25e294782a53842df3577e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) End of Transmit Buffer Interrupt Disable  <a href="#ga16af462d25e294782a53842df3577e89">More...</a><br /></td></tr>
<tr class="separator:ga16af462d25e294782a53842df3577e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f603f7f6a65fc65bdd86331bc69af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga98f603f7f6a65fc65bdd86331bc69af0">SPI_IDR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga98f603f7f6a65fc65bdd86331bc69af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Receive Buffer Full Interrupt Disable  <a href="#ga98f603f7f6a65fc65bdd86331bc69af0">More...</a><br /></td></tr>
<tr class="separator:ga98f603f7f6a65fc65bdd86331bc69af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1946e479b597da2207871e6e99a571ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1946e479b597da2207871e6e99a571ed">SPI_IDR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga1946e479b597da2207871e6e99a571ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Transmit Buffer Empty Interrupt Disable  <a href="#ga1946e479b597da2207871e6e99a571ed">More...</a><br /></td></tr>
<tr class="separator:ga1946e479b597da2207871e6e99a571ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728d5a8cad7c29250360f0157b5e8f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga728d5a8cad7c29250360f0157b5e8f79">SPI_IDR_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga728d5a8cad7c29250360f0157b5e8f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) NSS Rising Interrupt Disable  <a href="#ga728d5a8cad7c29250360f0157b5e8f79">More...</a><br /></td></tr>
<tr class="separator:ga728d5a8cad7c29250360f0157b5e8f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf4b26c2541629e1997132e50178b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaddf4b26c2541629e1997132e50178b4f">SPI_IDR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaddf4b26c2541629e1997132e50178b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Transmission Registers Empty Disable  <a href="#gaddf4b26c2541629e1997132e50178b4f">More...</a><br /></td></tr>
<tr class="separator:gaddf4b26c2541629e1997132e50178b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795088b6ea6b89af56c9d5bd3bba66cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga795088b6ea6b89af56c9d5bd3bba66cb">SPI_IDR_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga795088b6ea6b89af56c9d5bd3bba66cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Underrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Disable  <a href="#ga795088b6ea6b89af56c9d5bd3bba66cb">More...</a><br /></td></tr>
<tr class="separator:ga795088b6ea6b89af56c9d5bd3bba66cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2569af598c336186d67a6abef93eadfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga2569af598c336186d67a6abef93eadfd">SPI_IDR_CMP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga2569af598c336186d67a6abef93eadfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Comparison Interrupt Disable  <a href="#ga2569af598c336186d67a6abef93eadfd">More...</a><br /></td></tr>
<tr class="separator:ga2569af598c336186d67a6abef93eadfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba1530f6c28a001ec4c36c25d391cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gacba1530f6c28a001ec4c36c25d391cdf">SPI_IMR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gacba1530f6c28a001ec4c36c25d391cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Receive Data Register Full Interrupt Mask  <a href="#gacba1530f6c28a001ec4c36c25d391cdf">More...</a><br /></td></tr>
<tr class="separator:gacba1530f6c28a001ec4c36c25d391cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae4f282e180509cbb5e8b19598243b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1ae4f282e180509cbb5e8b19598243b9">SPI_IMR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga1ae4f282e180509cbb5e8b19598243b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) SPI Transmit Data Register Empty Interrupt Mask  <a href="#ga1ae4f282e180509cbb5e8b19598243b9">More...</a><br /></td></tr>
<tr class="separator:ga1ae4f282e180509cbb5e8b19598243b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2186d7a3469d20ed526dd3678bcbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga8a2186d7a3469d20ed526dd3678bcbf2">SPI_IMR_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8a2186d7a3469d20ed526dd3678bcbf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Mode Fault <a class="el" href="struct_error.xhtml">Error</a> Interrupt Mask  <a href="#ga8a2186d7a3469d20ed526dd3678bcbf2">More...</a><br /></td></tr>
<tr class="separator:ga8a2186d7a3469d20ed526dd3678bcbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07260e5ce36c6a0b6911ffe0a8b0a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gac07260e5ce36c6a0b6911ffe0a8b0a63">SPI_IMR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac07260e5ce36c6a0b6911ffe0a8b0a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Overrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Mask  <a href="#gac07260e5ce36c6a0b6911ffe0a8b0a63">More...</a><br /></td></tr>
<tr class="separator:gac07260e5ce36c6a0b6911ffe0a8b0a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028366ccea4bbf9b6bf817fc5c91fd67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga028366ccea4bbf9b6bf817fc5c91fd67">SPI_IMR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga028366ccea4bbf9b6bf817fc5c91fd67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) End of Receive Buffer Interrupt Mask  <a href="#ga028366ccea4bbf9b6bf817fc5c91fd67">More...</a><br /></td></tr>
<tr class="separator:ga028366ccea4bbf9b6bf817fc5c91fd67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a6b350d6fe16cbc2f0ee3017aed951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga29a6b350d6fe16cbc2f0ee3017aed951">SPI_IMR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga29a6b350d6fe16cbc2f0ee3017aed951"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) End of Transmit Buffer Interrupt Mask  <a href="#ga29a6b350d6fe16cbc2f0ee3017aed951">More...</a><br /></td></tr>
<tr class="separator:ga29a6b350d6fe16cbc2f0ee3017aed951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e1ab447e1c747e821ecc60906825b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga31e1ab447e1c747e821ecc60906825b1">SPI_IMR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga31e1ab447e1c747e821ecc60906825b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Receive Buffer Full Interrupt Mask  <a href="#ga31e1ab447e1c747e821ecc60906825b1">More...</a><br /></td></tr>
<tr class="separator:ga31e1ab447e1c747e821ecc60906825b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba0b97a51e66dc1d7c2036d12d8a6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gacba0b97a51e66dc1d7c2036d12d8a6d6">SPI_IMR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gacba0b97a51e66dc1d7c2036d12d8a6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Transmit Buffer Empty Interrupt Mask  <a href="#gacba0b97a51e66dc1d7c2036d12d8a6d6">More...</a><br /></td></tr>
<tr class="separator:gacba0b97a51e66dc1d7c2036d12d8a6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e20161f498a459839b5b2b1e45be4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga19e20161f498a459839b5b2b1e45be4b">SPI_IMR_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga19e20161f498a459839b5b2b1e45be4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) NSS Rising Interrupt Mask  <a href="#ga19e20161f498a459839b5b2b1e45be4b">More...</a><br /></td></tr>
<tr class="separator:ga19e20161f498a459839b5b2b1e45be4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4614e5714a116d626d45bb98fabac74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gad4614e5714a116d626d45bb98fabac74">SPI_IMR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gad4614e5714a116d626d45bb98fabac74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Transmission Registers Empty Mask  <a href="#gad4614e5714a116d626d45bb98fabac74">More...</a><br /></td></tr>
<tr class="separator:gad4614e5714a116d626d45bb98fabac74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b17e314a7181955c68b713a74d2a386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga4b17e314a7181955c68b713a74d2a386">SPI_IMR_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga4b17e314a7181955c68b713a74d2a386"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Underrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Mask  <a href="#ga4b17e314a7181955c68b713a74d2a386">More...</a><br /></td></tr>
<tr class="separator:ga4b17e314a7181955c68b713a74d2a386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db2e669c2c8f6921969325a8329574b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9db2e669c2c8f6921969325a8329574b">SPI_IMR_CMP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga9db2e669c2c8f6921969325a8329574b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Comparison Interrupt Mask  <a href="#ga9db2e669c2c8f6921969325a8329574b">More...</a><br /></td></tr>
<tr class="separator:ga9db2e669c2c8f6921969325a8329574b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32540a52ce9bec344c733e63578c1e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaa32540a52ce9bec344c733e63578c1e5">SPI_CSR_CPOL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa32540a52ce9bec344c733e63578c1e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) Clock Polarity  <a href="#gaa32540a52ce9bec344c733e63578c1e5">More...</a><br /></td></tr>
<tr class="separator:gaa32540a52ce9bec344c733e63578c1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ac2d1468b0bcaf5699b4f7ca338278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gab1ac2d1468b0bcaf5699b4f7ca338278">SPI_CSR_NCPHA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gab1ac2d1468b0bcaf5699b4f7ca338278"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) Clock Phase  <a href="#gab1ac2d1468b0bcaf5699b4f7ca338278">More...</a><br /></td></tr>
<tr class="separator:gab1ac2d1468b0bcaf5699b4f7ca338278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55a6eabcdcc72e93d8316de76e22f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaf55a6eabcdcc72e93d8316de76e22f0f">SPI_CSR_CSNAAT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf55a6eabcdcc72e93d8316de76e22f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) Chip Select Not Active After Transfer (Ignored if CSAAT = 1)  <a href="#gaf55a6eabcdcc72e93d8316de76e22f0f">More...</a><br /></td></tr>
<tr class="separator:gaf55a6eabcdcc72e93d8316de76e22f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80e81d8dc4efe289e56e31f04896bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaa80e81d8dc4efe289e56e31f04896bb1">SPI_CSR_CSAAT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa80e81d8dc4efe289e56e31f04896bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) Chip Select Active After Transfer  <a href="#gaa80e81d8dc4efe289e56e31f04896bb1">More...</a><br /></td></tr>
<tr class="separator:gaa80e81d8dc4efe289e56e31f04896bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258e39598582afc45f14b9ef8cdf42fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga258e39598582afc45f14b9ef8cdf42fe">SPI_CSR_BITS_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga258e39598582afc45f14b9ef8cdf42fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4c680f57d1ded5c34993cffc91bd94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9f4c680f57d1ded5c34993cffc91bd94">SPI_CSR_BITS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SPI_CSR_BITS_Pos)</td></tr>
<tr class="memdesc:ga9f4c680f57d1ded5c34993cffc91bd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) Bits Per Transfer  <a href="#ga9f4c680f57d1ded5c34993cffc91bd94">More...</a><br /></td></tr>
<tr class="separator:ga9f4c680f57d1ded5c34993cffc91bd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8549c361b375d157602dee315513c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga8549c361b375d157602dee315513c150">SPI_CSR_BITS_8_BIT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga8549c361b375d157602dee315513c150"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) 8 bits for transfer  <a href="#ga8549c361b375d157602dee315513c150">More...</a><br /></td></tr>
<tr class="separator:ga8549c361b375d157602dee315513c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02437662c1d559ea485ac7d39e88dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gab02437662c1d559ea485ac7d39e88dba">SPI_CSR_BITS_9_BIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gab02437662c1d559ea485ac7d39e88dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) 9 bits for transfer  <a href="#gab02437662c1d559ea485ac7d39e88dba">More...</a><br /></td></tr>
<tr class="separator:gab02437662c1d559ea485ac7d39e88dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc81b52de5354cd3b92615ad1b55496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6fc81b52de5354cd3b92615ad1b55496">SPI_CSR_BITS_10_BIT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga6fc81b52de5354cd3b92615ad1b55496"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) 10 bits for transfer  <a href="#ga6fc81b52de5354cd3b92615ad1b55496">More...</a><br /></td></tr>
<tr class="separator:ga6fc81b52de5354cd3b92615ad1b55496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb17f459512707bd7d1dd718a3abe6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0cb17f459512707bd7d1dd718a3abe6e">SPI_CSR_BITS_11_BIT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga0cb17f459512707bd7d1dd718a3abe6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) 11 bits for transfer  <a href="#ga0cb17f459512707bd7d1dd718a3abe6e">More...</a><br /></td></tr>
<tr class="separator:ga0cb17f459512707bd7d1dd718a3abe6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7b32df6f855f2dddf62b27a61c167f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga4d7b32df6f855f2dddf62b27a61c167f">SPI_CSR_BITS_12_BIT</a>&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga4d7b32df6f855f2dddf62b27a61c167f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) 12 bits for transfer  <a href="#ga4d7b32df6f855f2dddf62b27a61c167f">More...</a><br /></td></tr>
<tr class="separator:ga4d7b32df6f855f2dddf62b27a61c167f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c6f8ce576ea59ae84a0745bde2fcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga73c6f8ce576ea59ae84a0745bde2fcf9">SPI_CSR_BITS_13_BIT</a>&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga73c6f8ce576ea59ae84a0745bde2fcf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) 13 bits for transfer  <a href="#ga73c6f8ce576ea59ae84a0745bde2fcf9">More...</a><br /></td></tr>
<tr class="separator:ga73c6f8ce576ea59ae84a0745bde2fcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f50944da65963d4e710e798eb1b4ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9f50944da65963d4e710e798eb1b4ffb">SPI_CSR_BITS_14_BIT</a>&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga9f50944da65963d4e710e798eb1b4ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) 14 bits for transfer  <a href="#ga9f50944da65963d4e710e798eb1b4ffb">More...</a><br /></td></tr>
<tr class="separator:ga9f50944da65963d4e710e798eb1b4ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421d68bc73d5065443e29cdd9f3fc2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga421d68bc73d5065443e29cdd9f3fc2d8">SPI_CSR_BITS_15_BIT</a>&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga421d68bc73d5065443e29cdd9f3fc2d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) 15 bits for transfer  <a href="#ga421d68bc73d5065443e29cdd9f3fc2d8">More...</a><br /></td></tr>
<tr class="separator:ga421d68bc73d5065443e29cdd9f3fc2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ecfd6c12d345ef631c6e8cfc29df6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga04ecfd6c12d345ef631c6e8cfc29df6c">SPI_CSR_BITS_16_BIT</a>&#160;&#160;&#160;(0x8u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga04ecfd6c12d345ef631c6e8cfc29df6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) 16 bits for transfer  <a href="#ga04ecfd6c12d345ef631c6e8cfc29df6c">More...</a><br /></td></tr>
<tr class="separator:ga04ecfd6c12d345ef631c6e8cfc29df6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ae17c888b48816bf0e11a161d8ac71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae6ae17c888b48816bf0e11a161d8ac71">SPI_CSR_SCBR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae6ae17c888b48816bf0e11a161d8ac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f43c4d328adbac6ce40e5cfbf489c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga2f43c4d328adbac6ce40e5cfbf489c3d">SPI_CSR_SCBR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SPI_CSR_SCBR_Pos)</td></tr>
<tr class="memdesc:ga2f43c4d328adbac6ce40e5cfbf489c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) Serial Clock Bit Rate  <a href="#ga2f43c4d328adbac6ce40e5cfbf489c3d">More...</a><br /></td></tr>
<tr class="separator:ga2f43c4d328adbac6ce40e5cfbf489c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a3b403edc0716791844ff68b28f345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga79a3b403edc0716791844ff68b28f345">SPI_CSR_SCBR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga2f43c4d328adbac6ce40e5cfbf489c3d">SPI_CSR_SCBR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae6ae17c888b48816bf0e11a161d8ac71">SPI_CSR_SCBR_Pos</a>)))</td></tr>
<tr class="separator:ga79a3b403edc0716791844ff68b28f345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e819d6b871a3792ec34ccb65bc0d408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6e819d6b871a3792ec34ccb65bc0d408">SPI_CSR_DLYBS_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6e819d6b871a3792ec34ccb65bc0d408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09d39f94f35fb03298dc0fd811d86b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaa09d39f94f35fb03298dc0fd811d86b5">SPI_CSR_DLYBS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SPI_CSR_DLYBS_Pos)</td></tr>
<tr class="memdesc:gaa09d39f94f35fb03298dc0fd811d86b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) Delay Before SPCK  <a href="#gaa09d39f94f35fb03298dc0fd811d86b5">More...</a><br /></td></tr>
<tr class="separator:gaa09d39f94f35fb03298dc0fd811d86b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3941994b67e6d6f31e1bf2c5be54a20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga3941994b67e6d6f31e1bf2c5be54a20a">SPI_CSR_DLYBS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaa09d39f94f35fb03298dc0fd811d86b5">SPI_CSR_DLYBS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6e819d6b871a3792ec34ccb65bc0d408">SPI_CSR_DLYBS_Pos</a>)))</td></tr>
<tr class="separator:ga3941994b67e6d6f31e1bf2c5be54a20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae954fb84cf6a98ba767786c6bf99b8ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae954fb84cf6a98ba767786c6bf99b8ea">SPI_CSR_DLYBCT_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gae954fb84cf6a98ba767786c6bf99b8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa9a89f587873cca6797fb1a3a1f76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gacfa9a89f587873cca6797fb1a3a1f76d">SPI_CSR_DLYBCT_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SPI_CSR_DLYBCT_Pos)</td></tr>
<tr class="memdesc:gacfa9a89f587873cca6797fb1a3a1f76d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[2]) Delay Between Consecutive Transfers  <a href="#gacfa9a89f587873cca6797fb1a3a1f76d">More...</a><br /></td></tr>
<tr class="separator:gacfa9a89f587873cca6797fb1a3a1f76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83472baced06540c97a84138c4e0921c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga83472baced06540c97a84138c4e0921c">SPI_CSR_DLYBCT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gacfa9a89f587873cca6797fb1a3a1f76d">SPI_CSR_DLYBCT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae954fb84cf6a98ba767786c6bf99b8ea">SPI_CSR_DLYBCT_Pos</a>)))</td></tr>
<tr class="separator:ga83472baced06540c97a84138c4e0921c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2332c89f65d6946952ffc05ea5e57be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gad2332c89f65d6946952ffc05ea5e57be">SPI_CMPR_VAL1_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad2332c89f65d6946952ffc05ea5e57be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d504a50712238a01e58999391362b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9d504a50712238a01e58999391362b6a">SPI_CMPR_VAL1_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_CMPR_VAL1_Pos)</td></tr>
<tr class="memdesc:ga9d504a50712238a01e58999391362b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CMPR) First Comparison Value for Received Character  <a href="#ga9d504a50712238a01e58999391362b6a">More...</a><br /></td></tr>
<tr class="separator:ga9d504a50712238a01e58999391362b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782fe54294e46687739d236d9316cb2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga782fe54294e46687739d236d9316cb2e">SPI_CMPR_VAL1</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9d504a50712238a01e58999391362b6a">SPI_CMPR_VAL1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gad2332c89f65d6946952ffc05ea5e57be">SPI_CMPR_VAL1_Pos</a>)))</td></tr>
<tr class="separator:ga782fe54294e46687739d236d9316cb2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48722f29e85fd99299237963bde10b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga48722f29e85fd99299237963bde10b9e">SPI_CMPR_VAL2_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga48722f29e85fd99299237963bde10b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501f7c067d0ffb4a2f5997527693c2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga501f7c067d0ffb4a2f5997527693c2f9">SPI_CMPR_VAL2_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_CMPR_VAL2_Pos)</td></tr>
<tr class="memdesc:ga501f7c067d0ffb4a2f5997527693c2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CMPR) Second Comparison Value for Received Character  <a href="#ga501f7c067d0ffb4a2f5997527693c2f9">More...</a><br /></td></tr>
<tr class="separator:ga501f7c067d0ffb4a2f5997527693c2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92e53ebab7f8657ea80559b5ffc81c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae92e53ebab7f8657ea80559b5ffc81c6">SPI_CMPR_VAL2</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga501f7c067d0ffb4a2f5997527693c2f9">SPI_CMPR_VAL2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga48722f29e85fd99299237963bde10b9e">SPI_CMPR_VAL2_Pos</a>)))</td></tr>
<tr class="separator:gae92e53ebab7f8657ea80559b5ffc81c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac843beb0be37bdb38953c1180c7761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabac843beb0be37bdb38953c1180c7761">SPI_WPMR_WPEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gabac843beb0be37bdb38953c1180c7761"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPMR) Write Protection Enable  <a href="#gabac843beb0be37bdb38953c1180c7761">More...</a><br /></td></tr>
<tr class="separator:gabac843beb0be37bdb38953c1180c7761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554eabdaa35d2efa16e3b68128386a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga554eabdaa35d2efa16e3b68128386a2c">SPI_WPMR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga554eabdaa35d2efa16e3b68128386a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7254c94ec647be0fb21569bd816dff76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga7254c94ec647be0fb21569bd816dff76">SPI_WPMR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; SPI_WPMR_WPKEY_Pos)</td></tr>
<tr class="memdesc:ga7254c94ec647be0fb21569bd816dff76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPMR) Write Protect Key  <a href="#ga7254c94ec647be0fb21569bd816dff76">More...</a><br /></td></tr>
<tr class="separator:ga7254c94ec647be0fb21569bd816dff76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5eacda218874e9f160526fd09b840f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gad5eacda218874e9f160526fd09b840f7">SPI_WPMR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x535049u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gad5eacda218874e9f160526fd09b840f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0  <a href="#gad5eacda218874e9f160526fd09b840f7">More...</a><br /></td></tr>
<tr class="separator:gad5eacda218874e9f160526fd09b840f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fdfc086344d7f94c78b3411f9300ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga2fdfc086344d7f94c78b3411f9300ff6">SPI_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga2fdfc086344d7f94c78b3411f9300ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPSR) Write Protection Violation Status  <a href="#ga2fdfc086344d7f94c78b3411f9300ff6">More...</a><br /></td></tr>
<tr class="separator:ga2fdfc086344d7f94c78b3411f9300ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5938ab029cbff7d33f85030efee59a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gab5938ab029cbff7d33f85030efee59a1">SPI_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab5938ab029cbff7d33f85030efee59a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85243137e58ab2f2dfe757f0d5847744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga85243137e58ab2f2dfe757f0d5847744">SPI_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SPI_WPSR_WPVSRC_Pos)</td></tr>
<tr class="memdesc:ga85243137e58ab2f2dfe757f0d5847744"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPSR) Write Protection Violation Source  <a href="#ga85243137e58ab2f2dfe757f0d5847744">More...</a><br /></td></tr>
<tr class="separator:ga85243137e58ab2f2dfe757f0d5847744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0417d1b3c85cad94dbcd1d0124418750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0417d1b3c85cad94dbcd1d0124418750">SPI_RPR_RXPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0417d1b3c85cad94dbcd1d0124418750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898c9e97c619104423090925b1914b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga898c9e97c619104423090925b1914b94">SPI_RPR_RXPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_RPR_RXPTR_Pos)</td></tr>
<tr class="memdesc:ga898c9e97c619104423090925b1914b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RPR) Receive Pointer Register  <a href="#ga898c9e97c619104423090925b1914b94">More...</a><br /></td></tr>
<tr class="separator:ga898c9e97c619104423090925b1914b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97db03dfac83755cf20c2bf3c2aa4a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga97db03dfac83755cf20c2bf3c2aa4a28">SPI_RPR_RXPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga898c9e97c619104423090925b1914b94">SPI_RPR_RXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0417d1b3c85cad94dbcd1d0124418750">SPI_RPR_RXPTR_Pos</a>)))</td></tr>
<tr class="separator:ga97db03dfac83755cf20c2bf3c2aa4a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a16c801473e03d0069eef61bfacdeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9a16c801473e03d0069eef61bfacdeb4">SPI_RCR_RXCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9a16c801473e03d0069eef61bfacdeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e600a313aaa011d47c654629ca1cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga03e600a313aaa011d47c654629ca1cd5">SPI_RCR_RXCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_RCR_RXCTR_Pos)</td></tr>
<tr class="memdesc:ga03e600a313aaa011d47c654629ca1cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RCR) Receive Counter Register  <a href="#ga03e600a313aaa011d47c654629ca1cd5">More...</a><br /></td></tr>
<tr class="separator:ga03e600a313aaa011d47c654629ca1cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0521de2d21e13c24fc163d02395d5041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0521de2d21e13c24fc163d02395d5041">SPI_RCR_RXCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga03e600a313aaa011d47c654629ca1cd5">SPI_RCR_RXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9a16c801473e03d0069eef61bfacdeb4">SPI_RCR_RXCTR_Pos</a>)))</td></tr>
<tr class="separator:ga0521de2d21e13c24fc163d02395d5041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f18d0a32e886e21819df80ec6f7c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga87f18d0a32e886e21819df80ec6f7c30">SPI_TPR_TXPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga87f18d0a32e886e21819df80ec6f7c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4363ad22abbafb00d68dc1f29bf5356c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga4363ad22abbafb00d68dc1f29bf5356c">SPI_TPR_TXPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_TPR_TXPTR_Pos)</td></tr>
<tr class="memdesc:ga4363ad22abbafb00d68dc1f29bf5356c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TPR) Transmit Counter Register  <a href="#ga4363ad22abbafb00d68dc1f29bf5356c">More...</a><br /></td></tr>
<tr class="separator:ga4363ad22abbafb00d68dc1f29bf5356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299c34344f9ffd16fe8b8322aeaf7067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga299c34344f9ffd16fe8b8322aeaf7067">SPI_TPR_TXPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga4363ad22abbafb00d68dc1f29bf5356c">SPI_TPR_TXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga87f18d0a32e886e21819df80ec6f7c30">SPI_TPR_TXPTR_Pos</a>)))</td></tr>
<tr class="separator:ga299c34344f9ffd16fe8b8322aeaf7067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246fcaa1ece7a7bf30c6c97a49032284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga246fcaa1ece7a7bf30c6c97a49032284">SPI_TCR_TXCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga246fcaa1ece7a7bf30c6c97a49032284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33fbab0069d07ea5afebffee150877d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gac33fbab0069d07ea5afebffee150877d">SPI_TCR_TXCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_TCR_TXCTR_Pos)</td></tr>
<tr class="memdesc:gac33fbab0069d07ea5afebffee150877d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TCR) Transmit Counter Register  <a href="#gac33fbab0069d07ea5afebffee150877d">More...</a><br /></td></tr>
<tr class="separator:gac33fbab0069d07ea5afebffee150877d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfb89e26d5c35d10118ee4963a5089e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9dfb89e26d5c35d10118ee4963a5089e">SPI_TCR_TXCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gac33fbab0069d07ea5afebffee150877d">SPI_TCR_TXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga246fcaa1ece7a7bf30c6c97a49032284">SPI_TCR_TXCTR_Pos</a>)))</td></tr>
<tr class="separator:ga9dfb89e26d5c35d10118ee4963a5089e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab2a3d4d51045176e2ef6491940a604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1ab2a3d4d51045176e2ef6491940a604">SPI_RNPR_RXNPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1ab2a3d4d51045176e2ef6491940a604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaccffe583eccb9da751183ae3de486c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gafaccffe583eccb9da751183ae3de486c">SPI_RNPR_RXNPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_RNPR_RXNPTR_Pos)</td></tr>
<tr class="memdesc:gafaccffe583eccb9da751183ae3de486c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RNPR) Receive Next Pointer  <a href="#gafaccffe583eccb9da751183ae3de486c">More...</a><br /></td></tr>
<tr class="separator:gafaccffe583eccb9da751183ae3de486c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb08000d1ecdc4334f6e46eb727fb8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6bb08000d1ecdc4334f6e46eb727fb8d">SPI_RNPR_RXNPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gafaccffe583eccb9da751183ae3de486c">SPI_RNPR_RXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1ab2a3d4d51045176e2ef6491940a604">SPI_RNPR_RXNPTR_Pos</a>)))</td></tr>
<tr class="separator:ga6bb08000d1ecdc4334f6e46eb727fb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6445b2e94b96e6b1c763b480d3147605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6445b2e94b96e6b1c763b480d3147605">SPI_RNCR_RXNCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6445b2e94b96e6b1c763b480d3147605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a85411b6f19c2b496cb47d176a56ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaa4a85411b6f19c2b496cb47d176a56ae">SPI_RNCR_RXNCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_RNCR_RXNCTR_Pos)</td></tr>
<tr class="memdesc:gaa4a85411b6f19c2b496cb47d176a56ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RNCR) Receive Next Counter  <a href="#gaa4a85411b6f19c2b496cb47d176a56ae">More...</a><br /></td></tr>
<tr class="separator:gaa4a85411b6f19c2b496cb47d176a56ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7fcdfef510dd08e253dab8eb7357dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gafe7fcdfef510dd08e253dab8eb7357dc">SPI_RNCR_RXNCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaa4a85411b6f19c2b496cb47d176a56ae">SPI_RNCR_RXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6445b2e94b96e6b1c763b480d3147605">SPI_RNCR_RXNCTR_Pos</a>)))</td></tr>
<tr class="separator:gafe7fcdfef510dd08e253dab8eb7357dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa8eb0e615b53a8ba5b734bf30cf68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabaa8eb0e615b53a8ba5b734bf30cf68b">SPI_TNPR_TXNPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabaa8eb0e615b53a8ba5b734bf30cf68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77164dcb0a8acfdd2bd442cb819cae4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga77164dcb0a8acfdd2bd442cb819cae4a">SPI_TNPR_TXNPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_TNPR_TXNPTR_Pos)</td></tr>
<tr class="memdesc:ga77164dcb0a8acfdd2bd442cb819cae4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TNPR) Transmit Next Pointer  <a href="#ga77164dcb0a8acfdd2bd442cb819cae4a">More...</a><br /></td></tr>
<tr class="separator:ga77164dcb0a8acfdd2bd442cb819cae4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5dcc748b16cccdb113796de4ca2a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga8b5dcc748b16cccdb113796de4ca2a89">SPI_TNPR_TXNPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga77164dcb0a8acfdd2bd442cb819cae4a">SPI_TNPR_TXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabaa8eb0e615b53a8ba5b734bf30cf68b">SPI_TNPR_TXNPTR_Pos</a>)))</td></tr>
<tr class="separator:ga8b5dcc748b16cccdb113796de4ca2a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496078710cca8cf4f80994e706487498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga496078710cca8cf4f80994e706487498">SPI_TNCR_TXNCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga496078710cca8cf4f80994e706487498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea9c5b95a991f758fb6e521b3e0f500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1ea9c5b95a991f758fb6e521b3e0f500">SPI_TNCR_TXNCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_TNCR_TXNCTR_Pos)</td></tr>
<tr class="memdesc:ga1ea9c5b95a991f758fb6e521b3e0f500"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TNCR) Transmit Counter Next  <a href="#ga1ea9c5b95a991f758fb6e521b3e0f500">More...</a><br /></td></tr>
<tr class="separator:ga1ea9c5b95a991f758fb6e521b3e0f500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ecb10603772886526d0fefe3679d198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0ecb10603772886526d0fefe3679d198">SPI_TNCR_TXNCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1ea9c5b95a991f758fb6e521b3e0f500">SPI_TNCR_TXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga496078710cca8cf4f80994e706487498">SPI_TNCR_TXNCTR_Pos</a>)))</td></tr>
<tr class="separator:ga0ecb10603772886526d0fefe3679d198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac528edf357192406a29d82afc63ef33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gac528edf357192406a29d82afc63ef33d">SPI_PTCR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac528edf357192406a29d82afc63ef33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Receiver Transfer Enable  <a href="#gac528edf357192406a29d82afc63ef33d">More...</a><br /></td></tr>
<tr class="separator:gac528edf357192406a29d82afc63ef33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c49c6e872b364063588461fd4b8088c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga3c49c6e872b364063588461fd4b8088c">SPI_PTCR_RXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga3c49c6e872b364063588461fd4b8088c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Receiver Transfer Disable  <a href="#ga3c49c6e872b364063588461fd4b8088c">More...</a><br /></td></tr>
<tr class="separator:ga3c49c6e872b364063588461fd4b8088c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43bb8fed9bb3efc150c1751be2fbcc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaf43bb8fed9bb3efc150c1751be2fbcc6">SPI_PTCR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf43bb8fed9bb3efc150c1751be2fbcc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Transmitter Transfer Enable  <a href="#gaf43bb8fed9bb3efc150c1751be2fbcc6">More...</a><br /></td></tr>
<tr class="separator:gaf43bb8fed9bb3efc150c1751be2fbcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36feff24b5dc059f611157f525fe6bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga36feff24b5dc059f611157f525fe6bb2">SPI_PTCR_TXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga36feff24b5dc059f611157f525fe6bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Transmitter Transfer Disable  <a href="#ga36feff24b5dc059f611157f525fe6bb2">More...</a><br /></td></tr>
<tr class="separator:ga36feff24b5dc059f611157f525fe6bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086badb2f2b7b4f0432b5192a56bee09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga086badb2f2b7b4f0432b5192a56bee09">SPI_PTCR_RXCBEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga086badb2f2b7b4f0432b5192a56bee09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Receiver Circular Buffer Enable  <a href="#ga086badb2f2b7b4f0432b5192a56bee09">More...</a><br /></td></tr>
<tr class="separator:ga086badb2f2b7b4f0432b5192a56bee09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5591c505431e3ae9363a378dac6f3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gab5591c505431e3ae9363a378dac6f3ef">SPI_PTCR_RXCBDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gab5591c505431e3ae9363a378dac6f3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Receiver Circular Buffer Disable  <a href="#gab5591c505431e3ae9363a378dac6f3ef">More...</a><br /></td></tr>
<tr class="separator:gab5591c505431e3ae9363a378dac6f3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0153dd669aa8c2f9bb0a1a064e9ee1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0153dd669aa8c2f9bb0a1a064e9ee1f6">SPI_PTCR_TXCBEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga0153dd669aa8c2f9bb0a1a064e9ee1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Transmitter Circular Buffer Enable  <a href="#ga0153dd669aa8c2f9bb0a1a064e9ee1f6">More...</a><br /></td></tr>
<tr class="separator:ga0153dd669aa8c2f9bb0a1a064e9ee1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500cea4092ab470b2e41c6fb597453f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga500cea4092ab470b2e41c6fb597453f5">SPI_PTCR_TXCBDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga500cea4092ab470b2e41c6fb597453f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Transmitter Circular Buffer Disable  <a href="#ga500cea4092ab470b2e41c6fb597453f5">More...</a><br /></td></tr>
<tr class="separator:ga500cea4092ab470b2e41c6fb597453f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e58f5f7068b46eb04bdc7105fcbb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaf2e58f5f7068b46eb04bdc7105fcbb36">SPI_PTCR_ERRCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gaf2e58f5f7068b46eb04bdc7105fcbb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Transfer Bus <a class="el" href="struct_error.xhtml">Error</a> Clear  <a href="#gaf2e58f5f7068b46eb04bdc7105fcbb36">More...</a><br /></td></tr>
<tr class="separator:gaf2e58f5f7068b46eb04bdc7105fcbb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb03212dff9be998fe52c265683fa99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaeb03212dff9be998fe52c265683fa99c">SPI_PTSR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaeb03212dff9be998fe52c265683fa99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTSR) Receiver Transfer Enable  <a href="#gaeb03212dff9be998fe52c265683fa99c">More...</a><br /></td></tr>
<tr class="separator:gaeb03212dff9be998fe52c265683fa99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207b7f62b571c5d0cd6656a1d870a31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga207b7f62b571c5d0cd6656a1d870a31b">SPI_PTSR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga207b7f62b571c5d0cd6656a1d870a31b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTSR) Transmitter Transfer Enable  <a href="#ga207b7f62b571c5d0cd6656a1d870a31b">More...</a><br /></td></tr>
<tr class="separator:ga207b7f62b571c5d0cd6656a1d870a31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f72a40b69f1a50abf76772772d5b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga68f72a40b69f1a50abf76772772d5b09">SPI_PTSR_RXCBEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga68f72a40b69f1a50abf76772772d5b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTSR) Receiver Transfer Enable  <a href="#ga68f72a40b69f1a50abf76772772d5b09">More...</a><br /></td></tr>
<tr class="separator:ga68f72a40b69f1a50abf76772772d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f0b8e00d2b6a1148b1f8ecbb6b5d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae2f0b8e00d2b6a1148b1f8ecbb6b5d2a">SPI_PTSR_TXCBEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae2f0b8e00d2b6a1148b1f8ecbb6b5d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTSR) Transmitter Transfer Enable  <a href="#gae2f0b8e00d2b6a1148b1f8ecbb6b5d2a">More...</a><br /></td></tr>
<tr class="separator:gae2f0b8e00d2b6a1148b1f8ecbb6b5d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715d7cde88b2368fddbdab1f47045ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga715d7cde88b2368fddbdab1f47045ffd">SPI_PTSR_ERR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga715d7cde88b2368fddbdab1f47045ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTSR) Transfer Bus <a class="el" href="struct_error.xhtml">Error</a> (clear on read)  <a href="#ga715d7cde88b2368fddbdab1f47045ffd">More...</a><br /></td></tr>
<tr class="separator:ga715d7cde88b2368fddbdab1f47045ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Serial Peripheral Interface. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga782fe54294e46687739d236d9316cb2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga782fe54294e46687739d236d9316cb2e">&sect;&nbsp;</a></span>SPI_CMPR_VAL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CMPR_VAL1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9d504a50712238a01e58999391362b6a">SPI_CMPR_VAL1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gad2332c89f65d6946952ffc05ea5e57be">SPI_CMPR_VAL1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9d504a50712238a01e58999391362b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d504a50712238a01e58999391362b6a">&sect;&nbsp;</a></span>SPI_CMPR_VAL1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CMPR_VAL1_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_CMPR_VAL1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CMPR) First Comparison Value for Received Character </p>

</div>
</div>
<a id="gad2332c89f65d6946952ffc05ea5e57be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2332c89f65d6946952ffc05ea5e57be">&sect;&nbsp;</a></span>SPI_CMPR_VAL1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CMPR_VAL1_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae92e53ebab7f8657ea80559b5ffc81c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae92e53ebab7f8657ea80559b5ffc81c6">&sect;&nbsp;</a></span>SPI_CMPR_VAL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CMPR_VAL2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga501f7c067d0ffb4a2f5997527693c2f9">SPI_CMPR_VAL2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga48722f29e85fd99299237963bde10b9e">SPI_CMPR_VAL2_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga501f7c067d0ffb4a2f5997527693c2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga501f7c067d0ffb4a2f5997527693c2f9">&sect;&nbsp;</a></span>SPI_CMPR_VAL2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CMPR_VAL2_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_CMPR_VAL2_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CMPR) Second Comparison Value for Received Character </p>

</div>
</div>
<a id="ga48722f29e85fd99299237963bde10b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48722f29e85fd99299237963bde10b9e">&sect;&nbsp;</a></span>SPI_CMPR_VAL2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CMPR_VAL2_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee7187afaf8a064de2b4386d5ca386b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee7187afaf8a064de2b4386d5ca386b2">&sect;&nbsp;</a></span>SPI_CR_LASTXFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_LASTXFER&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) Last Transfer </p>

</div>
</div>
<a id="gaaffb901a22dfe5f83e7e1849b53d8f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaffb901a22dfe5f83e7e1849b53d8f1f">&sect;&nbsp;</a></span>SPI_CR_REQCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_REQCLR&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) Request to Clear the Comparison Trigger </p>

</div>
</div>
<a id="ga6033c504d035c6742001457c4af46117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6033c504d035c6742001457c4af46117">&sect;&nbsp;</a></span>SPI_CR_SPIDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_SPIDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) SPI Disable </p>

</div>
</div>
<a id="ga18e49c9e57711f924dfedfd2f0ed649c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18e49c9e57711f924dfedfd2f0ed649c">&sect;&nbsp;</a></span>SPI_CR_SPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_SPIEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) SPI Enable </p>

</div>
</div>
<a id="gae38a67df1f3efd301c202f553c2731b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38a67df1f3efd301c202f553c2731b3">&sect;&nbsp;</a></span>SPI_CR_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_SWRST&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) SPI Software Reset </p>

</div>
</div>
<a id="ga6fc81b52de5354cd3b92615ad1b55496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc81b52de5354cd3b92615ad1b55496">&sect;&nbsp;</a></span>SPI_CSR_BITS_10_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_10_BIT&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) 10 bits for transfer </p>

</div>
</div>
<a id="ga0cb17f459512707bd7d1dd718a3abe6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cb17f459512707bd7d1dd718a3abe6e">&sect;&nbsp;</a></span>SPI_CSR_BITS_11_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_11_BIT&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) 11 bits for transfer </p>

</div>
</div>
<a id="ga4d7b32df6f855f2dddf62b27a61c167f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d7b32df6f855f2dddf62b27a61c167f">&sect;&nbsp;</a></span>SPI_CSR_BITS_12_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_12_BIT&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) 12 bits for transfer </p>

</div>
</div>
<a id="ga73c6f8ce576ea59ae84a0745bde2fcf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73c6f8ce576ea59ae84a0745bde2fcf9">&sect;&nbsp;</a></span>SPI_CSR_BITS_13_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_13_BIT&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) 13 bits for transfer </p>

</div>
</div>
<a id="ga9f50944da65963d4e710e798eb1b4ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f50944da65963d4e710e798eb1b4ffb">&sect;&nbsp;</a></span>SPI_CSR_BITS_14_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_14_BIT&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) 14 bits for transfer </p>

</div>
</div>
<a id="ga421d68bc73d5065443e29cdd9f3fc2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga421d68bc73d5065443e29cdd9f3fc2d8">&sect;&nbsp;</a></span>SPI_CSR_BITS_15_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_15_BIT&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) 15 bits for transfer </p>

</div>
</div>
<a id="ga04ecfd6c12d345ef631c6e8cfc29df6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04ecfd6c12d345ef631c6e8cfc29df6c">&sect;&nbsp;</a></span>SPI_CSR_BITS_16_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_16_BIT&#160;&#160;&#160;(0x8u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) 16 bits for transfer </p>

</div>
</div>
<a id="ga8549c361b375d157602dee315513c150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8549c361b375d157602dee315513c150">&sect;&nbsp;</a></span>SPI_CSR_BITS_8_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_8_BIT&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) 8 bits for transfer </p>

</div>
</div>
<a id="gab02437662c1d559ea485ac7d39e88dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab02437662c1d559ea485ac7d39e88dba">&sect;&nbsp;</a></span>SPI_CSR_BITS_9_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_9_BIT&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) 9 bits for transfer </p>

</div>
</div>
<a id="ga9f4c680f57d1ded5c34993cffc91bd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f4c680f57d1ded5c34993cffc91bd94">&sect;&nbsp;</a></span>SPI_CSR_BITS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SPI_CSR_BITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) Bits Per Transfer </p>

</div>
</div>
<a id="ga258e39598582afc45f14b9ef8cdf42fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga258e39598582afc45f14b9ef8cdf42fe">&sect;&nbsp;</a></span>SPI_CSR_BITS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa32540a52ce9bec344c733e63578c1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa32540a52ce9bec344c733e63578c1e5">&sect;&nbsp;</a></span>SPI_CSR_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_CPOL&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) Clock Polarity </p>

</div>
</div>
<a id="gaa80e81d8dc4efe289e56e31f04896bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa80e81d8dc4efe289e56e31f04896bb1">&sect;&nbsp;</a></span>SPI_CSR_CSAAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_CSAAT&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) Chip Select Active After Transfer </p>

</div>
</div>
<a id="gaf55a6eabcdcc72e93d8316de76e22f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf55a6eabcdcc72e93d8316de76e22f0f">&sect;&nbsp;</a></span>SPI_CSR_CSNAAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_CSNAAT&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) Chip Select Not Active After Transfer (Ignored if CSAAT = 1) </p>

</div>
</div>
<a id="ga83472baced06540c97a84138c4e0921c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83472baced06540c97a84138c4e0921c">&sect;&nbsp;</a></span>SPI_CSR_DLYBCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBCT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gacfa9a89f587873cca6797fb1a3a1f76d">SPI_CSR_DLYBCT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae954fb84cf6a98ba767786c6bf99b8ea">SPI_CSR_DLYBCT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacfa9a89f587873cca6797fb1a3a1f76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfa9a89f587873cca6797fb1a3a1f76d">&sect;&nbsp;</a></span>SPI_CSR_DLYBCT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBCT_Msk&#160;&#160;&#160;(0xffu &lt;&lt; SPI_CSR_DLYBCT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) Delay Between Consecutive Transfers </p>

</div>
</div>
<a id="gae954fb84cf6a98ba767786c6bf99b8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae954fb84cf6a98ba767786c6bf99b8ea">&sect;&nbsp;</a></span>SPI_CSR_DLYBCT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBCT_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3941994b67e6d6f31e1bf2c5be54a20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3941994b67e6d6f31e1bf2c5be54a20a">&sect;&nbsp;</a></span>SPI_CSR_DLYBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaa09d39f94f35fb03298dc0fd811d86b5">SPI_CSR_DLYBS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6e819d6b871a3792ec34ccb65bc0d408">SPI_CSR_DLYBS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa09d39f94f35fb03298dc0fd811d86b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa09d39f94f35fb03298dc0fd811d86b5">&sect;&nbsp;</a></span>SPI_CSR_DLYBS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBS_Msk&#160;&#160;&#160;(0xffu &lt;&lt; SPI_CSR_DLYBS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) Delay Before SPCK </p>

</div>
</div>
<a id="ga6e819d6b871a3792ec34ccb65bc0d408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e819d6b871a3792ec34ccb65bc0d408">&sect;&nbsp;</a></span>SPI_CSR_DLYBS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBS_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1ac2d1468b0bcaf5699b4f7ca338278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1ac2d1468b0bcaf5699b4f7ca338278">&sect;&nbsp;</a></span>SPI_CSR_NCPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_NCPHA&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) Clock Phase </p>

</div>
</div>
<a id="ga79a3b403edc0716791844ff68b28f345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79a3b403edc0716791844ff68b28f345">&sect;&nbsp;</a></span>SPI_CSR_SCBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_SCBR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga2f43c4d328adbac6ce40e5cfbf489c3d">SPI_CSR_SCBR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gae6ae17c888b48816bf0e11a161d8ac71">SPI_CSR_SCBR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f43c4d328adbac6ce40e5cfbf489c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f43c4d328adbac6ce40e5cfbf489c3d">&sect;&nbsp;</a></span>SPI_CSR_SCBR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_SCBR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; SPI_CSR_SCBR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[2]) Serial Clock Bit Rate </p>

</div>
</div>
<a id="gae6ae17c888b48816bf0e11a161d8ac71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6ae17c888b48816bf0e11a161d8ac71">&sect;&nbsp;</a></span>SPI_CSR_SCBR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_SCBR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2569af598c336186d67a6abef93eadfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2569af598c336186d67a6abef93eadfd">&sect;&nbsp;</a></span>SPI_IDR_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_CMP&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Comparison Interrupt Disable </p>

</div>
</div>
<a id="ga7d70033502968ce022e6da4d7a4e41cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d70033502968ce022e6da4d7a4e41cf">&sect;&nbsp;</a></span>SPI_IDR_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) End of Receive Buffer Interrupt Disable </p>

</div>
</div>
<a id="ga16af462d25e294782a53842df3577e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16af462d25e294782a53842df3577e89">&sect;&nbsp;</a></span>SPI_IDR_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) End of Transmit Buffer Interrupt Disable </p>

</div>
</div>
<a id="ga30165a04bb5f28d0b4868be8474acf1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30165a04bb5f28d0b4868be8474acf1c">&sect;&nbsp;</a></span>SPI_IDR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_MODF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Mode Fault <a class="el" href="struct_error.xhtml">Error</a> Interrupt Disable </p>

</div>
</div>
<a id="ga728d5a8cad7c29250360f0157b5e8f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga728d5a8cad7c29250360f0157b5e8f79">&sect;&nbsp;</a></span>SPI_IDR_NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_NSSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) NSS Rising Interrupt Disable </p>

</div>
</div>
<a id="ga2d169c1bd619fe85b3387b374f580b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d169c1bd619fe85b3387b374f580b09">&sect;&nbsp;</a></span>SPI_IDR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Overrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Disable </p>

</div>
</div>
<a id="gabdb3e78af146a108e460424053a9db92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdb3e78af146a108e460424053a9db92">&sect;&nbsp;</a></span>SPI_IDR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Receive Data Register Full Interrupt Disable </p>

</div>
</div>
<a id="ga98f603f7f6a65fc65bdd86331bc69af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98f603f7f6a65fc65bdd86331bc69af0">&sect;&nbsp;</a></span>SPI_IDR_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Receive Buffer Full Interrupt Disable </p>

</div>
</div>
<a id="ga87757165dbe02f10c128f465eec220ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87757165dbe02f10c128f465eec220ba">&sect;&nbsp;</a></span>SPI_IDR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) SPI Transmit Data Register Empty Interrupt Disable </p>

</div>
</div>
<a id="ga1946e479b597da2207871e6e99a571ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1946e479b597da2207871e6e99a571ed">&sect;&nbsp;</a></span>SPI_IDR_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Transmit Buffer Empty Interrupt Disable </p>

</div>
</div>
<a id="gaddf4b26c2541629e1997132e50178b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddf4b26c2541629e1997132e50178b4f">&sect;&nbsp;</a></span>SPI_IDR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Transmission Registers Empty Disable </p>

</div>
</div>
<a id="ga795088b6ea6b89af56c9d5bd3bba66cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga795088b6ea6b89af56c9d5bd3bba66cb">&sect;&nbsp;</a></span>SPI_IDR_UNDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_UNDES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Underrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Disable </p>

</div>
</div>
<a id="gaae7f36764b872071b5e1608fde5fb917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae7f36764b872071b5e1608fde5fb917">&sect;&nbsp;</a></span>SPI_IER_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_CMP&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Comparison Interrupt Enable </p>

</div>
</div>
<a id="ga4a2f128d82daf1e1c65cd0fbf23988f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a2f128d82daf1e1c65cd0fbf23988f7">&sect;&nbsp;</a></span>SPI_IER_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) End of Receive Buffer Interrupt Enable </p>

</div>
</div>
<a id="gaffdb41307e92eddbed4e3a7a3821b1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffdb41307e92eddbed4e3a7a3821b1ff">&sect;&nbsp;</a></span>SPI_IER_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) End of Transmit Buffer Interrupt Enable </p>

</div>
</div>
<a id="ga052ed154bfbc9fa3aa97e3a3aa619687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga052ed154bfbc9fa3aa97e3a3aa619687">&sect;&nbsp;</a></span>SPI_IER_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_MODF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Mode Fault <a class="el" href="struct_error.xhtml">Error</a> Interrupt Enable </p>

</div>
</div>
<a id="gaccb704204fcb7d07ca807b608c3e19ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccb704204fcb7d07ca807b608c3e19ca">&sect;&nbsp;</a></span>SPI_IER_NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_NSSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) NSS Rising Interrupt Enable </p>

</div>
</div>
<a id="ga34a22f2529e88361ef639e93eb318659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34a22f2529e88361ef639e93eb318659">&sect;&nbsp;</a></span>SPI_IER_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Overrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Enable </p>

</div>
</div>
<a id="ga1105f94156b60c5ee82de84925b30178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1105f94156b60c5ee82de84925b30178">&sect;&nbsp;</a></span>SPI_IER_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Receive Data Register Full Interrupt Enable </p>

</div>
</div>
<a id="ga2a1704244b25cb096f78285a3db5d03f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a1704244b25cb096f78285a3db5d03f">&sect;&nbsp;</a></span>SPI_IER_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Receive Buffer Full Interrupt Enable </p>

</div>
</div>
<a id="ga04e042ee66fcf2a93c27921abca640e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e042ee66fcf2a93c27921abca640e4">&sect;&nbsp;</a></span>SPI_IER_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) SPI Transmit Data Register Empty Interrupt Enable </p>

</div>
</div>
<a id="gad9094778f4b2bc2f5f4987bba9d8a290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9094778f4b2bc2f5f4987bba9d8a290">&sect;&nbsp;</a></span>SPI_IER_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Transmit Buffer Empty Interrupt Enable </p>

</div>
</div>
<a id="ga0113a457347e793c91055a4edb98e5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0113a457347e793c91055a4edb98e5a3">&sect;&nbsp;</a></span>SPI_IER_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Transmission Registers Empty Enable </p>

</div>
</div>
<a id="ga1ff8797fb0a9d82230514cd9d5caac59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ff8797fb0a9d82230514cd9d5caac59">&sect;&nbsp;</a></span>SPI_IER_UNDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_UNDES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Underrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Enable </p>

</div>
</div>
<a id="ga9db2e669c2c8f6921969325a8329574b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db2e669c2c8f6921969325a8329574b">&sect;&nbsp;</a></span>SPI_IMR_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_CMP&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Comparison Interrupt Mask </p>

</div>
</div>
<a id="ga028366ccea4bbf9b6bf817fc5c91fd67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga028366ccea4bbf9b6bf817fc5c91fd67">&sect;&nbsp;</a></span>SPI_IMR_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) End of Receive Buffer Interrupt Mask </p>

</div>
</div>
<a id="ga29a6b350d6fe16cbc2f0ee3017aed951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29a6b350d6fe16cbc2f0ee3017aed951">&sect;&nbsp;</a></span>SPI_IMR_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) End of Transmit Buffer Interrupt Mask </p>

</div>
</div>
<a id="ga8a2186d7a3469d20ed526dd3678bcbf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a2186d7a3469d20ed526dd3678bcbf2">&sect;&nbsp;</a></span>SPI_IMR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_MODF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Mode Fault <a class="el" href="struct_error.xhtml">Error</a> Interrupt Mask </p>

</div>
</div>
<a id="ga19e20161f498a459839b5b2b1e45be4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19e20161f498a459839b5b2b1e45be4b">&sect;&nbsp;</a></span>SPI_IMR_NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_NSSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) NSS Rising Interrupt Mask </p>

</div>
</div>
<a id="gac07260e5ce36c6a0b6911ffe0a8b0a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac07260e5ce36c6a0b6911ffe0a8b0a63">&sect;&nbsp;</a></span>SPI_IMR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Overrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Mask </p>

</div>
</div>
<a id="gacba1530f6c28a001ec4c36c25d391cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacba1530f6c28a001ec4c36c25d391cdf">&sect;&nbsp;</a></span>SPI_IMR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Receive Data Register Full Interrupt Mask </p>

</div>
</div>
<a id="ga31e1ab447e1c747e821ecc60906825b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e1ab447e1c747e821ecc60906825b1">&sect;&nbsp;</a></span>SPI_IMR_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Receive Buffer Full Interrupt Mask </p>

</div>
</div>
<a id="ga1ae4f282e180509cbb5e8b19598243b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae4f282e180509cbb5e8b19598243b9">&sect;&nbsp;</a></span>SPI_IMR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) SPI Transmit Data Register Empty Interrupt Mask </p>

</div>
</div>
<a id="gacba0b97a51e66dc1d7c2036d12d8a6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacba0b97a51e66dc1d7c2036d12d8a6d6">&sect;&nbsp;</a></span>SPI_IMR_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Transmit Buffer Empty Interrupt Mask </p>

</div>
</div>
<a id="gad4614e5714a116d626d45bb98fabac74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4614e5714a116d626d45bb98fabac74">&sect;&nbsp;</a></span>SPI_IMR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Transmission Registers Empty Mask </p>

</div>
</div>
<a id="ga4b17e314a7181955c68b713a74d2a386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b17e314a7181955c68b713a74d2a386">&sect;&nbsp;</a></span>SPI_IMR_UNDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_UNDES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Underrun <a class="el" href="struct_error.xhtml">Error</a> Interrupt Mask </p>

</div>
</div>
<a id="gad2eab481c4b49f2d927c266e7d311fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2eab481c4b49f2d927c266e7d311fa1">&sect;&nbsp;</a></span>SPI_MR_BRSRCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_BRSRCCLK&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Bit Rate Source Clock </p>

</div>
</div>
<a id="gae38ad52c84a5a98bbb033255b2078762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38ad52c84a5a98bbb033255b2078762">&sect;&nbsp;</a></span>SPI_MR_BRSRCCLK_PERIPH_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_BRSRCCLK_PERIPH_CLK&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) The peripheral clock is the source clock for the bit rate generation. </p>

</div>
</div>
<a id="ga1ed02131f2042fa86bf2e1f5924d05de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ed02131f2042fa86bf2e1f5924d05de">&sect;&nbsp;</a></span>SPI_MR_BRSRCCLK_PMC_PCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_BRSRCCLK_PMC_PCK&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) PMC PCKx is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock. </p>

</div>
</div>
<a id="gad084523f106de5a5f86845f5ff1d2bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad084523f106de5a5f86845f5ff1d2bec">&sect;&nbsp;</a></span>SPI_MR_CMPMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_CMPMODE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Comparison Mode </p>

</div>
</div>
<a id="gad8b9b5fe33b54414724fb746efaa61c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8b9b5fe33b54414724fb746efaa61c5">&sect;&nbsp;</a></span>SPI_MR_CMPMODE_FLAG_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_CMPMODE_FLAG_ONLY&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Any character is received and comparison function drives CMP flag. </p>

</div>
</div>
<a id="ga77fc6869e2ff62023b51109e8ef6c2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77fc6869e2ff62023b51109e8ef6c2d8">&sect;&nbsp;</a></span>SPI_MR_CMPMODE_START_CONDITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_CMPMODE_START_CONDITION&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Comparison condition must be met to start reception of all incoming characters until REQCLR is set. </p>

</div>
</div>
<a id="ga375e18a7ef3cfdfd1bdfafcc3c9235de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga375e18a7ef3cfdfd1bdfafcc3c9235de">&sect;&nbsp;</a></span>SPI_MR_DLYBCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_DLYBCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9ba686c6d3aba29bfa363b65ddd16877">SPI_MR_DLYBCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabf2b423c0da7c1324db52c625d476049">SPI_MR_DLYBCS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ba686c6d3aba29bfa363b65ddd16877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ba686c6d3aba29bfa363b65ddd16877">&sect;&nbsp;</a></span>SPI_MR_DLYBCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_DLYBCS_Msk&#160;&#160;&#160;(0xffu &lt;&lt; SPI_MR_DLYBCS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Delay Between Chip Selects </p>

</div>
</div>
<a id="gabf2b423c0da7c1324db52c625d476049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2b423c0da7c1324db52c625d476049">&sect;&nbsp;</a></span>SPI_MR_DLYBCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_DLYBCS_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab385ebbd203f156ff46a39ea17755452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab385ebbd203f156ff46a39ea17755452">&sect;&nbsp;</a></span>SPI_MR_LLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_LLB&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Local Loopback Enable </p>

</div>
</div>
<a id="gad83d639a5fcafd4e97017d4cc9fb8975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad83d639a5fcafd4e97017d4cc9fb8975">&sect;&nbsp;</a></span>SPI_MR_MODFDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_MODFDIS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Mode Fault Detection </p>

</div>
</div>
<a id="ga6cb9df56f1ed31b09bb13f2cb667b7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb9df56f1ed31b09bb13f2cb667b7b0">&sect;&nbsp;</a></span>SPI_MR_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_MSTR&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Master/Slave Mode </p>

</div>
</div>
<a id="ga7c6b524f610c76238ca9e4cb24ccb603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c6b524f610c76238ca9e4cb24ccb603">&sect;&nbsp;</a></span>SPI_MR_PCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_PCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga204505b639ffd30a0b3fe42cdaf5754c">SPI_MR_PCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga98bb8412434c4013fe81a209876a936d">SPI_MR_PCS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga204505b639ffd30a0b3fe42cdaf5754c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga204505b639ffd30a0b3fe42cdaf5754c">&sect;&nbsp;</a></span>SPI_MR_PCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_PCS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SPI_MR_PCS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Peripheral Chip Select </p>

</div>
</div>
<a id="ga98bb8412434c4013fe81a209876a936d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98bb8412434c4013fe81a209876a936d">&sect;&nbsp;</a></span>SPI_MR_PCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_PCS_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaabed13bbc11a6de9dd4973503c65efb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabed13bbc11a6de9dd4973503c65efb1">&sect;&nbsp;</a></span>SPI_MR_PCSDEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_PCSDEC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Chip Select Decode </p>

</div>
</div>
<a id="ga9ca9841edc87c230a7133e73225eace4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ca9841edc87c230a7133e73225eace4">&sect;&nbsp;</a></span>SPI_MR_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_PS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Peripheral Select </p>

</div>
</div>
<a id="gab353dbc5ae459b9babad4a2b3cc1be97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab353dbc5ae459b9babad4a2b3cc1be97">&sect;&nbsp;</a></span>SPI_MR_WDRBT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_WDRBT&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Wait Data Read Before Transfer </p>

</div>
</div>
<a id="gaf2e58f5f7068b46eb04bdc7105fcbb36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2e58f5f7068b46eb04bdc7105fcbb36">&sect;&nbsp;</a></span>SPI_PTCR_ERRCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR_ERRCLR&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTCR) Transfer Bus <a class="el" href="struct_error.xhtml">Error</a> Clear </p>

</div>
</div>
<a id="gab5591c505431e3ae9363a378dac6f3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5591c505431e3ae9363a378dac6f3ef">&sect;&nbsp;</a></span>SPI_PTCR_RXCBDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR_RXCBDIS&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTCR) Receiver Circular Buffer Disable </p>

</div>
</div>
<a id="ga086badb2f2b7b4f0432b5192a56bee09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga086badb2f2b7b4f0432b5192a56bee09">&sect;&nbsp;</a></span>SPI_PTCR_RXCBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR_RXCBEN&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTCR) Receiver Circular Buffer Enable </p>

</div>
</div>
<a id="ga3c49c6e872b364063588461fd4b8088c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c49c6e872b364063588461fd4b8088c">&sect;&nbsp;</a></span>SPI_PTCR_RXTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR_RXTDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTCR) Receiver Transfer Disable </p>

</div>
</div>
<a id="gac528edf357192406a29d82afc63ef33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac528edf357192406a29d82afc63ef33d">&sect;&nbsp;</a></span>SPI_PTCR_RXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR_RXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTCR) Receiver Transfer Enable </p>

</div>
</div>
<a id="ga500cea4092ab470b2e41c6fb597453f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga500cea4092ab470b2e41c6fb597453f5">&sect;&nbsp;</a></span>SPI_PTCR_TXCBDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR_TXCBDIS&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTCR) Transmitter Circular Buffer Disable </p>

</div>
</div>
<a id="ga0153dd669aa8c2f9bb0a1a064e9ee1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0153dd669aa8c2f9bb0a1a064e9ee1f6">&sect;&nbsp;</a></span>SPI_PTCR_TXCBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR_TXCBEN&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTCR) Transmitter Circular Buffer Enable </p>

</div>
</div>
<a id="ga36feff24b5dc059f611157f525fe6bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36feff24b5dc059f611157f525fe6bb2">&sect;&nbsp;</a></span>SPI_PTCR_TXTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR_TXTDIS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTCR) Transmitter Transfer Disable </p>

</div>
</div>
<a id="gaf43bb8fed9bb3efc150c1751be2fbcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf43bb8fed9bb3efc150c1751be2fbcc6">&sect;&nbsp;</a></span>SPI_PTCR_TXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR_TXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTCR) Transmitter Transfer Enable </p>

</div>
</div>
<a id="ga715d7cde88b2368fddbdab1f47045ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga715d7cde88b2368fddbdab1f47045ffd">&sect;&nbsp;</a></span>SPI_PTSR_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTSR_ERR&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTSR) Transfer Bus <a class="el" href="struct_error.xhtml">Error</a> (clear on read) </p>

</div>
</div>
<a id="ga68f72a40b69f1a50abf76772772d5b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68f72a40b69f1a50abf76772772d5b09">&sect;&nbsp;</a></span>SPI_PTSR_RXCBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTSR_RXCBEN&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTSR) Receiver Transfer Enable </p>

</div>
</div>
<a id="gaeb03212dff9be998fe52c265683fa99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb03212dff9be998fe52c265683fa99c">&sect;&nbsp;</a></span>SPI_PTSR_RXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTSR_RXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTSR) Receiver Transfer Enable </p>

</div>
</div>
<a id="gae2f0b8e00d2b6a1148b1f8ecbb6b5d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2f0b8e00d2b6a1148b1f8ecbb6b5d2a">&sect;&nbsp;</a></span>SPI_PTSR_TXCBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTSR_TXCBEN&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTSR) Transmitter Transfer Enable </p>

</div>
</div>
<a id="ga207b7f62b571c5d0cd6656a1d870a31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga207b7f62b571c5d0cd6656a1d870a31b">&sect;&nbsp;</a></span>SPI_PTSR_TXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTSR_TXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_PTSR) Transmitter Transfer Enable </p>

</div>
</div>
<a id="ga0521de2d21e13c24fc163d02395d5041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0521de2d21e13c24fc163d02395d5041">&sect;&nbsp;</a></span>SPI_RCR_RXCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RCR_RXCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga03e600a313aaa011d47c654629ca1cd5">SPI_RCR_RXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9a16c801473e03d0069eef61bfacdeb4">SPI_RCR_RXCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga03e600a313aaa011d47c654629ca1cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03e600a313aaa011d47c654629ca1cd5">&sect;&nbsp;</a></span>SPI_RCR_RXCTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RCR_RXCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_RCR_RXCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_RCR) Receive Counter Register </p>

</div>
</div>
<a id="ga9a16c801473e03d0069eef61bfacdeb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a16c801473e03d0069eef61bfacdeb4">&sect;&nbsp;</a></span>SPI_RCR_RXCTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RCR_RXCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2dd5820a581e24546853af787e511dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dd5820a581e24546853af787e511dbd">&sect;&nbsp;</a></span>SPI_RDR_PCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_PCS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SPI_RDR_PCS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_RDR) Peripheral Chip Select </p>

</div>
</div>
<a id="ga6a9992a6cca823fbe997b6045451aa6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a9992a6cca823fbe997b6045451aa6d">&sect;&nbsp;</a></span>SPI_RDR_PCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_PCS_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga09e45fbff420a0436869160ea3e96b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e45fbff420a0436869160ea3e96b4b">&sect;&nbsp;</a></span>SPI_RDR_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_RD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_RDR_RD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_RDR) Receive Data </p>

</div>
</div>
<a id="ga3c3b4a9abdcc8edbd135513a88460bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c3b4a9abdcc8edbd135513a88460bfc">&sect;&nbsp;</a></span>SPI_RDR_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_RD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafe7fcdfef510dd08e253dab8eb7357dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe7fcdfef510dd08e253dab8eb7357dc">&sect;&nbsp;</a></span>SPI_RNCR_RXNCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RNCR_RXNCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gaa4a85411b6f19c2b496cb47d176a56ae">SPI_RNCR_RXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga6445b2e94b96e6b1c763b480d3147605">SPI_RNCR_RXNCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4a85411b6f19c2b496cb47d176a56ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4a85411b6f19c2b496cb47d176a56ae">&sect;&nbsp;</a></span>SPI_RNCR_RXNCTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RNCR_RXNCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_RNCR_RXNCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_RNCR) Receive Next Counter </p>

</div>
</div>
<a id="ga6445b2e94b96e6b1c763b480d3147605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6445b2e94b96e6b1c763b480d3147605">&sect;&nbsp;</a></span>SPI_RNCR_RXNCTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RNCR_RXNCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6bb08000d1ecdc4334f6e46eb727fb8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bb08000d1ecdc4334f6e46eb727fb8d">&sect;&nbsp;</a></span>SPI_RNPR_RXNPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RNPR_RXNPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gafaccffe583eccb9da751183ae3de486c">SPI_RNPR_RXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1ab2a3d4d51045176e2ef6491940a604">SPI_RNPR_RXNPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafaccffe583eccb9da751183ae3de486c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaccffe583eccb9da751183ae3de486c">&sect;&nbsp;</a></span>SPI_RNPR_RXNPTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RNPR_RXNPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_RNPR_RXNPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_RNPR) Receive Next Pointer </p>

</div>
</div>
<a id="ga1ab2a3d4d51045176e2ef6491940a604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ab2a3d4d51045176e2ef6491940a604">&sect;&nbsp;</a></span>SPI_RNPR_RXNPTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RNPR_RXNPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97db03dfac83755cf20c2bf3c2aa4a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97db03dfac83755cf20c2bf3c2aa4a28">&sect;&nbsp;</a></span>SPI_RPR_RXPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RPR_RXPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga898c9e97c619104423090925b1914b94">SPI_RPR_RXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0417d1b3c85cad94dbcd1d0124418750">SPI_RPR_RXPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga898c9e97c619104423090925b1914b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga898c9e97c619104423090925b1914b94">&sect;&nbsp;</a></span>SPI_RPR_RXPTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RPR_RXPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_RPR_RXPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_RPR) Receive Pointer Register </p>

</div>
</div>
<a id="ga0417d1b3c85cad94dbcd1d0124418750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0417d1b3c85cad94dbcd1d0124418750">&sect;&nbsp;</a></span>SPI_RPR_RXPTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RPR_RXPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa12d0e78ea8b8c5402a377cf31a4fe19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa12d0e78ea8b8c5402a377cf31a4fe19">&sect;&nbsp;</a></span>SPI_SR_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CMP&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Comparison Status (cleared on read) </p>

</div>
</div>
<a id="ga654770e2c8330c34744aad2b68505bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga654770e2c8330c34744aad2b68505bf6">&sect;&nbsp;</a></span>SPI_SR_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) End of RX buffer (automatically set/cleared) </p>

</div>
</div>
<a id="gafee547f32746973fe83150582a870de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafee547f32746973fe83150582a870de0">&sect;&nbsp;</a></span>SPI_SR_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) End of TX buffer (automatically set/cleared) </p>

</div>
</div>
<a id="gabaa043349833dc7b8138969c64f63adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa043349833dc7b8138969c64f63adf">&sect;&nbsp;</a></span>SPI_SR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_MODF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Mode Fault <a class="el" href="struct_error.xhtml">Error</a> (cleared on read) </p>

</div>
</div>
<a id="gabeda016ebc9ea6b515755cd56e78a8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeda016ebc9ea6b515755cd56e78a8fe">&sect;&nbsp;</a></span>SPI_SR_NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_NSSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) NSS Rising (cleared on read) </p>

</div>
</div>
<a id="gaf26d14d58b00dde1fc4e9b6ee306f187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf26d14d58b00dde1fc4e9b6ee306f187">&sect;&nbsp;</a></span>SPI_SR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Overrun <a class="el" href="struct_error.xhtml">Error</a> Status (cleared on read) </p>

</div>
</div>
<a id="gab1016447bf7e9804ded0679d3acceb6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1016447bf7e9804ded0679d3acceb6c">&sect;&nbsp;</a></span>SPI_SR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Receive Data Register Full (automatically set/cleared) </p>

</div>
</div>
<a id="ga098a999b437e681d5919676946acf133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga098a999b437e681d5919676946acf133">&sect;&nbsp;</a></span>SPI_SR_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) RX Buffer Full (automatically set/cleared) </p>

</div>
</div>
<a id="gae7580fa93c7e03c5bb5538abc0dfc152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7580fa93c7e03c5bb5538abc0dfc152">&sect;&nbsp;</a></span>SPI_SR_SPIENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_SPIENS&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) SPI Enable Status (automatically set/cleared) </p>

</div>
</div>
<a id="ga83c040f5551321ce4d005ed71ae179ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83c040f5551321ce4d005ed71ae179ad">&sect;&nbsp;</a></span>SPI_SR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Transmit Data Register Empty (automatically set/cleared) </p>

</div>
</div>
<a id="gab1a67d37dd28c3cae3c9e7b1802a3914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a67d37dd28c3cae3c9e7b1802a3914">&sect;&nbsp;</a></span>SPI_SR_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) TX Buffer Empty (automatically set/cleared) </p>

</div>
</div>
<a id="ga84407cd4d97c87ff79ddf135427ecfe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84407cd4d97c87ff79ddf135427ecfe4">&sect;&nbsp;</a></span>SPI_SR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Transmission Registers Empty (automatically set/cleared) </p>

</div>
</div>
<a id="gaaa676bbaa36a74be559ee6a5d46eaa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa676bbaa36a74be559ee6a5d46eaa9d">&sect;&nbsp;</a></span>SPI_SR_UNDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_UNDES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Underrun <a class="el" href="struct_error.xhtml">Error</a> Status (slave mode only) (cleared on read) </p>

</div>
</div>
<a id="ga9dfb89e26d5c35d10118ee4963a5089e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dfb89e26d5c35d10118ee4963a5089e">&sect;&nbsp;</a></span>SPI_TCR_TXCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR_TXCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gac33fbab0069d07ea5afebffee150877d">SPI_TCR_TXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga246fcaa1ece7a7bf30c6c97a49032284">SPI_TCR_TXCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac33fbab0069d07ea5afebffee150877d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33fbab0069d07ea5afebffee150877d">&sect;&nbsp;</a></span>SPI_TCR_TXCTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR_TXCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_TCR_TXCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_TCR) Transmit Counter Register </p>

</div>
</div>
<a id="ga246fcaa1ece7a7bf30c6c97a49032284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga246fcaa1ece7a7bf30c6c97a49032284">&sect;&nbsp;</a></span>SPI_TCR_TXCTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR_TXCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6cafe9086ebb0a0b39ada838a98528bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cafe9086ebb0a0b39ada838a98528bc">&sect;&nbsp;</a></span>SPI_TDR_LASTXFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_LASTXFER&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_TDR) Last Transfer </p>

</div>
</div>
<a id="gabe73c458c7378a83a85454f37e62030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe73c458c7378a83a85454f37e62030c">&sect;&nbsp;</a></span>SPI_TDR_PCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_PCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga0b195ce01bdd06c5f0eb6c892108f1fc">SPI_TDR_PCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga73461db4882d2fc9f46965ca39cfa5db">SPI_TDR_PCS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b195ce01bdd06c5f0eb6c892108f1fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b195ce01bdd06c5f0eb6c892108f1fc">&sect;&nbsp;</a></span>SPI_TDR_PCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_PCS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SPI_TDR_PCS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_TDR) Peripheral Chip Select </p>

</div>
</div>
<a id="ga73461db4882d2fc9f46965ca39cfa5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73461db4882d2fc9f46965ca39cfa5db">&sect;&nbsp;</a></span>SPI_TDR_PCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_PCS_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ce99dec36e2a21756edb67f34ce7884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ce99dec36e2a21756edb67f34ce7884">&sect;&nbsp;</a></span>SPI_TDR_TD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_TD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabbaac983bfec5d0d9a48192c549e2581">SPI_TDR_TD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga9b2a421f5088b3753b4a067fdd96e9c9">SPI_TDR_TD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabbaac983bfec5d0d9a48192c549e2581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbaac983bfec5d0d9a48192c549e2581">&sect;&nbsp;</a></span>SPI_TDR_TD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_TD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_TDR_TD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_TDR) Transmit Data </p>

</div>
</div>
<a id="ga9b2a421f5088b3753b4a067fdd96e9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b2a421f5088b3753b4a067fdd96e9c9">&sect;&nbsp;</a></span>SPI_TDR_TD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_TD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0ecb10603772886526d0fefe3679d198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ecb10603772886526d0fefe3679d198">&sect;&nbsp;</a></span>SPI_TNCR_TXNCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TNCR_TXNCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga1ea9c5b95a991f758fb6e521b3e0f500">SPI_TNCR_TXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga496078710cca8cf4f80994e706487498">SPI_TNCR_TXNCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ea9c5b95a991f758fb6e521b3e0f500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ea9c5b95a991f758fb6e521b3e0f500">&sect;&nbsp;</a></span>SPI_TNCR_TXNCTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TNCR_TXNCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_TNCR_TXNCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_TNCR) Transmit Counter Next </p>

</div>
</div>
<a id="ga496078710cca8cf4f80994e706487498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga496078710cca8cf4f80994e706487498">&sect;&nbsp;</a></span>SPI_TNCR_TXNCTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TNCR_TXNCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b5dcc748b16cccdb113796de4ca2a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b5dcc748b16cccdb113796de4ca2a89">&sect;&nbsp;</a></span>SPI_TNPR_TXNPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TNPR_TXNPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga77164dcb0a8acfdd2bd442cb819cae4a">SPI_TNPR_TXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#gabaa8eb0e615b53a8ba5b734bf30cf68b">SPI_TNPR_TXNPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77164dcb0a8acfdd2bd442cb819cae4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77164dcb0a8acfdd2bd442cb819cae4a">&sect;&nbsp;</a></span>SPI_TNPR_TXNPTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TNPR_TXNPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_TNPR_TXNPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_TNPR) Transmit Next Pointer </p>

</div>
</div>
<a id="gabaa8eb0e615b53a8ba5b734bf30cf68b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa8eb0e615b53a8ba5b734bf30cf68b">&sect;&nbsp;</a></span>SPI_TNPR_TXNPTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TNPR_TXNPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga299c34344f9ffd16fe8b8322aeaf7067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299c34344f9ffd16fe8b8322aeaf7067">&sect;&nbsp;</a></span>SPI_TPR_TXPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TPR_TXPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga4363ad22abbafb00d68dc1f29bf5356c">SPI_TPR_TXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_p_i.xhtml#ga87f18d0a32e886e21819df80ec6f7c30">SPI_TPR_TXPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4363ad22abbafb00d68dc1f29bf5356c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4363ad22abbafb00d68dc1f29bf5356c">&sect;&nbsp;</a></span>SPI_TPR_TXPTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TPR_TXPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_TPR_TXPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_TPR) Transmit Counter Register </p>

</div>
</div>
<a id="ga87f18d0a32e886e21819df80ec6f7c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f18d0a32e886e21819df80ec6f7c30">&sect;&nbsp;</a></span>SPI_TPR_TXPTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TPR_TXPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabac843beb0be37bdb38953c1180c7761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabac843beb0be37bdb38953c1180c7761">&sect;&nbsp;</a></span>SPI_WPMR_WPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPMR_WPEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_WPMR) Write Protection Enable </p>

</div>
</div>
<a id="ga7254c94ec647be0fb21569bd816dff76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7254c94ec647be0fb21569bd816dff76">&sect;&nbsp;</a></span>SPI_WPMR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPMR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; SPI_WPMR_WPKEY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_WPMR) Write Protect Key </p>

</div>
</div>
<a id="gad5eacda218874e9f160526fd09b840f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5eacda218874e9f160526fd09b840f7">&sect;&nbsp;</a></span>SPI_WPMR_WPKEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPMR_WPKEY_PASSWD&#160;&#160;&#160;(0x535049u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0 </p>

</div>
</div>
<a id="ga554eabdaa35d2efa16e3b68128386a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554eabdaa35d2efa16e3b68128386a2c">&sect;&nbsp;</a></span>SPI_WPMR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPMR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2fdfc086344d7f94c78b3411f9300ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fdfc086344d7f94c78b3411f9300ff6">&sect;&nbsp;</a></span>SPI_WPSR_WPVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPSR_WPVS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_WPSR) Write Protection Violation Status </p>

</div>
</div>
<a id="ga85243137e58ab2f2dfe757f0d5847744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85243137e58ab2f2dfe757f0d5847744">&sect;&nbsp;</a></span>SPI_WPSR_WPVSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPSR_WPVSRC_Msk&#160;&#160;&#160;(0xffu &lt;&lt; SPI_WPSR_WPVSRC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_WPSR) Write Protection Violation Source </p>

</div>
</div>
<a id="gab5938ab029cbff7d33f85030efee59a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5938ab029cbff7d33f85030efee59a1">&sect;&nbsp;</a></span>SPI_WPSR_WPVSRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPSR_WPVSRC_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
