<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Lifetime Improvement of NAND Flash-based Storage Systems</p>
    <p>Using Dynamic Program and Erase Scaling</p>
    <p>Jaeyong Jeong*, Sangwook Shane Hahn*, Sungjin Lee, and Jihong Kim*</p>
    <p>* Seoul National University, Korea  Massachusetts Institute of Technology</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Lifetime Issues in NAND Flash-based Storages  Key Components of the DPES Approach</p>
    <p>Implementation of DPES-aware FTL</p>
    <p>Experimental Results</p>
    <p>Conclusions</p>
    <p>Q &amp; A</p>
  </div>
  <div class="page">
    <p>Trend of NAND Device Technologies</p>
    <p>SLC</p>
    <p>(2000~2012 : ISSCC &amp; VLSI) +100% / 2 years</p>
    <p>C ap</p>
    <p>ac it</p>
    <p>y</p>
    <p>MLC</p>
    <p>TLC</p>
    <p>NAND capacity is continuously increased, and NAND flash-based storages are widely adopted.</p>
  </div>
  <div class="page">
    <p>NAND Flash Memory is like Sheets of Paper</p>
    <p>Writing</p>
    <p>Erasing</p>
    <p>FlashMan</p>
    <p>Illustrated by Jisung Park, Seoul National University 4</p>
  </div>
  <div class="page">
    <p>Writing Letters and Erasing Paper</p>
  </div>
  <div class="page">
    <p>Trend of NAND Device Technologies</p>
    <p>+100% / 2 years</p>
    <p>En du</p>
    <p>ra n</p>
    <p>ce</p>
    <p>-35% / 2 years</p>
    <p>But, NAND endurance is drastically decreased last 6 years. 6</p>
  </div>
  <div class="page">
    <p>What is the NAND Endurance ?</p>
    <p>The maximum number of write and erase cycles until a NAND cell is worn-out.</p>
  </div>
  <div class="page">
    <p>Because thin paper wears down more easily than thick paper.</p>
    <p>Why is the NAND Endurance Decreased ?</p>
    <p>Thick Paper</p>
    <p>Thin Paper</p>
    <p>Old technology</p>
    <p>Advanced Semiconductor</p>
    <p>technology</p>
  </div>
  <div class="page">
    <p>Trend of NAND Device Technologies</p>
    <p>+100% / 2 years</p>
    <p>-35% / 2 years</p>
    <p>Total amount of writes of NAND flash-based storages does not increase as much as we expected.</p>
    <p>Total amount of writes = Capacity  Endurance To</p>
    <p>ta l a</p>
    <p>m ou</p>
    <p>n t o</p>
    <p>f w ri</p>
    <p>te s</p>
    <p>Endurance</p>
  </div>
  <div class="page">
    <p>Lifetime Problem of NAND-based Storages</p>
    <p>Endurance</p>
    <p>Decreasing lifetime is a main barrier for sustainable growth.</p>
    <p>Total amount of writes Li</p>
    <p>fe ti</p>
    <p>m e</p>
    <p>Daily amount of data Lifetime =</p>
  </div>
  <div class="page">
    <p>Lifetime  Capacity  Endurance Daily workload  WAF</p>
    <p>Our goal</p>
    <p>Previous Research for Improving Lifetime</p>
    <p>Deduplication Compression Throttling</p>
    <p>Optimization of garbage collection &amp; wear leveling</p>
    <p>NAND Device</p>
    <p>System</p>
  </div>
  <div class="page">
    <p>Key Idea to Improve the NAND Endurance</p>
    <p>2000</p>
    <p>(1) Erasing with a lower erase voltage (2) Slowly erasing</p>
    <p>Hard Eraser</p>
    <p>Soft Eraser</p>
    <p>High Erase Voltage</p>
    <p>Low Erase Voltage</p>
  </div>
  <div class="page">
    <p>Motivation : Device Physics Model</p>
    <p>Program voltage</p>
    <p>Control Gate</p>
    <p>Floating Gate</p>
    <p>Tunnel Oxide</p>
    <p>Substrate</p>
    <p>Erase voltage</p>
    <p>Cross-section view of NAND flash memory cells Fast erase with</p>
    <p>a high erase voltage Slow erase with a</p>
    <p>lower erase voltage</p>
    <p>High damage Low damage</p>
    <p>Vth</p>
    <p>&amp; Erase time</p>
  </div>
  <div class="page">
    <p>Overview of Our Proposed Approach</p>
    <p>DPES (Dynamic Program and Erase Scaling) approach</p>
    <p>Dynamically changes program and erase voltage/time</p>
    <p>Improves the NAND endurance w/o degradation in the overall write throughput</p>
    <p>Erase Voltage Scaling</p>
    <p>Endurance vs.</p>
    <p>Erase Voltage</p>
    <p>Erase Time Scaling</p>
    <p>Endurance vs.</p>
    <p>Erase Time</p>
    <p>Program Time Scaling</p>
    <p>Erase Voltage vs.</p>
    <p>Program Time</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Lifetime Issues in NAND Flash-based Storages</p>
    <p>Key Components of the DPES Approach  Implementation of DPES-aware FTL</p>
    <p>Experimental Results</p>
    <p>Conclusions</p>
    <p>Q &amp; A</p>
  </div>
  <div class="page">
    <p>Erase Voltage Scaling Ef</p>
    <p>fe ct</p>
    <p>iv e</p>
    <p>W ea</p>
    <p>ri n</p>
    <p>g</p>
    <p>Normalized Erase Voltage</p>
    <p>Deep Erase Shallow Erase</p>
    <p>Lowering an erase voltage can reduce the effective wearing.</p>
    <p>The effective degree of NAND damage after one P/E cycle.</p>
  </div>
  <div class="page">
    <p>Erase Time Scaling Ef</p>
    <p>fe ct</p>
    <p>iv e</p>
    <p>W ea</p>
    <p>ri n</p>
    <p>g</p>
    <p>Normalized Erase Time</p>
    <p>Slowly erasing can further reduce the effective wearing.</p>
    <p>Fast Erase Slow Erase</p>
  </div>
  <div class="page">
    <p>Effect of Erase Voltage/Time Scaling</p>
    <p>P/E Cycles</p>
    <p>To ta</p>
    <p>l s um</p>
    <p>o f</p>
    <p>ef fe</p>
    <p>ct iv</p>
    <p>e w</p>
    <p>ea ri</p>
    <p>n g</p>
    <p>E.W. = 1.0 E.W. = 0.4</p>
  </div>
  <div class="page">
    <p>Side Effect of Erase Voltage Scaling</p>
    <p>Vth</p>
    <p>Default Erase</p>
    <p>Voltage</p>
    <p>Vth</p>
    <p>Low Erase</p>
    <p>Voltage</p>
    <p>Deep Erase Vth window</p>
    <p>Shallow Erase Vth window</p>
    <p>Vth</p>
    <p>When a low erase voltage is used, Vth distributions should be formed within the narrow Vth window.</p>
    <p>Adjust program controls</p>
  </div>
  <div class="page">
    <p>Program Time Scaling</p>
    <p>Step voltage</p>
    <p>Program Time</p>
    <p>Deeply erased cell</p>
    <p>Shallowly erased cell</p>
    <p>Program Time</p>
    <p>To form narrow Vth distributions, the program time is increased.</p>
    <p>ISPP Scheme</p>
    <p>Program controls should be differently adjusted for blocks erased with different erase voltages.</p>
  </div>
  <div class="page">
    <p>Tradeoff : Erase Voltage vs. Program Time</p>
    <p>N o</p>
    <p>rm al</p>
    <p>iz ed</p>
    <p>M in</p>
    <p>im u</p>
    <p>m</p>
    <p>Pr o</p>
    <p>g ra</p>
    <p>m T</p>
    <p>im e</p>
    <p>Normalized Erase Voltage</p>
    <p>Program</p>
    <p>Slow write</p>
    <p>Fast write</p>
    <p>Erase Deep erase</p>
    <p>Shallow erase</p>
    <p>Wmode (j)</p>
  </div>
  <div class="page">
    <p>Dynamic Program and Erase Scaling</p>
    <p>Low Endurance</p>
    <p>Low Performance</p>
    <p>High Performance High Endurance</p>
    <p>High Performance</p>
    <p>High Endurance</p>
    <p>Dynamic Program &amp; Erase Scaling</p>
    <p>Erase voltage Wearing</p>
    <p>Minimum program time</p>
    <p>NAND Chip</p>
    <p>DPESEnabled</p>
    <p>Erase speed Wearing</p>
    <p>ShortHighHigh</p>
    <p>LongLow Low</p>
    <p>HighFast</p>
    <p>LowSlow</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Lifetime Issues in NAND Flash-based Storages</p>
    <p>Key Components of the DPES Approach</p>
    <p>Implementation of DPES-aware FTL  Experimental Results</p>
    <p>Conclusions</p>
    <p>Q &amp; A</p>
  </div>
  <div class="page">
    <p>Overview of DPES-enabled FTL (AutoFTL)</p>
    <p>NAND Model Mode Selector</p>
    <p>Garbage Collector</p>
    <p>Wear Leveler</p>
    <p>NAND Setting Table</p>
    <p>Per-Block Mode Table</p>
    <p>Address Mapping Table</p>
    <p>NAND Flash MemoryNAND Flash MemoryNAND Flash Memory NAND Flash Memory</p>
    <p>Write Request</p>
    <p>DPES Manager</p>
    <p>Utilization</p>
    <p>Write Mode (i) Erase Voltage Mode(j) &amp; Time Mode (k)</p>
    <p>DeviceSettings Program, Erase, Read</p>
    <p>Circular Buffer</p>
  </div>
  <div class="page">
    <p>Write &amp; Erase Modes Selection Flow</p>
    <p>Mode Selector</p>
    <p>Circular Buffer</p>
    <p>Write Request</p>
    <p>Utilization</p>
    <p>Wmode (i) EVmode (j) ESmode (k)</p>
    <p>NAND Setting Table</p>
    <p>DeviceSettings</p>
    <p>NAND Flash MemoryNAND Flash Memory NAND Flash MemoryNAND Flash Memory</p>
    <p>Write Request</p>
    <p>GC is needed?</p>
    <p>Select Wmode (i)</p>
    <p>Select EVmode (j)</p>
    <p>Select ESmode (k)</p>
    <p>Erase (j, k)</p>
    <p>Write (i)</p>
    <p>yes</p>
    <p>no</p>
  </div>
  <div class="page">
    <p>AutoFTL uses a circular buffer for deciding the most appropriate write mode.</p>
    <p>Write Mode Selection</p>
    <p>Incoming Rate</p>
    <p>from host</p>
    <p>Outgoing Rate</p>
    <p>to storage Circular</p>
    <p>Buffer</p>
    <p>Buffer utilization is increased !! Buffer utilization is decreased !!</p>
  </div>
  <div class="page">
    <p>Erase Voltage Mode (EVMODE) Selection</p>
    <p>Current request</p>
    <p>Copy ERS PGM</p>
    <p>Garbage Collection time</p>
    <p>When there is no free space</p>
    <p>Without G.C. :  = 30%  ()</p>
    <p>()</p>
    <p>With G.C. :  =  +  + * copy erase</p>
    <p>= 30% + 10% + 10% = 50%</p>
    <p>Buffer Utilization ()</p>
    <p>() 27</p>
  </div>
  <div class="page">
    <p>Erase Speed Mode (ESMODE) Selection</p>
    <p>Fast erase (1x)</p>
    <p>Slow erase (4x)</p>
    <p>=  + * erase =  +</p>
    <p>_</p>
    <p>&lt; 100%</p>
    <p>Ef fe</p>
    <p>ct iv</p>
    <p>e W</p>
    <p>ea ri</p>
    <p>n g</p>
    <p>Normalized Erase Time 0%</p>
    <p>(Example)</p>
    <p>- 100-entries buffer - Operation time</p>
    <p>Program: 1.3 ms  Fast erase: 5 ms</p>
    <p>Slow erase Slow erase</p>
    <p>fast-erase = 3.8%</p>
    <p>slow-erase = 15.2%</p>
    <p>Buffer A Buffer B 28</p>
  </div>
  <div class="page">
    <p>Mismatch: Erase Mode vs. Write Mode</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Lifetime Issues in NAND Flash-based Storages</p>
    <p>Key Components of the DPES Approach</p>
    <p>Implementation of DPES-aware FTL</p>
    <p>Experimental Results  Conclusions  Q &amp; A</p>
  </div>
  <div class="page">
    <p>NAND Configurations</p>
    <p>Experimental Settings</p>
    <p>Buffer Size 32 MB ( = 4096 entries  8 KB)</p>
    <p>NAND Model</p>
    <p>Write mode</p>
    <p>Erase voltage mode</p>
    <p>Erase speed mode</p>
    <p>Fast, slow</p>
    <p>Write Request 6 enterprise traces from MSR Cambridge</p>
    <p>NAND chip</p>
    <p>NAND chip</p>
    <p>#0 #7  4 chips / channel  8 channels</p>
    <p>Channels</p>
  </div>
  <div class="page">
    <p>Characteristics of I/O Traces</p>
    <p>Distributions of normalized inter-arrival times (t)</p>
    <p>Requests</p>
    <p>Inter-arrival time</p>
    <p>t = small</p>
    <p>t = medium</p>
    <p>t = large</p>
    <p>proj_0 src1_2 hm_0 prxy_0 stg_0 web_0</p>
    <p>D is</p>
    <p>tr ib</p>
    <p>ut io</p>
    <p>n s</p>
  </div>
  <div class="page">
    <p>prxy_0</p>
    <p>src1_2</p>
    <p>Write mode distributions</p>
    <p>Overall Endurance Gain</p>
    <p>mode 3</p>
    <p>mode 2</p>
    <p>mode 1</p>
    <p>mode 0</p>
    <p>mode 4</p>
    <p>N or</p>
    <p>m al</p>
    <p>iz ed</p>
    <p>en du</p>
    <p>ra nc</p>
    <p>e ga</p>
    <p>in</p>
    <p>proj_0 src1_2 hm_0 prxy_0 stg_0 web_0</p>
    <p>Baseline AutoFTL</p>
    <p>+46% +50% +76% +82% +78% +80%</p>
    <p>Avg. +69%</p>
  </div>
  <div class="page">
    <p>Overall Write Throughput N</p>
    <p>or m</p>
    <p>al iz</p>
    <p>ed o</p>
    <p>ve ra</p>
    <p>ll w</p>
    <p>ri te</p>
    <p>th ro</p>
    <p>ug h</p>
    <p>pu t</p>
    <p>proj_0 src1_2 hm_0 prxy_0 stg_0 web_0</p>
    <p>The overall write throughput degradation was less than 2.2%.  Lazy erases were very rare: less than one lazy erase</p>
    <p>per 1000 erases.</p>
    <p>AutoFTLBaseline</p>
  </div>
  <div class="page">
    <p>proj_0 src1_2 hm_0 prxy_0 stg_0 web_0</p>
    <p>N or</p>
    <p>m al</p>
    <p>iz ed</p>
    <p>en du</p>
    <p>ra nc</p>
    <p>e ga</p>
    <p>in (no erase time scaling)AutoFTL AutoFTL</p>
    <p>Effect of Erase Time Scaling</p>
    <p>+14% +13% +17% +17% +18% +17% Max.</p>
    <p>+18%</p>
    <p>proj_0 src1_2 hm_0 prxy_0 stg_0 web_0N or</p>
    <p>m al</p>
    <p>iz ed</p>
    <p>o ve</p>
    <p>ra ll</p>
    <p>w ri</p>
    <p>te th</p>
    <p>ro ug</p>
    <p>h pu</p>
    <p>t (no erase time scaling)AutoFTL AutoFTL</p>
  </div>
  <div class="page">
    <p>Conclusions</p>
    <p>We have presented the DPES approach for improving the lifetime of flash-based storage systems</p>
    <p>Actively exploits the tradeoff relationship between the NAND endurance and the erase voltage/time.</p>
    <p>Implemented the DPES-aware FTL (autoFTL) which dynamically changes multiple erase and write modes.</p>
    <p>The NAND endurance was improved by 69% on average with less than 2.2% decrease in the overall write throughput.</p>
  </div>
</Presentation>
