# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Mar 13 2019 00:12:39

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Pc2Drone|clk_system
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Pc2Drone|clk_system:R vs. Pc2Drone|clk_system:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: uart_input
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: debug_sinkdatavalid_output
			6.2.2::Path details for port: debug_state_output[0]
			6.2.3::Path details for port: debug_state_output[1]
			6.2.4::Path details for port: debug_state_output[2]
			6.2.5::Path details for port: debug_state_output[3]
			6.2.6::Path details for port: frame_decoder_dv
			6.2.7::Path details for port: uart_data_rdy
		6.3::PI to PO Path Details
			6.3.1::Path details for port: uart_input_debug
		6.4::Hold Times Path Details
			6.4.1::Path details for port: uart_input
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: debug_sinkdatavalid_output
			6.5.2::Path details for port: debug_state_output[0]
			6.5.3::Path details for port: debug_state_output[1]
			6.5.4::Path details for port: debug_state_output[2]
			6.5.5::Path details for port: debug_state_output[3]
			6.5.6::Path details for port: frame_decoder_dv
			6.5.7::Path details for port: uart_data_rdy
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: uart_input_debug
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system  | Frequency: 59.69 MHz  | Target: 88.26 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Pc2Drone|clk_system  Pc2Drone|clk_system  11330            -5424       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
uart_input  clk_system  -1417        Pc2Drone|clk_system:R  


                       3.2::Clock to Out
                       -----------------

Data Port                   Clock Port  Clock to Out  Clock Reference:Phase  
--------------------------  ----------  ------------  ---------------------  
debug_sinkdatavalid_output  clk_system  13061         Pc2Drone|clk_system:R  
debug_state_output[0]       clk_system  17935         Pc2Drone|clk_system:R  
debug_state_output[1]       clk_system  17246         Pc2Drone|clk_system:R  
debug_state_output[2]       clk_system  19816         Pc2Drone|clk_system:R  
debug_state_output[3]       clk_system  16174         Pc2Drone|clk_system:R  
frame_decoder_dv            clk_system  15194         Pc2Drone|clk_system:R  
uart_data_rdy               clk_system  13578         Pc2Drone|clk_system:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
uart_input         uart_input_debug    6836        


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
uart_input  clk_system  2606        Pc2Drone|clk_system:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port                   Clock Port  Minimum Clock to Out  Clock Reference:Phase  
--------------------------  ----------  --------------------  ---------------------  
debug_sinkdatavalid_output  clk_system  12450                 Pc2Drone|clk_system:R  
debug_state_output[0]       clk_system  15470                 Pc2Drone|clk_system:R  
debug_state_output[1]       clk_system  15059                 Pc2Drone|clk_system:R  
debug_state_output[2]       clk_system  15629                 Pc2Drone|clk_system:R  
debug_state_output[3]       clk_system  14728                 Pc2Drone|clk_system:R  
frame_decoder_dv            clk_system  14927                 Pc2Drone|clk_system:R  
uart_data_rdy               clk_system  12993                 Pc2Drone|clk_system:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
uart_input         uart_input_debug    6281                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Pc2Drone|clk_system
*************************************************
Clock: Pc2Drone|clk_system
Frequency: 59.69 MHz | Target: 88.26 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_15_LC_12_3_7/in3
Capture Clock    : uart_frame_decoder.WDT_15_LC_12_3_7/clk
Setup Constraint : 11330p
Path slack       : -5425p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     14636
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         22046
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
uart_frame_decoder.WDT_7_LC_12_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             18602  -5424  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                      ICE_CARRY_IN_MUX               0             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                     ICE_CARRY_IN_MUX             556             19436  -5424  RISE       2
uart_frame_decoder.WDT_8_LC_12_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             19436  -5424  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             19715  -5424  RISE       2
uart_frame_decoder.WDT_9_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             19715  -5424  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             19993  -5424  RISE       2
uart_frame_decoder.WDT_10_LC_12_3_2/carryin         LogicCell40_SEQ_MODE_1000      0             19993  -5424  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/carryout        LogicCell40_SEQ_MODE_1000    278             20271  -5424  RISE       2
uart_frame_decoder.WDT_11_LC_12_3_3/carryin         LogicCell40_SEQ_MODE_1000      0             20271  -5424  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/carryout        LogicCell40_SEQ_MODE_1000    278             20549  -5424  RISE       2
uart_frame_decoder.WDT_12_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_1000      0             20549  -5424  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_1000    278             20827  -5424  RISE       2
uart_frame_decoder.WDT_13_LC_12_3_5/carryin         LogicCell40_SEQ_MODE_1000      0             20827  -5424  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/carryout        LogicCell40_SEQ_MODE_1000    278             21105  -5424  RISE       2
uart_frame_decoder.WDT_14_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_1000      0             21105  -5424  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_1000    278             21383  -5424  RISE       1
I__1076/I                                           InMux                          0             21383  -5424  RISE       1
I__1076/O                                           InMux                        662             22046  -5424  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/in3             LogicCell40_SEQ_MODE_1000      0             22046  -5424  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Pc2Drone|clk_system:R vs. Pc2Drone|clk_system:R)
*******************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_15_LC_12_3_7/in3
Capture Clock    : uart_frame_decoder.WDT_15_LC_12_3_7/clk
Setup Constraint : 11330p
Path slack       : -5425p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     14636
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         22046
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
uart_frame_decoder.WDT_7_LC_12_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             18602  -5424  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                      ICE_CARRY_IN_MUX               0             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                     ICE_CARRY_IN_MUX             556             19436  -5424  RISE       2
uart_frame_decoder.WDT_8_LC_12_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             19436  -5424  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             19715  -5424  RISE       2
uart_frame_decoder.WDT_9_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             19715  -5424  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             19993  -5424  RISE       2
uart_frame_decoder.WDT_10_LC_12_3_2/carryin         LogicCell40_SEQ_MODE_1000      0             19993  -5424  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/carryout        LogicCell40_SEQ_MODE_1000    278             20271  -5424  RISE       2
uart_frame_decoder.WDT_11_LC_12_3_3/carryin         LogicCell40_SEQ_MODE_1000      0             20271  -5424  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/carryout        LogicCell40_SEQ_MODE_1000    278             20549  -5424  RISE       2
uart_frame_decoder.WDT_12_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_1000      0             20549  -5424  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_1000    278             20827  -5424  RISE       2
uart_frame_decoder.WDT_13_LC_12_3_5/carryin         LogicCell40_SEQ_MODE_1000      0             20827  -5424  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/carryout        LogicCell40_SEQ_MODE_1000    278             21105  -5424  RISE       2
uart_frame_decoder.WDT_14_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_1000      0             21105  -5424  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_1000    278             21383  -5424  RISE       1
I__1076/I                                           InMux                          0             21383  -5424  RISE       1
I__1076/O                                           InMux                        662             22046  -5424  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/in3             LogicCell40_SEQ_MODE_1000      0             22046  -5424  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: uart_input
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : uart_input
Clock Port        : clk_system
Clock Reference   : Pc2Drone|clk_system:R
Setup Time        : -1417


Data Path Delay                3874
+ Setup Time                    728
- Capture Clock Path Delay    -6020
---------------------------- ------
Setup to Clock                -1417

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_input                           Pc2Drone                   0      0                  RISE  1       
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
uart_input_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1000               RISE  1       
I__206/I                             Odrv4                      0      1000               RISE  1       
I__206/O                             Odrv4                      596    1596               RISE  1       
I__208/I                             Span4Mux_h                 0      1596               RISE  1       
I__208/O                             Span4Mux_h                 517    2113               RISE  1       
I__210/I                             LocalMux                   0      2113               RISE  1       
I__210/O                             LocalMux                   1099   3212               RISE  1       
I__212/I                             InMux                      0      3212               RISE  1       
I__212/O                             InMux                      662    3874               RISE  1       
uart_sync.aux_0__0__0_LC_7_2_1/in3   LogicCell40_SEQ_MODE_1000  0      3874               RISE  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1049/I                                                ClkMux                     0      5132               RISE  1       
I__1049/O                                                ClkMux                     887    6020               RISE  1       
uart_sync.aux_0__0__0_LC_7_2_1/clk                       LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: debug_sinkdatavalid_output
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_sinkdatavalid_output
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 13061


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              5651
---------------------------- ------
Clock To Out Delay            13061

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1035/I                                                ClkMux                     0      5132               RISE  1       
I__1035/O                                                ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_rdy_LC_10_3_3/lcout                         LogicCell40_SEQ_MODE_1000  1391   7410               RISE  21      
I__1223/I                                             Odrv4                      0      7410               RISE  1       
I__1223/O                                             Odrv4                      596    8006               RISE  1       
I__1234/I                                             Span4Mux_s2_v              0      8006               RISE  1       
I__1234/O                                             Span4Mux_s2_v              437    8443               RISE  1       
I__1245/I                                             LocalMux                   0      8443               RISE  1       
I__1245/O                                             LocalMux                   1099   9543               RISE  1       
I__1256/I                                             IoInMux                    0      9543               RISE  1       
I__1256/O                                             IoInMux                    662    10205              RISE  1       
debug_sinkdatavalid_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10205              RISE  1       
debug_sinkdatavalid_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    10973              FALL  1       
debug_sinkdatavalid_output_obuf_iopad/DIN             IO_PAD                     0      10973              FALL  1       
debug_sinkdatavalid_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13061              FALL  1       
debug_sinkdatavalid_output                            Pc2Drone                   0      13061              FALL  1       

6.2.2::Path details for port: debug_state_output[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[0]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 17935


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay             10525
---------------------------- ------
Clock To Out Delay            17935

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1031/I                                                ClkMux                     0      5132               RISE  1       
I__1031/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_1_LC_11_4_1/lcout           LogicCell40_SEQ_MODE_1000  1391   7410               RISE  5       
I__1155/I                                              Odrv4                      0      7410               RISE  1       
I__1155/O                                              Odrv4                      596    8006               RISE  1       
I__1160/I                                              LocalMux                   0      8006               RISE  1       
I__1160/O                                              LocalMux                   1099   9106               RISE  1       
I__1162/I                                              InMux                      0      9106               RISE  1       
I__1162/O                                              InMux                      662    9768               RISE  1       
uart_frame_decoder.state_1_RNICQTG_7_LC_13_4_3/in3     LogicCell40_SEQ_MODE_0000  0      9768               RISE  1       
uart_frame_decoder.state_1_RNICQTG_7_LC_13_4_3/ltout   LogicCell40_SEQ_MODE_0000  609    10377              FALL  1       
I__1144/I                                              CascadeMux                 0      10377              FALL  1       
I__1144/O                                              CascadeMux                 0      10377              FALL  1       
uart_frame_decoder.state_1_RNI3NAA1_3_LC_13_4_4/in2    LogicCell40_SEQ_MODE_0000  0      10377              FALL  1       
uart_frame_decoder.state_1_RNI3NAA1_3_LC_13_4_4/lcout  LogicCell40_SEQ_MODE_0000  1179   11556              RISE  1       
I__1132/I                                              Odrv4                      0      11556              RISE  1       
I__1132/O                                              Odrv4                      596    12152              RISE  1       
I__1133/I                                              Span4Mux_s3_v              0      12152              RISE  1       
I__1133/O                                              Span4Mux_s3_v              543    12695              RISE  1       
I__1134/I                                              IoSpan4Mux                 0      12695              RISE  1       
I__1134/O                                              IoSpan4Mux                 622    13317              RISE  1       
I__1135/I                                              LocalMux                   0      13317              RISE  1       
I__1135/O                                              LocalMux                   1099   14417              RISE  1       
I__1136/I                                              IoInMux                    0      14417              RISE  1       
I__1136/O                                              IoInMux                    662    15079              RISE  1       
debug_state_output_obuf_0_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      15079              RISE  1       
debug_state_output_obuf_0_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     768    15847              FALL  1       
debug_state_output_obuf_0_iopad/DIN                    IO_PAD                     0      15847              FALL  1       
debug_state_output_obuf_0_iopad/PACKAGEPIN:out         IO_PAD                     2088   17935              FALL  1       
debug_state_output[0]                                  Pc2Drone                   0      17935              FALL  1       

6.2.3::Path details for port: debug_state_output[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[1]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 17246


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              9836
---------------------------- ------
Clock To Out Delay            17246

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1027/I                                                ClkMux                     0      5132               RISE  1       
I__1027/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_6_LC_12_4_4/lcout           LogicCell40_SEQ_MODE_1000  1391   7410               RISE  3       
I__1127/I                                              LocalMux                   0      7410               RISE  1       
I__1127/O                                              LocalMux                   1099   8510               RISE  1       
I__1130/I                                              InMux                      0      8510               RISE  1       
I__1130/O                                              InMux                      662    9172               RISE  1       
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/in0     LogicCell40_SEQ_MODE_0000  0      9172               RISE  1       
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/ltout   LogicCell40_SEQ_MODE_0000  901    10073              FALL  1       
I__1102/I                                              CascadeMux                 0      10073              FALL  1       
I__1102/O                                              CascadeMux                 0      10073              FALL  1       
uart_frame_decoder.state_1_RNID8391_2_LC_13_4_6/in2    LogicCell40_SEQ_MODE_0000  0      10073              FALL  1       
uart_frame_decoder.state_1_RNID8391_2_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000  1179   11251              RISE  1       
I__1077/I                                              Odrv12                     0      11251              RISE  1       
I__1077/O                                              Odrv12                     1073   12324              RISE  1       
I__1078/I                                              Span12Mux_s3_v             0      12324              RISE  1       
I__1078/O                                              Span12Mux_s3_v             305    12629              RISE  1       
I__1079/I                                              LocalMux                   0      12629              RISE  1       
I__1079/O                                              LocalMux                   1099   13728              RISE  1       
I__1080/I                                              IoInMux                    0      13728              RISE  1       
I__1080/O                                              IoInMux                    662    14390              RISE  1       
debug_state_output_obuf_1_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      14390              RISE  1       
debug_state_output_obuf_1_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     768    15158              FALL  1       
debug_state_output_obuf_1_iopad/DIN                    IO_PAD                     0      15158              FALL  1       
debug_state_output_obuf_1_iopad/PACKAGEPIN:out         IO_PAD                     2088   17246              FALL  1       
debug_state_output[1]                                  Pc2Drone                   0      17246              FALL  1       

6.2.4::Path details for port: debug_state_output[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[2]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 19816


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay             12406
---------------------------- ------
Clock To Out Delay            19816

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1027/I                                                ClkMux                     0      5132               RISE  1       
I__1027/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_6_LC_12_4_4/lcout           LogicCell40_SEQ_MODE_1000  1391   7410               RISE  3       
I__1127/I                                              LocalMux                   0      7410               RISE  1       
I__1127/O                                              LocalMux                   1099   8510               RISE  1       
I__1130/I                                              InMux                      0      8510               RISE  1       
I__1130/O                                              InMux                      662    9172               RISE  1       
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/in0     LogicCell40_SEQ_MODE_0000  0      9172               RISE  1       
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/lcout   LogicCell40_SEQ_MODE_0000  1245   10417              RISE  1       
I__1117/I                                              LocalMux                   0      10417              RISE  1       
I__1117/O                                              LocalMux                   1099   11516              RISE  1       
I__1118/I                                              InMux                      0      11516              RISE  1       
I__1118/O                                              InMux                      662    12178              RISE  1       
uart_frame_decoder.state_1_RNIUQR11_4_LC_13_4_0/in1    LogicCell40_SEQ_MODE_0000  0      12178              RISE  1       
uart_frame_decoder.state_1_RNIUQR11_4_LC_13_4_0/lcout  LogicCell40_SEQ_MODE_0000  1179   13357              RISE  1       
I__1173/I                                              Odrv4                      0      13357              RISE  1       
I__1173/O                                              Odrv4                      596    13953              RISE  1       
I__1174/I                                              IoSpan4Mux                 0      13953              RISE  1       
I__1174/O                                              IoSpan4Mux                 622    14576              RISE  1       
I__1175/I                                              IoSpan4Mux                 0      14576              RISE  1       
I__1175/O                                              IoSpan4Mux                 622    15198              RISE  1       
I__1176/I                                              LocalMux                   0      15198              RISE  1       
I__1176/O                                              LocalMux                   1099   16297              RISE  1       
I__1177/I                                              IoInMux                    0      16297              RISE  1       
I__1177/O                                              IoInMux                    662    16960              RISE  1       
debug_state_output_obuf_2_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      16960              RISE  1       
debug_state_output_obuf_2_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     768    17728              FALL  1       
debug_state_output_obuf_2_iopad/DIN                    IO_PAD                     0      17728              FALL  1       
debug_state_output_obuf_2_iopad/PACKAGEPIN:out         IO_PAD                     2088   19816              FALL  1       
debug_state_output[2]                                  Pc2Drone                   0      19816              FALL  1       

6.2.5::Path details for port: debug_state_output[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[3]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 16174


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8764
---------------------------- ------
Clock To Out Delay            16174

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1027/I                                                ClkMux                     0      5132               RISE  1       
I__1027/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_10_LC_12_4_0/lcout         LogicCell40_SEQ_MODE_1000  1391   7410               RISE  9       
I__1084/I                                             LocalMux                   0      7410               RISE  1       
I__1084/O                                             LocalMux                   1099   8510               RISE  1       
I__1089/I                                             InMux                      0      8510               RISE  1       
I__1089/O                                             InMux                      662    9172               RISE  1       
uart_frame_decoder.state_1_RNI8L5O_8_LC_13_4_1/in0    LogicCell40_SEQ_MODE_0000  0      9172               RISE  1       
uart_frame_decoder.state_1_RNI8L5O_8_LC_13_4_1/lcout  LogicCell40_SEQ_MODE_0000  1245   10417              RISE  1       
I__1163/I                                             Odrv4                      0      10417              RISE  1       
I__1163/O                                             Odrv4                      596    11013              RISE  1       
I__1164/I                                             Span4Mux_s3_v              0      11013              RISE  1       
I__1164/O                                             Span4Mux_s3_v              543    11556              RISE  1       
I__1165/I                                             LocalMux                   0      11556              RISE  1       
I__1165/O                                             LocalMux                   1099   12655              RISE  1       
I__1166/I                                             IoInMux                    0      12655              RISE  1       
I__1166/O                                             IoInMux                    662    13317              RISE  1       
debug_state_output_obuf_3_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      13317              RISE  1       
debug_state_output_obuf_3_preio/PADOUT                PRE_IO_PIN_TYPE_011001     768    14086              FALL  1       
debug_state_output_obuf_3_iopad/DIN                   IO_PAD                     0      14086              FALL  1       
debug_state_output_obuf_3_iopad/PACKAGEPIN:out        IO_PAD                     2088   16174              FALL  1       
debug_state_output[3]                                 Pc2Drone                   0      16174              FALL  1       

6.2.6::Path details for port: frame_decoder_dv
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : frame_decoder_dv
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15194


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7784
---------------------------- ------
Clock To Out Delay            15194

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1051/I                                                ClkMux                     0      5132               RISE  1       
I__1051/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.source_data_valid_LC_7_1_2/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               FALL  2       
I__214/I                                             Odrv12                     0      7410               FALL  1       
I__214/O                                             Odrv12                     1232   8642               FALL  1       
I__216/I                                             Span12Mux_h                0      8642               FALL  1       
I__216/O                                             Span12Mux_h                1232   9874               FALL  1       
I__218/I                                             Sp12to4                    0      9874               FALL  1       
I__218/O                                             Sp12to4                    848    10722              FALL  1       
I__219/I                                             Span4Mux_s0_v              0      10722              FALL  1       
I__219/O                                             Span4Mux_s0_v              344    11066              FALL  1       
I__220/I                                             LocalMux                   0      11066              FALL  1       
I__220/O                                             LocalMux                   768    11834              FALL  1       
I__221/I                                             IoInMux                    0      11834              FALL  1       
I__221/O                                             IoInMux                    503    12337              FALL  1       
frame_decoder_dv_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      12337              FALL  1       
frame_decoder_dv_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     768    13106              FALL  1       
frame_decoder_dv_obuf_iopad/DIN                      IO_PAD                     0      13106              FALL  1       
frame_decoder_dv_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2088   15194              FALL  1       
frame_decoder_dv                                     Pc2Drone                   0      15194              FALL  1       

6.2.7::Path details for port: uart_data_rdy
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : uart_data_rdy
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 13578


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              6168
---------------------------- ------
Clock To Out Delay            13578

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1035/I                                                ClkMux                     0      5132               RISE  1       
I__1035/O                                                ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_rdy_LC_10_3_3/lcout            LogicCell40_SEQ_MODE_1000  1391   7410               RISE  21      
I__1220/I                                Odrv4                      0      7410               RISE  1       
I__1220/O                                Odrv4                      596    8006               RISE  1       
I__1230/I                                Span4Mux_h                 0      8006               RISE  1       
I__1230/O                                Span4Mux_h                 517    8523               RISE  1       
I__1241/I                                Span4Mux_s2_v              0      8523               RISE  1       
I__1241/O                                Span4Mux_s2_v              437    8960               RISE  1       
I__1246/I                                LocalMux                   0      8960               RISE  1       
I__1246/O                                LocalMux                   1099   10059              RISE  1       
I__1257/I                                IoInMux                    0      10059              RISE  1       
I__1257/O                                IoInMux                    662    10722              RISE  1       
uart_data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10722              RISE  1       
uart_data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    11490              FALL  1       
uart_data_rdy_obuf_iopad/DIN             IO_PAD                     0      11490              FALL  1       
uart_data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13578              FALL  1       
uart_data_rdy                            Pc2Drone                   0      13578              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: uart_input_debug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : uart_input_debug
Input Port       : uart_input
Pad to Pad Delay : 6836

Pad to Pad Path
pin name                                    model name              delay  cummulative delay  edge  Fanout  
------------------------------------------  ----------------------  -----  -----------------  ----  ------  
uart_input                                  Pc2Drone                0      0                  RISE  1       
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
uart_input_ibuf_iopad/DOUT                  IO_PAD                  510    510                RISE  1       
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001  490    1000               RISE  1       
I__205/I                                    Odrv4                   0      1000               RISE  1       
I__205/O                                    Odrv4                   596    1596               RISE  1       
I__207/I                                    IoSpan4Mux              0      1596               RISE  1       
I__207/O                                    IoSpan4Mux              622    2219               RISE  1       
I__209/I                                    LocalMux                0      2219               RISE  1       
I__209/O                                    LocalMux                1099   3318               RISE  1       
I__211/I                                    IoInMux                 0      3318               RISE  1       
I__211/O                                    IoInMux                 662    3980               RISE  1       
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3980               RISE  1       
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  768    4748               FALL  1       
uart_input_debug_obuf_iopad/DIN             IO_PAD                  0      4748               FALL  1       
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2088   6836               FALL  1       
uart_input_debug                            Pc2Drone                0      6836               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: uart_input
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : uart_input
Clock Port        : clk_system
Clock Reference   : Pc2Drone|clk_system:R
Hold Time         : 2606


Capture Clock Path Delay       6020
+ Hold  Time                      0
- Data Path Delay             -3414
---------------------------- ------
Hold Time                      2606

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_input                           Pc2Drone                   0      0                  FALL  1       
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
uart_input_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    950                FALL  1       
I__206/I                             Odrv4                      0      950                FALL  1       
I__206/O                             Odrv4                      649    1599               FALL  1       
I__208/I                             Span4Mux_h                 0      1599               FALL  1       
I__208/O                             Span4Mux_h                 543    2142               FALL  1       
I__210/I                             LocalMux                   0      2142               FALL  1       
I__210/O                             LocalMux                   768    2910               FALL  1       
I__212/I                             InMux                      0      2910               FALL  1       
I__212/O                             InMux                      503    3414               FALL  1       
uart_sync.aux_0__0__0_LC_7_2_1/in3   LogicCell40_SEQ_MODE_1000  0      3414               FALL  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1049/I                                                ClkMux                     0      5132               RISE  1       
I__1049/O                                                ClkMux                     887    6020               RISE  1       
uart_sync.aux_0__0__0_LC_7_2_1/clk                       LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: debug_sinkdatavalid_output
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_sinkdatavalid_output
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 12450


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              5040
---------------------------- ------
Clock To Out Delay            12450

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1035/I                                                ClkMux                     0      5132               RISE  1       
I__1035/O                                                ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_rdy_LC_10_3_3/lcout                         LogicCell40_SEQ_MODE_1000  1391   7410               FALL  21      
I__1223/I                                             Odrv4                      0      7410               FALL  1       
I__1223/O                                             Odrv4                      649    8059               FALL  1       
I__1234/I                                             Span4Mux_s2_v              0      8059               FALL  1       
I__1234/O                                             Span4Mux_s2_v              450    8510               FALL  1       
I__1245/I                                             LocalMux                   0      8510               FALL  1       
I__1245/O                                             LocalMux                   768    9278               FALL  1       
I__1256/I                                             IoInMux                    0      9278               FALL  1       
I__1256/O                                             IoInMux                    503    9781               FALL  1       
debug_sinkdatavalid_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9781               FALL  1       
debug_sinkdatavalid_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    10536              RISE  1       
debug_sinkdatavalid_output_obuf_iopad/DIN             IO_PAD                     0      10536              RISE  1       
debug_sinkdatavalid_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   12450              RISE  1       
debug_sinkdatavalid_output                            Pc2Drone                   0      12450              RISE  1       

6.5.2::Path details for port: debug_state_output[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[0]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15470


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8060
---------------------------- ------
Clock To Out Delay            15470

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1027/I                                                ClkMux                     0      5132               RISE  1       
I__1027/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_5_LC_12_4_3/lcout           LogicCell40_SEQ_MODE_1000  1391   7410               FALL  4       
I__1138/I                                              LocalMux                   0      7410               FALL  1       
I__1138/O                                              LocalMux                   768    8179               FALL  1       
I__1141/I                                              InMux                      0      8179               FALL  1       
I__1141/O                                              InMux                      503    8682               FALL  1       
uart_frame_decoder.state_1_RNI3NAA1_3_LC_13_4_4/in3    LogicCell40_SEQ_MODE_0000  0      8682               FALL  1       
uart_frame_decoder.state_1_RNI3NAA1_3_LC_13_4_4/lcout  LogicCell40_SEQ_MODE_0000  874    9556               FALL  1       
I__1132/I                                              Odrv4                      0      9556               FALL  1       
I__1132/O                                              Odrv4                      649    10205              FALL  1       
I__1133/I                                              Span4Mux_s3_v              0      10205              FALL  1       
I__1133/O                                              Span4Mux_s3_v              583    10788              FALL  1       
I__1134/I                                              IoSpan4Mux                 0      10788              FALL  1       
I__1134/O                                              IoSpan4Mux                 742    11529              FALL  1       
I__1135/I                                              LocalMux                   0      11529              FALL  1       
I__1135/O                                              LocalMux                   768    12298              FALL  1       
I__1136/I                                              IoInMux                    0      12298              FALL  1       
I__1136/O                                              IoInMux                    503    12801              FALL  1       
debug_state_output_obuf_0_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      12801              FALL  1       
debug_state_output_obuf_0_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     755    13556              RISE  1       
debug_state_output_obuf_0_iopad/DIN                    IO_PAD                     0      13556              RISE  1       
debug_state_output_obuf_0_iopad/PACKAGEPIN:out         IO_PAD                     1914   15470              RISE  1       
debug_state_output[0]                                  Pc2Drone                   0      15470              RISE  1       

6.5.3::Path details for port: debug_state_output[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[1]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15059


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7649
---------------------------- ------
Clock To Out Delay            15059

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1027/I                                                ClkMux                     0      5132               RISE  1       
I__1027/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_10_LC_12_4_0/lcout          LogicCell40_SEQ_MODE_1000  1391   7410               FALL  9       
I__1084/I                                              LocalMux                   0      7410               FALL  1       
I__1084/O                                              LocalMux                   768    8179               FALL  1       
I__1090/I                                              InMux                      0      8179               FALL  1       
I__1090/O                                              InMux                      503    8682               FALL  1       
uart_frame_decoder.state_1_RNID8391_2_LC_13_4_6/in3    LogicCell40_SEQ_MODE_0000  0      8682               FALL  1       
uart_frame_decoder.state_1_RNID8391_2_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000  874    9556               FALL  1       
I__1077/I                                              Odrv12                     0      9556               FALL  1       
I__1077/O                                              Odrv12                     1232   10788              FALL  1       
I__1078/I                                              Span12Mux_s3_v             0      10788              FALL  1       
I__1078/O                                              Span12Mux_s3_v             331    11119              FALL  1       
I__1079/I                                              LocalMux                   0      11119              FALL  1       
I__1079/O                                              LocalMux                   768    11887              FALL  1       
I__1080/I                                              IoInMux                    0      11887              FALL  1       
I__1080/O                                              IoInMux                    503    12390              FALL  1       
debug_state_output_obuf_1_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      12390              FALL  1       
debug_state_output_obuf_1_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     755    13145              RISE  1       
debug_state_output_obuf_1_iopad/DIN                    IO_PAD                     0      13145              RISE  1       
debug_state_output_obuf_1_iopad/PACKAGEPIN:out         IO_PAD                     1914   15059              RISE  1       
debug_state_output[1]                                  Pc2Drone                   0      15059              RISE  1       

6.5.4::Path details for port: debug_state_output[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[2]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15629


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8219
---------------------------- ------
Clock To Out Delay            15629

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1027/I                                                ClkMux                     0      5132               RISE  1       
I__1027/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_5_LC_12_4_3/lcout           LogicCell40_SEQ_MODE_1000  1391   7410               FALL  4       
I__1138/I                                              LocalMux                   0      7410               FALL  1       
I__1138/O                                              LocalMux                   768    8179               FALL  1       
I__1142/I                                              InMux                      0      8179               FALL  1       
I__1142/O                                              InMux                      503    8682               FALL  1       
uart_frame_decoder.state_1_RNIUQR11_4_LC_13_4_0/in3    LogicCell40_SEQ_MODE_0000  0      8682               FALL  1       
uart_frame_decoder.state_1_RNIUQR11_4_LC_13_4_0/lcout  LogicCell40_SEQ_MODE_0000  874    9556               FALL  1       
I__1173/I                                              Odrv4                      0      9556               FALL  1       
I__1173/O                                              Odrv4                      649    10205              FALL  1       
I__1174/I                                              IoSpan4Mux                 0      10205              FALL  1       
I__1174/O                                              IoSpan4Mux                 742    10947              FALL  1       
I__1175/I                                              IoSpan4Mux                 0      10947              FALL  1       
I__1175/O                                              IoSpan4Mux                 742    11688              FALL  1       
I__1176/I                                              LocalMux                   0      11688              FALL  1       
I__1176/O                                              LocalMux                   768    12457              FALL  1       
I__1177/I                                              IoInMux                    0      12457              FALL  1       
I__1177/O                                              IoInMux                    503    12960              FALL  1       
debug_state_output_obuf_2_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      12960              FALL  1       
debug_state_output_obuf_2_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     755    13715              RISE  1       
debug_state_output_obuf_2_iopad/DIN                    IO_PAD                     0      13715              RISE  1       
debug_state_output_obuf_2_iopad/PACKAGEPIN:out         IO_PAD                     1914   15629              RISE  1       
debug_state_output[2]                                  Pc2Drone                   0      15629              RISE  1       

6.5.5::Path details for port: debug_state_output[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[3]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 14728


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7318
---------------------------- ------
Clock To Out Delay            14728

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1027/I                                                ClkMux                     0      5132               RISE  1       
I__1027/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_9_LC_12_4_7/lcout          LogicCell40_SEQ_MODE_1000  1391   7410               FALL  4       
I__1146/I                                             LocalMux                   0      7410               FALL  1       
I__1146/O                                             LocalMux                   768    8179               FALL  1       
I__1150/I                                             InMux                      0      8179               FALL  1       
I__1150/O                                             InMux                      503    8682               FALL  1       
uart_frame_decoder.state_1_RNI8L5O_8_LC_13_4_1/in3    LogicCell40_SEQ_MODE_0000  0      8682               FALL  1       
uart_frame_decoder.state_1_RNI8L5O_8_LC_13_4_1/lcout  LogicCell40_SEQ_MODE_0000  874    9556               FALL  1       
I__1163/I                                             Odrv4                      0      9556               FALL  1       
I__1163/O                                             Odrv4                      649    10205              FALL  1       
I__1164/I                                             Span4Mux_s3_v              0      10205              FALL  1       
I__1164/O                                             Span4Mux_s3_v              583    10788              FALL  1       
I__1165/I                                             LocalMux                   0      10788              FALL  1       
I__1165/O                                             LocalMux                   768    11556              FALL  1       
I__1166/I                                             IoInMux                    0      11556              FALL  1       
I__1166/O                                             IoInMux                    503    12059              FALL  1       
debug_state_output_obuf_3_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      12059              FALL  1       
debug_state_output_obuf_3_preio/PADOUT                PRE_IO_PIN_TYPE_011001     755    12814              RISE  1       
debug_state_output_obuf_3_iopad/DIN                   IO_PAD                     0      12814              RISE  1       
debug_state_output_obuf_3_iopad/PACKAGEPIN:out        IO_PAD                     1914   14728              RISE  1       
debug_state_output[3]                                 Pc2Drone                   0      14728              RISE  1       

6.5.6::Path details for port: frame_decoder_dv
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : frame_decoder_dv
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 14927


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7517
---------------------------- ------
Clock To Out Delay            14927

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1051/I                                                ClkMux                     0      5132               RISE  1       
I__1051/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.source_data_valid_LC_7_1_2/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               RISE  2       
I__214/I                                             Odrv12                     0      7410               RISE  1       
I__214/O                                             Odrv12                     1073   8483               RISE  1       
I__216/I                                             Span12Mux_h                0      8483               RISE  1       
I__216/O                                             Span12Mux_h                1073   9556               RISE  1       
I__218/I                                             Sp12to4                    0      9556               RISE  1       
I__218/O                                             Sp12to4                    596    10152              RISE  1       
I__219/I                                             Span4Mux_s0_v              0      10152              RISE  1       
I__219/O                                             Span4Mux_s0_v              344    10496              RISE  1       
I__220/I                                             LocalMux                   0      10496              RISE  1       
I__220/O                                             LocalMux                   1099   11596              RISE  1       
I__221/I                                             IoInMux                    0      11596              RISE  1       
I__221/O                                             IoInMux                    662    12258              RISE  1       
frame_decoder_dv_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      12258              RISE  1       
frame_decoder_dv_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     755    13013              RISE  1       
frame_decoder_dv_obuf_iopad/DIN                      IO_PAD                     0      13013              RISE  1       
frame_decoder_dv_obuf_iopad/PACKAGEPIN:out           IO_PAD                     1914   14927              RISE  1       
frame_decoder_dv                                     Pc2Drone                   0      14927              RISE  1       

6.5.7::Path details for port: uart_data_rdy
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : uart_data_rdy
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 12993


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              5583
---------------------------- ------
Clock To Out Delay            12993

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1025/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1025/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1026/I                                                GlobalMux                  0      4881               RISE  1       
I__1026/O                                                GlobalMux                  252    5132               RISE  1       
I__1035/I                                                ClkMux                     0      5132               RISE  1       
I__1035/O                                                ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_rdy_LC_10_3_3/lcout            LogicCell40_SEQ_MODE_1000  1391   7410               FALL  21      
I__1220/I                                Odrv4                      0      7410               FALL  1       
I__1220/O                                Odrv4                      649    8059               FALL  1       
I__1230/I                                Span4Mux_h                 0      8059               FALL  1       
I__1230/O                                Span4Mux_h                 543    8602               FALL  1       
I__1241/I                                Span4Mux_s2_v              0      8602               FALL  1       
I__1241/O                                Span4Mux_s2_v              450    9053               FALL  1       
I__1246/I                                LocalMux                   0      9053               FALL  1       
I__1246/O                                LocalMux                   768    9821               FALL  1       
I__1257/I                                IoInMux                    0      9821               FALL  1       
I__1257/O                                IoInMux                    503    10324              FALL  1       
uart_data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10324              FALL  1       
uart_data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    11079              RISE  1       
uart_data_rdy_obuf_iopad/DIN             IO_PAD                     0      11079              RISE  1       
uart_data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   12993              RISE  1       
uart_data_rdy                            Pc2Drone                   0      12993              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: uart_input_debug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : uart_input_debug
Input Port       : uart_input
Pad to Pad Delay : 6281

Pad to Pad Path
pin name                                    model name              delay  cummulative delay  edge  Fanout  
------------------------------------------  ----------------------  -----  -----------------  ----  ------  
uart_input                                  Pc2Drone                0      0                  FALL  1       
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
uart_input_ibuf_iopad/DOUT                  IO_PAD                  460    460                FALL  1       
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001  490    950                FALL  1       
I__205/I                                    Odrv4                   0      950                FALL  1       
I__205/O                                    Odrv4                   649    1599               FALL  1       
I__207/I                                    IoSpan4Mux              0      1599               FALL  1       
I__207/O                                    IoSpan4Mux              742    2341               FALL  1       
I__209/I                                    LocalMux                0      2341               FALL  1       
I__209/O                                    LocalMux                768    3109               FALL  1       
I__211/I                                    IoInMux                 0      3109               FALL  1       
I__211/O                                    IoInMux                 503    3612               FALL  1       
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3612               FALL  1       
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  755    4367               RISE  1       
uart_input_debug_obuf_iopad/DIN             IO_PAD                  0      4367               RISE  1       
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                  1914   6281               RISE  1       
uart_input_debug                            Pc2Drone                0      6281               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_15_LC_12_3_7/in3
Capture Clock    : uart_frame_decoder.WDT_15_LC_12_3_7/clk
Setup Constraint : 11330p
Path slack       : -5425p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     14636
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         22046
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
uart_frame_decoder.WDT_7_LC_12_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             18602  -5424  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                      ICE_CARRY_IN_MUX               0             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                     ICE_CARRY_IN_MUX             556             19436  -5424  RISE       2
uart_frame_decoder.WDT_8_LC_12_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             19436  -5424  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             19715  -5424  RISE       2
uart_frame_decoder.WDT_9_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             19715  -5424  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             19993  -5424  RISE       2
uart_frame_decoder.WDT_10_LC_12_3_2/carryin         LogicCell40_SEQ_MODE_1000      0             19993  -5424  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/carryout        LogicCell40_SEQ_MODE_1000    278             20271  -5424  RISE       2
uart_frame_decoder.WDT_11_LC_12_3_3/carryin         LogicCell40_SEQ_MODE_1000      0             20271  -5424  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/carryout        LogicCell40_SEQ_MODE_1000    278             20549  -5424  RISE       2
uart_frame_decoder.WDT_12_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_1000      0             20549  -5424  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_1000    278             20827  -5424  RISE       2
uart_frame_decoder.WDT_13_LC_12_3_5/carryin         LogicCell40_SEQ_MODE_1000      0             20827  -5424  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/carryout        LogicCell40_SEQ_MODE_1000    278             21105  -5424  RISE       2
uart_frame_decoder.WDT_14_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_1000      0             21105  -5424  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_1000    278             21383  -5424  RISE       1
I__1076/I                                           InMux                          0             21383  -5424  RISE       1
I__1076/O                                           InMux                        662             22046  -5424  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/in3             LogicCell40_SEQ_MODE_1000      0             22046  -5424  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_14_LC_12_3_6/in3
Capture Clock    : uart_frame_decoder.WDT_14_LC_12_3_6/clk
Setup Constraint : 11330p
Path slack       : -5146p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     14357
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21767
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
uart_frame_decoder.WDT_7_LC_12_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             18602  -5424  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                      ICE_CARRY_IN_MUX               0             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                     ICE_CARRY_IN_MUX             556             19436  -5424  RISE       2
uart_frame_decoder.WDT_8_LC_12_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             19436  -5424  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             19715  -5424  RISE       2
uart_frame_decoder.WDT_9_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             19715  -5424  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             19993  -5424  RISE       2
uart_frame_decoder.WDT_10_LC_12_3_2/carryin         LogicCell40_SEQ_MODE_1000      0             19993  -5424  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/carryout        LogicCell40_SEQ_MODE_1000    278             20271  -5424  RISE       2
uart_frame_decoder.WDT_11_LC_12_3_3/carryin         LogicCell40_SEQ_MODE_1000      0             20271  -5424  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/carryout        LogicCell40_SEQ_MODE_1000    278             20549  -5424  RISE       2
uart_frame_decoder.WDT_12_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_1000      0             20549  -5424  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_1000    278             20827  -5424  RISE       2
uart_frame_decoder.WDT_13_LC_12_3_5/carryin         LogicCell40_SEQ_MODE_1000      0             20827  -5424  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/carryout        LogicCell40_SEQ_MODE_1000    278             21105  -5424  RISE       2
I__959/I                                            InMux                          0             21105  -5146  RISE       1
I__959/O                                            InMux                        662             21767  -5146  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/in3             LogicCell40_SEQ_MODE_1000      0             21767  -5146  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_13_LC_12_3_5/in3
Capture Clock    : uart_frame_decoder.WDT_13_LC_12_3_5/clk
Setup Constraint : 11330p
Path slack       : -4868p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     14079
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21489
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
uart_frame_decoder.WDT_7_LC_12_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             18602  -5424  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                      ICE_CARRY_IN_MUX               0             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                     ICE_CARRY_IN_MUX             556             19436  -5424  RISE       2
uart_frame_decoder.WDT_8_LC_12_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             19436  -5424  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             19715  -5424  RISE       2
uart_frame_decoder.WDT_9_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             19715  -5424  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             19993  -5424  RISE       2
uart_frame_decoder.WDT_10_LC_12_3_2/carryin         LogicCell40_SEQ_MODE_1000      0             19993  -5424  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/carryout        LogicCell40_SEQ_MODE_1000    278             20271  -5424  RISE       2
uart_frame_decoder.WDT_11_LC_12_3_3/carryin         LogicCell40_SEQ_MODE_1000      0             20271  -5424  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/carryout        LogicCell40_SEQ_MODE_1000    278             20549  -5424  RISE       2
uart_frame_decoder.WDT_12_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_1000      0             20549  -5424  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_1000    278             20827  -5424  RISE       2
I__971/I                                            InMux                          0             20827  -4868  RISE       1
I__971/O                                            InMux                        662             21489  -4868  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/in3             LogicCell40_SEQ_MODE_1000      0             21489  -4868  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_12_LC_12_3_4/in3
Capture Clock    : uart_frame_decoder.WDT_12_LC_12_3_4/clk
Setup Constraint : 11330p
Path slack       : -4590p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     13801
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21211
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
uart_frame_decoder.WDT_7_LC_12_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             18602  -5424  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                      ICE_CARRY_IN_MUX               0             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                     ICE_CARRY_IN_MUX             556             19436  -5424  RISE       2
uart_frame_decoder.WDT_8_LC_12_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             19436  -5424  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             19715  -5424  RISE       2
uart_frame_decoder.WDT_9_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             19715  -5424  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             19993  -5424  RISE       2
uart_frame_decoder.WDT_10_LC_12_3_2/carryin         LogicCell40_SEQ_MODE_1000      0             19993  -5424  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/carryout        LogicCell40_SEQ_MODE_1000    278             20271  -5424  RISE       2
uart_frame_decoder.WDT_11_LC_12_3_3/carryin         LogicCell40_SEQ_MODE_1000      0             20271  -5424  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/carryout        LogicCell40_SEQ_MODE_1000    278             20549  -5424  RISE       2
I__979/I                                            InMux                          0             20549  -4590  RISE       1
I__979/O                                            InMux                        662             21211  -4590  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/in3             LogicCell40_SEQ_MODE_1000      0             21211  -4590  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_11_LC_12_3_3/in3
Capture Clock    : uart_frame_decoder.WDT_11_LC_12_3_3/clk
Setup Constraint : 11330p
Path slack       : -4312p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     13523
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20933
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
uart_frame_decoder.WDT_7_LC_12_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             18602  -5424  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                      ICE_CARRY_IN_MUX               0             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                     ICE_CARRY_IN_MUX             556             19436  -5424  RISE       2
uart_frame_decoder.WDT_8_LC_12_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             19436  -5424  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             19715  -5424  RISE       2
uart_frame_decoder.WDT_9_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             19715  -5424  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             19993  -5424  RISE       2
uart_frame_decoder.WDT_10_LC_12_3_2/carryin         LogicCell40_SEQ_MODE_1000      0             19993  -5424  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/carryout        LogicCell40_SEQ_MODE_1000    278             20271  -5424  RISE       2
I__986/I                                            InMux                          0             20271  -4312  RISE       1
I__986/O                                            InMux                        662             20933  -4312  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/in3             LogicCell40_SEQ_MODE_1000      0             20933  -4312  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_10_LC_12_3_2/in3
Capture Clock    : uart_frame_decoder.WDT_10_LC_12_3_2/clk
Setup Constraint : 11330p
Path slack       : -4034p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     13245
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20655
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
uart_frame_decoder.WDT_7_LC_12_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             18602  -5424  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                      ICE_CARRY_IN_MUX               0             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                     ICE_CARRY_IN_MUX             556             19436  -5424  RISE       2
uart_frame_decoder.WDT_8_LC_12_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             19436  -5424  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             19715  -5424  RISE       2
uart_frame_decoder.WDT_9_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             19715  -5424  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             19993  -5424  RISE       2
I__993/I                                            InMux                          0             19993  -4034  RISE       1
I__993/O                                            InMux                        662             20655  -4034  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/in3             LogicCell40_SEQ_MODE_1000      0             20655  -4034  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_9_LC_12_3_1/in3
Capture Clock    : uart_frame_decoder.WDT_9_LC_12_3_1/clk
Setup Constraint : 11330p
Path slack       : -3756p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12967
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20377
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
uart_frame_decoder.WDT_7_LC_12_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             18602  -5424  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                      ICE_CARRY_IN_MUX               0             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                     ICE_CARRY_IN_MUX             556             19436  -5424  RISE       2
uart_frame_decoder.WDT_8_LC_12_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             19436  -5424  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             19715  -5424  RISE       2
I__1002/I                                           InMux                          0             19715  -3756  RISE       1
I__1002/O                                           InMux                        662             20377  -3756  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/in3              LogicCell40_SEQ_MODE_1000      0             20377  -3756  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_8_LC_12_3_0/in3
Capture Clock    : uart_frame_decoder.WDT_8_LC_12_3_0/clk
Setup Constraint : 11330p
Path slack       : -3478p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12689
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20099
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
uart_frame_decoder.WDT_7_LC_12_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             18602  -5424  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                      ICE_CARRY_IN_MUX               0             18880  -5424  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                     ICE_CARRY_IN_MUX             556             19436  -5424  RISE       2
I__1009/I                                           InMux                          0             19436  -3477  RISE       1
I__1009/O                                           InMux                        662             20099  -3477  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/in3              LogicCell40_SEQ_MODE_1000      0             20099  -3477  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_7_LC_12_2_7/in3
Capture Clock    : uart_frame_decoder.WDT_7_LC_12_2_7/clk
Setup Constraint : 11330p
Path slack       : -2643p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11854
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19264
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
uart_frame_decoder.WDT_6_LC_12_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             18324  -5424  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             18602  -5424  RISE       2
I__1018/I                                           InMux                          0             18602  -2643  RISE       1
I__1018/O                                           InMux                        662             19264  -2643  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/in3              LogicCell40_SEQ_MODE_1000      0             19264  -2643  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_6_LC_12_2_6/in3
Capture Clock    : uart_frame_decoder.WDT_6_LC_12_2_6/clk
Setup Constraint : 11330p
Path slack       : -2365p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11576
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18986
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
uart_frame_decoder.WDT_5_LC_12_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             18046  -5424  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             18324  -5424  RISE       2
I__884/I                                            InMux                          0             18324  -2365  RISE       1
I__884/O                                            InMux                        662             18986  -2365  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/in3              LogicCell40_SEQ_MODE_1000      0             18986  -2365  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_5_LC_12_2_5/in3
Capture Clock    : uart_frame_decoder.WDT_5_LC_12_2_5/clk
Setup Constraint : 11330p
Path slack       : -2087p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
uart_frame_decoder.WDT_4_LC_12_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             17768  -5424  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             18046  -5424  RISE       2
I__892/I                                            InMux                          0             18046  -2087  RISE       1
I__892/O                                            InMux                        662             18708  -2087  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/in3              LogicCell40_SEQ_MODE_1000      0             18708  -2087  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_4_LC_12_2_4/lcout
Path End         : uart_frame_decoder.state_1_0_LC_10_2_6/in1
Capture Clock    : uart_frame_decoder.state_1_0_LC_10_2_6/clk
Setup Constraint : 11330p
Path slack       : -1835p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10715
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18125
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_4_LC_12_2_4/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -4762  RISE       3
I__902/I                                            LocalMux                       0              7410  -4762  RISE       1
I__902/O                                            LocalMux                    1099              8510  -4762  RISE       1
I__905/I                                            InMux                          0              8510  -1835  RISE       1
I__905/O                                            InMux                        662              9172  -1835  RISE       1
uart_frame_decoder.WDT_RNIQAB11_4_LC_11_2_4/in0     LogicCell40_SEQ_MODE_0000      0              9172  -1835  RISE       1
uart_frame_decoder.WDT_RNIQAB11_4_LC_11_2_4/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -1835  RISE       1
I__882/I                                            LocalMux                       0             10417  -1835  RISE       1
I__882/O                                            LocalMux                    1099             11516  -1835  RISE       1
I__883/I                                            InMux                          0             11516  -1835  RISE       1
I__883/O                                            InMux                        662             12178  -1835  RISE       1
uart_frame_decoder.WDT_RNIEDQT1_7_LC_11_3_3/in0     LogicCell40_SEQ_MODE_0000      0             12178  -1835  RISE       1
uart_frame_decoder.WDT_RNIEDQT1_7_LC_11_3_3/lcout   LogicCell40_SEQ_MODE_0000   1245             13423  -1835  RISE       2
I__874/I                                            LocalMux                       0             13423  -1835  RISE       1
I__874/O                                            LocalMux                    1099             14523  -1835  RISE       1
I__876/I                                            InMux                          0             14523  -1835  RISE       1
I__876/O                                            InMux                        662             15185  -1835  RISE       1
I__877/I                                            CascadeMux                     0             15185  -1835  RISE       1
I__877/O                                            CascadeMux                     0             15185  -1835  RISE       1
uart_frame_decoder.WDT_RNI85RG2_14_LC_11_3_5/in2    LogicCell40_SEQ_MODE_0000      0             15185  -1835  RISE       1
uart_frame_decoder.WDT_RNI85RG2_14_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             16364  -1835  RISE       2
I__1063/I                                           LocalMux                       0             16364  -1835  RISE       1
I__1063/O                                           LocalMux                    1099             17463  -1835  RISE       1
I__1065/I                                           InMux                          0             17463  -1835  RISE       1
I__1065/O                                           InMux                        662             18125  -1835  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/in1          LogicCell40_SEQ_MODE_1001      0             18125  -1835  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_4_LC_12_2_4/in3
Capture Clock    : uart_frame_decoder.WDT_4_LC_12_2_4/clk
Setup Constraint : 11330p
Path slack       : -1809p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11020
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18430
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
uart_frame_decoder.WDT_3_LC_12_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             17489  -5424  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             17768  -5424  RISE       2
I__901/I                                            InMux                          0             17768  -1809  RISE       1
I__901/O                                            InMux                        662             18430  -1809  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/in3              LogicCell40_SEQ_MODE_1000      0             18430  -1809  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_6_LC_11_5_7/ce
Capture Clock    : uart.data_esr_6_LC_11_5_7/clk
Setup Constraint : 11330p
Path slack       : -1570p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17350

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11510
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18920
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__924/I                                     LocalMux                       0             13900  -1570  RISE       1
I__924/O                                     LocalMux                    1099             15000  -1570  RISE       1
I__927/I                                     InMux                          0             15000  -1570  RISE       1
I__927/O                                     InMux                        662             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in3          LogicCell40_SEQ_MODE_0000      0             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_0000    861             16523  -1570  RISE       8
I__934/I                                     Odrv4                          0             16523  -1570  RISE       1
I__934/O                                     Odrv4                        596             17119  -1570  RISE       1
I__936/I                                     LocalMux                       0             17119  -1570  RISE       1
I__936/O                                     LocalMux                    1099             18218  -1570  RISE       1
I__938/I                                     CEMux                          0             18218  -1570  RISE       1
I__938/O                                     CEMux                        702             18920  -1570  RISE       1
uart.data_esr_6_LC_11_5_7/ce                 LogicCell40_SEQ_MODE_1000      0             18920  -1570  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_11_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_4_LC_11_5_3/ce
Capture Clock    : uart.data_esr_4_LC_11_5_3/clk
Setup Constraint : 11330p
Path slack       : -1570p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17350

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11510
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18920
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__924/I                                     LocalMux                       0             13900  -1570  RISE       1
I__924/O                                     LocalMux                    1099             15000  -1570  RISE       1
I__927/I                                     InMux                          0             15000  -1570  RISE       1
I__927/O                                     InMux                        662             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in3          LogicCell40_SEQ_MODE_0000      0             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_0000    861             16523  -1570  RISE       8
I__934/I                                     Odrv4                          0             16523  -1570  RISE       1
I__934/O                                     Odrv4                        596             17119  -1570  RISE       1
I__936/I                                     LocalMux                       0             17119  -1570  RISE       1
I__936/O                                     LocalMux                    1099             18218  -1570  RISE       1
I__938/I                                     CEMux                          0             18218  -1570  RISE       1
I__938/O                                     CEMux                        702             18920  -1570  RISE       1
uart.data_esr_4_LC_11_5_3/ce                 LogicCell40_SEQ_MODE_1000      0             18920  -1570  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_11_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_1_LC_11_5_2/ce
Capture Clock    : uart.data_esr_1_LC_11_5_2/clk
Setup Constraint : 11330p
Path slack       : -1570p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17350

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11510
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18920
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__924/I                                     LocalMux                       0             13900  -1570  RISE       1
I__924/O                                     LocalMux                    1099             15000  -1570  RISE       1
I__927/I                                     InMux                          0             15000  -1570  RISE       1
I__927/O                                     InMux                        662             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in3          LogicCell40_SEQ_MODE_0000      0             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_0000    861             16523  -1570  RISE       8
I__934/I                                     Odrv4                          0             16523  -1570  RISE       1
I__934/O                                     Odrv4                        596             17119  -1570  RISE       1
I__936/I                                     LocalMux                       0             17119  -1570  RISE       1
I__936/O                                     LocalMux                    1099             18218  -1570  RISE       1
I__938/I                                     CEMux                          0             18218  -1570  RISE       1
I__938/O                                     CEMux                        702             18920  -1570  RISE       1
uart.data_esr_1_LC_11_5_2/ce                 LogicCell40_SEQ_MODE_1000      0             18920  -1570  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_11_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_7_LC_9_3_7/ce
Capture Clock    : uart.data_esr_7_LC_9_3_7/clk
Setup Constraint : 11330p
Path slack       : -1570p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17350

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11510
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18920
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__924/I                                     LocalMux                       0             13900  -1570  RISE       1
I__924/O                                     LocalMux                    1099             15000  -1570  RISE       1
I__927/I                                     InMux                          0             15000  -1570  RISE       1
I__927/O                                     InMux                        662             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in3          LogicCell40_SEQ_MODE_0000      0             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_0000    861             16523  -1570  RISE       8
I__935/I                                     Odrv4                          0             16523  -1570  RISE       1
I__935/O                                     Odrv4                        596             17119  -1570  RISE       1
I__937/I                                     LocalMux                       0             17119  -1570  RISE       1
I__937/O                                     LocalMux                    1099             18218  -1570  RISE       1
I__939/I                                     CEMux                          0             18218  -1570  RISE       1
I__939/O                                     CEMux                        702             18920  -1570  RISE       1
uart.data_esr_7_LC_9_3_7/ce                  LogicCell40_SEQ_MODE_1000      0             18920  -1570  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_9_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_5_LC_9_3_5/ce
Capture Clock    : uart.data_esr_5_LC_9_3_5/clk
Setup Constraint : 11330p
Path slack       : -1570p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17350

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11510
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18920
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__924/I                                     LocalMux                       0             13900  -1570  RISE       1
I__924/O                                     LocalMux                    1099             15000  -1570  RISE       1
I__927/I                                     InMux                          0             15000  -1570  RISE       1
I__927/O                                     InMux                        662             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in3          LogicCell40_SEQ_MODE_0000      0             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_0000    861             16523  -1570  RISE       8
I__935/I                                     Odrv4                          0             16523  -1570  RISE       1
I__935/O                                     Odrv4                        596             17119  -1570  RISE       1
I__937/I                                     LocalMux                       0             17119  -1570  RISE       1
I__937/O                                     LocalMux                    1099             18218  -1570  RISE       1
I__939/I                                     CEMux                          0             18218  -1570  RISE       1
I__939/O                                     CEMux                        702             18920  -1570  RISE       1
uart.data_esr_5_LC_9_3_5/ce                  LogicCell40_SEQ_MODE_1000      0             18920  -1570  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_9_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_3_LC_9_3_3/ce
Capture Clock    : uart.data_esr_3_LC_9_3_3/clk
Setup Constraint : 11330p
Path slack       : -1570p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17350

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11510
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18920
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__924/I                                     LocalMux                       0             13900  -1570  RISE       1
I__924/O                                     LocalMux                    1099             15000  -1570  RISE       1
I__927/I                                     InMux                          0             15000  -1570  RISE       1
I__927/O                                     InMux                        662             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in3          LogicCell40_SEQ_MODE_0000      0             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_0000    861             16523  -1570  RISE       8
I__935/I                                     Odrv4                          0             16523  -1570  RISE       1
I__935/O                                     Odrv4                        596             17119  -1570  RISE       1
I__937/I                                     LocalMux                       0             17119  -1570  RISE       1
I__937/O                                     LocalMux                    1099             18218  -1570  RISE       1
I__939/I                                     CEMux                          0             18218  -1570  RISE       1
I__939/O                                     CEMux                        702             18920  -1570  RISE       1
uart.data_esr_3_LC_9_3_3/ce                  LogicCell40_SEQ_MODE_1000      0             18920  -1570  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_9_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_2_LC_9_3_2/ce
Capture Clock    : uart.data_esr_2_LC_9_3_2/clk
Setup Constraint : 11330p
Path slack       : -1570p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17350

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11510
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18920
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__924/I                                     LocalMux                       0             13900  -1570  RISE       1
I__924/O                                     LocalMux                    1099             15000  -1570  RISE       1
I__927/I                                     InMux                          0             15000  -1570  RISE       1
I__927/O                                     InMux                        662             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in3          LogicCell40_SEQ_MODE_0000      0             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_0000    861             16523  -1570  RISE       8
I__935/I                                     Odrv4                          0             16523  -1570  RISE       1
I__935/O                                     Odrv4                        596             17119  -1570  RISE       1
I__937/I                                     LocalMux                       0             17119  -1570  RISE       1
I__937/O                                     LocalMux                    1099             18218  -1570  RISE       1
I__939/I                                     CEMux                          0             18218  -1570  RISE       1
I__939/O                                     CEMux                        702             18920  -1570  RISE       1
uart.data_esr_2_LC_9_3_2/ce                  LogicCell40_SEQ_MODE_1000      0             18920  -1570  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_9_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_0_LC_9_3_0/ce
Capture Clock    : uart.data_esr_0_LC_9_3_0/clk
Setup Constraint : 11330p
Path slack       : -1570p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17350

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11510
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18920
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__924/I                                     LocalMux                       0             13900  -1570  RISE       1
I__924/O                                     LocalMux                    1099             15000  -1570  RISE       1
I__927/I                                     InMux                          0             15000  -1570  RISE       1
I__927/O                                     InMux                        662             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in3          LogicCell40_SEQ_MODE_0000      0             15662  -1570  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_0000    861             16523  -1570  RISE       8
I__935/I                                     Odrv4                          0             16523  -1570  RISE       1
I__935/O                                     Odrv4                        596             17119  -1570  RISE       1
I__937/I                                     LocalMux                       0             17119  -1570  RISE       1
I__937/O                                     LocalMux                    1099             18218  -1570  RISE       1
I__939/I                                     CEMux                          0             18218  -1570  RISE       1
I__939/O                                     CEMux                        702             18920  -1570  RISE       1
uart.data_esr_0_LC_9_3_0/ce                  LogicCell40_SEQ_MODE_1000      0             18920  -1570  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_9_3_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_3_LC_12_2_3/in3
Capture Clock    : uart_frame_decoder.WDT_3_LC_12_2_3/clk
Setup Constraint : 11330p
Path slack       : -1531p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10742
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18152
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
uart_frame_decoder.WDT_2_LC_12_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             17211  -5424  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             17489  -5424  RISE       2
I__907/I                                            InMux                          0             17489  -1530  RISE       1
I__907/O                                            InMux                        662             18152  -1530  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/in3              LogicCell40_SEQ_MODE_1000      0             18152  -1530  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_4_LC_12_2_4/lcout
Path End         : uart_frame_decoder.state_1_0_LC_10_2_6/in3
Capture Clock    : uart_frame_decoder.state_1_0_LC_10_2_6/clk
Setup Constraint : 11330p
Path slack       : -1504p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10715
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18125
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_4_LC_12_2_4/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -4762  RISE       3
I__902/I                                            LocalMux                       0              7410  -4762  RISE       1
I__902/O                                            LocalMux                    1099              8510  -4762  RISE       1
I__905/I                                            InMux                          0              8510  -1835  RISE       1
I__905/O                                            InMux                        662              9172  -1835  RISE       1
uart_frame_decoder.WDT_RNIQAB11_4_LC_11_2_4/in0     LogicCell40_SEQ_MODE_0000      0              9172  -1835  RISE       1
uart_frame_decoder.WDT_RNIQAB11_4_LC_11_2_4/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -1835  RISE       1
I__882/I                                            LocalMux                       0             10417  -1835  RISE       1
I__882/O                                            LocalMux                    1099             11516  -1835  RISE       1
I__883/I                                            InMux                          0             11516  -1835  RISE       1
I__883/O                                            InMux                        662             12178  -1835  RISE       1
uart_frame_decoder.WDT_RNIEDQT1_7_LC_11_3_3/in0     LogicCell40_SEQ_MODE_0000      0             12178  -1835  RISE       1
uart_frame_decoder.WDT_RNIEDQT1_7_LC_11_3_3/lcout   LogicCell40_SEQ_MODE_0000   1245             13423  -1835  RISE       2
I__874/I                                            LocalMux                       0             13423  -1835  RISE       1
I__874/O                                            LocalMux                    1099             14523  -1835  RISE       1
I__875/I                                            InMux                          0             14523  -1504  RISE       1
I__875/O                                            InMux                        662             15185  -1504  RISE       1
uart_frame_decoder.state_1_RNO_0_0_LC_11_3_6/in1    LogicCell40_SEQ_MODE_0000      0             15185  -1504  RISE       1
uart_frame_decoder.state_1_RNO_0_0_LC_11_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16364  -1504  RISE       1
I__867/I                                            LocalMux                       0             16364  -1504  RISE       1
I__867/O                                            LocalMux                    1099             17463  -1504  RISE       1
I__868/I                                            InMux                          0             17463  -1504  RISE       1
I__868/O                                            InMux                        662             18125  -1504  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/in3          LogicCell40_SEQ_MODE_1001      0             18125  -1504  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_4_LC_12_2_4/lcout
Path End         : uart_frame_decoder.state_1_10_LC_12_4_0/in3
Capture Clock    : uart_frame_decoder.state_1_10_LC_12_4_0/clk
Setup Constraint : 11330p
Path slack       : -1504p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10715
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18125
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_4_LC_12_2_4/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -4762  RISE       3
I__902/I                                            LocalMux                       0              7410  -4762  RISE       1
I__902/O                                            LocalMux                    1099              8510  -4762  RISE       1
I__905/I                                            InMux                          0              8510  -1835  RISE       1
I__905/O                                            InMux                        662              9172  -1835  RISE       1
uart_frame_decoder.WDT_RNIQAB11_4_LC_11_2_4/in0     LogicCell40_SEQ_MODE_0000      0              9172  -1835  RISE       1
uart_frame_decoder.WDT_RNIQAB11_4_LC_11_2_4/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -1835  RISE       1
I__882/I                                            LocalMux                       0             10417  -1835  RISE       1
I__882/O                                            LocalMux                    1099             11516  -1835  RISE       1
I__883/I                                            InMux                          0             11516  -1835  RISE       1
I__883/O                                            InMux                        662             12178  -1835  RISE       1
uart_frame_decoder.WDT_RNIEDQT1_7_LC_11_3_3/in0     LogicCell40_SEQ_MODE_0000      0             12178  -1835  RISE       1
uart_frame_decoder.WDT_RNIEDQT1_7_LC_11_3_3/lcout   LogicCell40_SEQ_MODE_0000   1245             13423  -1835  RISE       2
I__874/I                                            LocalMux                       0             13423  -1835  RISE       1
I__874/O                                            LocalMux                    1099             14523  -1835  RISE       1
I__876/I                                            InMux                          0             14523  -1835  RISE       1
I__876/O                                            InMux                        662             15185  -1835  RISE       1
I__877/I                                            CascadeMux                     0             15185  -1835  RISE       1
I__877/O                                            CascadeMux                     0             15185  -1835  RISE       1
uart_frame_decoder.WDT_RNI85RG2_14_LC_11_3_5/in2    LogicCell40_SEQ_MODE_0000      0             15185  -1835  RISE       1
uart_frame_decoder.WDT_RNI85RG2_14_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             16364  -1835  RISE       2
I__1064/I                                           LocalMux                       0             16364  -1504  RISE       1
I__1064/O                                           LocalMux                    1099             17463  -1504  RISE       1
I__1066/I                                           InMux                          0             17463  -1504  RISE       1
I__1066/O                                           InMux                        662             18125  -1504  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/in3         LogicCell40_SEQ_MODE_1000      0             18125  -1504  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_2_LC_12_2_2/in3
Capture Clock    : uart_frame_decoder.WDT_2_LC_12_2_2/clk
Setup Constraint : 11330p
Path slack       : -1253p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10464
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         17874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
uart_frame_decoder.WDT_1_LC_12_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             16933  -5424  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             17211  -5424  RISE       2
I__910/I                                            InMux                          0             17211  -1252  RISE       1
I__910/O                                            InMux                        662             17874  -1252  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/in3              LogicCell40_SEQ_MODE_1000      0             17874  -1252  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_1_LC_12_2_1/in3
Capture Clock    : uart_frame_decoder.WDT_1_LC_12_2_1/clk
Setup Constraint : 11330p
Path slack       : -974p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10185
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         17595
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout         LogicCell40_SEQ_MODE_1000    609             16933  -5424  RISE       2
I__913/I                                            InMux                          0             16933   -974  RISE       1
I__913/O                                            InMux                        662             17595   -974  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/in3              LogicCell40_SEQ_MODE_1000      0             17595   -974  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_0_LC_11_1_5/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_7_1_2/in3
Capture Clock    : uart_frame_decoder.source_data_valid_LC_7_1_2/clk
Setup Constraint : 11330p
Path slack       : -696p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9907
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         17317
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_0_LC_11_1_5/lcout                LogicCell40_SEQ_MODE_1000   1391              7410   -696  RISE       4
I__764/I                                                  LocalMux                       0              7410   -696  RISE       1
I__764/O                                                  LocalMux                    1099              8510   -696  RISE       1
I__766/I                                                  InMux                          0              8510   -696  RISE       1
I__766/O                                                  InMux                        662              9172   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_inv_LC_11_1_7/in3       LogicCell40_SEQ_MODE_0000      0              9172   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_inv_LC_11_1_7/lcout     LogicCell40_SEQ_MODE_0000    861             10033   -696  RISE       2
I__760/I                                                  LocalMux                       0             10033   -696  RISE       1
I__760/O                                                  LocalMux                    1099             11132   -696  RISE       1
I__761/I                                                  InMux                          0             11132   -696  RISE       1
I__761/O                                                  InMux                        662             11794   -696  RISE       1
I__763/I                                                  CascadeMux                     0             11794   -696  RISE       1
I__763/O                                                  CascadeMux                     0             11794   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_LC_11_1_0/in2           LogicCell40_SEQ_MODE_0000      0             11794   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_LC_11_1_0/carryout      LogicCell40_SEQ_MODE_0000    609             12404   -696  RISE       1
uart_frame_decoder.count8_cry_1_c_inv_LC_11_1_1/carryin   LogicCell40_SEQ_MODE_0000      0             12404   -696  RISE       1
uart_frame_decoder.count8_cry_1_c_inv_LC_11_1_1/carryout  LogicCell40_SEQ_MODE_0000    278             12682   -696  RISE       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/carryin   LogicCell40_SEQ_MODE_0000      0             12682   -696  RISE       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/carryout  LogicCell40_SEQ_MODE_0000    278             12960   -696  RISE       1
I__793/I                                                  InMux                          0             12960   -696  RISE       1
I__793/O                                                  InMux                        662             13622   -696  RISE       1
uart_frame_decoder.count8_THRU_LUT4_0_LC_11_1_3/in3       LogicCell40_SEQ_MODE_0000      0             13622   -696  RISE       1
uart_frame_decoder.count8_THRU_LUT4_0_LC_11_1_3/lcout     LogicCell40_SEQ_MODE_0000    861             14483   -696  RISE       1
I__790/I                                                  Odrv12                         0             14483   -696  RISE       1
I__790/O                                                  Odrv12                      1073             15556   -696  RISE       1
I__791/I                                                  LocalMux                       0             15556   -696  RISE       1
I__791/O                                                  LocalMux                    1099             16655   -696  RISE       1
I__792/I                                                  InMux                          0             16655   -696  RISE       1
I__792/O                                                  InMux                        662             17317   -696  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/in3         LogicCell40_SEQ_MODE_1000      0             17317   -696  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_0_LC_11_1_5/lcout
Path End         : uart_frame_decoder.count_1_LC_10_1_6/in3
Capture Clock    : uart_frame_decoder.count_1_LC_10_1_6/clk
Setup Constraint : 11330p
Path slack       : -551p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9762
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         17172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_0_LC_11_1_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              7410   -696  RISE       4
I__764/I                                                    LocalMux                       0              7410   -696  RISE       1
I__764/O                                                    LocalMux                    1099              8510   -696  RISE       1
I__766/I                                                    InMux                          0              8510   -696  RISE       1
I__766/O                                                    InMux                        662              9172   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_inv_LC_11_1_7/in3         LogicCell40_SEQ_MODE_0000      0              9172   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_inv_LC_11_1_7/lcout       LogicCell40_SEQ_MODE_0000    861             10033   -696  RISE       2
I__760/I                                                    LocalMux                       0             10033   -696  RISE       1
I__760/O                                                    LocalMux                    1099             11132   -696  RISE       1
I__761/I                                                    InMux                          0             11132   -696  RISE       1
I__761/O                                                    InMux                        662             11794   -696  RISE       1
I__763/I                                                    CascadeMux                     0             11794   -696  RISE       1
I__763/O                                                    CascadeMux                     0             11794   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_LC_11_1_0/in2             LogicCell40_SEQ_MODE_0000      0             11794   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_LC_11_1_0/carryout        LogicCell40_SEQ_MODE_0000    609             12404   -696  RISE       1
uart_frame_decoder.count8_cry_1_c_inv_LC_11_1_1/carryin     LogicCell40_SEQ_MODE_0000      0             12404   -696  RISE       1
uart_frame_decoder.count8_cry_1_c_inv_LC_11_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             12682   -696  RISE       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/carryin     LogicCell40_SEQ_MODE_0000      0             12682   -696  RISE       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/carryout    LogicCell40_SEQ_MODE_0000    278             12960   -696  RISE       1
I__793/I                                                    InMux                          0             12960   -696  RISE       1
I__793/O                                                    InMux                        662             13622   -696  RISE       1
uart_frame_decoder.count8_THRU_LUT4_0_LC_11_1_3/in3         LogicCell40_SEQ_MODE_0000      0             13622   -696  RISE       1
uart_frame_decoder.count8_THRU_LUT4_0_LC_11_1_3/ltout       LogicCell40_SEQ_MODE_0000    609             14231   -550  FALL       1
I__789/I                                                    CascadeMux                     0             14231   -550  FALL       1
I__789/O                                                    CascadeMux                     0             14231   -550  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/in2    LogicCell40_SEQ_MODE_0000      0             14231   -550  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/lcout  LogicCell40_SEQ_MODE_0000   1179             15410   -550  RISE       2
I__786/I                                                    LocalMux                       0             15410   -550  RISE       1
I__786/O                                                    LocalMux                    1099             16509   -550  RISE       1
I__787/I                                                    InMux                          0             16509   -550  RISE       1
I__787/O                                                    InMux                        662             17172   -550  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/in3                    LogicCell40_SEQ_MODE_1000      0             17172   -550  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_0_LC_11_1_5/lcout
Path End         : uart_frame_decoder.count_2_LC_10_1_4/in3
Capture Clock    : uart_frame_decoder.count_2_LC_10_1_4/clk
Setup Constraint : 11330p
Path slack       : -551p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9762
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         17172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_0_LC_11_1_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              7410   -696  RISE       4
I__764/I                                                    LocalMux                       0              7410   -696  RISE       1
I__764/O                                                    LocalMux                    1099              8510   -696  RISE       1
I__766/I                                                    InMux                          0              8510   -696  RISE       1
I__766/O                                                    InMux                        662              9172   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_inv_LC_11_1_7/in3         LogicCell40_SEQ_MODE_0000      0              9172   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_inv_LC_11_1_7/lcout       LogicCell40_SEQ_MODE_0000    861             10033   -696  RISE       2
I__760/I                                                    LocalMux                       0             10033   -696  RISE       1
I__760/O                                                    LocalMux                    1099             11132   -696  RISE       1
I__761/I                                                    InMux                          0             11132   -696  RISE       1
I__761/O                                                    InMux                        662             11794   -696  RISE       1
I__763/I                                                    CascadeMux                     0             11794   -696  RISE       1
I__763/O                                                    CascadeMux                     0             11794   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_LC_11_1_0/in2             LogicCell40_SEQ_MODE_0000      0             11794   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_LC_11_1_0/carryout        LogicCell40_SEQ_MODE_0000    609             12404   -696  RISE       1
uart_frame_decoder.count8_cry_1_c_inv_LC_11_1_1/carryin     LogicCell40_SEQ_MODE_0000      0             12404   -696  RISE       1
uart_frame_decoder.count8_cry_1_c_inv_LC_11_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             12682   -696  RISE       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/carryin     LogicCell40_SEQ_MODE_0000      0             12682   -696  RISE       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/carryout    LogicCell40_SEQ_MODE_0000    278             12960   -696  RISE       1
I__793/I                                                    InMux                          0             12960   -696  RISE       1
I__793/O                                                    InMux                        662             13622   -696  RISE       1
uart_frame_decoder.count8_THRU_LUT4_0_LC_11_1_3/in3         LogicCell40_SEQ_MODE_0000      0             13622   -696  RISE       1
uart_frame_decoder.count8_THRU_LUT4_0_LC_11_1_3/ltout       LogicCell40_SEQ_MODE_0000    609             14231   -550  FALL       1
I__789/I                                                    CascadeMux                     0             14231   -550  FALL       1
I__789/O                                                    CascadeMux                     0             14231   -550  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/in2    LogicCell40_SEQ_MODE_0000      0             14231   -550  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/lcout  LogicCell40_SEQ_MODE_0000   1179             15410   -550  RISE       2
I__786/I                                                    LocalMux                       0             15410   -550  RISE       1
I__786/O                                                    LocalMux                    1099             16509   -550  RISE       1
I__788/I                                                    InMux                          0             16509   -550  RISE       1
I__788/O                                                    InMux                        662             17172   -550  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/in3                    LogicCell40_SEQ_MODE_1000      0             17172   -550  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.data_Aux_4_LC_8_4_7/in0
Capture Clock    : uart.data_Aux_4_LC_8_4_7/clk
Setup Constraint : 11330p
Path slack       : -352p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9060
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16470
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   -709  RISE       4
I__801/I                                   Odrv12                         0              7410   -352  RISE       1
I__801/O                                   Odrv12                      1073              8483   -352  RISE       1
I__805/I                                   LocalMux                       0              8483   -352  RISE       1
I__805/O                                   LocalMux                    1099              9583   -352  RISE       1
I__808/I                                   InMux                          0              9583   -352  RISE       1
I__808/O                                   InMux                        662             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/in3    LogicCell40_SEQ_MODE_0000      0             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000    861             11106   -352  RISE       1
I__262/I                                   Odrv4                          0             11106   -352  RISE       1
I__262/O                                   Odrv4                        596             11702   -352  RISE       1
I__263/I                                   LocalMux                       0             11702   -352  RISE       1
I__263/O                                   LocalMux                    1099             12801   -352  RISE       1
I__264/I                                   InMux                          0             12801   -352  RISE       1
I__264/O                                   InMux                        662             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/in0         LogicCell40_SEQ_MODE_0000      0             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout       LogicCell40_SEQ_MODE_0000   1245             14708   -352  RISE       7
I__341/I                                   LocalMux                       0             14708   -352  RISE       1
I__341/O                                   LocalMux                    1099             15807   -352  RISE       1
I__346/I                                   InMux                          0             15807   -352  RISE       1
I__346/O                                   InMux                        662             16470   -352  RISE       1
uart.data_Aux_4_LC_8_4_7/in0               LogicCell40_SEQ_MODE_1000      0             16470   -352  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_0_LC_12_2_0/in3
Capture Clock    : uart_frame_decoder.WDT_0_LC_12_2_0/clk
Setup Constraint : 11330p
Path slack       : -299p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9510
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16920
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__919/I                                            Odrv4                          0             14562   -299  RISE       1
I__919/O                                            Odrv4                        596             15158   -299  RISE       1
I__921/I                                            LocalMux                       0             15158   -299  RISE       1
I__921/O                                            LocalMux                    1099             16258   -299  RISE       1
I__923/I                                            InMux                          0             16258   -299  RISE       1
I__923/O                                            InMux                        662             16920   -299  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in3              LogicCell40_SEQ_MODE_1000      0             16920   -299  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_21_LC_8_3_4/in3
Capture Clock    : reset_module_System.count_21_LC_8_3_4/clk
Setup Constraint : 11330p
Path slack       : -286p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9497
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16907
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
reset_module_System.count_11_LC_8_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             12907   -285  RISE       1
reset_module_System.count_11_LC_8_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             13185   -285  RISE       2
reset_module_System.count_12_LC_8_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             13185   -285  RISE       1
reset_module_System.count_12_LC_8_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             13463   -285  RISE       2
reset_module_System.count_13_LC_8_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             13463   -285  RISE       1
reset_module_System.count_13_LC_8_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             13741   -285  RISE       2
reset_module_System.count_14_LC_8_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             13741   -285  RISE       1
reset_module_System.count_14_LC_8_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             14019   -285  RISE       2
reset_module_System.count_15_LC_8_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             14019   -285  RISE       1
reset_module_System.count_15_LC_8_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             14298   -285  RISE       2
reset_module_System.count_16_LC_8_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             14298   -285  RISE       1
reset_module_System.count_16_LC_8_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             14576   -285  RISE       1
IN_MUX_bfv_8_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             14576   -285  RISE       1
IN_MUX_bfv_8_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             15132   -285  RISE       2
reset_module_System.count_17_LC_8_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             15132   -285  RISE       1
reset_module_System.count_17_LC_8_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             15410   -285  RISE       2
reset_module_System.count_18_LC_8_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             15410   -285  RISE       1
reset_module_System.count_18_LC_8_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             15688   -285  RISE       2
reset_module_System.count_19_LC_8_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             15688   -285  RISE       1
reset_module_System.count_19_LC_8_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             15966   -285  RISE       2
reset_module_System.count_20_LC_8_3_3/carryin          LogicCell40_SEQ_MODE_1000      0             15966   -285  RISE       1
reset_module_System.count_20_LC_8_3_3/carryout         LogicCell40_SEQ_MODE_1000    278             16245   -285  RISE       1
I__272/I                                               InMux                          0             16245   -285  RISE       1
I__272/O                                               InMux                        662             16907   -285  RISE       1
reset_module_System.count_21_LC_8_3_4/in3              LogicCell40_SEQ_MODE_1000      0             16907   -285  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_8_3_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.data_Aux_2_LC_7_3_4/in1
Capture Clock    : uart.data_Aux_2_LC_7_3_4/clk
Setup Constraint : 11330p
Path slack       : -180p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9060
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16470
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   -709  RISE       4
I__801/I                                   Odrv12                         0              7410   -352  RISE       1
I__801/O                                   Odrv12                      1073              8483   -352  RISE       1
I__805/I                                   LocalMux                       0              8483   -352  RISE       1
I__805/O                                   LocalMux                    1099              9583   -352  RISE       1
I__808/I                                   InMux                          0              9583   -352  RISE       1
I__808/O                                   InMux                        662             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/in3    LogicCell40_SEQ_MODE_0000      0             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000    861             11106   -352  RISE       1
I__262/I                                   Odrv4                          0             11106   -352  RISE       1
I__262/O                                   Odrv4                        596             11702   -352  RISE       1
I__263/I                                   LocalMux                       0             11702   -352  RISE       1
I__263/O                                   LocalMux                    1099             12801   -352  RISE       1
I__264/I                                   InMux                          0             12801   -352  RISE       1
I__264/O                                   InMux                        662             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/in0         LogicCell40_SEQ_MODE_0000      0             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout       LogicCell40_SEQ_MODE_0000   1245             14708   -352  RISE       7
I__342/I                                   LocalMux                       0             14708   -180  RISE       1
I__342/O                                   LocalMux                    1099             15807   -180  RISE       1
I__347/I                                   InMux                          0             15807   -180  RISE       1
I__347/O                                   InMux                        662             16470   -180  RISE       1
uart.data_Aux_2_LC_7_3_4/in1               LogicCell40_SEQ_MODE_1000      0             16470   -180  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.data_Aux_6_LC_7_5_1/in1
Capture Clock    : uart.data_Aux_6_LC_7_5_1/clk
Setup Constraint : 11330p
Path slack       : -180p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9060
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16470
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   -709  RISE       4
I__801/I                                   Odrv12                         0              7410   -352  RISE       1
I__801/O                                   Odrv12                      1073              8483   -352  RISE       1
I__805/I                                   LocalMux                       0              8483   -352  RISE       1
I__805/O                                   LocalMux                    1099              9583   -352  RISE       1
I__808/I                                   InMux                          0              9583   -352  RISE       1
I__808/O                                   InMux                        662             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/in3    LogicCell40_SEQ_MODE_0000      0             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000    861             11106   -352  RISE       1
I__262/I                                   Odrv4                          0             11106   -352  RISE       1
I__262/O                                   Odrv4                        596             11702   -352  RISE       1
I__263/I                                   LocalMux                       0             11702   -352  RISE       1
I__263/O                                   LocalMux                    1099             12801   -352  RISE       1
I__264/I                                   InMux                          0             12801   -352  RISE       1
I__264/O                                   InMux                        662             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/in0         LogicCell40_SEQ_MODE_0000      0             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout       LogicCell40_SEQ_MODE_0000   1245             14708   -352  RISE       7
I__343/I                                   LocalMux                       0             14708   -180  RISE       1
I__343/O                                   LocalMux                    1099             15807   -180  RISE       1
I__350/I                                   InMux                          0             15807   -180  RISE       1
I__350/O                                   InMux                        662             16470   -180  RISE       1
uart.data_Aux_6_LC_7_5_1/in1               LogicCell40_SEQ_MODE_1000      0             16470   -180  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.data_Aux_7_LC_7_3_2/in1
Capture Clock    : uart.data_Aux_7_LC_7_3_2/clk
Setup Constraint : 11330p
Path slack       : -180p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9060
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16470
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   -709  RISE       4
I__801/I                                   Odrv12                         0              7410   -352  RISE       1
I__801/O                                   Odrv12                      1073              8483   -352  RISE       1
I__805/I                                   LocalMux                       0              8483   -352  RISE       1
I__805/O                                   LocalMux                    1099              9583   -352  RISE       1
I__808/I                                   InMux                          0              9583   -352  RISE       1
I__808/O                                   InMux                        662             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/in3    LogicCell40_SEQ_MODE_0000      0             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000    861             11106   -352  RISE       1
I__262/I                                   Odrv4                          0             11106   -352  RISE       1
I__262/O                                   Odrv4                        596             11702   -352  RISE       1
I__263/I                                   LocalMux                       0             11702   -352  RISE       1
I__263/O                                   LocalMux                    1099             12801   -352  RISE       1
I__264/I                                   InMux                          0             12801   -352  RISE       1
I__264/O                                   InMux                        662             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/in0         LogicCell40_SEQ_MODE_0000      0             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout       LogicCell40_SEQ_MODE_0000   1245             14708   -352  RISE       7
I__342/I                                   LocalMux                       0             14708   -180  RISE       1
I__342/O                                   LocalMux                    1099             15807   -180  RISE       1
I__349/I                                   InMux                          0             15807   -180  RISE       1
I__349/O                                   InMux                        662             16470   -180  RISE       1
uart.data_Aux_7_LC_7_3_2/in1               LogicCell40_SEQ_MODE_1000      0             16470   -180  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_10_LC_12_4_0/lcout
Path End         : uart_frame_decoder.state_1_0_LC_10_2_6/in0
Capture Clock    : uart_frame_decoder.state_1_0_LC_10_2_6/clk
Setup Constraint : 11330p
Path slack       : -113p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8821
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16231
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_10_LC_12_4_0/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   -113  RISE       9
I__1081/I                                             Odrv4                          0              7410   -113  RISE       1
I__1081/O                                             Odrv4                        596              8006   -113  RISE       1
I__1085/I                                             Span4Mux_h                     0              8006   -113  RISE       1
I__1085/O                                             Span4Mux_h                   517              8523   -113  RISE       1
I__1091/I                                             LocalMux                       0              8523   -113  RISE       1
I__1091/O                                             LocalMux                    1099              9622   -113  RISE       1
I__1096/I                                             InMux                          0              9622   -113  RISE       1
I__1096/O                                             InMux                        662             10284   -113  RISE       1
uart_frame_decoder.state_1_RNIMBMF_1_LC_10_2_4/in1    LogicCell40_SEQ_MODE_0000      0             10284   -113  RISE       1
uart_frame_decoder.state_1_RNIMBMF_1_LC_10_2_4/lcout  LogicCell40_SEQ_MODE_0000   1179             11463   -113  RISE       1
I__819/I                                              LocalMux                       0             11463   -113  RISE       1
I__819/O                                              LocalMux                    1099             12563   -113  RISE       1
I__820/I                                              InMux                          0             12563   -113  RISE       1
I__820/O                                              InMux                        662             13225   -113  RISE       1
uart_frame_decoder.state_1_RNO_2_0_LC_11_2_7/in0      LogicCell40_SEQ_MODE_0000      0             13225   -113  RISE       1
uart_frame_decoder.state_1_RNO_2_0_LC_11_2_7/lcout    LogicCell40_SEQ_MODE_0000   1245             14470   -113  RISE       1
I__811/I                                              LocalMux                       0             14470   -113  RISE       1
I__811/O                                              LocalMux                    1099             15569   -113  RISE       1
I__812/I                                              InMux                          0             15569   -113  RISE       1
I__812/O                                              InMux                        662             16231   -113  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/in0            LogicCell40_SEQ_MODE_1001      0             16231   -113  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.data_Aux_5_LC_7_3_1/in2
Capture Clock    : uart.data_Aux_5_LC_7_3_1/clk
Setup Constraint : 11330p
Path slack       : -100p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9060
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16470
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   -709  RISE       4
I__801/I                                   Odrv12                         0              7410   -352  RISE       1
I__801/O                                   Odrv12                      1073              8483   -352  RISE       1
I__805/I                                   LocalMux                       0              8483   -352  RISE       1
I__805/O                                   LocalMux                    1099              9583   -352  RISE       1
I__808/I                                   InMux                          0              9583   -352  RISE       1
I__808/O                                   InMux                        662             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/in3    LogicCell40_SEQ_MODE_0000      0             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000    861             11106   -352  RISE       1
I__262/I                                   Odrv4                          0             11106   -352  RISE       1
I__262/O                                   Odrv4                        596             11702   -352  RISE       1
I__263/I                                   LocalMux                       0             11702   -352  RISE       1
I__263/O                                   LocalMux                    1099             12801   -352  RISE       1
I__264/I                                   InMux                          0             12801   -352  RISE       1
I__264/O                                   InMux                        662             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/in0         LogicCell40_SEQ_MODE_0000      0             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout       LogicCell40_SEQ_MODE_0000   1245             14708   -352  RISE       7
I__342/I                                   LocalMux                       0             14708   -180  RISE       1
I__342/O                                   LocalMux                    1099             15807   -180  RISE       1
I__348/I                                   InMux                          0             15807   -100  RISE       1
I__348/O                                   InMux                        662             16470   -100  RISE       1
I__351/I                                   CascadeMux                     0             16470   -100  RISE       1
I__351/O                                   CascadeMux                     0             16470   -100  RISE       1
uart.data_Aux_5_LC_7_3_1/in2               LogicCell40_SEQ_MODE_1000      0             16470   -100  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_20_LC_8_3_3/in3
Capture Clock    : reset_module_System.count_20_LC_8_3_3/clk
Setup Constraint : 11330p
Path slack       : -8p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9219
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16629
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
reset_module_System.count_11_LC_8_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             12907   -285  RISE       1
reset_module_System.count_11_LC_8_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             13185   -285  RISE       2
reset_module_System.count_12_LC_8_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             13185   -285  RISE       1
reset_module_System.count_12_LC_8_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             13463   -285  RISE       2
reset_module_System.count_13_LC_8_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             13463   -285  RISE       1
reset_module_System.count_13_LC_8_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             13741   -285  RISE       2
reset_module_System.count_14_LC_8_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             13741   -285  RISE       1
reset_module_System.count_14_LC_8_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             14019   -285  RISE       2
reset_module_System.count_15_LC_8_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             14019   -285  RISE       1
reset_module_System.count_15_LC_8_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             14298   -285  RISE       2
reset_module_System.count_16_LC_8_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             14298   -285  RISE       1
reset_module_System.count_16_LC_8_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             14576   -285  RISE       1
IN_MUX_bfv_8_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             14576   -285  RISE       1
IN_MUX_bfv_8_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             15132   -285  RISE       2
reset_module_System.count_17_LC_8_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             15132   -285  RISE       1
reset_module_System.count_17_LC_8_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             15410   -285  RISE       2
reset_module_System.count_18_LC_8_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             15410   -285  RISE       1
reset_module_System.count_18_LC_8_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             15688   -285  RISE       2
reset_module_System.count_19_LC_8_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             15688   -285  RISE       1
reset_module_System.count_19_LC_8_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             15966   -285  RISE       2
I__273/I                                               InMux                          0             15966     -7  RISE       1
I__273/O                                               InMux                        662             16629     -7  RISE       1
reset_module_System.count_20_LC_8_3_3/in3              LogicCell40_SEQ_MODE_1000      0             16629     -7  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_8_3_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_0_LC_12_2_0/in2
Capture Clock    : uart_frame_decoder.WDT_0_LC_12_2_0/clk
Setup Constraint : 11330p
Path slack       : 46p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8914
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16324
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1010/I                                           Odrv4                          0              7410  -5424  RISE       1
I__1010/O                                           Odrv4                        596              8006  -5424  RISE       1
I__1013/I                                           LocalMux                       0              8006  -5424  RISE       1
I__1013/O                                           LocalMux                    1099              9106  -5424  RISE       1
I__1016/I                                           InMux                          0              9106  -5424  RISE       1
I__1016/O                                           InMux                        662              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/in0     LogicCell40_SEQ_MODE_0000      0              9768  -5424  RISE       1
uart_frame_decoder.WDT_RNIRBB11_4_LC_11_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245             11013  -5424  RISE       1
I__824/I                                            LocalMux                       0             11013  -5424  RISE       1
I__824/O                                            LocalMux                    1099             12112  -5424  RISE       1
I__825/I                                            InMux                          0             12112  -5424  RISE       1
I__825/O                                            InMux                        662             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/in3     LogicCell40_SEQ_MODE_0000      0             12774  -5424  RISE       1
uart_frame_decoder.WDT_RNIOAVK1_5_LC_11_2_0/ltout   LogicCell40_SEQ_MODE_0000    609             13384  -5424  FALL       1
I__828/I                                            CascadeMux                     0             13384  -5424  FALL       1
I__828/O                                            CascadeMux                     0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13384  -5424  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179             14562  -5424  RISE       2
I__918/I                                            LocalMux                       0             14562  -5424  RISE       1
I__918/O                                            LocalMux                    1099             15662  -5424  RISE       1
I__920/I                                            InMux                          0             15662  -5424  RISE       1
I__920/O                                            InMux                        662             16324  -5424  RISE       1
I__922/I                                            CascadeMux                     0             16324  -5424  RISE       1
I__922/O                                            CascadeMux                     0             16324  -5424  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             16324     46  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_7_LC_9_3_7/sr
Capture Clock    : uart.data_esr_7_LC_9_3_7/clk
Setup Constraint : 11330p
Path slack       : 46p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__926/I                                     Odrv4                          0             13900     46  RISE       1
I__926/O                                     Odrv4                        596             14496     46  RISE       1
I__929/I                                     Span4Mux_s3_v                  0             14496     46  RISE       1
I__929/O                                     Span4Mux_s3_v                543             15039     46  RISE       1
I__931/I                                     LocalMux                       0             15039     46  RISE       1
I__931/O                                     LocalMux                    1099             16139     46  RISE       1
I__933/I                                     SRMux                          0             16139     46  RISE       1
I__933/O                                     SRMux                        636             16774     46  RISE       1
uart.data_esr_7_LC_9_3_7/sr                  LogicCell40_SEQ_MODE_1000      0             16774     46  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_9_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_5_LC_9_3_5/sr
Capture Clock    : uart.data_esr_5_LC_9_3_5/clk
Setup Constraint : 11330p
Path slack       : 46p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__926/I                                     Odrv4                          0             13900     46  RISE       1
I__926/O                                     Odrv4                        596             14496     46  RISE       1
I__929/I                                     Span4Mux_s3_v                  0             14496     46  RISE       1
I__929/O                                     Span4Mux_s3_v                543             15039     46  RISE       1
I__931/I                                     LocalMux                       0             15039     46  RISE       1
I__931/O                                     LocalMux                    1099             16139     46  RISE       1
I__933/I                                     SRMux                          0             16139     46  RISE       1
I__933/O                                     SRMux                        636             16774     46  RISE       1
uart.data_esr_5_LC_9_3_5/sr                  LogicCell40_SEQ_MODE_1000      0             16774     46  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_9_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_3_LC_9_3_3/sr
Capture Clock    : uart.data_esr_3_LC_9_3_3/clk
Setup Constraint : 11330p
Path slack       : 46p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__926/I                                     Odrv4                          0             13900     46  RISE       1
I__926/O                                     Odrv4                        596             14496     46  RISE       1
I__929/I                                     Span4Mux_s3_v                  0             14496     46  RISE       1
I__929/O                                     Span4Mux_s3_v                543             15039     46  RISE       1
I__931/I                                     LocalMux                       0             15039     46  RISE       1
I__931/O                                     LocalMux                    1099             16139     46  RISE       1
I__933/I                                     SRMux                          0             16139     46  RISE       1
I__933/O                                     SRMux                        636             16774     46  RISE       1
uart.data_esr_3_LC_9_3_3/sr                  LogicCell40_SEQ_MODE_1000      0             16774     46  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_9_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_2_LC_9_3_2/sr
Capture Clock    : uart.data_esr_2_LC_9_3_2/clk
Setup Constraint : 11330p
Path slack       : 46p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__926/I                                     Odrv4                          0             13900     46  RISE       1
I__926/O                                     Odrv4                        596             14496     46  RISE       1
I__929/I                                     Span4Mux_s3_v                  0             14496     46  RISE       1
I__929/O                                     Span4Mux_s3_v                543             15039     46  RISE       1
I__931/I                                     LocalMux                       0             15039     46  RISE       1
I__931/O                                     LocalMux                    1099             16139     46  RISE       1
I__933/I                                     SRMux                          0             16139     46  RISE       1
I__933/O                                     SRMux                        636             16774     46  RISE       1
uart.data_esr_2_LC_9_3_2/sr                  LogicCell40_SEQ_MODE_1000      0             16774     46  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_9_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_0_LC_9_3_0/sr
Capture Clock    : uart.data_esr_0_LC_9_3_0/clk
Setup Constraint : 11330p
Path slack       : 46p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__926/I                                     Odrv4                          0             13900     46  RISE       1
I__926/O                                     Odrv4                        596             14496     46  RISE       1
I__929/I                                     Span4Mux_s3_v                  0             14496     46  RISE       1
I__929/O                                     Span4Mux_s3_v                543             15039     46  RISE       1
I__931/I                                     LocalMux                       0             15039     46  RISE       1
I__931/O                                     LocalMux                    1099             16139     46  RISE       1
I__933/I                                     SRMux                          0             16139     46  RISE       1
I__933/O                                     SRMux                        636             16774     46  RISE       1
uart.data_esr_0_LC_9_3_0/sr                  LogicCell40_SEQ_MODE_1000      0             16774     46  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_9_3_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_2_LC_11_4_2/in0
Capture Clock    : uart_frame_decoder.state_1_2_LC_11_4_2/clk
Setup Constraint : 11330p
Path slack       : 59p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8649
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16059
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4457  RISE       6
I__960/I                                            Odrv4                          0              7410  -4457  RISE       1
I__960/O                                            Odrv4                        596              8006  -4457  RISE       1
I__963/I                                            Span4Mux_s1_v                  0              8006  -4457  RISE       1
I__963/O                                            Span4Mux_s1_v                344              8351  -4457  RISE       1
I__968/I                                            LocalMux                       0              8351  -4457  RISE       1
I__968/O                                            LocalMux                    1099              9450  -4457  RISE       1
I__970/I                                            InMux                          0              9450     59  RISE       1
I__970/O                                            InMux                        662             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/in0     LogicCell40_SEQ_MODE_0000      0             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/lcout   LogicCell40_SEQ_MODE_0000   1245             11357     59  RISE       2
I__869/I                                            LocalMux                       0             11357     59  RISE       1
I__869/O                                            LocalMux                    1099             12457     59  RISE       1
I__871/I                                            InMux                          0             12457     59  RISE       1
I__871/O                                            InMux                        662             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in1    LogicCell40_SEQ_MODE_0000      0             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14298     59  RISE       9
I__1052/I                                           LocalMux                       0             14298     59  RISE       1
I__1052/O                                           LocalMux                    1099             15397     59  RISE       1
I__1055/I                                           InMux                          0             15397     59  RISE       1
I__1055/O                                           InMux                        662             16059     59  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/in0          LogicCell40_SEQ_MODE_1000      0             16059     59  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_4_LC_12_4_2/in0
Capture Clock    : uart_frame_decoder.state_1_4_LC_12_4_2/clk
Setup Constraint : 11330p
Path slack       : 59p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8649
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16059
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4457  RISE       6
I__960/I                                            Odrv4                          0              7410  -4457  RISE       1
I__960/O                                            Odrv4                        596              8006  -4457  RISE       1
I__963/I                                            Span4Mux_s1_v                  0              8006  -4457  RISE       1
I__963/O                                            Span4Mux_s1_v                344              8351  -4457  RISE       1
I__968/I                                            LocalMux                       0              8351  -4457  RISE       1
I__968/O                                            LocalMux                    1099              9450  -4457  RISE       1
I__970/I                                            InMux                          0              9450     59  RISE       1
I__970/O                                            InMux                        662             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/in0     LogicCell40_SEQ_MODE_0000      0             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/lcout   LogicCell40_SEQ_MODE_0000   1245             11357     59  RISE       2
I__869/I                                            LocalMux                       0             11357     59  RISE       1
I__869/O                                            LocalMux                    1099             12457     59  RISE       1
I__871/I                                            InMux                          0             12457     59  RISE       1
I__871/O                                            InMux                        662             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in1    LogicCell40_SEQ_MODE_0000      0             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14298     59  RISE       9
I__1053/I                                           LocalMux                       0             14298     59  RISE       1
I__1053/O                                           LocalMux                    1099             15397     59  RISE       1
I__1057/I                                           InMux                          0             15397     59  RISE       1
I__1057/O                                           InMux                        662             16059     59  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/in0          LogicCell40_SEQ_MODE_1000      0             16059     59  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_6_LC_12_4_4/in0
Capture Clock    : uart_frame_decoder.state_1_6_LC_12_4_4/clk
Setup Constraint : 11330p
Path slack       : 59p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8649
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16059
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4457  RISE       6
I__960/I                                            Odrv4                          0              7410  -4457  RISE       1
I__960/O                                            Odrv4                        596              8006  -4457  RISE       1
I__963/I                                            Span4Mux_s1_v                  0              8006  -4457  RISE       1
I__963/O                                            Span4Mux_s1_v                344              8351  -4457  RISE       1
I__968/I                                            LocalMux                       0              8351  -4457  RISE       1
I__968/O                                            LocalMux                    1099              9450  -4457  RISE       1
I__970/I                                            InMux                          0              9450     59  RISE       1
I__970/O                                            InMux                        662             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/in0     LogicCell40_SEQ_MODE_0000      0             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/lcout   LogicCell40_SEQ_MODE_0000   1245             11357     59  RISE       2
I__869/I                                            LocalMux                       0             11357     59  RISE       1
I__869/O                                            LocalMux                    1099             12457     59  RISE       1
I__871/I                                            InMux                          0             12457     59  RISE       1
I__871/O                                            InMux                        662             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in1    LogicCell40_SEQ_MODE_0000      0             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14298     59  RISE       9
I__1053/I                                           LocalMux                       0             14298     59  RISE       1
I__1053/O                                           LocalMux                    1099             15397     59  RISE       1
I__1059/I                                           InMux                          0             15397     59  RISE       1
I__1059/O                                           InMux                        662             16059     59  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/in0          LogicCell40_SEQ_MODE_1000      0             16059     59  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_8_LC_12_4_6/in0
Capture Clock    : uart_frame_decoder.state_1_8_LC_12_4_6/clk
Setup Constraint : 11330p
Path slack       : 59p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8649
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16059
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4457  RISE       6
I__960/I                                            Odrv4                          0              7410  -4457  RISE       1
I__960/O                                            Odrv4                        596              8006  -4457  RISE       1
I__963/I                                            Span4Mux_s1_v                  0              8006  -4457  RISE       1
I__963/O                                            Span4Mux_s1_v                344              8351  -4457  RISE       1
I__968/I                                            LocalMux                       0              8351  -4457  RISE       1
I__968/O                                            LocalMux                    1099              9450  -4457  RISE       1
I__970/I                                            InMux                          0              9450     59  RISE       1
I__970/O                                            InMux                        662             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/in0     LogicCell40_SEQ_MODE_0000      0             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/lcout   LogicCell40_SEQ_MODE_0000   1245             11357     59  RISE       2
I__869/I                                            LocalMux                       0             11357     59  RISE       1
I__869/O                                            LocalMux                    1099             12457     59  RISE       1
I__871/I                                            InMux                          0             12457     59  RISE       1
I__871/O                                            InMux                        662             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in1    LogicCell40_SEQ_MODE_0000      0             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14298     59  RISE       9
I__1053/I                                           LocalMux                       0             14298     59  RISE       1
I__1053/O                                           LocalMux                    1099             15397     59  RISE       1
I__1061/I                                           InMux                          0             15397     59  RISE       1
I__1061/O                                           InMux                        662             16059     59  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/in0          LogicCell40_SEQ_MODE_1000      0             16059     59  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_6_LC_11_5_7/sr
Capture Clock    : uart.data_esr_6_LC_11_5_7/clk
Setup Constraint : 11330p
Path slack       : 72p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9338
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16748
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__925/I                                     Odrv4                          0             13900     72  RISE       1
I__925/O                                     Odrv4                        596             14496     72  RISE       1
I__928/I                                     Span4Mux_h                     0             14496     72  RISE       1
I__928/O                                     Span4Mux_h                   517             15013     72  RISE       1
I__930/I                                     LocalMux                       0             15013     72  RISE       1
I__930/O                                     LocalMux                    1099             16112     72  RISE       1
I__932/I                                     SRMux                          0             16112     72  RISE       1
I__932/O                                     SRMux                        636             16748     72  RISE       1
uart.data_esr_6_LC_11_5_7/sr                 LogicCell40_SEQ_MODE_1000      0             16748     72  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_11_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_4_LC_11_5_3/sr
Capture Clock    : uart.data_esr_4_LC_11_5_3/clk
Setup Constraint : 11330p
Path slack       : 72p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9338
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16748
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__925/I                                     Odrv4                          0             13900     72  RISE       1
I__925/O                                     Odrv4                        596             14496     72  RISE       1
I__928/I                                     Span4Mux_h                     0             14496     72  RISE       1
I__928/O                                     Span4Mux_h                   517             15013     72  RISE       1
I__930/I                                     LocalMux                       0             15013     72  RISE       1
I__930/O                                     LocalMux                    1099             16112     72  RISE       1
I__932/I                                     SRMux                          0             16112     72  RISE       1
I__932/O                                     SRMux                        636             16748     72  RISE       1
uart.data_esr_4_LC_11_5_3/sr                 LogicCell40_SEQ_MODE_1000      0             16748     72  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_11_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.data_esr_1_LC_11_5_2/sr
Capture Clock    : uart.data_esr_1_LC_11_5_2/clk
Setup Constraint : 11330p
Path slack       : 72p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9338
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16748
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                     LocalMux                       0              7410  -1570  RISE       1
I__698/O                                     LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                     InMux                          0              8510  -1570  RISE       1
I__701/O                                     InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1      LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__751/I                                     LocalMux                       0             10351  -1570  RISE       1
I__751/O                                     LocalMux                    1099             11450  -1570  RISE       1
I__754/I                                     InMux                          0             11450  -1570  RISE       1
I__754/O                                     InMux                        662             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/in3          LogicCell40_SEQ_MODE_0000      0             12112  -1570  RISE       1
uart.state_RNI78E91_4_LC_10_4_0/ltout        LogicCell40_SEQ_MODE_0000    609             12721  -1570  FALL       1
I__623/I                                     CascadeMux                     0             12721  -1570  FALL       1
I__623/O                                     CascadeMux                     0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in2    LogicCell40_SEQ_MODE_0000      0             12721  -1570  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             13900  -1570  RISE       9
I__925/I                                     Odrv4                          0             13900     72  RISE       1
I__925/O                                     Odrv4                        596             14496     72  RISE       1
I__928/I                                     Span4Mux_h                     0             14496     72  RISE       1
I__928/O                                     Span4Mux_h                   517             15013     72  RISE       1
I__930/I                                     LocalMux                       0             15013     72  RISE       1
I__930/O                                     LocalMux                    1099             16112     72  RISE       1
I__932/I                                     SRMux                          0             16112     72  RISE       1
I__932/O                                     SRMux                        636             16748     72  RISE       1
uart.data_esr_1_LC_11_5_2/sr                 LogicCell40_SEQ_MODE_1000      0             16748     72  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_11_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.data_Aux_1_LC_8_4_4/in3
Capture Clock    : uart.data_Aux_1_LC_8_4_4/clk
Setup Constraint : 11330p
Path slack       : 151p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9060
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16470
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   -709  RISE       4
I__801/I                                   Odrv12                         0              7410   -352  RISE       1
I__801/O                                   Odrv12                      1073              8483   -352  RISE       1
I__805/I                                   LocalMux                       0              8483   -352  RISE       1
I__805/O                                   LocalMux                    1099              9583   -352  RISE       1
I__808/I                                   InMux                          0              9583   -352  RISE       1
I__808/O                                   InMux                        662             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/in3    LogicCell40_SEQ_MODE_0000      0             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000    861             11106   -352  RISE       1
I__262/I                                   Odrv4                          0             11106   -352  RISE       1
I__262/O                                   Odrv4                        596             11702   -352  RISE       1
I__263/I                                   LocalMux                       0             11702   -352  RISE       1
I__263/O                                   LocalMux                    1099             12801   -352  RISE       1
I__264/I                                   InMux                          0             12801   -352  RISE       1
I__264/O                                   InMux                        662             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/in0         LogicCell40_SEQ_MODE_0000      0             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout       LogicCell40_SEQ_MODE_0000   1245             14708   -352  RISE       7
I__341/I                                   LocalMux                       0             14708   -352  RISE       1
I__341/O                                   LocalMux                    1099             15807   -352  RISE       1
I__344/I                                   InMux                          0             15807    152  RISE       1
I__344/O                                   InMux                        662             16470    152  RISE       1
uart.data_Aux_1_LC_8_4_4/in3               LogicCell40_SEQ_MODE_1000      0             16470    152  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.data_Aux_3_LC_8_4_6/in3
Capture Clock    : uart.data_Aux_3_LC_8_4_6/clk
Setup Constraint : 11330p
Path slack       : 151p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9060
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16470
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   -709  RISE       4
I__801/I                                   Odrv12                         0              7410   -352  RISE       1
I__801/O                                   Odrv12                      1073              8483   -352  RISE       1
I__805/I                                   LocalMux                       0              8483   -352  RISE       1
I__805/O                                   LocalMux                    1099              9583   -352  RISE       1
I__808/I                                   InMux                          0              9583   -352  RISE       1
I__808/O                                   InMux                        662             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/in3    LogicCell40_SEQ_MODE_0000      0             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000    861             11106   -352  RISE       1
I__262/I                                   Odrv4                          0             11106   -352  RISE       1
I__262/O                                   Odrv4                        596             11702   -352  RISE       1
I__263/I                                   LocalMux                       0             11702   -352  RISE       1
I__263/O                                   LocalMux                    1099             12801   -352  RISE       1
I__264/I                                   InMux                          0             12801   -352  RISE       1
I__264/O                                   InMux                        662             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/in0         LogicCell40_SEQ_MODE_0000      0             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout       LogicCell40_SEQ_MODE_0000   1245             14708   -352  RISE       7
I__341/I                                   LocalMux                       0             14708   -352  RISE       1
I__341/O                                   LocalMux                    1099             15807   -352  RISE       1
I__345/I                                   InMux                          0             15807    152  RISE       1
I__345/O                                   InMux                        662             16470    152  RISE       1
uart.data_Aux_3_LC_8_4_6/in3               LogicCell40_SEQ_MODE_1000      0             16470    152  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_19_LC_8_3_2/in3
Capture Clock    : reset_module_System.count_19_LC_8_3_2/clk
Setup Constraint : 11330p
Path slack       : 271p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8940
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16350
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
reset_module_System.count_11_LC_8_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             12907   -285  RISE       1
reset_module_System.count_11_LC_8_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             13185   -285  RISE       2
reset_module_System.count_12_LC_8_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             13185   -285  RISE       1
reset_module_System.count_12_LC_8_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             13463   -285  RISE       2
reset_module_System.count_13_LC_8_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             13463   -285  RISE       1
reset_module_System.count_13_LC_8_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             13741   -285  RISE       2
reset_module_System.count_14_LC_8_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             13741   -285  RISE       1
reset_module_System.count_14_LC_8_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             14019   -285  RISE       2
reset_module_System.count_15_LC_8_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             14019   -285  RISE       1
reset_module_System.count_15_LC_8_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             14298   -285  RISE       2
reset_module_System.count_16_LC_8_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             14298   -285  RISE       1
reset_module_System.count_16_LC_8_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             14576   -285  RISE       1
IN_MUX_bfv_8_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             14576   -285  RISE       1
IN_MUX_bfv_8_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             15132   -285  RISE       2
reset_module_System.count_17_LC_8_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             15132   -285  RISE       1
reset_module_System.count_17_LC_8_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             15410   -285  RISE       2
reset_module_System.count_18_LC_8_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             15410   -285  RISE       1
reset_module_System.count_18_LC_8_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             15688   -285  RISE       2
I__274/I                                               InMux                          0             15688    271  RISE       1
I__274/O                                               InMux                        662             16350    271  RISE       1
reset_module_System.count_19_LC_8_3_2/in3              LogicCell40_SEQ_MODE_1000      0             16350    271  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_8_1_7/lcout
Path End         : reset_module_System.count_2_LC_9_1_7/in0
Capture Clock    : reset_module_System.count_2_LC_9_1_7/clk
Setup Constraint : 11330p
Path slack       : 390p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_8_1_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7410    390  RISE       2
I__407/I                                              LocalMux                       0              7410    390  RISE       1
I__407/O                                              LocalMux                    1099              8510    390  RISE       1
I__409/I                                              InMux                          0              8510    390  RISE       1
I__409/O                                              InMux                        662              9172    390  RISE       1
reset_module_System.count_RNI97FD_5_LC_9_1_5/in0      LogicCell40_SEQ_MODE_0000      0              9172    390  RISE       1
reset_module_System.count_RNI97FD_5_LC_9_1_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10417    390  RISE       1
I__486/I                                              LocalMux                       0             10417    390  RISE       1
I__486/O                                              LocalMux                    1099             11516    390  RISE       1
I__487/I                                              InMux                          0             11516    390  RISE       1
I__487/O                                              InMux                        662             12178    390  RISE       1
reset_module_System.count_RNI53692_14_LC_9_2_3/in3    LogicCell40_SEQ_MODE_0000      0             12178    390  RISE       1
reset_module_System.count_RNI53692_14_LC_9_2_3/ltout  LogicCell40_SEQ_MODE_0000    609             12788    390  FALL       1
I__471/I                                              CascadeMux                     0             12788    390  FALL       1
I__471/O                                              CascadeMux                     0             12788    390  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/in2    LogicCell40_SEQ_MODE_0000      0             12788    390  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1179             13966    390  RISE       5
I__463/I                                              LocalMux                       0             13966    390  RISE       1
I__463/O                                              LocalMux                    1099             15066    390  RISE       1
I__464/I                                              InMux                          0             15066    390  RISE       1
I__464/O                                              InMux                        662             15728    390  RISE       1
reset_module_System.count_2_LC_9_1_7/in0              LogicCell40_SEQ_MODE_1000      0             15728    390  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_5_1/lcout
Path End         : uart.data_rdy_LC_10_3_3/in0
Capture Clock    : uart.data_rdy_LC_10_3_3/clk
Setup Constraint : 11330p
Path slack       : 403p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8305
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15715
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_5_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1239  RISE       5
I__735/I                                     Odrv4                          0              7410  -1239  RISE       1
I__735/O                                     Odrv4                        596              8006  -1239  RISE       1
I__739/I                                     LocalMux                       0              8006  -1239  RISE       1
I__739/O                                     LocalMux                    1099              9106  -1239  RISE       1
I__744/I                                     InMux                          0              9106  -1239  RISE       1
I__744/O                                     InMux                        662              9768  -1239  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_10_4_3/in1    LogicCell40_SEQ_MODE_0000      0              9768  -1239  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_10_4_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10947  -1239  RISE       3
I__598/I                                     LocalMux                       0             10947  -1239  RISE       1
I__598/O                                     LocalMux                    1099             12046  -1239  RISE       1
I__601/I                                     InMux                          0             12046    165  RISE       1
I__601/O                                     InMux                        662             12708    165  RISE       1
uart.state_RNIGITG2_4_LC_10_4_6/in0          LogicCell40_SEQ_MODE_0000      0             12708    165  RISE       1
uart.state_RNIGITG2_4_LC_10_4_6/lcout        LogicCell40_SEQ_MODE_0000   1245             13953    403  RISE       1
I__749/I                                     LocalMux                       0             13953    403  RISE       1
I__749/O                                     LocalMux                    1099             15053    403  RISE       1
I__750/I                                     InMux                          0             15053    403  RISE       1
I__750/O                                     InMux                        662             15715    403  RISE       1
uart.data_rdy_LC_10_3_3/in0                  LogicCell40_SEQ_MODE_1000      0             15715    403  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_10_5_3/lcout
Path End         : uart.bit_Count_2_LC_7_4_7/in0
Capture Clock    : uart.bit_Count_2_LC_7_4_7/clk
Setup Constraint : 11330p
Path slack       : 483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8225
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15635
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_10_5_3/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   -643  RISE       5
I__709/I                                    LocalMux                       0              7410    483  RISE       1
I__709/O                                    LocalMux                    1099              8510    483  RISE       1
I__714/I                                    InMux                          0              8510    483  RISE       1
I__714/O                                    InMux                        662              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/in0    LogicCell40_SEQ_MODE_0000      0              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073    483  FALL       1
I__504/I                                    CascadeMux                     0             10073    483  FALL       1
I__504/O                                    CascadeMux                     0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/in2    LogicCell40_SEQ_MODE_0000      0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    483  RISE       5
I__604/I                                    LocalMux                       0             11251    483  RISE       1
I__604/O                                    LocalMux                    1099             12351    483  RISE       1
I__609/I                                    InMux                          0             12351    483  RISE       1
I__609/O                                    InMux                        662             13013    483  RISE       1
uart.state_RNIA73N2_4_LC_8_5_5/in3          LogicCell40_SEQ_MODE_0000      0             13013    483  RISE       1
uart.state_RNIA73N2_4_LC_8_5_5/lcout        LogicCell40_SEQ_MODE_0000    861             13874    483  RISE       3
I__328/I                                    LocalMux                       0             13874    483  RISE       1
I__328/O                                    LocalMux                    1099             14973    483  RISE       1
I__331/I                                    InMux                          0             14973    483  RISE       1
I__331/O                                    InMux                        662             15635    483  RISE       1
uart.bit_Count_2_LC_7_4_7/in0               LogicCell40_SEQ_MODE_1000      0             15635    483  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_18_LC_8_3_1/in3
Capture Clock    : reset_module_System.count_18_LC_8_3_1/clk
Setup Constraint : 11330p
Path slack       : 549p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8662
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16072
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
reset_module_System.count_11_LC_8_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             12907   -285  RISE       1
reset_module_System.count_11_LC_8_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             13185   -285  RISE       2
reset_module_System.count_12_LC_8_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             13185   -285  RISE       1
reset_module_System.count_12_LC_8_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             13463   -285  RISE       2
reset_module_System.count_13_LC_8_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             13463   -285  RISE       1
reset_module_System.count_13_LC_8_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             13741   -285  RISE       2
reset_module_System.count_14_LC_8_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             13741   -285  RISE       1
reset_module_System.count_14_LC_8_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             14019   -285  RISE       2
reset_module_System.count_15_LC_8_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             14019   -285  RISE       1
reset_module_System.count_15_LC_8_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             14298   -285  RISE       2
reset_module_System.count_16_LC_8_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             14298   -285  RISE       1
reset_module_System.count_16_LC_8_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             14576   -285  RISE       1
IN_MUX_bfv_8_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             14576   -285  RISE       1
IN_MUX_bfv_8_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             15132   -285  RISE       2
reset_module_System.count_17_LC_8_3_0/carryin          LogicCell40_SEQ_MODE_1000      0             15132   -285  RISE       1
reset_module_System.count_17_LC_8_3_0/carryout         LogicCell40_SEQ_MODE_1000    278             15410   -285  RISE       2
I__244/I                                               InMux                          0             15410    549  RISE       1
I__244/O                                               InMux                        662             16072    549  RISE       1
reset_module_System.count_18_LC_8_3_1/in3              LogicCell40_SEQ_MODE_1000      0             16072    549  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_8_3_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_1_LC_11_4_1/in3
Capture Clock    : uart_frame_decoder.state_1_1_LC_11_4_1/clk
Setup Constraint : 11330p
Path slack       : 562p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8649
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16059
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4457  RISE       6
I__960/I                                            Odrv4                          0              7410  -4457  RISE       1
I__960/O                                            Odrv4                        596              8006  -4457  RISE       1
I__963/I                                            Span4Mux_s1_v                  0              8006  -4457  RISE       1
I__963/O                                            Span4Mux_s1_v                344              8351  -4457  RISE       1
I__968/I                                            LocalMux                       0              8351  -4457  RISE       1
I__968/O                                            LocalMux                    1099              9450  -4457  RISE       1
I__970/I                                            InMux                          0              9450     59  RISE       1
I__970/O                                            InMux                        662             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/in0     LogicCell40_SEQ_MODE_0000      0             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/lcout   LogicCell40_SEQ_MODE_0000   1245             11357     59  RISE       2
I__869/I                                            LocalMux                       0             11357     59  RISE       1
I__869/O                                            LocalMux                    1099             12457     59  RISE       1
I__871/I                                            InMux                          0             12457     59  RISE       1
I__871/O                                            InMux                        662             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in1    LogicCell40_SEQ_MODE_0000      0             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14298     59  RISE       9
I__1052/I                                           LocalMux                       0             14298     59  RISE       1
I__1052/O                                           LocalMux                    1099             15397     59  RISE       1
I__1054/I                                           InMux                          0             15397    562  RISE       1
I__1054/O                                           InMux                        662             16059    562  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/in3          LogicCell40_SEQ_MODE_1000      0             16059    562  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_3_LC_12_4_1/in3
Capture Clock    : uart_frame_decoder.state_1_3_LC_12_4_1/clk
Setup Constraint : 11330p
Path slack       : 562p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8649
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16059
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4457  RISE       6
I__960/I                                            Odrv4                          0              7410  -4457  RISE       1
I__960/O                                            Odrv4                        596              8006  -4457  RISE       1
I__963/I                                            Span4Mux_s1_v                  0              8006  -4457  RISE       1
I__963/O                                            Span4Mux_s1_v                344              8351  -4457  RISE       1
I__968/I                                            LocalMux                       0              8351  -4457  RISE       1
I__968/O                                            LocalMux                    1099              9450  -4457  RISE       1
I__970/I                                            InMux                          0              9450     59  RISE       1
I__970/O                                            InMux                        662             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/in0     LogicCell40_SEQ_MODE_0000      0             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/lcout   LogicCell40_SEQ_MODE_0000   1245             11357     59  RISE       2
I__869/I                                            LocalMux                       0             11357     59  RISE       1
I__869/O                                            LocalMux                    1099             12457     59  RISE       1
I__871/I                                            InMux                          0             12457     59  RISE       1
I__871/O                                            InMux                        662             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in1    LogicCell40_SEQ_MODE_0000      0             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14298     59  RISE       9
I__1053/I                                           LocalMux                       0             14298     59  RISE       1
I__1053/O                                           LocalMux                    1099             15397     59  RISE       1
I__1056/I                                           InMux                          0             15397    562  RISE       1
I__1056/O                                           InMux                        662             16059    562  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/in3          LogicCell40_SEQ_MODE_1000      0             16059    562  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_5_LC_12_4_3/in3
Capture Clock    : uart_frame_decoder.state_1_5_LC_12_4_3/clk
Setup Constraint : 11330p
Path slack       : 562p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8649
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16059
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4457  RISE       6
I__960/I                                            Odrv4                          0              7410  -4457  RISE       1
I__960/O                                            Odrv4                        596              8006  -4457  RISE       1
I__963/I                                            Span4Mux_s1_v                  0              8006  -4457  RISE       1
I__963/O                                            Span4Mux_s1_v                344              8351  -4457  RISE       1
I__968/I                                            LocalMux                       0              8351  -4457  RISE       1
I__968/O                                            LocalMux                    1099              9450  -4457  RISE       1
I__970/I                                            InMux                          0              9450     59  RISE       1
I__970/O                                            InMux                        662             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/in0     LogicCell40_SEQ_MODE_0000      0             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/lcout   LogicCell40_SEQ_MODE_0000   1245             11357     59  RISE       2
I__869/I                                            LocalMux                       0             11357     59  RISE       1
I__869/O                                            LocalMux                    1099             12457     59  RISE       1
I__871/I                                            InMux                          0             12457     59  RISE       1
I__871/O                                            InMux                        662             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in1    LogicCell40_SEQ_MODE_0000      0             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14298     59  RISE       9
I__1053/I                                           LocalMux                       0             14298     59  RISE       1
I__1053/O                                           LocalMux                    1099             15397     59  RISE       1
I__1058/I                                           InMux                          0             15397    562  RISE       1
I__1058/O                                           InMux                        662             16059    562  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/in3          LogicCell40_SEQ_MODE_1000      0             16059    562  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_7_LC_12_4_5/in3
Capture Clock    : uart_frame_decoder.state_1_7_LC_12_4_5/clk
Setup Constraint : 11330p
Path slack       : 562p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8649
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16059
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4457  RISE       6
I__960/I                                            Odrv4                          0              7410  -4457  RISE       1
I__960/O                                            Odrv4                        596              8006  -4457  RISE       1
I__963/I                                            Span4Mux_s1_v                  0              8006  -4457  RISE       1
I__963/O                                            Span4Mux_s1_v                344              8351  -4457  RISE       1
I__968/I                                            LocalMux                       0              8351  -4457  RISE       1
I__968/O                                            LocalMux                    1099              9450  -4457  RISE       1
I__970/I                                            InMux                          0              9450     59  RISE       1
I__970/O                                            InMux                        662             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/in0     LogicCell40_SEQ_MODE_0000      0             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/lcout   LogicCell40_SEQ_MODE_0000   1245             11357     59  RISE       2
I__869/I                                            LocalMux                       0             11357     59  RISE       1
I__869/O                                            LocalMux                    1099             12457     59  RISE       1
I__871/I                                            InMux                          0             12457     59  RISE       1
I__871/O                                            InMux                        662             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in1    LogicCell40_SEQ_MODE_0000      0             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14298     59  RISE       9
I__1053/I                                           LocalMux                       0             14298     59  RISE       1
I__1053/O                                           LocalMux                    1099             15397     59  RISE       1
I__1060/I                                           InMux                          0             15397    562  RISE       1
I__1060/O                                           InMux                        662             16059    562  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/in3          LogicCell40_SEQ_MODE_1000      0             16059    562  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_9_LC_12_4_7/in3
Capture Clock    : uart_frame_decoder.state_1_9_LC_12_4_7/clk
Setup Constraint : 11330p
Path slack       : 562p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8649
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16059
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4457  RISE       6
I__960/I                                            Odrv4                          0              7410  -4457  RISE       1
I__960/O                                            Odrv4                        596              8006  -4457  RISE       1
I__963/I                                            Span4Mux_s1_v                  0              8006  -4457  RISE       1
I__963/O                                            Span4Mux_s1_v                344              8351  -4457  RISE       1
I__968/I                                            LocalMux                       0              8351  -4457  RISE       1
I__968/O                                            LocalMux                    1099              9450  -4457  RISE       1
I__970/I                                            InMux                          0              9450     59  RISE       1
I__970/O                                            InMux                        662             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/in0     LogicCell40_SEQ_MODE_0000      0             10112     59  RISE       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/lcout   LogicCell40_SEQ_MODE_0000   1245             11357     59  RISE       2
I__869/I                                            LocalMux                       0             11357     59  RISE       1
I__869/O                                            LocalMux                    1099             12457     59  RISE       1
I__871/I                                            InMux                          0             12457     59  RISE       1
I__871/O                                            InMux                        662             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in1    LogicCell40_SEQ_MODE_0000      0             13119     59  RISE       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14298     59  RISE       9
I__1053/I                                           LocalMux                       0             14298     59  RISE       1
I__1053/O                                           LocalMux                    1099             15397     59  RISE       1
I__1062/I                                           InMux                          0             15397    562  RISE       1
I__1062/O                                           InMux                        662             16059    562  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/in3          LogicCell40_SEQ_MODE_1000      0             16059    562  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_7_LC_10_5_6/sr
Capture Clock    : uart.timer_Count_7_LC_10_5_6/clk
Setup Constraint : 11330p
Path slack       : 628p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1195/I                                 LocalMux                       0              8006    628  RISE       1
I__1195/O                                 LocalMux                    1099              9106    628  RISE       1
I__1204/I                                 InMux                          0              9106    628  RISE       1
I__1204/O                                 InMux                        662              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/in3         LogicCell40_SEQ_MODE_0000      0              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_0000    861             10629    628  RISE       1
I__621/I                                  LocalMux                       0             10629    628  RISE       1
I__621/O                                  LocalMux                    1099             11728    628  RISE       1
I__622/I                                  InMux                          0             11728    628  RISE       1
I__622/O                                  InMux                        662             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/in1       LogicCell40_SEQ_MODE_0000      0             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/ltout     LogicCell40_SEQ_MODE_0000    887             13278    628  FALL       1
I__615/I                                  CascadeMux                     0             13278    628  FALL       1
I__615/O                                  CascadeMux                     0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in2       LogicCell40_SEQ_MODE_0000      0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1179             14456    628  RISE       8
I__852/I                                  LocalMux                       0             14456    628  RISE       1
I__852/O                                  LocalMux                    1099             15556    628  RISE       1
I__854/I                                  SRMux                          0             15556    628  RISE       1
I__854/O                                  SRMux                        636             16192    628  RISE       1
uart.timer_Count_7_LC_10_5_6/sr           LogicCell40_SEQ_MODE_1000      0             16192    628  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_6_LC_10_5_5/sr
Capture Clock    : uart.timer_Count_6_LC_10_5_5/clk
Setup Constraint : 11330p
Path slack       : 628p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1195/I                                 LocalMux                       0              8006    628  RISE       1
I__1195/O                                 LocalMux                    1099              9106    628  RISE       1
I__1204/I                                 InMux                          0              9106    628  RISE       1
I__1204/O                                 InMux                        662              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/in3         LogicCell40_SEQ_MODE_0000      0              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_0000    861             10629    628  RISE       1
I__621/I                                  LocalMux                       0             10629    628  RISE       1
I__621/O                                  LocalMux                    1099             11728    628  RISE       1
I__622/I                                  InMux                          0             11728    628  RISE       1
I__622/O                                  InMux                        662             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/in1       LogicCell40_SEQ_MODE_0000      0             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/ltout     LogicCell40_SEQ_MODE_0000    887             13278    628  FALL       1
I__615/I                                  CascadeMux                     0             13278    628  FALL       1
I__615/O                                  CascadeMux                     0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in2       LogicCell40_SEQ_MODE_0000      0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1179             14456    628  RISE       8
I__852/I                                  LocalMux                       0             14456    628  RISE       1
I__852/O                                  LocalMux                    1099             15556    628  RISE       1
I__854/I                                  SRMux                          0             15556    628  RISE       1
I__854/O                                  SRMux                        636             16192    628  RISE       1
uart.timer_Count_6_LC_10_5_5/sr           LogicCell40_SEQ_MODE_1000      0             16192    628  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_5_5/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_5_LC_10_5_4/sr
Capture Clock    : uart.timer_Count_5_LC_10_5_4/clk
Setup Constraint : 11330p
Path slack       : 628p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1195/I                                 LocalMux                       0              8006    628  RISE       1
I__1195/O                                 LocalMux                    1099              9106    628  RISE       1
I__1204/I                                 InMux                          0              9106    628  RISE       1
I__1204/O                                 InMux                        662              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/in3         LogicCell40_SEQ_MODE_0000      0              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_0000    861             10629    628  RISE       1
I__621/I                                  LocalMux                       0             10629    628  RISE       1
I__621/O                                  LocalMux                    1099             11728    628  RISE       1
I__622/I                                  InMux                          0             11728    628  RISE       1
I__622/O                                  InMux                        662             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/in1       LogicCell40_SEQ_MODE_0000      0             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/ltout     LogicCell40_SEQ_MODE_0000    887             13278    628  FALL       1
I__615/I                                  CascadeMux                     0             13278    628  FALL       1
I__615/O                                  CascadeMux                     0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in2       LogicCell40_SEQ_MODE_0000      0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1179             14456    628  RISE       8
I__852/I                                  LocalMux                       0             14456    628  RISE       1
I__852/O                                  LocalMux                    1099             15556    628  RISE       1
I__854/I                                  SRMux                          0             15556    628  RISE       1
I__854/O                                  SRMux                        636             16192    628  RISE       1
uart.timer_Count_5_LC_10_5_4/sr           LogicCell40_SEQ_MODE_1000      0             16192    628  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_4_LC_10_5_3/sr
Capture Clock    : uart.timer_Count_4_LC_10_5_3/clk
Setup Constraint : 11330p
Path slack       : 628p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1195/I                                 LocalMux                       0              8006    628  RISE       1
I__1195/O                                 LocalMux                    1099              9106    628  RISE       1
I__1204/I                                 InMux                          0              9106    628  RISE       1
I__1204/O                                 InMux                        662              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/in3         LogicCell40_SEQ_MODE_0000      0              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_0000    861             10629    628  RISE       1
I__621/I                                  LocalMux                       0             10629    628  RISE       1
I__621/O                                  LocalMux                    1099             11728    628  RISE       1
I__622/I                                  InMux                          0             11728    628  RISE       1
I__622/O                                  InMux                        662             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/in1       LogicCell40_SEQ_MODE_0000      0             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/ltout     LogicCell40_SEQ_MODE_0000    887             13278    628  FALL       1
I__615/I                                  CascadeMux                     0             13278    628  FALL       1
I__615/O                                  CascadeMux                     0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in2       LogicCell40_SEQ_MODE_0000      0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1179             14456    628  RISE       8
I__852/I                                  LocalMux                       0             14456    628  RISE       1
I__852/O                                  LocalMux                    1099             15556    628  RISE       1
I__854/I                                  SRMux                          0             15556    628  RISE       1
I__854/O                                  SRMux                        636             16192    628  RISE       1
uart.timer_Count_4_LC_10_5_3/sr           LogicCell40_SEQ_MODE_1000      0             16192    628  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_3_LC_10_5_2/sr
Capture Clock    : uart.timer_Count_3_LC_10_5_2/clk
Setup Constraint : 11330p
Path slack       : 628p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1195/I                                 LocalMux                       0              8006    628  RISE       1
I__1195/O                                 LocalMux                    1099              9106    628  RISE       1
I__1204/I                                 InMux                          0              9106    628  RISE       1
I__1204/O                                 InMux                        662              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/in3         LogicCell40_SEQ_MODE_0000      0              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_0000    861             10629    628  RISE       1
I__621/I                                  LocalMux                       0             10629    628  RISE       1
I__621/O                                  LocalMux                    1099             11728    628  RISE       1
I__622/I                                  InMux                          0             11728    628  RISE       1
I__622/O                                  InMux                        662             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/in1       LogicCell40_SEQ_MODE_0000      0             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/ltout     LogicCell40_SEQ_MODE_0000    887             13278    628  FALL       1
I__615/I                                  CascadeMux                     0             13278    628  FALL       1
I__615/O                                  CascadeMux                     0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in2       LogicCell40_SEQ_MODE_0000      0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1179             14456    628  RISE       8
I__852/I                                  LocalMux                       0             14456    628  RISE       1
I__852/O                                  LocalMux                    1099             15556    628  RISE       1
I__854/I                                  SRMux                          0             15556    628  RISE       1
I__854/O                                  SRMux                        636             16192    628  RISE       1
uart.timer_Count_3_LC_10_5_2/sr           LogicCell40_SEQ_MODE_1000      0             16192    628  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_2_LC_10_5_1/sr
Capture Clock    : uart.timer_Count_2_LC_10_5_1/clk
Setup Constraint : 11330p
Path slack       : 628p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1195/I                                 LocalMux                       0              8006    628  RISE       1
I__1195/O                                 LocalMux                    1099              9106    628  RISE       1
I__1204/I                                 InMux                          0              9106    628  RISE       1
I__1204/O                                 InMux                        662              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/in3         LogicCell40_SEQ_MODE_0000      0              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_0000    861             10629    628  RISE       1
I__621/I                                  LocalMux                       0             10629    628  RISE       1
I__621/O                                  LocalMux                    1099             11728    628  RISE       1
I__622/I                                  InMux                          0             11728    628  RISE       1
I__622/O                                  InMux                        662             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/in1       LogicCell40_SEQ_MODE_0000      0             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/ltout     LogicCell40_SEQ_MODE_0000    887             13278    628  FALL       1
I__615/I                                  CascadeMux                     0             13278    628  FALL       1
I__615/O                                  CascadeMux                     0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in2       LogicCell40_SEQ_MODE_0000      0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1179             14456    628  RISE       8
I__852/I                                  LocalMux                       0             14456    628  RISE       1
I__852/O                                  LocalMux                    1099             15556    628  RISE       1
I__854/I                                  SRMux                          0             15556    628  RISE       1
I__854/O                                  SRMux                        636             16192    628  RISE       1
uart.timer_Count_2_LC_10_5_1/sr           LogicCell40_SEQ_MODE_1000      0             16192    628  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_0_LC_11_3_7/sr
Capture Clock    : uart.timer_Count_0_LC_11_3_7/clk
Setup Constraint : 11330p
Path slack       : 628p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1195/I                                 LocalMux                       0              8006    628  RISE       1
I__1195/O                                 LocalMux                    1099              9106    628  RISE       1
I__1204/I                                 InMux                          0              9106    628  RISE       1
I__1204/O                                 InMux                        662              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/in3         LogicCell40_SEQ_MODE_0000      0              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_0000    861             10629    628  RISE       1
I__621/I                                  LocalMux                       0             10629    628  RISE       1
I__621/O                                  LocalMux                    1099             11728    628  RISE       1
I__622/I                                  InMux                          0             11728    628  RISE       1
I__622/O                                  InMux                        662             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/in1       LogicCell40_SEQ_MODE_0000      0             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/ltout     LogicCell40_SEQ_MODE_0000    887             13278    628  FALL       1
I__615/I                                  CascadeMux                     0             13278    628  FALL       1
I__615/O                                  CascadeMux                     0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in2       LogicCell40_SEQ_MODE_0000      0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1179             14456    628  RISE       8
I__853/I                                  LocalMux                       0             14456    628  RISE       1
I__853/O                                  LocalMux                    1099             15556    628  RISE       1
I__855/I                                  SRMux                          0             15556    628  RISE       1
I__855/O                                  SRMux                        636             16192    628  RISE       1
uart.timer_Count_0_LC_11_3_7/sr           LogicCell40_SEQ_MODE_1000      0             16192    628  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_1_LC_11_3_1/sr
Capture Clock    : uart.timer_Count_1_LC_11_3_1/clk
Setup Constraint : 11330p
Path slack       : 628p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1195/I                                 LocalMux                       0              8006    628  RISE       1
I__1195/O                                 LocalMux                    1099              9106    628  RISE       1
I__1204/I                                 InMux                          0              9106    628  RISE       1
I__1204/O                                 InMux                        662              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/in3         LogicCell40_SEQ_MODE_0000      0              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_0000    861             10629    628  RISE       1
I__621/I                                  LocalMux                       0             10629    628  RISE       1
I__621/O                                  LocalMux                    1099             11728    628  RISE       1
I__622/I                                  InMux                          0             11728    628  RISE       1
I__622/O                                  InMux                        662             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/in1       LogicCell40_SEQ_MODE_0000      0             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/ltout     LogicCell40_SEQ_MODE_0000    887             13278    628  FALL       1
I__615/I                                  CascadeMux                     0             13278    628  FALL       1
I__615/O                                  CascadeMux                     0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in2       LogicCell40_SEQ_MODE_0000      0             13278    628  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1179             14456    628  RISE       8
I__853/I                                  LocalMux                       0             14456    628  RISE       1
I__853/O                                  LocalMux                    1099             15556    628  RISE       1
I__855/I                                  SRMux                          0             15556    628  RISE       1
I__855/O                                  SRMux                        636             16192    628  RISE       1
uart.timer_Count_1_LC_11_3_1/sr           LogicCell40_SEQ_MODE_1000      0             16192    628  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_0_LC_11_1_5/lcout
Path End         : uart_frame_decoder.state_1_10_LC_12_4_0/in0
Capture Clock    : uart_frame_decoder.state_1_10_LC_12_4_0/clk
Setup Constraint : 11330p
Path slack       : 721p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7987
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15397
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_0_LC_11_1_5/lcout              LogicCell40_SEQ_MODE_1000   1391              7410   -696  RISE       4
I__764/I                                                LocalMux                       0              7410   -696  RISE       1
I__764/O                                                LocalMux                    1099              8510   -696  RISE       1
I__767/I                                                InMux                          0              8510    390  RISE       1
I__767/O                                                InMux                        662              9172    390  RISE       1
uart_frame_decoder.count_RNIHPR51_2_LC_11_1_6/in0       LogicCell40_SEQ_MODE_0000      0              9172    390  RISE       1
uart_frame_decoder.count_RNIHPR51_2_LC_11_1_6/lcout     LogicCell40_SEQ_MODE_0000   1245             10417    390  RISE       1
I__821/I                                                LocalMux                       0             10417    390  RISE       1
I__821/O                                                LocalMux                    1099             11516    390  RISE       1
I__822/I                                                InMux                          0             11516    390  RISE       1
I__822/O                                                InMux                        662             12178    390  RISE       1
uart_frame_decoder.state_1_RNILEPU1_10_LC_11_2_6/in3    LogicCell40_SEQ_MODE_0000      0             12178    390  RISE       1
uart_frame_decoder.state_1_RNILEPU1_10_LC_11_2_6/lcout  LogicCell40_SEQ_MODE_0000    861             13039    721  RISE       1
I__1067/I                                               Odrv4                          0             13039    721  RISE       1
I__1067/O                                               Odrv4                        596             13635    721  RISE       1
I__1068/I                                               LocalMux                       0             13635    721  RISE       1
I__1068/O                                               LocalMux                    1099             14735    721  RISE       1
I__1069/I                                               InMux                          0             14735    721  RISE       1
I__1069/O                                               InMux                        662             15397    721  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/in0             LogicCell40_SEQ_MODE_1000      0             15397    721  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.state_4_LC_9_4_6/in0
Capture Clock    : uart.state_4_LC_9_4_6/clk
Setup Constraint : 11330p
Path slack       : 787p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7921
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1195/I                                 LocalMux                       0              8006    628  RISE       1
I__1195/O                                 LocalMux                    1099              9106    628  RISE       1
I__1204/I                                 InMux                          0              9106    628  RISE       1
I__1204/O                                 InMux                        662              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/in3         LogicCell40_SEQ_MODE_0000      0              9768    628  RISE       1
uart.state_RNIMO1Q_4_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_0000    861             10629    628  RISE       1
I__621/I                                  LocalMux                       0             10629    628  RISE       1
I__621/O                                  LocalMux                    1099             11728    628  RISE       1
I__622/I                                  InMux                          0             11728    628  RISE       1
I__622/O                                  InMux                        662             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/in1       LogicCell40_SEQ_MODE_0000      0             12390    628  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/lcout     LogicCell40_SEQ_MODE_0000   1179             13569    787  RISE       1
I__618/I                                  LocalMux                       0             13569    787  RISE       1
I__618/O                                  LocalMux                    1099             14668    787  RISE       1
I__619/I                                  InMux                          0             14668    787  RISE       1
I__619/O                                  InMux                        662             15331    787  RISE       1
uart.state_4_LC_9_4_6/in0                 LogicCell40_SEQ_MODE_1000      0             15331    787  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_17_LC_8_3_0/in3
Capture Clock    : reset_module_System.count_17_LC_8_3_0/clk
Setup Constraint : 11330p
Path slack       : 827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8384
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15794
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
reset_module_System.count_11_LC_8_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             12907   -285  RISE       1
reset_module_System.count_11_LC_8_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             13185   -285  RISE       2
reset_module_System.count_12_LC_8_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             13185   -285  RISE       1
reset_module_System.count_12_LC_8_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             13463   -285  RISE       2
reset_module_System.count_13_LC_8_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             13463   -285  RISE       1
reset_module_System.count_13_LC_8_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             13741   -285  RISE       2
reset_module_System.count_14_LC_8_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             13741   -285  RISE       1
reset_module_System.count_14_LC_8_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             14019   -285  RISE       2
reset_module_System.count_15_LC_8_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             14019   -285  RISE       1
reset_module_System.count_15_LC_8_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             14298   -285  RISE       2
reset_module_System.count_16_LC_8_2_7/carryin          LogicCell40_SEQ_MODE_1000      0             14298   -285  RISE       1
reset_module_System.count_16_LC_8_2_7/carryout         LogicCell40_SEQ_MODE_1000    278             14576   -285  RISE       1
IN_MUX_bfv_8_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             14576   -285  RISE       1
IN_MUX_bfv_8_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             15132   -285  RISE       2
I__245/I                                               InMux                          0             15132    827  RISE       1
I__245/O                                               InMux                        662             15794    827  RISE       1
reset_module_System.count_17_LC_8_3_0/in3              LogicCell40_SEQ_MODE_1000      0             15794    827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_8_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_8_1_7/lcout
Path End         : reset_module_System.reset_LC_9_1_2/in3
Capture Clock    : reset_module_System.reset_LC_9_1_2/clk
Setup Constraint : 11330p
Path slack       : 893p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_8_1_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7410    390  RISE       2
I__407/I                                              LocalMux                       0              7410    390  RISE       1
I__407/O                                              LocalMux                    1099              8510    390  RISE       1
I__409/I                                              InMux                          0              8510    390  RISE       1
I__409/O                                              InMux                        662              9172    390  RISE       1
reset_module_System.count_RNI97FD_5_LC_9_1_5/in0      LogicCell40_SEQ_MODE_0000      0              9172    390  RISE       1
reset_module_System.count_RNI97FD_5_LC_9_1_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10417    390  RISE       1
I__486/I                                              LocalMux                       0             10417    390  RISE       1
I__486/O                                              LocalMux                    1099             11516    390  RISE       1
I__487/I                                              InMux                          0             11516    390  RISE       1
I__487/O                                              InMux                        662             12178    390  RISE       1
reset_module_System.count_RNI53692_14_LC_9_2_3/in3    LogicCell40_SEQ_MODE_0000      0             12178    390  RISE       1
reset_module_System.count_RNI53692_14_LC_9_2_3/ltout  LogicCell40_SEQ_MODE_0000    609             12788    390  FALL       1
I__471/I                                              CascadeMux                     0             12788    390  FALL       1
I__471/O                                              CascadeMux                     0             12788    390  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/in2    LogicCell40_SEQ_MODE_0000      0             12788    390  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1179             13966    390  RISE       5
I__463/I                                              LocalMux                       0             13966    390  RISE       1
I__463/O                                              LocalMux                    1099             15066    390  RISE       1
I__465/I                                              InMux                          0             15066    893  RISE       1
I__465/O                                              InMux                        662             15728    893  RISE       1
reset_module_System.reset_LC_9_1_2/in3                LogicCell40_SEQ_MODE_1000      0             15728    893  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_8_1_7/lcout
Path End         : reset_module_System.reset_iso_LC_9_1_4/in3
Capture Clock    : reset_module_System.reset_iso_LC_9_1_4/clk
Setup Constraint : 11330p
Path slack       : 893p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_8_1_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7410    390  RISE       2
I__407/I                                              LocalMux                       0              7410    390  RISE       1
I__407/O                                              LocalMux                    1099              8510    390  RISE       1
I__409/I                                              InMux                          0              8510    390  RISE       1
I__409/O                                              InMux                        662              9172    390  RISE       1
reset_module_System.count_RNI97FD_5_LC_9_1_5/in0      LogicCell40_SEQ_MODE_0000      0              9172    390  RISE       1
reset_module_System.count_RNI97FD_5_LC_9_1_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10417    390  RISE       1
I__486/I                                              LocalMux                       0             10417    390  RISE       1
I__486/O                                              LocalMux                    1099             11516    390  RISE       1
I__487/I                                              InMux                          0             11516    390  RISE       1
I__487/O                                              InMux                        662             12178    390  RISE       1
reset_module_System.count_RNI53692_14_LC_9_2_3/in3    LogicCell40_SEQ_MODE_0000      0             12178    390  RISE       1
reset_module_System.count_RNI53692_14_LC_9_2_3/ltout  LogicCell40_SEQ_MODE_0000    609             12788    390  FALL       1
I__471/I                                              CascadeMux                     0             12788    390  FALL       1
I__471/O                                              CascadeMux                     0             12788    390  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/in2    LogicCell40_SEQ_MODE_0000      0             12788    390  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1179             13966    390  RISE       5
I__463/I                                              LocalMux                       0             13966    390  RISE       1
I__463/O                                              LocalMux                    1099             15066    390  RISE       1
I__466/I                                              InMux                          0             15066    893  RISE       1
I__466/O                                              InMux                        662             15728    893  RISE       1
reset_module_System.reset_iso_LC_9_1_4/in3            LogicCell40_SEQ_MODE_1000      0             15728    893  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_8_1_7/lcout
Path End         : reset_module_System.count_0_LC_9_1_0/in3
Capture Clock    : reset_module_System.count_0_LC_9_1_0/clk
Setup Constraint : 11330p
Path slack       : 893p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_8_1_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7410    390  RISE       2
I__407/I                                              LocalMux                       0              7410    390  RISE       1
I__407/O                                              LocalMux                    1099              8510    390  RISE       1
I__409/I                                              InMux                          0              8510    390  RISE       1
I__409/O                                              InMux                        662              9172    390  RISE       1
reset_module_System.count_RNI97FD_5_LC_9_1_5/in0      LogicCell40_SEQ_MODE_0000      0              9172    390  RISE       1
reset_module_System.count_RNI97FD_5_LC_9_1_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10417    390  RISE       1
I__486/I                                              LocalMux                       0             10417    390  RISE       1
I__486/O                                              LocalMux                    1099             11516    390  RISE       1
I__487/I                                              InMux                          0             11516    390  RISE       1
I__487/O                                              InMux                        662             12178    390  RISE       1
reset_module_System.count_RNI53692_14_LC_9_2_3/in3    LogicCell40_SEQ_MODE_0000      0             12178    390  RISE       1
reset_module_System.count_RNI53692_14_LC_9_2_3/ltout  LogicCell40_SEQ_MODE_0000    609             12788    390  FALL       1
I__471/I                                              CascadeMux                     0             12788    390  FALL       1
I__471/O                                              CascadeMux                     0             12788    390  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/in2    LogicCell40_SEQ_MODE_0000      0             12788    390  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1179             13966    390  RISE       5
I__463/I                                              LocalMux                       0             13966    390  RISE       1
I__463/O                                              LocalMux                    1099             15066    390  RISE       1
I__467/I                                              InMux                          0             15066    893  RISE       1
I__467/O                                              InMux                        662             15728    893  RISE       1
reset_module_System.count_0_LC_9_1_0/in3              LogicCell40_SEQ_MODE_1000      0             15728    893  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_8_1_7/lcout
Path End         : reset_module_System.count_1_LC_9_1_6/in3
Capture Clock    : reset_module_System.count_1_LC_9_1_6/clk
Setup Constraint : 11330p
Path slack       : 893p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_8_1_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7410    390  RISE       2
I__407/I                                              LocalMux                       0              7410    390  RISE       1
I__407/O                                              LocalMux                    1099              8510    390  RISE       1
I__409/I                                              InMux                          0              8510    390  RISE       1
I__409/O                                              InMux                        662              9172    390  RISE       1
reset_module_System.count_RNI97FD_5_LC_9_1_5/in0      LogicCell40_SEQ_MODE_0000      0              9172    390  RISE       1
reset_module_System.count_RNI97FD_5_LC_9_1_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10417    390  RISE       1
I__486/I                                              LocalMux                       0             10417    390  RISE       1
I__486/O                                              LocalMux                    1099             11516    390  RISE       1
I__487/I                                              InMux                          0             11516    390  RISE       1
I__487/O                                              InMux                        662             12178    390  RISE       1
reset_module_System.count_RNI53692_14_LC_9_2_3/in3    LogicCell40_SEQ_MODE_0000      0             12178    390  RISE       1
reset_module_System.count_RNI53692_14_LC_9_2_3/ltout  LogicCell40_SEQ_MODE_0000    609             12788    390  FALL       1
I__471/I                                              CascadeMux                     0             12788    390  FALL       1
I__471/O                                              CascadeMux                     0             12788    390  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/in2    LogicCell40_SEQ_MODE_0000      0             12788    390  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1179             13966    390  RISE       5
I__463/I                                              LocalMux                       0             13966    390  RISE       1
I__463/O                                              LocalMux                    1099             15066    390  RISE       1
I__468/I                                              InMux                          0             15066    893  RISE       1
I__468/O                                              InMux                        662             15728    893  RISE       1
reset_module_System.count_1_LC_9_1_6/in3              LogicCell40_SEQ_MODE_1000      0             15728    893  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_10_5_3/lcout
Path End         : uart.bit_Count_0_LC_7_4_2/in3
Capture Clock    : uart.bit_Count_0_LC_7_4_2/clk
Setup Constraint : 11330p
Path slack       : 986p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8225
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15635
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_10_5_3/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   -643  RISE       5
I__709/I                                    LocalMux                       0              7410    483  RISE       1
I__709/O                                    LocalMux                    1099              8510    483  RISE       1
I__714/I                                    InMux                          0              8510    483  RISE       1
I__714/O                                    InMux                        662              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/in0    LogicCell40_SEQ_MODE_0000      0              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073    483  FALL       1
I__504/I                                    CascadeMux                     0             10073    483  FALL       1
I__504/O                                    CascadeMux                     0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/in2    LogicCell40_SEQ_MODE_0000      0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    483  RISE       5
I__604/I                                    LocalMux                       0             11251    483  RISE       1
I__604/O                                    LocalMux                    1099             12351    483  RISE       1
I__609/I                                    InMux                          0             12351    483  RISE       1
I__609/O                                    InMux                        662             13013    483  RISE       1
uart.state_RNIA73N2_4_LC_8_5_5/in3          LogicCell40_SEQ_MODE_0000      0             13013    483  RISE       1
uart.state_RNIA73N2_4_LC_8_5_5/lcout        LogicCell40_SEQ_MODE_0000    861             13874    483  RISE       3
I__328/I                                    LocalMux                       0             13874    483  RISE       1
I__328/O                                    LocalMux                    1099             14973    483  RISE       1
I__329/I                                    InMux                          0             14973    986  RISE       1
I__329/O                                    InMux                        662             15635    986  RISE       1
uart.bit_Count_0_LC_7_4_2/in3               LogicCell40_SEQ_MODE_1000      0             15635    986  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_10_5_3/lcout
Path End         : uart.bit_Count_1_LC_7_4_4/in3
Capture Clock    : uart.bit_Count_1_LC_7_4_4/clk
Setup Constraint : 11330p
Path slack       : 986p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8225
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15635
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_10_5_3/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   -643  RISE       5
I__709/I                                    LocalMux                       0              7410    483  RISE       1
I__709/O                                    LocalMux                    1099              8510    483  RISE       1
I__714/I                                    InMux                          0              8510    483  RISE       1
I__714/O                                    InMux                        662              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/in0    LogicCell40_SEQ_MODE_0000      0              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073    483  FALL       1
I__504/I                                    CascadeMux                     0             10073    483  FALL       1
I__504/O                                    CascadeMux                     0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/in2    LogicCell40_SEQ_MODE_0000      0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    483  RISE       5
I__604/I                                    LocalMux                       0             11251    483  RISE       1
I__604/O                                    LocalMux                    1099             12351    483  RISE       1
I__609/I                                    InMux                          0             12351    483  RISE       1
I__609/O                                    InMux                        662             13013    483  RISE       1
uart.state_RNIA73N2_4_LC_8_5_5/in3          LogicCell40_SEQ_MODE_0000      0             13013    483  RISE       1
uart.state_RNIA73N2_4_LC_8_5_5/lcout        LogicCell40_SEQ_MODE_0000    861             13874    483  RISE       3
I__328/I                                    LocalMux                       0             13874    483  RISE       1
I__328/O                                    LocalMux                    1099             14973    483  RISE       1
I__330/I                                    InMux                          0             14973    986  RISE       1
I__330/O                                    InMux                        662             15635    986  RISE       1
uart.bit_Count_1_LC_7_4_4/in3               LogicCell40_SEQ_MODE_1000      0             15635    986  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_0_LC_11_1_5/lcout
Path End         : uart_frame_decoder.count_0_LC_11_1_5/in2
Capture Clock    : uart_frame_decoder.count_0_LC_11_1_5/clk
Setup Constraint : 11330p
Path slack       : 1437p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7523
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14933
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_0_LC_11_1_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              7410   -696  RISE       4
I__764/I                                                    LocalMux                       0              7410   -696  RISE       1
I__764/O                                                    LocalMux                    1099              8510   -696  RISE       1
I__766/I                                                    InMux                          0              8510   -696  RISE       1
I__766/O                                                    InMux                        662              9172   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_inv_LC_11_1_7/in3         LogicCell40_SEQ_MODE_0000      0              9172   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_inv_LC_11_1_7/lcout       LogicCell40_SEQ_MODE_0000    861             10033   -696  RISE       2
I__760/I                                                    LocalMux                       0             10033   -696  RISE       1
I__760/O                                                    LocalMux                    1099             11132   -696  RISE       1
I__761/I                                                    InMux                          0             11132   -696  RISE       1
I__761/O                                                    InMux                        662             11794   -696  RISE       1
I__763/I                                                    CascadeMux                     0             11794   -696  RISE       1
I__763/O                                                    CascadeMux                     0             11794   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_LC_11_1_0/in2             LogicCell40_SEQ_MODE_0000      0             11794   -696  RISE       1
uart_frame_decoder.count8_cry_0_c_LC_11_1_0/carryout        LogicCell40_SEQ_MODE_0000    609             12404   -696  RISE       1
uart_frame_decoder.count8_cry_1_c_inv_LC_11_1_1/carryin     LogicCell40_SEQ_MODE_0000      0             12404   -696  RISE       1
uart_frame_decoder.count8_cry_1_c_inv_LC_11_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             12682   -696  RISE       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/carryin     LogicCell40_SEQ_MODE_0000      0             12682   -696  RISE       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/carryout    LogicCell40_SEQ_MODE_0000    278             12960   -696  RISE       1
I__793/I                                                    InMux                          0             12960   -696  RISE       1
I__793/O                                                    InMux                        662             13622   -696  RISE       1
uart_frame_decoder.count8_THRU_LUT4_0_LC_11_1_3/in3         LogicCell40_SEQ_MODE_0000      0             13622   -696  RISE       1
uart_frame_decoder.count8_THRU_LUT4_0_LC_11_1_3/ltout       LogicCell40_SEQ_MODE_0000    609             14231   -550  FALL       1
I__789/I                                                    CascadeMux                     0             14231   -550  FALL       1
I__789/O                                                    CascadeMux                     0             14231   -550  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/in2    LogicCell40_SEQ_MODE_0000      0             14231   -550  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/ltout  LogicCell40_SEQ_MODE_0000    702             14933   1436  RISE       1
I__785/I                                                    CascadeMux                     0             14933   1436  RISE       1
I__785/O                                                    CascadeMux                     0             14933   1436  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/in2                    LogicCell40_SEQ_MODE_1000      0             14933   1436  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_16_LC_8_2_7/in3
Capture Clock    : reset_module_System.count_16_LC_8_2_7/clk
Setup Constraint : 11330p
Path slack       : 1661p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7550
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14960
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
reset_module_System.count_11_LC_8_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             12907   -285  RISE       1
reset_module_System.count_11_LC_8_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             13185   -285  RISE       2
reset_module_System.count_12_LC_8_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             13185   -285  RISE       1
reset_module_System.count_12_LC_8_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             13463   -285  RISE       2
reset_module_System.count_13_LC_8_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             13463   -285  RISE       1
reset_module_System.count_13_LC_8_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             13741   -285  RISE       2
reset_module_System.count_14_LC_8_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             13741   -285  RISE       1
reset_module_System.count_14_LC_8_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             14019   -285  RISE       2
reset_module_System.count_15_LC_8_2_6/carryin          LogicCell40_SEQ_MODE_1000      0             14019   -285  RISE       1
reset_module_System.count_15_LC_8_2_6/carryout         LogicCell40_SEQ_MODE_1000    278             14298   -285  RISE       2
I__246/I                                               InMux                          0             14298   1661  RISE       1
I__246/O                                               InMux                        662             14960   1661  RISE       1
reset_module_System.count_16_LC_8_2_7/in3              LogicCell40_SEQ_MODE_1000      0             14960   1661  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_9_1_0/lcout
Path End         : reset_module_System.count_1_LC_9_1_6/in0
Capture Clock    : reset_module_System.count_1_LC_9_1_6/clk
Setup Constraint : 11330p
Path slack       : 1820p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6888
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14298
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_9_1_0/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   -219  RISE       4
I__473/I                                          Odrv12                         0              7410   1820  RISE       1
I__473/O                                          Odrv12                      1073              8483   1820  RISE       1
I__477/I                                          LocalMux                       0              8483   1820  RISE       1
I__477/O                                          LocalMux                    1099              9583   1820  RISE       1
I__481/I                                          InMux                          0              9583   1820  RISE       1
I__481/O                                          InMux                        662             10245   1820  RISE       1
reset_module_System.count_RNO_0_1_LC_5_1_2/in1    LogicCell40_SEQ_MODE_0000      0             10245   1820  RISE       1
reset_module_System.count_RNO_0_1_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000   1179             11423   1820  RISE       1
I__390/I                                          Odrv4                          0             11423   1820  RISE       1
I__390/O                                          Odrv4                        596             12020   1820  RISE       1
I__391/I                                          Span4Mux_h                     0             12020   1820  RISE       1
I__391/O                                          Span4Mux_h                   517             12536   1820  RISE       1
I__392/I                                          LocalMux                       0             12536   1820  RISE       1
I__392/O                                          LocalMux                    1099             13635   1820  RISE       1
I__393/I                                          InMux                          0             13635   1820  RISE       1
I__393/O                                          InMux                        662             14298   1820  RISE       1
reset_module_System.count_1_LC_9_1_6/in0          LogicCell40_SEQ_MODE_1000      0             14298   1820  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_15_LC_8_2_6/in3
Capture Clock    : reset_module_System.count_15_LC_8_2_6/clk
Setup Constraint : 11330p
Path slack       : 1939p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7272
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
reset_module_System.count_11_LC_8_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             12907   -285  RISE       1
reset_module_System.count_11_LC_8_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             13185   -285  RISE       2
reset_module_System.count_12_LC_8_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             13185   -285  RISE       1
reset_module_System.count_12_LC_8_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             13463   -285  RISE       2
reset_module_System.count_13_LC_8_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             13463   -285  RISE       1
reset_module_System.count_13_LC_8_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             13741   -285  RISE       2
reset_module_System.count_14_LC_8_2_5/carryin          LogicCell40_SEQ_MODE_1000      0             13741   -285  RISE       1
reset_module_System.count_14_LC_8_2_5/carryout         LogicCell40_SEQ_MODE_1000    278             14019   -285  RISE       2
I__247/I                                               InMux                          0             14019   1940  RISE       1
I__247/O                                               InMux                        662             14682   1940  RISE       1
reset_module_System.count_15_LC_8_2_6/in3              LogicCell40_SEQ_MODE_1000      0             14682   1940  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_8_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.state_3_LC_9_2_7/in2
Capture Clock    : uart.state_3_LC_9_2_7/clk
Setup Constraint : 11330p
Path slack       : 1953p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -861
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16489

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7126
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14536
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410    337  RISE       9
I__527/I                           Odrv4                          0              7410   1450  RISE       1
I__527/O                           Odrv4                        596              8006   1450  RISE       1
I__532/I                           LocalMux                       0              8006   1953  RISE       1
I__532/O                           LocalMux                    1099              9106   1953  RISE       1
I__539/I                           InMux                          0              9106   1953  RISE       1
I__539/O                           InMux                        662              9768   1953  RISE       1
I__545/I                           CascadeMux                     0              9768   1953  RISE       1
I__545/O                           CascadeMux                     0              9768   1953  RISE       1
uart.state_RNO_2_3_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              9768   1953  RISE       1
uart.state_RNO_2_3_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000   1179             10947   1953  RISE       1
I__522/I                           Odrv4                          0             10947   1953  RISE       1
I__522/O                           Odrv4                        596             11543   1953  RISE       1
I__523/I                           Span4Mux_s1_v                  0             11543   1953  RISE       1
I__523/O                           Span4Mux_s1_v                344             11887   1953  RISE       1
I__524/I                           LocalMux                       0             11887   1953  RISE       1
I__524/O                           LocalMux                    1099             12986   1953  RISE       1
I__525/I                           InMux                          0             12986   1953  RISE       1
I__525/O                           InMux                        662             13649   1953  RISE       1
uart.state_RNO_0_3_LC_9_2_6/in1    LogicCell40_SEQ_MODE_0000      0             13649   1953  RISE       1
uart.state_RNO_0_3_LC_9_2_6/ltout  LogicCell40_SEQ_MODE_0000    887             14536   1953  FALL       1
I__461/I                           CascadeMux                     0             14536   1953  FALL       1
I__461/O                           CascadeMux                     0             14536   1953  FALL       1
uart.state_3_LC_9_2_7/in2          LogicCell40_SEQ_MODE_1000      0             14536   1953  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.data_Aux_0_LC_8_4_3/in2
Capture Clock    : uart.data_Aux_0_LC_8_4_3/clk
Setup Constraint : 11330p
Path slack       : 2059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6901
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14311
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   -709  RISE       4
I__801/I                                   Odrv12                         0              7410   -352  RISE       1
I__801/O                                   Odrv12                      1073              8483   -352  RISE       1
I__805/I                                   LocalMux                       0              8483   -352  RISE       1
I__805/O                                   LocalMux                    1099              9583   -352  RISE       1
I__808/I                                   InMux                          0              9583   -352  RISE       1
I__808/O                                   InMux                        662             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/in3    LogicCell40_SEQ_MODE_0000      0             10245   -352  RISE       1
uart.timer_Count_RNI9M0N_1_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000    861             11106   -352  RISE       1
I__262/I                                   Odrv4                          0             11106   -352  RISE       1
I__262/O                                   Odrv4                        596             11702   -352  RISE       1
I__263/I                                   LocalMux                       0             11702   -352  RISE       1
I__263/O                                   LocalMux                    1099             12801   -352  RISE       1
I__264/I                                   InMux                          0             12801   -352  RISE       1
I__264/O                                   InMux                        662             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/in0         LogicCell40_SEQ_MODE_0000      0             13463   -352  RISE       1
uart.state_RNILC8T2_3_LC_8_4_2/ltout       LogicCell40_SEQ_MODE_0000    848             14311   2059  RISE       1
I__260/I                                   CascadeMux                     0             14311   2059  RISE       1
I__260/O                                   CascadeMux                     0             14311   2059  RISE       1
uart.data_Aux_0_LC_8_4_3/in2               LogicCell40_SEQ_MODE_1000      0             14311   2059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.data_Aux_6_LC_7_5_1/sr
Capture Clock    : uart.data_Aux_6_LC_7_5_1/clk
Setup Constraint : 11330p
Path slack       : 2152p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7258
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14668
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1197/I                                 Span4Mux_v                     0              8006   2152  RISE       1
I__1197/O                                 Span4Mux_v                   596              8602   2152  RISE       1
I__1209/I                                 LocalMux                       0              8602   2152  RISE       1
I__1209/O                                 LocalMux                    1099              9702   2152  RISE       1
I__1214/I                                 InMux                          0              9702   2152  RISE       1
I__1214/O                                 InMux                        662             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/in3         LogicCell40_SEQ_MODE_0000      0             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_0000    861             11225   2152  RISE       8
I__565/I                                  Odrv4                          0             11225   2152  RISE       1
I__565/O                                  Odrv4                        596             11821   2152  RISE       1
I__567/I                                  Span4Mux_h                     0             11821   2152  RISE       1
I__567/O                                  Span4Mux_h                   517             12337   2152  RISE       1
I__569/I                                  Span4Mux_v                     0             12337   2152  RISE       1
I__569/O                                  Span4Mux_v                   596             12933   2152  RISE       1
I__571/I                                  LocalMux                       0             12933   2152  RISE       1
I__571/O                                  LocalMux                    1099             14033   2152  RISE       1
I__574/I                                  SRMux                          0             14033   2152  RISE       1
I__574/O                                  SRMux                        636             14668   2152  RISE       1
uart.data_Aux_6_LC_7_5_1/sr               LogicCell40_SEQ_MODE_1000      0             14668   2152  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.data_Aux_2_LC_7_3_4/sr
Capture Clock    : uart.data_Aux_2_LC_7_3_4/clk
Setup Constraint : 11330p
Path slack       : 2152p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7258
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14668
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1197/I                                 Span4Mux_v                     0              8006   2152  RISE       1
I__1197/O                                 Span4Mux_v                   596              8602   2152  RISE       1
I__1209/I                                 LocalMux                       0              8602   2152  RISE       1
I__1209/O                                 LocalMux                    1099              9702   2152  RISE       1
I__1214/I                                 InMux                          0              9702   2152  RISE       1
I__1214/O                                 InMux                        662             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/in3         LogicCell40_SEQ_MODE_0000      0             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_0000    861             11225   2152  RISE       8
I__565/I                                  Odrv4                          0             11225   2152  RISE       1
I__565/O                                  Odrv4                        596             11821   2152  RISE       1
I__567/I                                  Span4Mux_h                     0             11821   2152  RISE       1
I__567/O                                  Span4Mux_h                   517             12337   2152  RISE       1
I__569/I                                  Span4Mux_v                     0             12337   2152  RISE       1
I__569/O                                  Span4Mux_v                   596             12933   2152  RISE       1
I__572/I                                  LocalMux                       0             12933   2152  RISE       1
I__572/O                                  LocalMux                    1099             14033   2152  RISE       1
I__575/I                                  SRMux                          0             14033   2152  RISE       1
I__575/O                                  SRMux                        636             14668   2152  RISE       1
uart.data_Aux_2_LC_7_3_4/sr               LogicCell40_SEQ_MODE_1000      0             14668   2152  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.data_Aux_7_LC_7_3_2/sr
Capture Clock    : uart.data_Aux_7_LC_7_3_2/clk
Setup Constraint : 11330p
Path slack       : 2152p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7258
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14668
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1197/I                                 Span4Mux_v                     0              8006   2152  RISE       1
I__1197/O                                 Span4Mux_v                   596              8602   2152  RISE       1
I__1209/I                                 LocalMux                       0              8602   2152  RISE       1
I__1209/O                                 LocalMux                    1099              9702   2152  RISE       1
I__1214/I                                 InMux                          0              9702   2152  RISE       1
I__1214/O                                 InMux                        662             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/in3         LogicCell40_SEQ_MODE_0000      0             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_0000    861             11225   2152  RISE       8
I__565/I                                  Odrv4                          0             11225   2152  RISE       1
I__565/O                                  Odrv4                        596             11821   2152  RISE       1
I__567/I                                  Span4Mux_h                     0             11821   2152  RISE       1
I__567/O                                  Span4Mux_h                   517             12337   2152  RISE       1
I__569/I                                  Span4Mux_v                     0             12337   2152  RISE       1
I__569/O                                  Span4Mux_v                   596             12933   2152  RISE       1
I__572/I                                  LocalMux                       0             12933   2152  RISE       1
I__572/O                                  LocalMux                    1099             14033   2152  RISE       1
I__575/I                                  SRMux                          0             14033   2152  RISE       1
I__575/O                                  SRMux                        636             14668   2152  RISE       1
uart.data_Aux_7_LC_7_3_2/sr               LogicCell40_SEQ_MODE_1000      0             14668   2152  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.data_Aux_5_LC_7_3_1/sr
Capture Clock    : uart.data_Aux_5_LC_7_3_1/clk
Setup Constraint : 11330p
Path slack       : 2152p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7258
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14668
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1197/I                                 Span4Mux_v                     0              8006   2152  RISE       1
I__1197/O                                 Span4Mux_v                   596              8602   2152  RISE       1
I__1209/I                                 LocalMux                       0              8602   2152  RISE       1
I__1209/O                                 LocalMux                    1099              9702   2152  RISE       1
I__1214/I                                 InMux                          0              9702   2152  RISE       1
I__1214/O                                 InMux                        662             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/in3         LogicCell40_SEQ_MODE_0000      0             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_0000    861             11225   2152  RISE       8
I__565/I                                  Odrv4                          0             11225   2152  RISE       1
I__565/O                                  Odrv4                        596             11821   2152  RISE       1
I__567/I                                  Span4Mux_h                     0             11821   2152  RISE       1
I__567/O                                  Span4Mux_h                   517             12337   2152  RISE       1
I__569/I                                  Span4Mux_v                     0             12337   2152  RISE       1
I__569/O                                  Span4Mux_v                   596             12933   2152  RISE       1
I__572/I                                  LocalMux                       0             12933   2152  RISE       1
I__572/O                                  LocalMux                    1099             14033   2152  RISE       1
I__575/I                                  SRMux                          0             14033   2152  RISE       1
I__575/O                                  SRMux                        636             14668   2152  RISE       1
uart.data_Aux_5_LC_7_3_1/sr               LogicCell40_SEQ_MODE_1000      0             14668   2152  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_14_LC_8_2_5/in3
Capture Clock    : reset_module_System.count_14_LC_8_2_5/clk
Setup Constraint : 11330p
Path slack       : 2217p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6994
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14404
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
reset_module_System.count_11_LC_8_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             12907   -285  RISE       1
reset_module_System.count_11_LC_8_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             13185   -285  RISE       2
reset_module_System.count_12_LC_8_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             13185   -285  RISE       1
reset_module_System.count_12_LC_8_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             13463   -285  RISE       2
reset_module_System.count_13_LC_8_2_4/carryin          LogicCell40_SEQ_MODE_1000      0             13463   -285  RISE       1
reset_module_System.count_13_LC_8_2_4/carryout         LogicCell40_SEQ_MODE_1000    278             13741   -285  RISE       2
I__252/I                                               InMux                          0             13741   2218  RISE       1
I__252/O                                               InMux                        662             14404   2218  RISE       1
reset_module_System.count_14_LC_8_2_5/in3              LogicCell40_SEQ_MODE_1000      0             14404   2218  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_8_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_4_LC_11_5_3/lcout
Path End         : uart_frame_decoder.state_1_0_LC_10_2_6/in2
Capture Clock    : uart_frame_decoder.state_1_0_LC_10_2_6/clk
Setup Constraint : 11330p
Path slack       : 2284p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -861
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16489

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6795
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14205
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_11_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_4_LC_11_5_3/lcout                             LogicCell40_SEQ_MODE_1000   1391              7410   2284  RISE       1
I__949/I                                                    Odrv4                          0              7410   2284  RISE       1
I__949/O                                                    Odrv4                        596              8006   2284  RISE       1
I__950/I                                                    LocalMux                       0              8006   2284  RISE       1
I__950/O                                                    LocalMux                    1099              9106   2284  RISE       1
I__951/I                                                    InMux                          0              9106   2284  RISE       1
I__951/O                                                    InMux                        662              9768   2284  RISE       1
uart_frame_decoder.state_1_ns_0_i_a2_1_0_2_LC_10_3_4/in3    LogicCell40_SEQ_MODE_0000      0              9768   2284  RISE       1
uart_frame_decoder.state_1_ns_0_i_a2_1_0_2_LC_10_3_4/ltout  LogicCell40_SEQ_MODE_0000    609             10377   2284  FALL       1
I__668/I                                                    CascadeMux                     0             10377   2284  FALL       1
I__668/O                                                    CascadeMux                     0             10377   2284  FALL       1
uart_frame_decoder.state_1_ns_0_i_a2_1_2_LC_10_3_5/in2      LogicCell40_SEQ_MODE_0000      0             10377   2284  FALL       1
uart_frame_decoder.state_1_ns_0_i_a2_1_2_LC_10_3_5/lcout    LogicCell40_SEQ_MODE_0000   1179             11556   2284  RISE       3
I__843/I                                                    LocalMux                       0             11556   2284  RISE       1
I__843/O                                                    LocalMux                    1099             12655   2284  RISE       1
I__845/I                                                    InMux                          0             12655   2284  RISE       1
I__845/O                                                    InMux                        662             13317   2284  RISE       1
uart_frame_decoder.state_1_RNO_1_0_LC_10_2_5/in1            LogicCell40_SEQ_MODE_0000      0             13317   2284  RISE       1
uart_frame_decoder.state_1_RNO_1_0_LC_10_2_5/ltout          LogicCell40_SEQ_MODE_0000    887             14205   2284  FALL       1
I__577/I                                                    CascadeMux                     0             14205   2284  FALL       1
I__577/O                                                    CascadeMux                     0             14205   2284  FALL       1
uart_frame_decoder.state_1_0_LC_10_2_6/in2                  LogicCell40_SEQ_MODE_1001      0             14205   2284  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_10_LC_12_4_0/lcout
Path End         : uart_frame_decoder.count_2_LC_10_1_4/in2
Capture Clock    : uart_frame_decoder.count_2_LC_10_1_4/clk
Setup Constraint : 11330p
Path slack       : 2483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6477
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13887
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_10_LC_12_4_0/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   -113  RISE       9
I__1082/I                                           Odrv4                          0              7410   2483  RISE       1
I__1082/O                                           Odrv4                        596              8006   2483  RISE       1
I__1087/I                                           Span4Mux_h                     0              8006   2483  RISE       1
I__1087/O                                           Span4Mux_h                   517              8523   2483  RISE       1
I__1094/I                                           LocalMux                       0              8523   2483  RISE       1
I__1094/O                                           LocalMux                    1099              9622   2483  RISE       1
I__1098/I                                           InMux                          0              9622   2483  RISE       1
I__1098/O                                           InMux                        662             10284   2483  RISE       1
uart_frame_decoder.count_RNIV5MS_0_LC_10_1_5/in0    LogicCell40_SEQ_MODE_0000      0             10284   2483  RISE       1
uart_frame_decoder.count_RNIV5MS_0_LC_10_1_5/lcout  LogicCell40_SEQ_MODE_0000   1245             11529   2483  RISE       1
I__511/I                                            Odrv4                          0             11529   2483  RISE       1
I__511/O                                            Odrv4                        596             12125   2483  RISE       1
I__512/I                                            LocalMux                       0             12125   2483  RISE       1
I__512/O                                            LocalMux                    1099             13225   2483  RISE       1
I__513/I                                            InMux                          0             13225   2483  RISE       1
I__513/O                                            InMux                        662             13887   2483  RISE       1
I__514/I                                            CascadeMux                     0             13887   2483  RISE       1
I__514/O                                            CascadeMux                     0             13887   2483  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/in2            LogicCell40_SEQ_MODE_1000      0             13887   2483  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_13_LC_8_2_4/in3
Capture Clock    : reset_module_System.count_13_LC_8_2_4/clk
Setup Constraint : 11330p
Path slack       : 2496p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6715
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14125
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
reset_module_System.count_11_LC_8_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             12907   -285  RISE       1
reset_module_System.count_11_LC_8_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             13185   -285  RISE       2
reset_module_System.count_12_LC_8_2_3/carryin          LogicCell40_SEQ_MODE_1000      0             13185   -285  RISE       1
reset_module_System.count_12_LC_8_2_3/carryout         LogicCell40_SEQ_MODE_1000    278             13463   -285  RISE       2
I__253/I                                               InMux                          0             13463   2496  RISE       1
I__253/O                                               InMux                        662             14125   2496  RISE       1
reset_module_System.count_13_LC_8_2_4/in3              LogicCell40_SEQ_MODE_1000      0             14125   2496  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.data_Aux_4_LC_8_4_7/sr
Capture Clock    : uart.data_Aux_4_LC_8_4_7/clk
Setup Constraint : 11330p
Path slack       : 2748p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6662
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14072
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1197/I                                 Span4Mux_v                     0              8006   2152  RISE       1
I__1197/O                                 Span4Mux_v                   596              8602   2152  RISE       1
I__1209/I                                 LocalMux                       0              8602   2152  RISE       1
I__1209/O                                 LocalMux                    1099              9702   2152  RISE       1
I__1214/I                                 InMux                          0              9702   2152  RISE       1
I__1214/O                                 InMux                        662             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/in3         LogicCell40_SEQ_MODE_0000      0             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_0000    861             11225   2152  RISE       8
I__566/I                                  Odrv4                          0             11225   2748  RISE       1
I__566/O                                  Odrv4                        596             11821   2748  RISE       1
I__568/I                                  Span4Mux_h                     0             11821   2748  RISE       1
I__568/O                                  Span4Mux_h                   517             12337   2748  RISE       1
I__570/I                                  LocalMux                       0             12337   2748  RISE       1
I__570/O                                  LocalMux                    1099             13437   2748  RISE       1
I__573/I                                  SRMux                          0             13437   2748  RISE       1
I__573/O                                  SRMux                        636             14072   2748  RISE       1
uart.data_Aux_4_LC_8_4_7/sr               LogicCell40_SEQ_MODE_1000      0             14072   2748  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.data_Aux_3_LC_8_4_6/sr
Capture Clock    : uart.data_Aux_3_LC_8_4_6/clk
Setup Constraint : 11330p
Path slack       : 2748p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6662
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14072
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1197/I                                 Span4Mux_v                     0              8006   2152  RISE       1
I__1197/O                                 Span4Mux_v                   596              8602   2152  RISE       1
I__1209/I                                 LocalMux                       0              8602   2152  RISE       1
I__1209/O                                 LocalMux                    1099              9702   2152  RISE       1
I__1214/I                                 InMux                          0              9702   2152  RISE       1
I__1214/O                                 InMux                        662             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/in3         LogicCell40_SEQ_MODE_0000      0             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_0000    861             11225   2152  RISE       8
I__566/I                                  Odrv4                          0             11225   2748  RISE       1
I__566/O                                  Odrv4                        596             11821   2748  RISE       1
I__568/I                                  Span4Mux_h                     0             11821   2748  RISE       1
I__568/O                                  Span4Mux_h                   517             12337   2748  RISE       1
I__570/I                                  LocalMux                       0             12337   2748  RISE       1
I__570/O                                  LocalMux                    1099             13437   2748  RISE       1
I__573/I                                  SRMux                          0             13437   2748  RISE       1
I__573/O                                  SRMux                        636             14072   2748  RISE       1
uart.data_Aux_3_LC_8_4_6/sr               LogicCell40_SEQ_MODE_1000      0             14072   2748  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.data_Aux_1_LC_8_4_4/sr
Capture Clock    : uart.data_Aux_1_LC_8_4_4/clk
Setup Constraint : 11330p
Path slack       : 2748p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6662
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14072
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1197/I                                 Span4Mux_v                     0              8006   2152  RISE       1
I__1197/O                                 Span4Mux_v                   596              8602   2152  RISE       1
I__1209/I                                 LocalMux                       0              8602   2152  RISE       1
I__1209/O                                 LocalMux                    1099              9702   2152  RISE       1
I__1214/I                                 InMux                          0              9702   2152  RISE       1
I__1214/O                                 InMux                        662             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/in3         LogicCell40_SEQ_MODE_0000      0             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_0000    861             11225   2152  RISE       8
I__566/I                                  Odrv4                          0             11225   2748  RISE       1
I__566/O                                  Odrv4                        596             11821   2748  RISE       1
I__568/I                                  Span4Mux_h                     0             11821   2748  RISE       1
I__568/O                                  Span4Mux_h                   517             12337   2748  RISE       1
I__570/I                                  LocalMux                       0             12337   2748  RISE       1
I__570/O                                  LocalMux                    1099             13437   2748  RISE       1
I__573/I                                  SRMux                          0             13437   2748  RISE       1
I__573/O                                  SRMux                        636             14072   2748  RISE       1
uart.data_Aux_1_LC_8_4_4/sr               LogicCell40_SEQ_MODE_1000      0             14072   2748  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.data_Aux_0_LC_8_4_3/sr
Capture Clock    : uart.data_Aux_0_LC_8_4_3/clk
Setup Constraint : 11330p
Path slack       : 2748p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6662
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14072
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1197/I                                 Span4Mux_v                     0              8006   2152  RISE       1
I__1197/O                                 Span4Mux_v                   596              8602   2152  RISE       1
I__1209/I                                 LocalMux                       0              8602   2152  RISE       1
I__1209/O                                 LocalMux                    1099              9702   2152  RISE       1
I__1214/I                                 InMux                          0              9702   2152  RISE       1
I__1214/O                                 InMux                        662             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/in3         LogicCell40_SEQ_MODE_0000      0             10364   2152  RISE       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_0000    861             11225   2152  RISE       8
I__566/I                                  Odrv4                          0             11225   2748  RISE       1
I__566/O                                  Odrv4                        596             11821   2748  RISE       1
I__568/I                                  Span4Mux_h                     0             11821   2748  RISE       1
I__568/O                                  Span4Mux_h                   517             12337   2748  RISE       1
I__570/I                                  LocalMux                       0             12337   2748  RISE       1
I__570/O                                  LocalMux                    1099             13437   2748  RISE       1
I__573/I                                  SRMux                          0             13437   2748  RISE       1
I__573/O                                  SRMux                        636             14072   2748  RISE       1
uart.data_Aux_0_LC_8_4_3/sr               LogicCell40_SEQ_MODE_1000      0             14072   2748  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_12_LC_8_2_3/in3
Capture Clock    : reset_module_System.count_12_LC_8_2_3/clk
Setup Constraint : 11330p
Path slack       : 2774p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6437
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
reset_module_System.count_11_LC_8_2_2/carryin          LogicCell40_SEQ_MODE_1000      0             12907   -285  RISE       1
reset_module_System.count_11_LC_8_2_2/carryout         LogicCell40_SEQ_MODE_1000    278             13185   -285  RISE       2
I__258/I                                               InMux                          0             13185   2774  RISE       1
I__258/O                                               InMux                        662             13847   2774  RISE       1
reset_module_System.count_12_LC_8_2_3/in3              LogicCell40_SEQ_MODE_1000      0             13847   2774  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_8_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_10_5_3/lcout
Path End         : uart.state_4_LC_9_4_6/in2
Capture Clock    : uart.state_4_LC_9_4_6/clk
Setup Constraint : 11330p
Path slack       : 2774p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6186
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13596
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_10_5_3/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   -643  RISE       5
I__709/I                                    LocalMux                       0              7410    483  RISE       1
I__709/O                                    LocalMux                    1099              8510    483  RISE       1
I__714/I                                    InMux                          0              8510    483  RISE       1
I__714/O                                    InMux                        662              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/in0    LogicCell40_SEQ_MODE_0000      0              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073    483  FALL       1
I__504/I                                    CascadeMux                     0             10073    483  FALL       1
I__504/O                                    CascadeMux                     0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/in2    LogicCell40_SEQ_MODE_0000      0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    483  RISE       5
I__605/I                                    LocalMux                       0             11251   2774  RISE       1
I__605/O                                    LocalMux                    1099             12351   2774  RISE       1
I__610/I                                    InMux                          0             12351   2774  RISE       1
I__610/O                                    InMux                        662             13013   2774  RISE       1
uart.state_RNO_0_4_LC_9_4_5/in3             LogicCell40_SEQ_MODE_0000      0             13013   2774  RISE       1
uart.state_RNO_0_4_LC_9_4_5/ltout           LogicCell40_SEQ_MODE_0000    583             13596   2774  RISE       1
I__497/I                                    CascadeMux                     0             13596   2774  RISE       1
I__497/O                                    CascadeMux                     0             13596   2774  RISE       1
uart.state_4_LC_9_4_6/in2                   LogicCell40_SEQ_MODE_1000      0             13596   2774  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_8_3_2/lcout
Path End         : reset_module_System.reset_LC_9_1_2/in0
Capture Clock    : reset_module_System.reset_LC_9_1_2/clk
Setup Constraint : 11330p
Path slack       : 2827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_8_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2827  RISE       2
I__240/I                                              LocalMux                       0              7410   2827  RISE       1
I__240/O                                              LocalMux                    1099              8510   2827  RISE       1
I__242/I                                              InMux                          0              8510   2827  RISE       1
I__242/O                                              InMux                        662              9172   2827  RISE       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/in0    LogicCell40_SEQ_MODE_0000      0              9172   2827  RISE       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   2827  RISE       5
I__373/I                                              Odrv4                          0             10417   2827  RISE       1
I__373/O                                              Odrv4                        596             11013   2827  RISE       1
I__374/I                                              Span4Mux_h                     0             11013   2827  RISE       1
I__374/O                                              Span4Mux_h                   517             11529   2827  RISE       1
I__375/I                                              LocalMux                       0             11529   2827  RISE       1
I__375/O                                              LocalMux                    1099             12629   2827  RISE       1
I__377/I                                              InMux                          0             12629   2827  RISE       1
I__377/O                                              InMux                        662             13291   2827  RISE       1
reset_module_System.reset_LC_9_1_2/in0                LogicCell40_SEQ_MODE_1000      0             13291   2827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_8_3_2/lcout
Path End         : reset_module_System.reset_iso_LC_9_1_4/in0
Capture Clock    : reset_module_System.reset_iso_LC_9_1_4/clk
Setup Constraint : 11330p
Path slack       : 2827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_8_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2827  RISE       2
I__240/I                                              LocalMux                       0              7410   2827  RISE       1
I__240/O                                              LocalMux                    1099              8510   2827  RISE       1
I__242/I                                              InMux                          0              8510   2827  RISE       1
I__242/O                                              InMux                        662              9172   2827  RISE       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/in0    LogicCell40_SEQ_MODE_0000      0              9172   2827  RISE       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   2827  RISE       5
I__373/I                                              Odrv4                          0             10417   2827  RISE       1
I__373/O                                              Odrv4                        596             11013   2827  RISE       1
I__374/I                                              Span4Mux_h                     0             11013   2827  RISE       1
I__374/O                                              Span4Mux_h                   517             11529   2827  RISE       1
I__375/I                                              LocalMux                       0             11529   2827  RISE       1
I__375/O                                              LocalMux                    1099             12629   2827  RISE       1
I__378/I                                              InMux                          0             12629   2827  RISE       1
I__378/O                                              InMux                        662             13291   2827  RISE       1
reset_module_System.reset_iso_LC_9_1_4/in0            LogicCell40_SEQ_MODE_1000      0             13291   2827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_7_LC_12_2_7/sr
Capture Clock    : uart_frame_decoder.WDT_7_LC_12_2_7/clk
Setup Constraint : 11330p
Path slack       : 2827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6583
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13993
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1185/I                                                        Odrv4                          0             11225   2827  RISE       1
I__1185/O                                                        Odrv4                        596             11821   2827  RISE       1
I__1187/I                                                        Span4Mux_s2_v                  0             11821   2827  RISE       1
I__1187/O                                                        Span4Mux_s2_v                437             12258   2827  RISE       1
I__1189/I                                                        LocalMux                       0             12258   2827  RISE       1
I__1189/O                                                        LocalMux                    1099             13357   2827  RISE       1
I__1190/I                                                        SRMux                          0             13357   2827  RISE       1
I__1190/O                                                        SRMux                        636             13993   2827  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/sr                            LogicCell40_SEQ_MODE_1000      0             13993   2827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_6_LC_12_2_6/sr
Capture Clock    : uart_frame_decoder.WDT_6_LC_12_2_6/clk
Setup Constraint : 11330p
Path slack       : 2827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6583
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13993
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1185/I                                                        Odrv4                          0             11225   2827  RISE       1
I__1185/O                                                        Odrv4                        596             11821   2827  RISE       1
I__1187/I                                                        Span4Mux_s2_v                  0             11821   2827  RISE       1
I__1187/O                                                        Span4Mux_s2_v                437             12258   2827  RISE       1
I__1189/I                                                        LocalMux                       0             12258   2827  RISE       1
I__1189/O                                                        LocalMux                    1099             13357   2827  RISE       1
I__1190/I                                                        SRMux                          0             13357   2827  RISE       1
I__1190/O                                                        SRMux                        636             13993   2827  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/sr                            LogicCell40_SEQ_MODE_1000      0             13993   2827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_5_LC_12_2_5/sr
Capture Clock    : uart_frame_decoder.WDT_5_LC_12_2_5/clk
Setup Constraint : 11330p
Path slack       : 2827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6583
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13993
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1185/I                                                        Odrv4                          0             11225   2827  RISE       1
I__1185/O                                                        Odrv4                        596             11821   2827  RISE       1
I__1187/I                                                        Span4Mux_s2_v                  0             11821   2827  RISE       1
I__1187/O                                                        Span4Mux_s2_v                437             12258   2827  RISE       1
I__1189/I                                                        LocalMux                       0             12258   2827  RISE       1
I__1189/O                                                        LocalMux                    1099             13357   2827  RISE       1
I__1190/I                                                        SRMux                          0             13357   2827  RISE       1
I__1190/O                                                        SRMux                        636             13993   2827  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/sr                            LogicCell40_SEQ_MODE_1000      0             13993   2827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_4_LC_12_2_4/sr
Capture Clock    : uart_frame_decoder.WDT_4_LC_12_2_4/clk
Setup Constraint : 11330p
Path slack       : 2827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6583
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13993
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1185/I                                                        Odrv4                          0             11225   2827  RISE       1
I__1185/O                                                        Odrv4                        596             11821   2827  RISE       1
I__1187/I                                                        Span4Mux_s2_v                  0             11821   2827  RISE       1
I__1187/O                                                        Span4Mux_s2_v                437             12258   2827  RISE       1
I__1189/I                                                        LocalMux                       0             12258   2827  RISE       1
I__1189/O                                                        LocalMux                    1099             13357   2827  RISE       1
I__1190/I                                                        SRMux                          0             13357   2827  RISE       1
I__1190/O                                                        SRMux                        636             13993   2827  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/sr                            LogicCell40_SEQ_MODE_1000      0             13993   2827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_3_LC_12_2_3/sr
Capture Clock    : uart_frame_decoder.WDT_3_LC_12_2_3/clk
Setup Constraint : 11330p
Path slack       : 2827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6583
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13993
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1185/I                                                        Odrv4                          0             11225   2827  RISE       1
I__1185/O                                                        Odrv4                        596             11821   2827  RISE       1
I__1187/I                                                        Span4Mux_s2_v                  0             11821   2827  RISE       1
I__1187/O                                                        Span4Mux_s2_v                437             12258   2827  RISE       1
I__1189/I                                                        LocalMux                       0             12258   2827  RISE       1
I__1189/O                                                        LocalMux                    1099             13357   2827  RISE       1
I__1190/I                                                        SRMux                          0             13357   2827  RISE       1
I__1190/O                                                        SRMux                        636             13993   2827  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/sr                            LogicCell40_SEQ_MODE_1000      0             13993   2827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_2_LC_12_2_2/sr
Capture Clock    : uart_frame_decoder.WDT_2_LC_12_2_2/clk
Setup Constraint : 11330p
Path slack       : 2827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6583
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13993
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1185/I                                                        Odrv4                          0             11225   2827  RISE       1
I__1185/O                                                        Odrv4                        596             11821   2827  RISE       1
I__1187/I                                                        Span4Mux_s2_v                  0             11821   2827  RISE       1
I__1187/O                                                        Span4Mux_s2_v                437             12258   2827  RISE       1
I__1189/I                                                        LocalMux                       0             12258   2827  RISE       1
I__1189/O                                                        LocalMux                    1099             13357   2827  RISE       1
I__1190/I                                                        SRMux                          0             13357   2827  RISE       1
I__1190/O                                                        SRMux                        636             13993   2827  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/sr                            LogicCell40_SEQ_MODE_1000      0             13993   2827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_1_LC_12_2_1/sr
Capture Clock    : uart_frame_decoder.WDT_1_LC_12_2_1/clk
Setup Constraint : 11330p
Path slack       : 2827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6583
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13993
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1185/I                                                        Odrv4                          0             11225   2827  RISE       1
I__1185/O                                                        Odrv4                        596             11821   2827  RISE       1
I__1187/I                                                        Span4Mux_s2_v                  0             11821   2827  RISE       1
I__1187/O                                                        Span4Mux_s2_v                437             12258   2827  RISE       1
I__1189/I                                                        LocalMux                       0             12258   2827  RISE       1
I__1189/O                                                        LocalMux                    1099             13357   2827  RISE       1
I__1190/I                                                        SRMux                          0             13357   2827  RISE       1
I__1190/O                                                        SRMux                        636             13993   2827  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/sr                            LogicCell40_SEQ_MODE_1000      0             13993   2827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_0_LC_12_2_0/sr
Capture Clock    : uart_frame_decoder.WDT_0_LC_12_2_0/clk
Setup Constraint : 11330p
Path slack       : 2827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6583
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13993
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1185/I                                                        Odrv4                          0             11225   2827  RISE       1
I__1185/O                                                        Odrv4                        596             11821   2827  RISE       1
I__1187/I                                                        Span4Mux_s2_v                  0             11821   2827  RISE       1
I__1187/O                                                        Span4Mux_s2_v                437             12258   2827  RISE       1
I__1189/I                                                        LocalMux                       0             12258   2827  RISE       1
I__1189/O                                                        LocalMux                    1099             13357   2827  RISE       1
I__1190/I                                                        SRMux                          0             13357   2827  RISE       1
I__1190/O                                                        SRMux                        636             13993   2827  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/sr                            LogicCell40_SEQ_MODE_1000      0             13993   2827  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_4_LC_11_5_3/lcout
Path End         : uart_frame_decoder.state_1_1_LC_11_4_1/in1
Capture Clock    : uart_frame_decoder.state_1_1_LC_11_4_1/clk
Setup Constraint : 11330p
Path slack       : 2973p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5907
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13317
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_11_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_4_LC_11_5_3/lcout                             LogicCell40_SEQ_MODE_1000   1391              7410   2284  RISE       1
I__949/I                                                    Odrv4                          0              7410   2284  RISE       1
I__949/O                                                    Odrv4                        596              8006   2284  RISE       1
I__950/I                                                    LocalMux                       0              8006   2284  RISE       1
I__950/O                                                    LocalMux                    1099              9106   2284  RISE       1
I__951/I                                                    InMux                          0              9106   2284  RISE       1
I__951/O                                                    InMux                        662              9768   2284  RISE       1
uart_frame_decoder.state_1_ns_0_i_a2_1_0_2_LC_10_3_4/in3    LogicCell40_SEQ_MODE_0000      0              9768   2284  RISE       1
uart_frame_decoder.state_1_ns_0_i_a2_1_0_2_LC_10_3_4/ltout  LogicCell40_SEQ_MODE_0000    609             10377   2284  FALL       1
I__668/I                                                    CascadeMux                     0             10377   2284  FALL       1
I__668/O                                                    CascadeMux                     0             10377   2284  FALL       1
uart_frame_decoder.state_1_ns_0_i_a2_1_2_LC_10_3_5/in2      LogicCell40_SEQ_MODE_0000      0             10377   2284  FALL       1
uart_frame_decoder.state_1_ns_0_i_a2_1_2_LC_10_3_5/lcout    LogicCell40_SEQ_MODE_0000   1179             11556   2284  RISE       3
I__844/I                                                    LocalMux                       0             11556   2973  RISE       1
I__844/O                                                    LocalMux                    1099             12655   2973  RISE       1
I__846/I                                                    InMux                          0             12655   2973  RISE       1
I__846/O                                                    InMux                        662             13317   2973  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/in1                  LogicCell40_SEQ_MODE_1000      0             13317   2973  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_5_1/lcout
Path End         : uart.state_0_LC_10_1_2/in1
Capture Clock    : uart.state_0_LC_10_1_2/clk
Setup Constraint : 11330p
Path slack       : 2986p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5894
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13304
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_5_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1239  RISE       5
I__735/I                                     Odrv4                          0              7410  -1239  RISE       1
I__735/O                                     Odrv4                        596              8006  -1239  RISE       1
I__739/I                                     LocalMux                       0              8006  -1239  RISE       1
I__739/O                                     LocalMux                    1099              9106  -1239  RISE       1
I__744/I                                     InMux                          0              9106  -1239  RISE       1
I__744/O                                     InMux                        662              9768  -1239  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_10_4_3/in1    LogicCell40_SEQ_MODE_0000      0              9768  -1239  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_10_4_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10947  -1239  RISE       3
I__599/I                                     Odrv4                          0             10947   2986  RISE       1
I__599/O                                     Odrv4                        596             11543   2986  RISE       1
I__602/I                                     LocalMux                       0             11543   2986  RISE       1
I__602/O                                     LocalMux                    1099             12642   2986  RISE       1
I__603/I                                     InMux                          0             12642   2986  RISE       1
I__603/O                                     InMux                        662             13304   2986  RISE       1
uart.state_0_LC_10_1_2/in1                   LogicCell40_SEQ_MODE_1000      0             13304   2986  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_10_1_2/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_8_3_2/lcout
Path End         : reset_module_System.count_2_LC_9_1_7/in1
Capture Clock    : reset_module_System.count_2_LC_9_1_7/clk
Setup Constraint : 11330p
Path slack       : 2999p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_8_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2827  RISE       2
I__240/I                                              LocalMux                       0              7410   2827  RISE       1
I__240/O                                              LocalMux                    1099              8510   2827  RISE       1
I__242/I                                              InMux                          0              8510   2827  RISE       1
I__242/O                                              InMux                        662              9172   2827  RISE       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/in0    LogicCell40_SEQ_MODE_0000      0              9172   2827  RISE       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   2827  RISE       5
I__373/I                                              Odrv4                          0             10417   2827  RISE       1
I__373/O                                              Odrv4                        596             11013   2827  RISE       1
I__374/I                                              Span4Mux_h                     0             11013   2827  RISE       1
I__374/O                                              Span4Mux_h                   517             11529   2827  RISE       1
I__375/I                                              LocalMux                       0             11529   2827  RISE       1
I__375/O                                              LocalMux                    1099             12629   2827  RISE       1
I__376/I                                              InMux                          0             12629   2999  RISE       1
I__376/O                                              InMux                        662             13291   2999  RISE       1
reset_module_System.count_2_LC_9_1_7/in1              LogicCell40_SEQ_MODE_1000      0             13291   2999  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_10_5_3/lcout
Path End         : uart.state_3_LC_9_2_7/in3
Capture Clock    : uart.state_3_LC_9_2_7/clk
Setup Constraint : 11330p
Path slack       : 3012p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6199
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13609
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_10_5_3/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   -643  RISE       5
I__709/I                                    LocalMux                       0              7410    483  RISE       1
I__709/O                                    LocalMux                    1099              8510    483  RISE       1
I__714/I                                    InMux                          0              8510    483  RISE       1
I__714/O                                    InMux                        662              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/in0    LogicCell40_SEQ_MODE_0000      0              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073    483  FALL       1
I__504/I                                    CascadeMux                     0             10073    483  FALL       1
I__504/O                                    CascadeMux                     0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/in2    LogicCell40_SEQ_MODE_0000      0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    483  RISE       5
I__607/I                                    Odrv4                          0             11251   3012  RISE       1
I__607/O                                    Odrv4                        596             11847   3012  RISE       1
I__612/I                                    LocalMux                       0             11847   3012  RISE       1
I__612/O                                    LocalMux                    1099             12947   3012  RISE       1
I__614/I                                    InMux                          0             12947   3012  RISE       1
I__614/O                                    InMux                        662             13609   3012  RISE       1
uart.state_3_LC_9_2_7/in3                   LogicCell40_SEQ_MODE_1000      0             13609   3012  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_11_LC_8_2_2/in3
Capture Clock    : reset_module_System.count_11_LC_8_2_2/clk
Setup Constraint : 11330p
Path slack       : 3052p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6159
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13569
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
reset_module_System.count_10_LC_8_2_1/carryin          LogicCell40_SEQ_MODE_1000      0             12629   -285  RISE       1
reset_module_System.count_10_LC_8_2_1/carryout         LogicCell40_SEQ_MODE_1000    278             12907   -285  RISE       2
I__259/I                                               InMux                          0             12907   3052  RISE       1
I__259/O                                               InMux                        662             13569   3052  RISE       1
reset_module_System.count_11_LC_8_2_2/in3              LogicCell40_SEQ_MODE_1000      0             13569   3052  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_8_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_4_LC_11_5_3/lcout
Path End         : uart_frame_decoder.state_1_2_LC_11_4_2/in2
Capture Clock    : uart_frame_decoder.state_1_2_LC_11_4_2/clk
Setup Constraint : 11330p
Path slack       : 3053p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5907
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13317
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_11_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_4_LC_11_5_3/lcout                             LogicCell40_SEQ_MODE_1000   1391              7410   2284  RISE       1
I__949/I                                                    Odrv4                          0              7410   2284  RISE       1
I__949/O                                                    Odrv4                        596              8006   2284  RISE       1
I__950/I                                                    LocalMux                       0              8006   2284  RISE       1
I__950/O                                                    LocalMux                    1099              9106   2284  RISE       1
I__951/I                                                    InMux                          0              9106   2284  RISE       1
I__951/O                                                    InMux                        662              9768   2284  RISE       1
uart_frame_decoder.state_1_ns_0_i_a2_1_0_2_LC_10_3_4/in3    LogicCell40_SEQ_MODE_0000      0              9768   2284  RISE       1
uart_frame_decoder.state_1_ns_0_i_a2_1_0_2_LC_10_3_4/ltout  LogicCell40_SEQ_MODE_0000    609             10377   2284  FALL       1
I__668/I                                                    CascadeMux                     0             10377   2284  FALL       1
I__668/O                                                    CascadeMux                     0             10377   2284  FALL       1
uart_frame_decoder.state_1_ns_0_i_a2_1_2_LC_10_3_5/in2      LogicCell40_SEQ_MODE_0000      0             10377   2284  FALL       1
uart_frame_decoder.state_1_ns_0_i_a2_1_2_LC_10_3_5/lcout    LogicCell40_SEQ_MODE_0000   1179             11556   2284  RISE       3
I__844/I                                                    LocalMux                       0             11556   2973  RISE       1
I__844/O                                                    LocalMux                    1099             12655   2973  RISE       1
I__847/I                                                    InMux                          0             12655   3052  RISE       1
I__847/O                                                    InMux                        662             13317   3052  RISE       1
I__848/I                                                    CascadeMux                     0             13317   3052  RISE       1
I__848/O                                                    CascadeMux                     0             13317   3052  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/in2                  LogicCell40_SEQ_MODE_1000      0             13317   3052  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.bit_Count_0_LC_7_4_2/in1
Capture Clock    : uart.bit_Count_0_LC_7_4_2/clk
Setup Constraint : 11330p
Path slack       : 3065p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5815
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13225
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    337  RISE       9
I__529/I                             Odrv4                          0              7410   3065  RISE       1
I__529/O                             Odrv4                        596              8006   3065  RISE       1
I__537/I                             Span4Mux_h                     0              8006   3065  RISE       1
I__537/O                             Span4Mux_h                   517              8523   3065  RISE       1
I__544/I                             LocalMux                       0              8523   3065  RISE       1
I__544/O                             LocalMux                    1099              9622   3065  RISE       1
I__547/I                             InMux                          0              9622   3065  RISE       1
I__547/O                             InMux                        662             10284   3065  RISE       1
uart.state_RNI4ENK_3_LC_7_4_3/in1    LogicCell40_SEQ_MODE_0000      0             10284   3065  RISE       1
uart.state_RNI4ENK_3_LC_7_4_3/lcout  LogicCell40_SEQ_MODE_0000   1179             11463   3065  RISE       2
I__226/I                             LocalMux                       0             11463   3065  RISE       1
I__226/O                             LocalMux                    1099             12563   3065  RISE       1
I__228/I                             InMux                          0             12563   3065  RISE       1
I__228/O                             InMux                        662             13225   3065  RISE       1
uart.bit_Count_0_LC_7_4_2/in1        LogicCell40_SEQ_MODE_1000      0             13225   3065  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_8_3_2/lcout
Path End         : reset_module_System.count_1_LC_9_1_6/in2
Capture Clock    : reset_module_System.count_1_LC_9_1_6/clk
Setup Constraint : 11330p
Path slack       : 3079p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_8_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2827  RISE       2
I__240/I                                              LocalMux                       0              7410   2827  RISE       1
I__240/O                                              LocalMux                    1099              8510   2827  RISE       1
I__242/I                                              InMux                          0              8510   2827  RISE       1
I__242/O                                              InMux                        662              9172   2827  RISE       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/in0    LogicCell40_SEQ_MODE_0000      0              9172   2827  RISE       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   2827  RISE       5
I__373/I                                              Odrv4                          0             10417   2827  RISE       1
I__373/O                                              Odrv4                        596             11013   2827  RISE       1
I__374/I                                              Span4Mux_h                     0             11013   2827  RISE       1
I__374/O                                              Span4Mux_h                   517             11529   2827  RISE       1
I__375/I                                              LocalMux                       0             11529   2827  RISE       1
I__375/O                                              LocalMux                    1099             12629   2827  RISE       1
I__379/I                                              InMux                          0             12629   3079  RISE       1
I__379/O                                              InMux                        662             13291   3079  RISE       1
I__381/I                                              CascadeMux                     0             13291   3079  RISE       1
I__381/O                                              CascadeMux                     0             13291   3079  RISE       1
reset_module_System.count_1_LC_9_1_6/in2              LogicCell40_SEQ_MODE_1000      0             13291   3079  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_8_3_2/lcout
Path End         : reset_module_System.count_0_LC_9_1_0/in2
Capture Clock    : reset_module_System.count_0_LC_9_1_0/clk
Setup Constraint : 11330p
Path slack       : 3079p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_8_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2827  RISE       2
I__240/I                                              LocalMux                       0              7410   2827  RISE       1
I__240/O                                              LocalMux                    1099              8510   2827  RISE       1
I__242/I                                              InMux                          0              8510   2827  RISE       1
I__242/O                                              InMux                        662              9172   2827  RISE       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/in0    LogicCell40_SEQ_MODE_0000      0              9172   2827  RISE       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   2827  RISE       5
I__373/I                                              Odrv4                          0             10417   2827  RISE       1
I__373/O                                              Odrv4                        596             11013   2827  RISE       1
I__374/I                                              Span4Mux_h                     0             11013   2827  RISE       1
I__374/O                                              Span4Mux_h                   517             11529   2827  RISE       1
I__375/I                                              LocalMux                       0             11529   2827  RISE       1
I__375/O                                              LocalMux                    1099             12629   2827  RISE       1
I__380/I                                              InMux                          0             12629   3079  RISE       1
I__380/O                                              InMux                        662             13291   3079  RISE       1
I__382/I                                              CascadeMux                     0             13291   3079  RISE       1
I__382/O                                              CascadeMux                     0             13291   3079  RISE       1
reset_module_System.count_0_LC_9_1_0/in2              LogicCell40_SEQ_MODE_1000      0             13291   3079  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_15_LC_12_3_7/sr
Capture Clock    : uart_frame_decoder.WDT_15_LC_12_3_7/clk
Setup Constraint : 11330p
Path slack       : 3264p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6146
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13556
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1184/I                                                        Odrv4                          0             11225   3264  RISE       1
I__1184/O                                                        Odrv4                        596             11821   3264  RISE       1
I__1186/I                                                        LocalMux                       0             11821   3264  RISE       1
I__1186/O                                                        LocalMux                    1099             12920   3264  RISE       1
I__1188/I                                                        SRMux                          0             12920   3264  RISE       1
I__1188/O                                                        SRMux                        636             13556   3264  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/sr                           LogicCell40_SEQ_MODE_1000      0             13556   3264  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_14_LC_12_3_6/sr
Capture Clock    : uart_frame_decoder.WDT_14_LC_12_3_6/clk
Setup Constraint : 11330p
Path slack       : 3264p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6146
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13556
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1184/I                                                        Odrv4                          0             11225   3264  RISE       1
I__1184/O                                                        Odrv4                        596             11821   3264  RISE       1
I__1186/I                                                        LocalMux                       0             11821   3264  RISE       1
I__1186/O                                                        LocalMux                    1099             12920   3264  RISE       1
I__1188/I                                                        SRMux                          0             12920   3264  RISE       1
I__1188/O                                                        SRMux                        636             13556   3264  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/sr                           LogicCell40_SEQ_MODE_1000      0             13556   3264  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_13_LC_12_3_5/sr
Capture Clock    : uart_frame_decoder.WDT_13_LC_12_3_5/clk
Setup Constraint : 11330p
Path slack       : 3264p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6146
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13556
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1184/I                                                        Odrv4                          0             11225   3264  RISE       1
I__1184/O                                                        Odrv4                        596             11821   3264  RISE       1
I__1186/I                                                        LocalMux                       0             11821   3264  RISE       1
I__1186/O                                                        LocalMux                    1099             12920   3264  RISE       1
I__1188/I                                                        SRMux                          0             12920   3264  RISE       1
I__1188/O                                                        SRMux                        636             13556   3264  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/sr                           LogicCell40_SEQ_MODE_1000      0             13556   3264  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_12_LC_12_3_4/sr
Capture Clock    : uart_frame_decoder.WDT_12_LC_12_3_4/clk
Setup Constraint : 11330p
Path slack       : 3264p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6146
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13556
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1184/I                                                        Odrv4                          0             11225   3264  RISE       1
I__1184/O                                                        Odrv4                        596             11821   3264  RISE       1
I__1186/I                                                        LocalMux                       0             11821   3264  RISE       1
I__1186/O                                                        LocalMux                    1099             12920   3264  RISE       1
I__1188/I                                                        SRMux                          0             12920   3264  RISE       1
I__1188/O                                                        SRMux                        636             13556   3264  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/sr                           LogicCell40_SEQ_MODE_1000      0             13556   3264  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_11_LC_12_3_3/sr
Capture Clock    : uart_frame_decoder.WDT_11_LC_12_3_3/clk
Setup Constraint : 11330p
Path slack       : 3264p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6146
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13556
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1184/I                                                        Odrv4                          0             11225   3264  RISE       1
I__1184/O                                                        Odrv4                        596             11821   3264  RISE       1
I__1186/I                                                        LocalMux                       0             11821   3264  RISE       1
I__1186/O                                                        LocalMux                    1099             12920   3264  RISE       1
I__1188/I                                                        SRMux                          0             12920   3264  RISE       1
I__1188/O                                                        SRMux                        636             13556   3264  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/sr                           LogicCell40_SEQ_MODE_1000      0             13556   3264  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_10_LC_12_3_2/sr
Capture Clock    : uart_frame_decoder.WDT_10_LC_12_3_2/clk
Setup Constraint : 11330p
Path slack       : 3264p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6146
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13556
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1184/I                                                        Odrv4                          0             11225   3264  RISE       1
I__1184/O                                                        Odrv4                        596             11821   3264  RISE       1
I__1186/I                                                        LocalMux                       0             11821   3264  RISE       1
I__1186/O                                                        LocalMux                    1099             12920   3264  RISE       1
I__1188/I                                                        SRMux                          0             12920   3264  RISE       1
I__1188/O                                                        SRMux                        636             13556   3264  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/sr                           LogicCell40_SEQ_MODE_1000      0             13556   3264  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_9_LC_12_3_1/sr
Capture Clock    : uart_frame_decoder.WDT_9_LC_12_3_1/clk
Setup Constraint : 11330p
Path slack       : 3264p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6146
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13556
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1184/I                                                        Odrv4                          0             11225   3264  RISE       1
I__1184/O                                                        Odrv4                        596             11821   3264  RISE       1
I__1186/I                                                        LocalMux                       0             11821   3264  RISE       1
I__1186/O                                                        LocalMux                    1099             12920   3264  RISE       1
I__1188/I                                                        SRMux                          0             12920   3264  RISE       1
I__1188/O                                                        SRMux                        636             13556   3264  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/sr                            LogicCell40_SEQ_MODE_1000      0             13556   3264  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.WDT_8_LC_12_3_0/sr
Capture Clock    : uart_frame_decoder.WDT_8_LC_12_3_0/clk
Setup Constraint : 11330p
Path slack       : 3264p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6146
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13556
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                                        Odrv4                          0              7410   2827  RISE       1
I__1192/O                                                        Odrv4                        596              8006   2827  RISE       1
I__1199/I                                                        Span4Mux_v                     0              8006   2827  RISE       1
I__1199/O                                                        Span4Mux_v                   596              8602   2827  RISE       1
I__1211/I                                                        LocalMux                       0              8602   2827  RISE       1
I__1211/O                                                        LocalMux                    1099              9702   2827  RISE       1
I__1215/I                                                        InMux                          0              9702   2827  RISE       1
I__1215/O                                                        InMux                        662             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in3    LogicCell40_SEQ_MODE_0000      0             10364   2827  RISE       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000    861             11225   2827  RISE      16
I__1184/I                                                        Odrv4                          0             11225   3264  RISE       1
I__1184/O                                                        Odrv4                        596             11821   3264  RISE       1
I__1186/I                                                        LocalMux                       0             11821   3264  RISE       1
I__1186/O                                                        LocalMux                    1099             12920   3264  RISE       1
I__1188/I                                                        SRMux                          0             12920   3264  RISE       1
I__1188/O                                                        SRMux                        636             13556   3264  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/sr                            LogicCell40_SEQ_MODE_1000      0             13556   3264  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_10_LC_8_2_1/in3
Capture Clock    : reset_module_System.count_10_LC_8_2_1/clk
Setup Constraint : 11330p
Path slack       : 3330p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
reset_module_System.count_9_LC_8_2_0/carryin           LogicCell40_SEQ_MODE_1000      0             12351   -285  RISE       1
reset_module_System.count_9_LC_8_2_0/carryout          LogicCell40_SEQ_MODE_1000    278             12629   -285  RISE       2
I__231/I                                               InMux                          0             12629   3330  RISE       1
I__231/O                                               InMux                        662             13291   3330  RISE       1
reset_module_System.count_10_LC_8_2_1/in3              LogicCell40_SEQ_MODE_1000      0             13291   3330  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_8_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_4_7/lcout
Path End         : uart.data_Aux_2_LC_7_3_4/in0
Capture Clock    : uart.data_Aux_2_LC_7_3_4/clk
Setup Constraint : 11330p
Path slack       : 3344p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_4_7/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   3344  RISE      10
I__314/I                              LocalMux                       0              7410   3344  RISE       1
I__314/O                              LocalMux                    1099              8510   3344  RISE       1
I__322/I                              InMux                          0              8510   3344  RISE       1
I__322/O                              InMux                        662              9172   3344  RISE       1
uart.data_Aux_RNO_0_2_LC_8_5_4/in0    LogicCell40_SEQ_MODE_0000      0              9172   3344  RISE       1
uart.data_Aux_RNO_0_2_LC_8_5_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   3344  RISE       1
I__332/I                              Odrv4                          0             10417   3344  RISE       1
I__332/O                              Odrv4                        596             11013   3344  RISE       1
I__333/I                              LocalMux                       0             11013   3344  RISE       1
I__333/O                              LocalMux                    1099             12112   3344  RISE       1
I__334/I                              InMux                          0             12112   3344  RISE       1
I__334/O                              InMux                        662             12774   3344  RISE       1
uart.data_Aux_2_LC_7_3_4/in0          LogicCell40_SEQ_MODE_1000      0             12774   3344  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_2_LC_9_3_2/lcout
Path End         : uart_frame_decoder.state_1_1_LC_11_4_1/in2
Capture Clock    : uart_frame_decoder.state_1_1_LC_11_4_1/clk
Setup Constraint : 11330p
Path slack       : 3357p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5603
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13013
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_9_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_2_LC_9_3_2/lcout                              LogicCell40_SEQ_MODE_1000   1391              7410   3344  RISE       2
I__665/I                                                    LocalMux                       0              7410   3344  RISE       1
I__665/O                                                    LocalMux                    1099              8510   3344  RISE       1
I__667/I                                                    InMux                          0              8510   3344  RISE       1
I__667/O                                                    InMux                        662              9172   3344  RISE       1
uart_frame_decoder.state_1_ns_0_i_a2_0_4_1_LC_10_3_6/in0    LogicCell40_SEQ_MODE_0000      0              9172   3344  RISE       1
uart_frame_decoder.state_1_ns_0_i_a2_0_4_1_LC_10_3_6/ltout  LogicCell40_SEQ_MODE_0000    901             10073   3357  FALL       1
I__652/I                                                    CascadeMux                     0             10073   3357  FALL       1
I__652/O                                                    CascadeMux                     0             10073   3357  FALL       1
uart_frame_decoder.state_1_RNO_0_1_LC_10_3_7/in2            LogicCell40_SEQ_MODE_0000      0             10073   3357  FALL       1
uart_frame_decoder.state_1_RNO_0_1_LC_10_3_7/lcout          LogicCell40_SEQ_MODE_0000   1179             11251   3357  RISE       1
I__849/I                                                    LocalMux                       0             11251   3357  RISE       1
I__849/O                                                    LocalMux                    1099             12351   3357  RISE       1
I__850/I                                                    InMux                          0             12351   3357  RISE       1
I__850/O                                                    InMux                        662             13013   3357  RISE       1
I__851/I                                                    CascadeMux                     0             13013   3357  RISE       1
I__851/O                                                    CascadeMux                     0             13013   3357  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/in2                  LogicCell40_SEQ_MODE_1000      0             13013   3357  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.bit_Count_2_LC_7_4_7/in3
Capture Clock    : uart.bit_Count_2_LC_7_4_7/clk
Setup Constraint : 11330p
Path slack       : 3396p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5815
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13225
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    337  RISE       9
I__529/I                             Odrv4                          0              7410   3065  RISE       1
I__529/O                             Odrv4                        596              8006   3065  RISE       1
I__537/I                             Span4Mux_h                     0              8006   3065  RISE       1
I__537/O                             Span4Mux_h                   517              8523   3065  RISE       1
I__544/I                             LocalMux                       0              8523   3065  RISE       1
I__544/O                             LocalMux                    1099              9622   3065  RISE       1
I__547/I                             InMux                          0              9622   3065  RISE       1
I__547/O                             InMux                        662             10284   3065  RISE       1
uart.state_RNI4ENK_3_LC_7_4_3/in1    LogicCell40_SEQ_MODE_0000      0             10284   3065  RISE       1
uart.state_RNI4ENK_3_LC_7_4_3/lcout  LogicCell40_SEQ_MODE_0000   1179             11463   3065  RISE       2
I__227/I                             LocalMux                       0             11463   3397  RISE       1
I__227/O                             LocalMux                    1099             12563   3397  RISE       1
I__229/I                             InMux                          0             12563   3397  RISE       1
I__229/O                             InMux                        662             13225   3397  RISE       1
uart.bit_Count_2_LC_7_4_7/in3        LogicCell40_SEQ_MODE_1000      0             13225   3397  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_2_LC_9_1_7/in3
Capture Clock    : reset_module_System.count_2_LC_9_1_7/clk
Setup Constraint : 11330p
Path slack       : 3489p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5722
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13132
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
I__239/I                                               InMux                          0              9847   3489  RISE       1
I__239/O                                               InMux                        662             10510   3489  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/in3         LogicCell40_SEQ_MODE_0000      0             10510   3489  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/lcout       LogicCell40_SEQ_MODE_0000    861             11371   3489  RISE       1
I__365/I                                               LocalMux                       0             11371   3489  RISE       1
I__365/O                                               LocalMux                    1099             12470   3489  RISE       1
I__366/I                                               InMux                          0             12470   3489  RISE       1
I__366/O                                               InMux                        662             13132   3489  RISE       1
reset_module_System.count_2_LC_9_1_7/in3               LogicCell40_SEQ_MODE_1000      0             13132   3489  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_8_2_7/lcout
Path End         : reset_module_System.reset_iso_LC_9_1_4/in1
Capture Clock    : reset_module_System.reset_iso_LC_9_1_4/clk
Setup Constraint : 11330p
Path slack       : 3516p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_8_2_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE       2
I__437/I                                             Odrv4                          0              7410   3516  RISE       1
I__437/O                                             Odrv4                        596              8006   3516  RISE       1
I__439/I                                             LocalMux                       0              8006   3516  RISE       1
I__439/O                                             LocalMux                    1099              9106   3516  RISE       1
I__440/I                                             InMux                          0              9106   3516  RISE       1
I__440/O                                             InMux                        662              9768   3516  RISE       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/in0    LogicCell40_SEQ_MODE_0000      0              9768   3516  RISE       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   3516  RISE       4
I__367/I                                             LocalMux                       0             11013   3516  RISE       1
I__367/O                                             LocalMux                    1099             12112   3516  RISE       1
I__368/I                                             InMux                          0             12112   3516  RISE       1
I__368/O                                             InMux                        662             12774   3516  RISE       1
reset_module_System.reset_iso_LC_9_1_4/in1           LogicCell40_SEQ_MODE_1000      0             12774   3516  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_8_2_7/lcout
Path End         : reset_module_System.count_0_LC_9_1_0/in1
Capture Clock    : reset_module_System.count_0_LC_9_1_0/clk
Setup Constraint : 11330p
Path slack       : 3516p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_8_2_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE       2
I__437/I                                             Odrv4                          0              7410   3516  RISE       1
I__437/O                                             Odrv4                        596              8006   3516  RISE       1
I__439/I                                             LocalMux                       0              8006   3516  RISE       1
I__439/O                                             LocalMux                    1099              9106   3516  RISE       1
I__440/I                                             InMux                          0              9106   3516  RISE       1
I__440/O                                             InMux                        662              9768   3516  RISE       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/in0    LogicCell40_SEQ_MODE_0000      0              9768   3516  RISE       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   3516  RISE       4
I__367/I                                             LocalMux                       0             11013   3516  RISE       1
I__367/O                                             LocalMux                    1099             12112   3516  RISE       1
I__369/I                                             InMux                          0             12112   3516  RISE       1
I__369/O                                             InMux                        662             12774   3516  RISE       1
reset_module_System.count_0_LC_9_1_0/in1             LogicCell40_SEQ_MODE_1000      0             12774   3516  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_8_2_7/lcout
Path End         : reset_module_System.count_1_LC_9_1_6/in1
Capture Clock    : reset_module_System.count_1_LC_9_1_6/clk
Setup Constraint : 11330p
Path slack       : 3516p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_8_2_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE       2
I__437/I                                             Odrv4                          0              7410   3516  RISE       1
I__437/O                                             Odrv4                        596              8006   3516  RISE       1
I__439/I                                             LocalMux                       0              8006   3516  RISE       1
I__439/O                                             LocalMux                    1099              9106   3516  RISE       1
I__440/I                                             InMux                          0              9106   3516  RISE       1
I__440/O                                             InMux                        662              9768   3516  RISE       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/in0    LogicCell40_SEQ_MODE_0000      0              9768   3516  RISE       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   3516  RISE       4
I__367/I                                             LocalMux                       0             11013   3516  RISE       1
I__367/O                                             LocalMux                    1099             12112   3516  RISE       1
I__370/I                                             InMux                          0             12112   3516  RISE       1
I__370/O                                             InMux                        662             12774   3516  RISE       1
reset_module_System.count_1_LC_9_1_6/in1             LogicCell40_SEQ_MODE_1000      0             12774   3516  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.bit_Count_2_LC_7_4_7/in1
Capture Clock    : uart.bit_Count_2_LC_7_4_7/clk
Setup Constraint : 11330p
Path slack       : 3516p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE      12
I__280/I                               LocalMux                       0              7410   3516  RISE       1
I__280/O                               LocalMux                    1099              8510   3516  RISE       1
I__287/I                               InMux                          0              8510   3516  RISE       1
I__287/O                               InMux                        662              9172   3516  RISE       1
uart.bit_Count_RNO_0_2_LC_7_5_3/in0    LogicCell40_SEQ_MODE_0000      0              9172   3516  RISE       1
uart.bit_Count_RNO_0_2_LC_7_5_3/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   3516  RISE       1
I__222/I                               Odrv4                          0             10417   3516  RISE       1
I__222/O                               Odrv4                        596             11013   3516  RISE       1
I__223/I                               LocalMux                       0             11013   3516  RISE       1
I__223/O                               LocalMux                    1099             12112   3516  RISE       1
I__224/I                               InMux                          0             12112   3516  RISE       1
I__224/O                               InMux                        662             12774   3516  RISE       1
uart.bit_Count_2_LC_7_4_7/in1          LogicCell40_SEQ_MODE_1000      0             12774   3516  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_8_2_7/lcout
Path End         : reset_module_System.count_2_LC_9_1_7/in2
Capture Clock    : reset_module_System.count_2_LC_9_1_7/clk
Setup Constraint : 11330p
Path slack       : 3596p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5364
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12774
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_8_2_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE       2
I__437/I                                             Odrv4                          0              7410   3516  RISE       1
I__437/O                                             Odrv4                        596              8006   3516  RISE       1
I__439/I                                             LocalMux                       0              8006   3516  RISE       1
I__439/O                                             LocalMux                    1099              9106   3516  RISE       1
I__440/I                                             InMux                          0              9106   3516  RISE       1
I__440/O                                             InMux                        662              9768   3516  RISE       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/in0    LogicCell40_SEQ_MODE_0000      0              9768   3516  RISE       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   3516  RISE       4
I__367/I                                             LocalMux                       0             11013   3516  RISE       1
I__367/O                                             LocalMux                    1099             12112   3516  RISE       1
I__371/I                                             InMux                          0             12112   3595  RISE       1
I__371/O                                             InMux                        662             12774   3595  RISE       1
I__372/I                                             CascadeMux                     0             12774   3595  RISE       1
I__372/O                                             CascadeMux                     0             12774   3595  RISE       1
reset_module_System.count_2_LC_9_1_7/in2             LogicCell40_SEQ_MODE_1000      0             12774   3595  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_9_LC_8_2_0/in3
Capture Clock    : reset_module_System.count_9_LC_8_2_0/clk
Setup Constraint : 11330p
Path slack       : 3608p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5603
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13013
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
reset_module_System.count_8_LC_8_1_7/carryin           LogicCell40_SEQ_MODE_1000      0             11516   -285  RISE       1
reset_module_System.count_8_LC_8_1_7/carryout          LogicCell40_SEQ_MODE_1000    278             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin                          ICE_CARRY_IN_MUX               0             11794   -285  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12351   -285  RISE       2
I__232/I                                               InMux                          0             12351   3608  RISE       1
I__232/O                                               InMux                        662             13013   3608  RISE       1
reset_module_System.count_9_LC_8_2_0/in3               LogicCell40_SEQ_MODE_1000      0             13013   3608  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_8_2_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_10_5_3/lcout
Path End         : uart.state_2_LC_9_5_5/in3
Capture Clock    : uart.state_2_LC_9_5_5/clk
Setup Constraint : 11330p
Path slack       : 3608p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5603
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13013
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_10_5_3/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   -643  RISE       5
I__709/I                                    LocalMux                       0              7410    483  RISE       1
I__709/O                                    LocalMux                    1099              8510    483  RISE       1
I__714/I                                    InMux                          0              8510    483  RISE       1
I__714/O                                    InMux                        662              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/in0    LogicCell40_SEQ_MODE_0000      0              9172    483  RISE       1
uart.timer_Count_RNI22NA1_6_LC_9_4_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073    483  FALL       1
I__504/I                                    CascadeMux                     0             10073    483  FALL       1
I__504/O                                    CascadeMux                     0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/in2    LogicCell40_SEQ_MODE_0000      0             10073    483  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    483  RISE       5
I__608/I                                    LocalMux                       0             11251   3608  RISE       1
I__608/O                                    LocalMux                    1099             12351   3608  RISE       1
I__613/I                                    InMux                          0             12351   3608  RISE       1
I__613/O                                    InMux                        662             13013   3608  RISE       1
uart.state_2_LC_9_5_5/in3                   LogicCell40_SEQ_MODE_1000      0             13013   3608  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_5_LC_9_3_5/lcout
Path End         : uart_frame_decoder.state_1_2_LC_11_4_2/in3
Capture Clock    : uart_frame_decoder.state_1_2_LC_11_4_2/clk
Setup Constraint : 11330p
Path slack       : 3621p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5590
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13000
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_9_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_5_LC_9_3_5/lcout                                LogicCell40_SEQ_MODE_1000   1391              7410   2787  RISE       2
I__662/I                                                      LocalMux                       0              7410   2787  RISE       1
I__662/O                                                      LocalMux                    1099              8510   2787  RISE       1
I__663/I                                                      InMux                          0              8510   2787  RISE       1
I__663/O                                                      InMux                        662              9172   2787  RISE       1
uart_frame_decoder.state_1_ns_0_i_a2_0_0_1_2_LC_10_3_0/in1    LogicCell40_SEQ_MODE_0000      0              9172   2787  RISE       1
uart_frame_decoder.state_1_ns_0_i_a2_0_0_1_2_LC_10_3_0/ltout  LogicCell40_SEQ_MODE_0000    887             10059   2787  FALL       1
I__576/I                                                      CascadeMux                     0             10059   2787  FALL       1
I__576/O                                                      CascadeMux                     0             10059   2787  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_10_3_1/in2            LogicCell40_SEQ_MODE_0000      0             10059   2787  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_10_3_1/lcout          LogicCell40_SEQ_MODE_0000   1179             11238   2787  RISE       2
I__840/I                                                      LocalMux                       0             11238   3622  RISE       1
I__840/O                                                      LocalMux                    1099             12337   3622  RISE       1
I__842/I                                                      InMux                          0             12337   3622  RISE       1
I__842/O                                                      InMux                        662             13000   3622  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/in3                    LogicCell40_SEQ_MODE_1000      0             13000   3622  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.state_0_LC_10_1_2/in3
Capture Clock    : uart.state_0_LC_10_1_2/clk
Setup Constraint : 11330p
Path slack       : 3913p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__698/I                                   LocalMux                       0              7410  -1570  RISE       1
I__698/O                                   LocalMux                    1099              8510  -1570  RISE       1
I__701/I                                   InMux                          0              8510  -1570  RISE       1
I__701/O                                   InMux                        662              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in1    LogicCell40_SEQ_MODE_0000      0              9172  -1570  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -1570  RISE       5
I__753/I                                   Odrv4                          0             10351   3913  RISE       1
I__753/O                                   Odrv4                        596             10947   3913  RISE       1
I__758/I                                   LocalMux                       0             10947   3913  RISE       1
I__758/O                                   LocalMux                    1099             12046   3913  RISE       1
I__759/I                                   InMux                          0             12046   3913  RISE       1
I__759/O                                   InMux                        662             12708   3913  RISE       1
uart.state_0_LC_10_1_2/in3                 LogicCell40_SEQ_MODE_1000      0             12708   3913  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_10_1_2/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_4_7/lcout
Path End         : uart.data_Aux_7_LC_7_3_2/in0
Capture Clock    : uart.data_Aux_7_LC_7_3_2/clk
Setup Constraint : 11330p
Path slack       : 3940p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4768
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12178
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_4_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3344  RISE      10
I__312/I                                 LocalMux                       0              7410   3423  RISE       1
I__312/O                                 LocalMux                    1099              8510   3423  RISE       1
I__316/I                                 InMux                          0              8510   3423  RISE       1
I__316/O                                 InMux                        662              9172   3423  RISE       1
uart.bit_Count_RNIETHE_2_LC_8_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172   3423  RISE       1
uart.bit_Count_RNIETHE_2_LC_8_3_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   3423  RISE       3
I__499/I                                 LocalMux                       0             10417   3940  RISE       1
I__499/O                                 LocalMux                    1099             11516   3940  RISE       1
I__502/I                                 InMux                          0             11516   3940  RISE       1
I__502/O                                 InMux                        662             12178   3940  RISE       1
uart.data_Aux_7_LC_7_3_2/in0             LogicCell40_SEQ_MODE_1000      0             12178   3940  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_4_7/lcout
Path End         : uart.state_3_LC_9_2_7/in0
Capture Clock    : uart.state_3_LC_9_2_7/clk
Setup Constraint : 11330p
Path slack       : 3940p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4768
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12178
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_4_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3344  RISE      10
I__312/I                                 LocalMux                       0              7410   3423  RISE       1
I__312/O                                 LocalMux                    1099              8510   3423  RISE       1
I__316/I                                 InMux                          0              8510   3423  RISE       1
I__316/O                                 InMux                        662              9172   3423  RISE       1
uart.bit_Count_RNIETHE_2_LC_8_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172   3423  RISE       1
uart.bit_Count_RNIETHE_2_LC_8_3_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   3423  RISE       3
I__500/I                                 LocalMux                       0             10417   3940  RISE       1
I__500/O                                 LocalMux                    1099             11516   3940  RISE       1
I__503/I                                 InMux                          0             11516   3940  RISE       1
I__503/O                                 InMux                        662             12178   3940  RISE       1
uart.state_3_LC_9_2_7/in0                LogicCell40_SEQ_MODE_1000      0             12178   3940  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_4_7/lcout
Path End         : uart.data_Aux_0_LC_8_4_3/in1
Capture Clock    : uart.data_Aux_0_LC_8_4_3/clk
Setup Constraint : 11330p
Path slack       : 4112p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4768
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12178
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_4_7/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   3344  RISE      10
I__314/I                              LocalMux                       0              7410   3344  RISE       1
I__314/O                              LocalMux                    1099              8510   3344  RISE       1
I__320/I                              InMux                          0              8510   4112  RISE       1
I__320/O                              InMux                        662              9172   4112  RISE       1
uart.data_Aux_RNO_0_0_LC_8_5_2/in0    LogicCell40_SEQ_MODE_0000      0              9172   4112  RISE       1
uart.data_Aux_RNO_0_0_LC_8_5_2/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   4112  RISE       1
I__337/I                              LocalMux                       0             10417   4112  RISE       1
I__337/O                              LocalMux                    1099             11516   4112  RISE       1
I__338/I                              InMux                          0             11516   4112  RISE       1
I__338/O                              InMux                        662             12178   4112  RISE       1
uart.data_Aux_0_LC_8_4_3/in1          LogicCell40_SEQ_MODE_1000      0             12178   4112  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.data_Aux_1_LC_8_4_4/in1
Capture Clock    : uart.data_Aux_1_LC_8_4_4/clk
Setup Constraint : 11330p
Path slack       : 4112p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4768
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12178
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE      12
I__281/I                              LocalMux                       0              7410   3728  RISE       1
I__281/O                              LocalMux                    1099              8510   3728  RISE       1
I__290/I                              InMux                          0              8510   4112  RISE       1
I__290/O                              InMux                        662              9172   4112  RISE       1
uart.data_Aux_RNO_0_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              9172   4112  RISE       1
uart.data_Aux_RNO_0_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   4112  RISE       1
I__335/I                              LocalMux                       0             10417   4112  RISE       1
I__335/O                              LocalMux                    1099             11516   4112  RISE       1
I__336/I                              InMux                          0             11516   4112  RISE       1
I__336/O                              InMux                        662             12178   4112  RISE       1
uart.data_Aux_1_LC_8_4_4/in1          LogicCell40_SEQ_MODE_1000      0             12178   4112  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.data_Aux_4_LC_8_4_7/in1
Capture Clock    : uart.data_Aux_4_LC_8_4_7/clk
Setup Constraint : 11330p
Path slack       : 4112p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4768
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12178
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE      12
I__281/I                              LocalMux                       0              7410   3728  RISE       1
I__281/O                              LocalMux                    1099              8510   3728  RISE       1
I__293/I                              InMux                          0              8510   4112  RISE       1
I__293/O                              InMux                        662              9172   4112  RISE       1
uart.data_Aux_RNO_0_4_LC_8_5_1/in0    LogicCell40_SEQ_MODE_0000      0              9172   4112  RISE       1
uart.data_Aux_RNO_0_4_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   4112  RISE       1
I__339/I                              LocalMux                       0             10417   4112  RISE       1
I__339/O                              LocalMux                    1099             11516   4112  RISE       1
I__340/I                              InMux                          0             11516   4112  RISE       1
I__340/O                              InMux                        662             12178   4112  RISE       1
uart.data_Aux_4_LC_8_4_7/in1          LogicCell40_SEQ_MODE_1000      0             12178   4112  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_11_3_7/lcout
Path End         : uart.timer_Count_7_LC_10_5_6/in3
Capture Clock    : uart.timer_Count_7_LC_10_5_6/clk
Setup Constraint : 11330p
Path slack       : 4125p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2112  RISE       4
I__857/I                                           Odrv4                          0              7410   4125  RISE       1
I__857/O                                           Odrv4                        596              8006   4125  RISE       1
I__860/I                                           LocalMux                       0              8006   4125  RISE       1
I__860/O                                           LocalMux                    1099              9106   4125  RISE       1
I__864/I                                           InMux                          0              9106   4125  RISE       1
I__864/O                                           InMux                        662              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/in1       LogicCell40_SEQ_MODE_0000      0              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/carryout  LogicCell40_SEQ_MODE_0000    675             10443   4125  RISE       2
uart.timer_Count_2_LC_10_5_1/carryin               LogicCell40_SEQ_MODE_1000      0             10443   4125  RISE       1
uart.timer_Count_2_LC_10_5_1/carryout              LogicCell40_SEQ_MODE_1000    278             10722   4125  RISE       2
uart.timer_Count_3_LC_10_5_2/carryin               LogicCell40_SEQ_MODE_1000      0             10722   4125  RISE       1
uart.timer_Count_3_LC_10_5_2/carryout              LogicCell40_SEQ_MODE_1000    278             11000   4125  RISE       2
uart.timer_Count_4_LC_10_5_3/carryin               LogicCell40_SEQ_MODE_1000      0             11000   4125  RISE       1
uart.timer_Count_4_LC_10_5_3/carryout              LogicCell40_SEQ_MODE_1000    278             11278   4125  RISE       2
uart.timer_Count_5_LC_10_5_4/carryin               LogicCell40_SEQ_MODE_1000      0             11278   4125  RISE       1
uart.timer_Count_5_LC_10_5_4/carryout              LogicCell40_SEQ_MODE_1000    278             11556   4125  RISE       2
uart.timer_Count_6_LC_10_5_5/carryin               LogicCell40_SEQ_MODE_1000      0             11556   4125  RISE       1
uart.timer_Count_6_LC_10_5_5/carryout              LogicCell40_SEQ_MODE_1000    278             11834   4125  RISE       1
I__687/I                                           InMux                          0             11834   4125  RISE       1
I__687/O                                           InMux                        662             12496   4125  RISE       1
uart.timer_Count_7_LC_10_5_6/in3                   LogicCell40_SEQ_MODE_1000      0             12496   4125  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_4_7/lcout
Path End         : uart.data_Aux_3_LC_8_4_6/in2
Capture Clock    : uart.data_Aux_3_LC_8_4_6/clk
Setup Constraint : 11330p
Path slack       : 4192p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4768
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12178
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_4_7/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   3344  RISE      10
I__314/I                              LocalMux                       0              7410   3344  RISE       1
I__314/O                              LocalMux                    1099              8510   3344  RISE       1
I__323/I                              InMux                          0              8510   4191  RISE       1
I__323/O                              InMux                        662              9172   4191  RISE       1
uart.data_Aux_RNO_0_3_LC_8_5_6/in0    LogicCell40_SEQ_MODE_0000      0              9172   4191  RISE       1
uart.data_Aux_RNO_0_3_LC_8_5_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   4191  RISE       1
I__275/I                              LocalMux                       0             10417   4191  RISE       1
I__275/O                              LocalMux                    1099             11516   4191  RISE       1
I__276/I                              InMux                          0             11516   4191  RISE       1
I__276/O                              InMux                        662             12178   4191  RISE       1
I__277/I                              CascadeMux                     0             12178   4191  RISE       1
I__277/O                              CascadeMux                     0             12178   4191  RISE       1
uart.data_Aux_3_LC_8_4_6/in2          LogicCell40_SEQ_MODE_1000      0             12178   4191  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_11_3_7/lcout
Path End         : uart.timer_Count_6_LC_10_5_5/in3
Capture Clock    : uart.timer_Count_6_LC_10_5_5/clk
Setup Constraint : 11330p
Path slack       : 4403p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4808
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12218
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2112  RISE       4
I__857/I                                           Odrv4                          0              7410   4125  RISE       1
I__857/O                                           Odrv4                        596              8006   4125  RISE       1
I__860/I                                           LocalMux                       0              8006   4125  RISE       1
I__860/O                                           LocalMux                    1099              9106   4125  RISE       1
I__864/I                                           InMux                          0              9106   4125  RISE       1
I__864/O                                           InMux                        662              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/in1       LogicCell40_SEQ_MODE_0000      0              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/carryout  LogicCell40_SEQ_MODE_0000    675             10443   4125  RISE       2
uart.timer_Count_2_LC_10_5_1/carryin               LogicCell40_SEQ_MODE_1000      0             10443   4125  RISE       1
uart.timer_Count_2_LC_10_5_1/carryout              LogicCell40_SEQ_MODE_1000    278             10722   4125  RISE       2
uart.timer_Count_3_LC_10_5_2/carryin               LogicCell40_SEQ_MODE_1000      0             10722   4125  RISE       1
uart.timer_Count_3_LC_10_5_2/carryout              LogicCell40_SEQ_MODE_1000    278             11000   4125  RISE       2
uart.timer_Count_4_LC_10_5_3/carryin               LogicCell40_SEQ_MODE_1000      0             11000   4125  RISE       1
uart.timer_Count_4_LC_10_5_3/carryout              LogicCell40_SEQ_MODE_1000    278             11278   4125  RISE       2
uart.timer_Count_5_LC_10_5_4/carryin               LogicCell40_SEQ_MODE_1000      0             11278   4125  RISE       1
uart.timer_Count_5_LC_10_5_4/carryout              LogicCell40_SEQ_MODE_1000    278             11556   4125  RISE       2
I__688/I                                           InMux                          0             11556   4403  RISE       1
I__688/O                                           InMux                        662             12218   4403  RISE       1
uart.timer_Count_6_LC_10_5_5/in3                   LogicCell40_SEQ_MODE_1000      0             12218   4403  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_5_5/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_8_LC_8_1_7/in3
Capture Clock    : reset_module_System.count_8_LC_8_1_7/clk
Setup Constraint : 11330p
Path slack       : 4443p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4768
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12178
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
reset_module_System.count_7_LC_8_1_6/carryin           LogicCell40_SEQ_MODE_1000      0             11238   -285  RISE       1
reset_module_System.count_7_LC_8_1_6/carryout          LogicCell40_SEQ_MODE_1000    278             11516   -285  RISE       2
I__233/I                                               InMux                          0             11516   4443  RISE       1
I__233/O                                               InMux                        662             12178   4443  RISE       1
reset_module_System.count_8_LC_8_1_7/in3               LogicCell40_SEQ_MODE_1000      0             12178   4443  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.data_Aux_5_LC_7_3_1/in3
Capture Clock    : uart.data_Aux_5_LC_7_3_1/clk
Setup Constraint : 11330p
Path slack       : 4443p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4768
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12178
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE      12
I__278/I                              LocalMux                       0              7410   3807  RISE       1
I__278/O                              LocalMux                    1099              8510   3807  RISE       1
I__283/I                              InMux                          0              8510   4443  RISE       1
I__283/O                              InMux                        662              9172   4443  RISE       1
uart.data_Aux_RNO_0_5_LC_8_3_6/in0    LogicCell40_SEQ_MODE_0000      0              9172   4443  RISE       1
uart.data_Aux_RNO_0_5_LC_8_3_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   4443  RISE       1
I__265/I                              LocalMux                       0             10417   4443  RISE       1
I__265/O                              LocalMux                    1099             11516   4443  RISE       1
I__266/I                              InMux                          0             11516   4443  RISE       1
I__266/O                              InMux                        662             12178   4443  RISE       1
uart.data_Aux_5_LC_7_3_1/in3          LogicCell40_SEQ_MODE_1000      0             12178   4443  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.state_0_LC_10_1_2/in2
Capture Clock    : uart.state_0_LC_10_1_2/clk
Setup Constraint : 11330p
Path slack       : 4668p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4292
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11702
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    602  RISE       8
I__673/I                            Odrv4                          0              7410   4668  RISE       1
I__673/O                            Odrv4                        596              8006   4668  RISE       1
I__680/I                            Span4Mux_s1_v                  0              8006   4668  RISE       1
I__680/O                            Span4Mux_s1_v                344              8351   4668  RISE       1
I__684/I                            LocalMux                       0              8351   4668  RISE       1
I__684/O                            LocalMux                    1099              9450   4668  RISE       1
I__686/I                            InMux                          0              9450   4668  RISE       1
I__686/O                            InMux                        662             10112   4668  RISE       1
uart.state_RNO_1_0_LC_10_1_0/in1    LogicCell40_SEQ_MODE_0000      0             10112   4668  RISE       1
uart.state_RNO_1_0_LC_10_1_0/ltout  LogicCell40_SEQ_MODE_0000    887             11000   4668  FALL       1
I__521/I                            CascadeMux                     0             11000   4668  FALL       1
I__521/O                            CascadeMux                     0             11000   4668  FALL       1
uart.state_RNO_0_0_LC_10_1_1/in2    LogicCell40_SEQ_MODE_0000      0             11000   4668  FALL       1
uart.state_RNO_0_0_LC_10_1_1/ltout  LogicCell40_SEQ_MODE_0000    702             11702   4668  RISE       1
I__520/I                            CascadeMux                     0             11702   4668  RISE       1
I__520/O                            CascadeMux                     0             11702   4668  RISE       1
uart.state_0_LC_10_1_2/in2          LogicCell40_SEQ_MODE_1000      0             11702   4668  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_10_1_2/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_11_3_7/lcout
Path End         : uart.timer_Count_5_LC_10_5_4/in3
Capture Clock    : uart.timer_Count_5_LC_10_5_4/clk
Setup Constraint : 11330p
Path slack       : 4681p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4530
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11940
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2112  RISE       4
I__857/I                                           Odrv4                          0              7410   4125  RISE       1
I__857/O                                           Odrv4                        596              8006   4125  RISE       1
I__860/I                                           LocalMux                       0              8006   4125  RISE       1
I__860/O                                           LocalMux                    1099              9106   4125  RISE       1
I__864/I                                           InMux                          0              9106   4125  RISE       1
I__864/O                                           InMux                        662              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/in1       LogicCell40_SEQ_MODE_0000      0              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/carryout  LogicCell40_SEQ_MODE_0000    675             10443   4125  RISE       2
uart.timer_Count_2_LC_10_5_1/carryin               LogicCell40_SEQ_MODE_1000      0             10443   4125  RISE       1
uart.timer_Count_2_LC_10_5_1/carryout              LogicCell40_SEQ_MODE_1000    278             10722   4125  RISE       2
uart.timer_Count_3_LC_10_5_2/carryin               LogicCell40_SEQ_MODE_1000      0             10722   4125  RISE       1
uart.timer_Count_3_LC_10_5_2/carryout              LogicCell40_SEQ_MODE_1000    278             11000   4125  RISE       2
uart.timer_Count_4_LC_10_5_3/carryin               LogicCell40_SEQ_MODE_1000      0             11000   4125  RISE       1
uart.timer_Count_4_LC_10_5_3/carryout              LogicCell40_SEQ_MODE_1000    278             11278   4125  RISE       2
I__697/I                                           InMux                          0             11278   4681  RISE       1
I__697/O                                           InMux                        662             11940   4681  RISE       1
uart.timer_Count_5_LC_10_5_4/in3                   LogicCell40_SEQ_MODE_1000      0             11940   4681  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_7_LC_8_1_6/in3
Capture Clock    : reset_module_System.count_7_LC_8_1_6/clk
Setup Constraint : 11330p
Path slack       : 4721p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4490
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11900
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
reset_module_System.count_6_LC_8_1_5/carryin           LogicCell40_SEQ_MODE_1000      0             10960   -285  RISE       1
reset_module_System.count_6_LC_8_1_5/carryout          LogicCell40_SEQ_MODE_1000    278             11238   -285  RISE       2
I__234/I                                               InMux                          0             11238   4721  RISE       1
I__234/O                                               InMux                        662             11900   4721  RISE       1
reset_module_System.count_7_LC_8_1_6/in3               LogicCell40_SEQ_MODE_1000      0             11900   4721  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_8_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_11_3_7/lcout
Path End         : uart.timer_Count_4_LC_10_5_3/in3
Capture Clock    : uart.timer_Count_4_LC_10_5_3/clk
Setup Constraint : 11330p
Path slack       : 4959p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4252
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11662
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2112  RISE       4
I__857/I                                           Odrv4                          0              7410   4125  RISE       1
I__857/O                                           Odrv4                        596              8006   4125  RISE       1
I__860/I                                           LocalMux                       0              8006   4125  RISE       1
I__860/O                                           LocalMux                    1099              9106   4125  RISE       1
I__864/I                                           InMux                          0              9106   4125  RISE       1
I__864/O                                           InMux                        662              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/in1       LogicCell40_SEQ_MODE_0000      0              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/carryout  LogicCell40_SEQ_MODE_0000    675             10443   4125  RISE       2
uart.timer_Count_2_LC_10_5_1/carryin               LogicCell40_SEQ_MODE_1000      0             10443   4125  RISE       1
uart.timer_Count_2_LC_10_5_1/carryout              LogicCell40_SEQ_MODE_1000    278             10722   4125  RISE       2
uart.timer_Count_3_LC_10_5_2/carryin               LogicCell40_SEQ_MODE_1000      0             10722   4125  RISE       1
uart.timer_Count_3_LC_10_5_2/carryout              LogicCell40_SEQ_MODE_1000    278             11000   4125  RISE       2
I__707/I                                           InMux                          0             11000   4959  RISE       1
I__707/O                                           InMux                        662             11662   4959  RISE       1
uart.timer_Count_4_LC_10_5_3/in3                   LogicCell40_SEQ_MODE_1000      0             11662   4959  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_6_LC_8_1_5/in3
Capture Clock    : reset_module_System.count_6_LC_8_1_5/clk
Setup Constraint : 11330p
Path slack       : 4999p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4212
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11622
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
reset_module_System.count_5_LC_8_1_4/carryin           LogicCell40_SEQ_MODE_1000      0             10682   -285  RISE       1
reset_module_System.count_5_LC_8_1_4/carryout          LogicCell40_SEQ_MODE_1000    278             10960   -285  RISE       2
I__235/I                                               InMux                          0             10960   4999  RISE       1
I__235/O                                               InMux                        662             11622   4999  RISE       1
reset_module_System.count_6_LC_8_1_5/in3               LogicCell40_SEQ_MODE_1000      0             11622   4999  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_8_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_10_LC_12_4_0/lcout
Path End         : uart_frame_decoder.count_1_LC_10_1_6/in2
Capture Clock    : uart_frame_decoder.count_1_LC_10_1_6/clk
Setup Constraint : 11330p
Path slack       : 5238p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3722
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11132
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_10_LC_12_4_0/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   -113  RISE       9
I__1082/I                                           Odrv4                          0              7410   2483  RISE       1
I__1082/O                                           Odrv4                        596              8006   2483  RISE       1
I__1087/I                                           Span4Mux_h                     0              8006   2483  RISE       1
I__1087/O                                           Span4Mux_h                   517              8523   2483  RISE       1
I__1094/I                                           LocalMux                       0              8523   2483  RISE       1
I__1094/O                                           LocalMux                    1099              9622   2483  RISE       1
I__1098/I                                           InMux                          0              9622   2483  RISE       1
I__1098/O                                           InMux                        662             10284   2483  RISE       1
uart_frame_decoder.count_RNIV5MS_0_LC_10_1_5/in0    LogicCell40_SEQ_MODE_0000      0             10284   2483  RISE       1
uart_frame_decoder.count_RNIV5MS_0_LC_10_1_5/ltout  LogicCell40_SEQ_MODE_0000    848             11132   5238  RISE       1
I__579/I                                            CascadeMux                     0             11132   5238  RISE       1
I__579/O                                            CascadeMux                     0             11132   5238  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/in2            LogicCell40_SEQ_MODE_1000      0             11132   5238  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_11_3_7/lcout
Path End         : uart.timer_Count_3_LC_10_5_2/in3
Capture Clock    : uart.timer_Count_3_LC_10_5_2/clk
Setup Constraint : 11330p
Path slack       : 5237p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3974
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11384
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2112  RISE       4
I__857/I                                           Odrv4                          0              7410   4125  RISE       1
I__857/O                                           Odrv4                        596              8006   4125  RISE       1
I__860/I                                           LocalMux                       0              8006   4125  RISE       1
I__860/O                                           LocalMux                    1099              9106   4125  RISE       1
I__864/I                                           InMux                          0              9106   4125  RISE       1
I__864/O                                           InMux                        662              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/in1       LogicCell40_SEQ_MODE_0000      0              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/carryout  LogicCell40_SEQ_MODE_0000    675             10443   4125  RISE       2
uart.timer_Count_2_LC_10_5_1/carryin               LogicCell40_SEQ_MODE_1000      0             10443   4125  RISE       1
uart.timer_Count_2_LC_10_5_1/carryout              LogicCell40_SEQ_MODE_1000    278             10722   4125  RISE       2
I__721/I                                           InMux                          0             10722   5238  RISE       1
I__721/O                                           InMux                        662             11384   5238  RISE       1
uart.timer_Count_3_LC_10_5_2/in3                   LogicCell40_SEQ_MODE_1000      0             11384   5238  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_5_LC_8_1_4/in3
Capture Clock    : reset_module_System.count_5_LC_8_1_4/clk
Setup Constraint : 11330p
Path slack       : 5277p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3934
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11344
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
reset_module_System.count_4_LC_8_1_3/carryin           LogicCell40_SEQ_MODE_1000      0             10404   -285  RISE       1
reset_module_System.count_4_LC_8_1_3/carryout          LogicCell40_SEQ_MODE_1000    278             10682   -285  RISE       2
I__236/I                                               InMux                          0             10682   5277  RISE       1
I__236/O                                               InMux                        662             11344   5277  RISE       1
reset_module_System.count_5_LC_8_1_4/in3               LogicCell40_SEQ_MODE_1000      0             11344   5277  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_8_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.bit_Count_1_LC_7_4_4/in2
Capture Clock    : uart.bit_Count_1_LC_7_4_4/clk
Setup Constraint : 11330p
Path slack       : 5317p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -861
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16489

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3762
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    337  RISE       9
I__529/I                             Odrv4                          0              7410   3065  RISE       1
I__529/O                             Odrv4                        596              8006   3065  RISE       1
I__537/I                             Span4Mux_h                     0              8006   3065  RISE       1
I__537/O                             Span4Mux_h                   517              8523   3065  RISE       1
I__544/I                             LocalMux                       0              8523   3065  RISE       1
I__544/O                             LocalMux                    1099              9622   3065  RISE       1
I__547/I                             InMux                          0              9622   3065  RISE       1
I__547/O                             InMux                        662             10284   3065  RISE       1
uart.state_RNI4ENK_3_LC_7_4_3/in1    LogicCell40_SEQ_MODE_0000      0             10284   3065  RISE       1
uart.state_RNI4ENK_3_LC_7_4_3/ltout  LogicCell40_SEQ_MODE_0000    887             11172   5317  FALL       1
I__230/I                             CascadeMux                     0             11172   5317  FALL       1
I__230/O                             CascadeMux                     0             11172   5317  FALL       1
uart.bit_Count_1_LC_7_4_4/in2        LogicCell40_SEQ_MODE_1000      0             11172   5317  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.state_2_LC_9_5_5/in2
Capture Clock    : uart.state_2_LC_9_5_5/clk
Setup Constraint : 11330p
Path slack       : 5423p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3537
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10947
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout    LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__624/I                           Odrv4                          0              7410      6  RISE       1
I__624/O                           Odrv4                        596              8006      6  RISE       1
I__628/I                           Span4Mux_v                     0              8006      6  RISE       1
I__628/O                           Span4Mux_v                   596              8602      6  RISE       1
I__636/I                           LocalMux                       0              8602   5423  RISE       1
I__636/O                           LocalMux                    1099              9702   5423  RISE       1
I__646/I                           InMux                          0              9702   5423  RISE       1
I__646/O                           InMux                        662             10364   5423  RISE       1
uart.state_RNO_0_2_LC_9_5_4/in3    LogicCell40_SEQ_MODE_0000      0             10364   5423  RISE       1
uart.state_RNO_0_2_LC_9_5_4/ltout  LogicCell40_SEQ_MODE_0000    583             10947   5423  RISE       1
I__559/I                           CascadeMux                     0             10947   5423  RISE       1
I__559/O                           CascadeMux                     0             10947   5423  RISE       1
uart.state_2_LC_9_5_5/in2          LogicCell40_SEQ_MODE_1000      0             10947   5423  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_10_LC_12_4_0/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_7_1_2/in0
Capture Clock    : uart_frame_decoder.source_data_valid_LC_7_1_2/clk
Setup Constraint : 11330p
Path slack       : 5489p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3219
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10629
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_10_LC_12_4_0/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   -113  RISE       9
I__1081/I                                          Odrv4                          0              7410   -113  RISE       1
I__1081/O                                          Odrv4                        596              8006   -113  RISE       1
I__1085/I                                          Span4Mux_h                     0              8006   -113  RISE       1
I__1085/O                                          Span4Mux_h                   517              8523   -113  RISE       1
I__1092/I                                          Span4Mux_s1_v                  0              8523   5489  RISE       1
I__1092/O                                          Span4Mux_s1_v                344              8867   5489  RISE       1
I__1097/I                                          LocalMux                       0              8867   5489  RISE       1
I__1097/O                                          LocalMux                    1099              9967   5489  RISE       1
I__1101/I                                          InMux                          0              9967   5489  RISE       1
I__1101/O                                          InMux                        662             10629   5489  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/in0  LogicCell40_SEQ_MODE_1000      0             10629   5489  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_11_3_7/lcout
Path End         : uart.timer_Count_2_LC_10_5_1/in3
Capture Clock    : uart.timer_Count_2_LC_10_5_1/clk
Setup Constraint : 11330p
Path slack       : 5515p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3696
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11106
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2112  RISE       4
I__857/I                                           Odrv4                          0              7410   4125  RISE       1
I__857/O                                           Odrv4                        596              8006   4125  RISE       1
I__860/I                                           LocalMux                       0              8006   4125  RISE       1
I__860/O                                           LocalMux                    1099              9106   4125  RISE       1
I__864/I                                           InMux                          0              9106   4125  RISE       1
I__864/O                                           InMux                        662              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/in1       LogicCell40_SEQ_MODE_0000      0              9768   4125  RISE       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/carryout  LogicCell40_SEQ_MODE_0000    675             10443   4125  RISE       2
I__734/I                                           InMux                          0             10443   5516  RISE       1
I__734/O                                           InMux                        662             11106   5516  RISE       1
uart.timer_Count_2_LC_10_5_1/in3                   LogicCell40_SEQ_MODE_1000      0             11106   5516  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_4_LC_8_1_3/in3
Capture Clock    : reset_module_System.count_4_LC_8_1_3/clk
Setup Constraint : 11330p
Path slack       : 5555p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3656
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11066
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
reset_module_System.count_3_LC_8_1_2/carryin           LogicCell40_SEQ_MODE_1000      0             10126   -285  RISE       1
reset_module_System.count_3_LC_8_1_2/carryout          LogicCell40_SEQ_MODE_1000    278             10404   -285  RISE       2
I__237/I                                               InMux                          0             10404   5555  RISE       1
I__237/O                                               InMux                        662             11066   5555  RISE       1
reset_module_System.count_4_LC_8_1_3/in3               LogicCell40_SEQ_MODE_1000      0             11066   5555  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_8_1_3/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_8_2_7/lcout
Path End         : reset_module_System.reset_LC_9_1_2/in2
Capture Clock    : reset_module_System.reset_LC_9_1_2/clk
Setup Constraint : 11330p
Path slack       : 5754p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3206
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10616
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_8_2_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE       2
I__437/I                                             Odrv4                          0              7410   3516  RISE       1
I__437/O                                             Odrv4                        596              8006   3516  RISE       1
I__439/I                                             LocalMux                       0              8006   3516  RISE       1
I__439/O                                             LocalMux                    1099              9106   3516  RISE       1
I__440/I                                             InMux                          0              9106   3516  RISE       1
I__440/O                                             InMux                        662              9768   3516  RISE       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/in0    LogicCell40_SEQ_MODE_0000      0              9768   3516  RISE       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/ltout  LogicCell40_SEQ_MODE_0000    848             10616   5754  RISE       1
I__425/I                                             CascadeMux                     0             10616   5754  RISE       1
I__425/O                                             CascadeMux                     0             10616   5754  RISE       1
reset_module_System.reset_LC_9_1_2/in2               LogicCell40_SEQ_MODE_1000      0             10616   5754  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_1_LC_8_4_4/lcout
Path End         : uart.data_esr_1_LC_11_5_2/in0
Capture Clock    : uart.data_esr_1_LC_11_5_2/clk
Setup Constraint : 11330p
Path slack       : 5754p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2954
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10364
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_1_LC_8_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   5754  RISE       2
I__833/I                        Odrv4                          0              7410   5754  RISE       1
I__833/O                        Odrv4                        596              8006   5754  RISE       1
I__835/I                        Span4Mux_v                     0              8006   5754  RISE       1
I__835/O                        Span4Mux_v                   596              8602   5754  RISE       1
I__837/I                        LocalMux                       0              8602   5754  RISE       1
I__837/O                        LocalMux                    1099              9702   5754  RISE       1
I__838/I                        InMux                          0              9702   5754  RISE       1
I__838/O                        InMux                        662             10364   5754  RISE       1
uart.data_esr_1_LC_11_5_2/in0   LogicCell40_SEQ_MODE_1000      0             10364   5754  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_11_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.state_2_LC_9_5_5/in0
Capture Clock    : uart.state_2_LC_9_5_5/clk
Setup Constraint : 11330p
Path slack       : 5754p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2954
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10364
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1192/I                                 Odrv4                          0              7410   2827  RISE       1
I__1192/O                                 Odrv4                        596              8006   2827  RISE       1
I__1201/I                                 Span4Mux_v                     0              8006   5754  RISE       1
I__1201/O                                 Span4Mux_v                   596              8602   5754  RISE       1
I__1213/I                                 LocalMux                       0              8602   5754  RISE       1
I__1213/O                                 LocalMux                    1099              9702   5754  RISE       1
I__1216/I                                 InMux                          0              9702   5754  RISE       1
I__1216/O                                 InMux                        662             10364   5754  RISE       1
uart.state_2_LC_9_5_5/in0                 LogicCell40_SEQ_MODE_1000      0             10364   5754  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_3_LC_8_1_2/in3
Capture Clock    : reset_module_System.count_3_LC_8_1_2/clk
Setup Constraint : 11330p
Path slack       : 5833p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3378
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10788
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   -285  RISE       3
I__383/I                                               LocalMux                       0              7410   -285  RISE       1
I__383/O                                               LocalMux                    1099              8510   -285  RISE       1
I__386/I                                               InMux                          0              8510   -285  RISE       1
I__386/O                                               InMux                        662              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172   -285  RISE       1
reset_module_System.count_1_cry_1_c_LC_8_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847   -285  RISE       2
reset_module_System.count_RNO_0_2_LC_8_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              9847   -285  RISE       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout    LogicCell40_SEQ_MODE_0000    278             10126   -285  RISE       2
I__238/I                                               InMux                          0             10126   5834  RISE       1
I__238/O                                               InMux                        662             10788   5834  RISE       1
reset_module_System.count_3_LC_8_1_2/in3               LogicCell40_SEQ_MODE_1000      0             10788   5834  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_8_1_2/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_3_LC_12_4_1/in0
Capture Clock    : uart_frame_decoder.state_1_3_LC_12_4_1/clk
Setup Constraint : 11330p
Path slack       : 5834p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   1820  RISE      21
I__1222/I                                   Odrv4                          0              7410   5834  RISE       1
I__1222/O                                   Odrv4                        596              8006   5834  RISE       1
I__1233/I                                   Span4Mux_h                     0              8006   5834  RISE       1
I__1233/O                                   Span4Mux_h                   517              8523   5834  RISE       1
I__1242/I                                   LocalMux                       0              8523   5834  RISE       1
I__1242/O                                   LocalMux                    1099              9622   5834  RISE       1
I__1247/I                                   InMux                          0              9622   5834  RISE       1
I__1247/O                                   InMux                        662             10284   5834  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/in0  LogicCell40_SEQ_MODE_1000      0             10284   5834  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_5_LC_12_4_3/in0
Capture Clock    : uart_frame_decoder.state_1_5_LC_12_4_3/clk
Setup Constraint : 11330p
Path slack       : 5834p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   1820  RISE      21
I__1222/I                                   Odrv4                          0              7410   5834  RISE       1
I__1222/O                                   Odrv4                        596              8006   5834  RISE       1
I__1233/I                                   Span4Mux_h                     0              8006   5834  RISE       1
I__1233/O                                   Span4Mux_h                   517              8523   5834  RISE       1
I__1242/I                                   LocalMux                       0              8523   5834  RISE       1
I__1242/O                                   LocalMux                    1099              9622   5834  RISE       1
I__1248/I                                   InMux                          0              9622   5834  RISE       1
I__1248/O                                   InMux                        662             10284   5834  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/in0  LogicCell40_SEQ_MODE_1000      0             10284   5834  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_7_LC_12_4_5/in0
Capture Clock    : uart_frame_decoder.state_1_7_LC_12_4_5/clk
Setup Constraint : 11330p
Path slack       : 5834p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   1820  RISE      21
I__1222/I                                   Odrv4                          0              7410   5834  RISE       1
I__1222/O                                   Odrv4                        596              8006   5834  RISE       1
I__1233/I                                   Span4Mux_h                     0              8006   5834  RISE       1
I__1233/O                                   Span4Mux_h                   517              8523   5834  RISE       1
I__1242/I                                   LocalMux                       0              8523   5834  RISE       1
I__1242/O                                   LocalMux                    1099              9622   5834  RISE       1
I__1249/I                                   InMux                          0              9622   5834  RISE       1
I__1249/O                                   InMux                        662             10284   5834  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/in0  LogicCell40_SEQ_MODE_1000      0             10284   5834  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_9_LC_12_4_7/in0
Capture Clock    : uart_frame_decoder.state_1_9_LC_12_4_7/clk
Setup Constraint : 11330p
Path slack       : 5834p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   1820  RISE      21
I__1222/I                                   Odrv4                          0              7410   5834  RISE       1
I__1222/O                                   Odrv4                        596              8006   5834  RISE       1
I__1233/I                                   Span4Mux_h                     0              8006   5834  RISE       1
I__1233/O                                   Span4Mux_h                   517              8523   5834  RISE       1
I__1242/I                                   LocalMux                       0              8523   5834  RISE       1
I__1242/O                                   LocalMux                    1099              9622   5834  RISE       1
I__1250/I                                   InMux                          0              9622   5834  RISE       1
I__1250/O                                   InMux                        662             10284   5834  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/in0  LogicCell40_SEQ_MODE_1000      0             10284   5834  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_rdy_LC_10_3_3/in1
Capture Clock    : uart.data_rdy_LC_10_3_3/clk
Setup Constraint : 11330p
Path slack       : 5926p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2954
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10364
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__624/I                         Odrv4                          0              7410      6  RISE       1
I__624/O                         Odrv4                        596              8006      6  RISE       1
I__628/I                         Span4Mux_v                     0              8006      6  RISE       1
I__628/O                         Span4Mux_v                   596              8602      6  RISE       1
I__637/I                         LocalMux                       0              8602   5926  RISE       1
I__637/O                         LocalMux                    1099              9702   5926  RISE       1
I__647/I                         InMux                          0              9702   5926  RISE       1
I__647/O                         InMux                        662             10364   5926  RISE       1
uart.data_rdy_LC_10_3_3/in1      LogicCell40_SEQ_MODE_1000      0             10364   5926  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.state_0_LC_10_1_2/in0
Capture Clock    : uart.state_0_LC_10_1_2/clk
Setup Constraint : 11330p
Path slack       : 6006p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2702
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10112
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    403  RISE       8
I__583/I                     Odrv4                          0              7410   4946  RISE       1
I__583/O                     Odrv4                        596              8006   4946  RISE       1
I__590/I                     Span4Mux_s1_v                  0              8006   4946  RISE       1
I__590/O                     Span4Mux_s1_v                344              8351   4946  RISE       1
I__595/I                     LocalMux                       0              8351   6006  RISE       1
I__595/O                     LocalMux                    1099              9450   6006  RISE       1
I__597/I                     InMux                          0              9450   6006  RISE       1
I__597/O                     InMux                        662             10112   6006  RISE       1
uart.state_0_LC_10_1_2/in0   LogicCell40_SEQ_MODE_1000      0             10112   6006  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_10_1_2/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.state_1_LC_9_4_3/in2
Capture Clock    : uart.state_1_LC_9_4_3/clk
Setup Constraint : 11330p
Path slack       : 6006p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2954
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10364
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__624/I                         Odrv4                          0              7410      6  RISE       1
I__624/O                         Odrv4                        596              8006      6  RISE       1
I__628/I                         Span4Mux_v                     0              8006      6  RISE       1
I__628/O                         Span4Mux_v                   596              8602      6  RISE       1
I__638/I                         LocalMux                       0              8602   6006  RISE       1
I__638/O                         LocalMux                    1099              9702   6006  RISE       1
I__648/I                         InMux                          0              9702   6006  RISE       1
I__648/O                         InMux                        662             10364   6006  RISE       1
I__651/I                         CascadeMux                     0             10364   6006  RISE       1
I__651/O                         CascadeMux                     0             10364   6006  RISE       1
uart.state_1_LC_9_4_3/in2        LogicCell40_SEQ_MODE_1000      0             10364   6006  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_10_LC_12_4_0/lcout
Path End         : uart_frame_decoder.count_0_LC_11_1_5/in1
Capture Clock    : uart_frame_decoder.count_0_LC_11_1_5/clk
Setup Constraint : 11330p
Path slack       : 6006p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_10_LC_12_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -113  RISE       9
I__1082/I                                      Odrv4                          0              7410   2483  RISE       1
I__1082/O                                      Odrv4                        596              8006   2483  RISE       1
I__1087/I                                      Span4Mux_h                     0              8006   2483  RISE       1
I__1087/O                                      Span4Mux_h                   517              8523   2483  RISE       1
I__1095/I                                      LocalMux                       0              8523   3330  RISE       1
I__1095/O                                      LocalMux                    1099              9622   3330  RISE       1
I__1100/I                                      InMux                          0              9622   6006  RISE       1
I__1100/O                                      InMux                        662             10284   6006  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/in1       LogicCell40_SEQ_MODE_1000      0             10284   6006  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_10_LC_12_4_0/in1
Capture Clock    : uart_frame_decoder.state_1_10_LC_12_4_0/clk
Setup Constraint : 11330p
Path slack       : 6006p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                LogicCell40_SEQ_MODE_1000   1391              7410   1820  RISE      21
I__1222/I                                    Odrv4                          0              7410   5834  RISE       1
I__1222/O                                    Odrv4                        596              8006   5834  RISE       1
I__1233/I                                    Span4Mux_h                     0              8006   5834  RISE       1
I__1233/O                                    Span4Mux_h                   517              8523   5834  RISE       1
I__1242/I                                    LocalMux                       0              8523   5834  RISE       1
I__1242/O                                    LocalMux                    1099              9622   5834  RISE       1
I__1251/I                                    InMux                          0              9622   6006  RISE       1
I__1251/O                                    InMux                        662             10284   6006  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/in1  LogicCell40_SEQ_MODE_1000      0             10284   6006  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_4_LC_12_4_2/in1
Capture Clock    : uart_frame_decoder.state_1_4_LC_12_4_2/clk
Setup Constraint : 11330p
Path slack       : 6006p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   1820  RISE      21
I__1222/I                                   Odrv4                          0              7410   5834  RISE       1
I__1222/O                                   Odrv4                        596              8006   5834  RISE       1
I__1233/I                                   Span4Mux_h                     0              8006   5834  RISE       1
I__1233/O                                   Span4Mux_h                   517              8523   5834  RISE       1
I__1242/I                                   LocalMux                       0              8523   5834  RISE       1
I__1242/O                                   LocalMux                    1099              9622   5834  RISE       1
I__1252/I                                   InMux                          0              9622   6006  RISE       1
I__1252/O                                   InMux                        662             10284   6006  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/in1  LogicCell40_SEQ_MODE_1000      0             10284   6006  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_6_LC_12_4_4/in1
Capture Clock    : uart_frame_decoder.state_1_6_LC_12_4_4/clk
Setup Constraint : 11330p
Path slack       : 6006p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   1820  RISE      21
I__1222/I                                   Odrv4                          0              7410   5834  RISE       1
I__1222/O                                   Odrv4                        596              8006   5834  RISE       1
I__1233/I                                   Span4Mux_h                     0              8006   5834  RISE       1
I__1233/O                                   Span4Mux_h                   517              8523   5834  RISE       1
I__1242/I                                   LocalMux                       0              8523   5834  RISE       1
I__1242/O                                   LocalMux                    1099              9622   5834  RISE       1
I__1253/I                                   InMux                          0              9622   6006  RISE       1
I__1253/O                                   InMux                        662             10284   6006  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/in1  LogicCell40_SEQ_MODE_1000      0             10284   6006  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_2_LC_9_5_5/lcout
Path End         : uart.state_3_LC_9_2_7/in1
Capture Clock    : uart.state_3_LC_9_2_7/clk
Setup Constraint : 11330p
Path slack       : 6045p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2835
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10245
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_2_LC_9_5_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   1728  RISE       4
I__551/I                     Odrv12                         0              7410   6045  RISE       1
I__551/O                     Odrv12                      1073              8483   6045  RISE       1
I__555/I                     LocalMux                       0              8483   6045  RISE       1
I__555/O                     LocalMux                    1099              9583   6045  RISE       1
I__557/I                     InMux                          0              9583   6045  RISE       1
I__557/O                     InMux                        662             10245   6045  RISE       1
uart.state_3_LC_9_2_7/in1    LogicCell40_SEQ_MODE_1000      0             10245   6045  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_7_1_2/in1
Capture Clock    : uart_frame_decoder.source_data_valid_LC_7_1_2/clk
Setup Constraint : 11330p
Path slack       : 6085p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2795
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10205
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                      LogicCell40_SEQ_MODE_1000   1391              7410   1820  RISE      21
I__1223/I                                          Odrv4                          0              7410   6085  RISE       1
I__1223/O                                          Odrv4                        596              8006   6085  RISE       1
I__1234/I                                          Span4Mux_s2_v                  0              8006   6085  RISE       1
I__1234/O                                          Span4Mux_s2_v                437              8443   6085  RISE       1
I__1244/I                                          LocalMux                       0              8443   6085  RISE       1
I__1244/O                                          LocalMux                    1099              9543   6085  RISE       1
I__1255/I                                          InMux                          0              9543   6085  RISE       1
I__1255/O                                          InMux                        662             10205   6085  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/in1  LogicCell40_SEQ_MODE_1000      0             10205   6085  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_8_LC_12_4_6/in2
Capture Clock    : uart_frame_decoder.state_1_8_LC_12_4_6/clk
Setup Constraint : 11330p
Path slack       : 6086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   1820  RISE      21
I__1222/I                                   Odrv4                          0              7410   5834  RISE       1
I__1222/O                                   Odrv4                        596              8006   5834  RISE       1
I__1233/I                                   Span4Mux_h                     0              8006   5834  RISE       1
I__1233/O                                   Span4Mux_h                   517              8523   5834  RISE       1
I__1243/I                                   LocalMux                       0              8523   6085  RISE       1
I__1243/O                                   LocalMux                    1099              9622   6085  RISE       1
I__1254/I                                   InMux                          0              9622   6085  RISE       1
I__1254/O                                   InMux                        662             10284   6085  RISE       1
I__1258/I                                   CascadeMux                     0             10284   6085  RISE       1
I__1258/O                                   CascadeMux                     0             10284   6085  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/in2  LogicCell40_SEQ_MODE_1000      0             10284   6085  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_4_LC_8_4_7/lcout
Path End         : uart.data_esr_4_LC_11_5_3/in3
Capture Clock    : uart.data_esr_4_LC_11_5_3/clk
Setup Constraint : 11330p
Path slack       : 6337p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_4_LC_8_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6337  RISE       2
I__953/I                        Odrv4                          0              7410   6337  RISE       1
I__953/O                        Odrv4                        596              8006   6337  RISE       1
I__955/I                        Span4Mux_h                     0              8006   6337  RISE       1
I__955/O                        Span4Mux_h                   517              8523   6337  RISE       1
I__957/I                        LocalMux                       0              8523   6337  RISE       1
I__957/O                        LocalMux                    1099              9622   6337  RISE       1
I__958/I                        InMux                          0              9622   6337  RISE       1
I__958/O                        InMux                        662             10284   6337  RISE       1
uart.data_esr_4_LC_11_5_3/in3   LogicCell40_SEQ_MODE_1000      0             10284   6337  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_11_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.state_1_LC_9_4_3/in0
Capture Clock    : uart.state_1_LC_9_4_3/clk
Setup Constraint : 11330p
Path slack       : 6350p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1195/I                                 LocalMux                       0              8006    628  RISE       1
I__1195/O                                 LocalMux                    1099              9106    628  RISE       1
I__1206/I                                 InMux                          0              9106   6350  RISE       1
I__1206/O                                 InMux                        662              9768   6350  RISE       1
uart.state_1_LC_9_4_3/in0                 LogicCell40_SEQ_MODE_1000      0              9768   6350  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_7_4_4/lcout
Path End         : uart.data_Aux_6_LC_7_5_1/in2
Capture Clock    : uart.data_Aux_6_LC_7_5_1/clk
Setup Constraint : 11330p
Path slack       : 6350p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_7_4_4/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   3410  RISE      11
I__296/I                              LocalMux                       0              7410   3900  RISE       1
I__296/O                              LocalMux                    1099              8510   3900  RISE       1
I__303/I                              InMux                          0              8510   6350  RISE       1
I__303/O                              InMux                        662              9172   6350  RISE       1
uart.data_Aux_RNO_0_6_LC_7_5_0/in0    LogicCell40_SEQ_MODE_0000      0              9172   6350  RISE       1
uart.data_Aux_RNO_0_6_LC_7_5_0/ltout  LogicCell40_SEQ_MODE_0000    848             10020   6350  RISE       1
I__225/I                              CascadeMux                     0             10020   6350  RISE       1
I__225/O                              CascadeMux                     0             10020   6350  RISE       1
uart.data_Aux_6_LC_7_5_1/in2          LogicCell40_SEQ_MODE_1000      0             10020   6350  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_1_LC_8_4_4/in0
Capture Clock    : uart.data_Aux_1_LC_8_4_4/clk
Setup Constraint : 11330p
Path slack       : 6350p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__625/I                         Odrv4                          0              7410   6350  RISE       1
I__625/O                         Odrv4                        596              8006   6350  RISE       1
I__630/I                         LocalMux                       0              8006   6350  RISE       1
I__630/O                         LocalMux                    1099              9106   6350  RISE       1
I__640/I                         InMux                          0              9106   6350  RISE       1
I__640/O                         InMux                        662              9768   6350  RISE       1
uart.data_Aux_1_LC_8_4_4/in0     LogicCell40_SEQ_MODE_1000      0              9768   6350  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_3_LC_8_4_6/in0
Capture Clock    : uart.data_Aux_3_LC_8_4_6/clk
Setup Constraint : 11330p
Path slack       : 6350p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__625/I                         Odrv4                          0              7410   6350  RISE       1
I__625/O                         Odrv4                        596              8006   6350  RISE       1
I__630/I                         LocalMux                       0              8006   6350  RISE       1
I__630/O                         LocalMux                    1099              9106   6350  RISE       1
I__641/I                         InMux                          0              9106   6350  RISE       1
I__641/O                         InMux                        662              9768   6350  RISE       1
uart.data_Aux_3_LC_8_4_6/in0     LogicCell40_SEQ_MODE_1000      0              9768   6350  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.count_0_LC_11_1_5/in0
Capture Clock    : uart_frame_decoder.count_0_LC_11_1_5/clk
Setup Constraint : 11330p
Path slack       : 6350p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   1820  RISE      21
I__1219/I                                 Odrv4                          0              7410   2509  RISE       1
I__1219/O                                 Odrv4                        596              8006   2509  RISE       1
I__1228/I                                 LocalMux                       0              8006   3913  RISE       1
I__1228/O                                 LocalMux                    1099              9106   3913  RISE       1
I__1239/I                                 InMux                          0              9106   6350  RISE       1
I__1239/O                                 InMux                        662              9768   6350  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/in0  LogicCell40_SEQ_MODE_1000      0              9768   6350  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_6_LC_7_5_1/lcout
Path End         : uart.data_esr_6_LC_11_5_7/in3
Capture Clock    : uart.data_esr_6_LC_11_5_7/clk
Setup Constraint : 11330p
Path slack       : 6376p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2835
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10245
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_6_LC_7_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6377  RISE       2
I__945/I                        Odrv12                         0              7410   6377  RISE       1
I__945/O                        Odrv12                      1073              8483   6377  RISE       1
I__947/I                        LocalMux                       0              8483   6377  RISE       1
I__947/O                        LocalMux                    1099              9583   6377  RISE       1
I__948/I                        InMux                          0              9583   6377  RISE       1
I__948/O                        InMux                        662             10245   6377  RISE       1
uart.data_esr_6_LC_11_5_7/in3   LogicCell40_SEQ_MODE_1000      0             10245   6377  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_11_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_2_LC_11_4_2/sr
Capture Clock    : uart_frame_decoder.state_1_2_LC_11_4_2/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1259/I                                     Odrv4                          0              7410   6482  RISE       1
I__1259/O                                     Odrv4                        596              8006   6482  RISE       1
I__1262/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1262/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1267/I                                     LocalMux                       0              8602   6482  RISE       1
I__1267/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1271/I                                     SRMux                          0              9702   6482  RISE       1
I__1271/O                                     SRMux                        636             10337   6482  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/sr     LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_1_LC_11_4_1/sr
Capture Clock    : uart_frame_decoder.state_1_1_LC_11_4_1/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1259/I                                     Odrv4                          0              7410   6482  RISE       1
I__1259/O                                     Odrv4                        596              8006   6482  RISE       1
I__1262/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1262/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1267/I                                     LocalMux                       0              8602   6482  RISE       1
I__1267/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1271/I                                     SRMux                          0              9702   6482  RISE       1
I__1271/O                                     SRMux                        636             10337   6482  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/sr     LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_9_LC_12_4_7/sr
Capture Clock    : uart_frame_decoder.state_1_9_LC_12_4_7/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1260/I                                     Odrv4                          0              7410   6482  RISE       1
I__1260/O                                     Odrv4                        596              8006   6482  RISE       1
I__1265/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1265/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1270/I                                     LocalMux                       0              8602   6482  RISE       1
I__1270/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1274/I                                     SRMux                          0              9702   6482  RISE       1
I__1274/O                                     SRMux                        636             10337   6482  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/sr     LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_8_LC_12_4_6/sr
Capture Clock    : uart_frame_decoder.state_1_8_LC_12_4_6/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1260/I                                     Odrv4                          0              7410   6482  RISE       1
I__1260/O                                     Odrv4                        596              8006   6482  RISE       1
I__1265/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1265/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1270/I                                     LocalMux                       0              8602   6482  RISE       1
I__1270/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1274/I                                     SRMux                          0              9702   6482  RISE       1
I__1274/O                                     SRMux                        636             10337   6482  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/sr     LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_7_LC_12_4_5/sr
Capture Clock    : uart_frame_decoder.state_1_7_LC_12_4_5/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1260/I                                     Odrv4                          0              7410   6482  RISE       1
I__1260/O                                     Odrv4                        596              8006   6482  RISE       1
I__1265/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1265/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1270/I                                     LocalMux                       0              8602   6482  RISE       1
I__1270/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1274/I                                     SRMux                          0              9702   6482  RISE       1
I__1274/O                                     SRMux                        636             10337   6482  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/sr     LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_6_LC_12_4_4/sr
Capture Clock    : uart_frame_decoder.state_1_6_LC_12_4_4/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1260/I                                     Odrv4                          0              7410   6482  RISE       1
I__1260/O                                     Odrv4                        596              8006   6482  RISE       1
I__1265/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1265/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1270/I                                     LocalMux                       0              8602   6482  RISE       1
I__1270/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1274/I                                     SRMux                          0              9702   6482  RISE       1
I__1274/O                                     SRMux                        636             10337   6482  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/sr     LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_5_LC_12_4_3/sr
Capture Clock    : uart_frame_decoder.state_1_5_LC_12_4_3/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1260/I                                     Odrv4                          0              7410   6482  RISE       1
I__1260/O                                     Odrv4                        596              8006   6482  RISE       1
I__1265/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1265/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1270/I                                     LocalMux                       0              8602   6482  RISE       1
I__1270/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1274/I                                     SRMux                          0              9702   6482  RISE       1
I__1274/O                                     SRMux                        636             10337   6482  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/sr     LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_4_LC_12_4_2/sr
Capture Clock    : uart_frame_decoder.state_1_4_LC_12_4_2/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1260/I                                     Odrv4                          0              7410   6482  RISE       1
I__1260/O                                     Odrv4                        596              8006   6482  RISE       1
I__1265/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1265/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1270/I                                     LocalMux                       0              8602   6482  RISE       1
I__1270/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1274/I                                     SRMux                          0              9702   6482  RISE       1
I__1274/O                                     SRMux                        636             10337   6482  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/sr     LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_3_LC_12_4_1/sr
Capture Clock    : uart_frame_decoder.state_1_3_LC_12_4_1/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1260/I                                     Odrv4                          0              7410   6482  RISE       1
I__1260/O                                     Odrv4                        596              8006   6482  RISE       1
I__1265/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1265/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1270/I                                     LocalMux                       0              8602   6482  RISE       1
I__1270/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1274/I                                     SRMux                          0              9702   6482  RISE       1
I__1274/O                                     SRMux                        636             10337   6482  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/sr     LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_10_LC_12_4_0/sr
Capture Clock    : uart_frame_decoder.state_1_10_LC_12_4_0/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1260/I                                     Odrv4                          0              7410   6482  RISE       1
I__1260/O                                     Odrv4                        596              8006   6482  RISE       1
I__1265/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1265/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1270/I                                     LocalMux                       0              8602   6482  RISE       1
I__1270/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1274/I                                     SRMux                          0              9702   6482  RISE       1
I__1274/O                                     SRMux                        636             10337   6482  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/sr    LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart.bit_Count_2_LC_7_4_7/sr
Capture Clock    : uart.bit_Count_2_LC_7_4_7/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1259/I                                     Odrv4                          0              7410   6482  RISE       1
I__1259/O                                     Odrv4                        596              8006   6482  RISE       1
I__1263/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1263/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1268/I                                     LocalMux                       0              8602   6482  RISE       1
I__1268/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1272/I                                     SRMux                          0              9702   6482  RISE       1
I__1272/O                                     SRMux                        636             10337   6482  RISE       1
uart.bit_Count_2_LC_7_4_7/sr                  LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart.bit_Count_1_LC_7_4_4/sr
Capture Clock    : uart.bit_Count_1_LC_7_4_4/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1259/I                                     Odrv4                          0              7410   6482  RISE       1
I__1259/O                                     Odrv4                        596              8006   6482  RISE       1
I__1263/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1263/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1268/I                                     LocalMux                       0              8602   6482  RISE       1
I__1268/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1272/I                                     SRMux                          0              9702   6482  RISE       1
I__1272/O                                     SRMux                        636             10337   6482  RISE       1
uart.bit_Count_1_LC_7_4_4/sr                  LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart.bit_Count_0_LC_7_4_2/sr
Capture Clock    : uart.bit_Count_0_LC_7_4_2/clk
Setup Constraint : 11330p
Path slack       : 6483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1259/I                                     Odrv4                          0              7410   6482  RISE       1
I__1259/O                                     Odrv4                        596              8006   6482  RISE       1
I__1263/I                                     Span4Mux_v                     0              8006   6482  RISE       1
I__1263/O                                     Span4Mux_v                   596              8602   6482  RISE       1
I__1268/I                                     LocalMux                       0              8602   6482  RISE       1
I__1268/O                                     LocalMux                    1099              9702   6482  RISE       1
I__1272/I                                     SRMux                          0              9702   6482  RISE       1
I__1272/O                                     SRMux                        636             10337   6482  RISE       1
uart.bit_Count_0_LC_7_4_2/sr                  LogicCell40_SEQ_MODE_1000      0             10337   6482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_3_LC_8_4_6/lcout
Path End         : uart.data_Aux_3_LC_8_4_6/in1
Capture Clock    : uart.data_Aux_3_LC_8_4_6/clk
Setup Constraint : 11330p
Path slack       : 6522p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_3_LC_8_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6522  RISE       2
I__446/I                        Odrv4                          0              7410   6522  RISE       1
I__446/O                        Odrv4                        596              8006   6522  RISE       1
I__448/I                        LocalMux                       0              8006   6522  RISE       1
I__448/O                        LocalMux                    1099              9106   6522  RISE       1
I__450/I                        InMux                          0              9106   6522  RISE       1
I__450/O                        InMux                        662              9768   6522  RISE       1
uart.data_Aux_3_LC_8_4_6/in1    LogicCell40_SEQ_MODE_1000      0              9768   6522  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_7_1_2/sr
Capture Clock    : uart_frame_decoder.source_data_valid_LC_7_1_2/clk
Setup Constraint : 11330p
Path slack       : 6734p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2676
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10086
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1259/I                                         Odrv4                          0              7410   6482  RISE       1
I__1259/O                                         Odrv4                        596              8006   6482  RISE       1
I__1264/I                                         Span4Mux_s0_v                  0              8006   6734  RISE       1
I__1264/O                                         Span4Mux_s0_v                344              8351   6734  RISE       1
I__1269/I                                         LocalMux                       0              8351   6734  RISE       1
I__1269/O                                         LocalMux                    1099              9450   6734  RISE       1
I__1273/I                                         SRMux                          0              9450   6734  RISE       1
I__1273/O                                         SRMux                        636             10086   6734  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/sr  LogicCell40_SEQ_MODE_1000      0             10086   6734  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_0_LC_8_4_3/in3
Capture Clock    : uart.data_Aux_0_LC_8_4_3/clk
Setup Constraint : 11330p
Path slack       : 6853p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__625/I                         Odrv4                          0              7410   6350  RISE       1
I__625/O                         Odrv4                        596              8006   6350  RISE       1
I__630/I                         LocalMux                       0              8006   6350  RISE       1
I__630/O                         LocalMux                    1099              9106   6350  RISE       1
I__642/I                         InMux                          0              9106   6853  RISE       1
I__642/O                         InMux                        662              9768   6853  RISE       1
uart.data_Aux_0_LC_8_4_3/in3     LogicCell40_SEQ_MODE_1000      0              9768   6853  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_4_LC_8_4_7/in3
Capture Clock    : uart.data_Aux_4_LC_8_4_7/clk
Setup Constraint : 11330p
Path slack       : 6853p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__625/I                         Odrv4                          0              7410   6350  RISE       1
I__625/O                         Odrv4                        596              8006   6350  RISE       1
I__630/I                         LocalMux                       0              8006   6350  RISE       1
I__630/O                         LocalMux                    1099              9106   6350  RISE       1
I__643/I                         InMux                          0              9106   6853  RISE       1
I__643/O                         InMux                        662              9768   6853  RISE       1
uart.data_Aux_4_LC_8_4_7/in3     LogicCell40_SEQ_MODE_1000      0              9768   6853  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_0_LC_10_1_2/lcout
Path End         : uart.state_1_LC_9_4_3/in3
Capture Clock    : uart.state_1_LC_9_4_3/clk
Setup Constraint : 11330p
Path slack       : 6853p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_10_1_2/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_0_LC_10_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6350  RISE       2
I__516/I                      Odrv4                          0              7410   6853  RISE       1
I__516/O                      Odrv4                        596              8006   6853  RISE       1
I__518/I                      LocalMux                       0              8006   6853  RISE       1
I__518/O                      LocalMux                    1099              9106   6853  RISE       1
I__519/I                      InMux                          0              9106   6853  RISE       1
I__519/O                      InMux                        662              9768   6853  RISE       1
uart.state_1_LC_9_4_3/in3     LogicCell40_SEQ_MODE_1000      0              9768   6853  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_2_LC_7_3_4/lcout
Path End         : uart.data_esr_2_LC_9_3_2/in3
Capture Clock    : uart.data_esr_2_LC_9_3_2/clk
Setup Constraint : 11330p
Path slack       : 6853p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_2_LC_7_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6853  RISE       2
I__452/I                        Odrv4                          0              7410   6853  RISE       1
I__452/O                        Odrv4                        596              8006   6853  RISE       1
I__454/I                        LocalMux                       0              8006   6853  RISE       1
I__454/O                        LocalMux                    1099              9106   6853  RISE       1
I__456/I                        InMux                          0              9106   6853  RISE       1
I__456/O                        InMux                        662              9768   6853  RISE       1
uart.data_esr_2_LC_9_3_2/in3    LogicCell40_SEQ_MODE_1000      0              9768   6853  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_9_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_7_LC_7_3_2/lcout
Path End         : uart.data_esr_7_LC_9_3_7/in3
Capture Clock    : uart.data_esr_7_LC_9_3_7/clk
Setup Constraint : 11330p
Path slack       : 6853p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_7_LC_7_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6853  RISE       2
I__506/I                        Odrv4                          0              7410   6853  RISE       1
I__506/O                        Odrv4                        596              8006   6853  RISE       1
I__508/I                        LocalMux                       0              8006   6853  RISE       1
I__508/O                        LocalMux                    1099              9106   6853  RISE       1
I__510/I                        InMux                          0              9106   6853  RISE       1
I__510/O                        InMux                        662              9768   6853  RISE       1
uart.data_esr_7_LC_9_3_7/in3    LogicCell40_SEQ_MODE_1000      0              9768   6853  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_9_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_5_LC_7_3_1/lcout
Path End         : uart.data_esr_5_LC_9_3_5/in3
Capture Clock    : uart.data_esr_5_LC_9_3_5/clk
Setup Constraint : 11330p
Path slack       : 6853p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_5_LC_7_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6853  RISE       2
I__442/I                        Odrv4                          0              7410   6853  RISE       1
I__442/O                        Odrv4                        596              8006   6853  RISE       1
I__444/I                        LocalMux                       0              8006   6853  RISE       1
I__444/O                        LocalMux                    1099              9106   6853  RISE       1
I__445/I                        InMux                          0              9106   6853  RISE       1
I__445/O                        InMux                        662              9768   6853  RISE       1
uart.data_esr_5_LC_9_3_5/in3    LogicCell40_SEQ_MODE_1000      0              9768   6853  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_9_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_6_LC_7_5_1/in3
Capture Clock    : uart.data_Aux_6_LC_7_5_1/clk
Setup Constraint : 11330p
Path slack       : 6853p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__626/I                         Odrv4                          0              7410   6853  RISE       1
I__626/O                         Odrv4                        596              8006   6853  RISE       1
I__631/I                         LocalMux                       0              8006   6853  RISE       1
I__631/O                         LocalMux                    1099              9106   6853  RISE       1
I__644/I                         InMux                          0              9106   6853  RISE       1
I__644/O                         InMux                        662              9768   6853  RISE       1
uart.data_Aux_6_LC_7_5_1/in3     LogicCell40_SEQ_MODE_1000      0              9768   6853  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.data_rdy_LC_10_3_3/in3
Capture Clock    : uart.data_rdy_LC_10_3_3/clk
Setup Constraint : 11330p
Path slack       : 6853p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    628  RISE      12
I__1191/I                                 Odrv4                          0              7410    628  RISE       1
I__1191/O                                 Odrv4                        596              8006    628  RISE       1
I__1198/I                                 LocalMux                       0              8006   6853  RISE       1
I__1198/O                                 LocalMux                    1099              9106   6853  RISE       1
I__1210/I                                 InMux                          0              9106   6853  RISE       1
I__1210/O                                 InMux                        662              9768   6853  RISE       1
uart.data_rdy_LC_10_3_3/in3               LogicCell40_SEQ_MODE_1000      0              9768   6853  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_1_LC_11_4_1/lcout
Path End         : uart_frame_decoder.state_1_1_LC_11_4_1/in0
Capture Clock    : uart_frame_decoder.state_1_1_LC_11_4_1/clk
Setup Constraint : 11330p
Path slack       : 6946p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_1_LC_11_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    721  RISE       5
I__1154/I                                     LocalMux                       0              7410   6946  RISE       1
I__1154/O                                     LocalMux                    1099              8510   6946  RISE       1
I__1159/I                                     InMux                          0              8510   6946  RISE       1
I__1159/O                                     InMux                        662              9172   6946  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/in0    LogicCell40_SEQ_MODE_1000      0              9172   6946  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_2_LC_10_1_4/lcout
Path End         : uart_frame_decoder.count_2_LC_10_1_4/in0
Capture Clock    : uart_frame_decoder.count_2_LC_10_1_4/clk
Setup Constraint : 11330p
Path slack       : 6946p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_2_LC_10_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -140  RISE       3
I__774/I                                    LocalMux                       0              7410   6946  RISE       1
I__774/O                                    LocalMux                    1099              8510   6946  RISE       1
I__777/I                                    InMux                          0              8510   6946  RISE       1
I__777/O                                    InMux                        662              9172   6946  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/in0    LogicCell40_SEQ_MODE_1000      0              9172   6946  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_0_LC_8_4_3/lcout
Path End         : uart.data_Aux_0_LC_8_4_3/in0
Capture Clock    : uart.data_Aux_0_LC_8_4_3/clk
Setup Constraint : 11330p
Path slack       : 6946p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_0_LC_8_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6946  RISE       2
I__457/I                        LocalMux                       0              7410   6946  RISE       1
I__457/O                        LocalMux                    1099              8510   6946  RISE       1
I__459/I                        InMux                          0              8510   6946  RISE       1
I__459/O                        InMux                        662              9172   6946  RISE       1
uart.data_Aux_0_LC_8_4_3/in0    LogicCell40_SEQ_MODE_1000      0              9172   6946  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.bit_Count_0_LC_7_4_2/in0
Capture Clock    : uart.bit_Count_0_LC_7_4_2/clk
Setup Constraint : 11330p
Path slack       : 6946p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE      12
I__279/I                         LocalMux                       0              7410   4496  RISE       1
I__279/O                         LocalMux                    1099              8510   4496  RISE       1
I__285/I                         InMux                          0              8510   6946  RISE       1
I__285/O                         InMux                        662              9172   6946  RISE       1
uart.bit_Count_0_LC_7_4_2/in0    LogicCell40_SEQ_MODE_1000      0              9172   6946  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.bit_Count_1_LC_7_4_4/in0
Capture Clock    : uart.bit_Count_1_LC_7_4_4/clk
Setup Constraint : 11330p
Path slack       : 6946p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE      12
I__279/I                         LocalMux                       0              7410   4496  RISE       1
I__279/O                         LocalMux                    1099              8510   4496  RISE       1
I__286/I                         InMux                          0              8510   6946  RISE       1
I__286/O                         InMux                        662              9172   6946  RISE       1
uart.bit_Count_1_LC_7_4_4/in0    LogicCell40_SEQ_MODE_1000      0              9172   6946  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_9_1_0/lcout
Path End         : reset_module_System.count_0_LC_9_1_0/in0
Capture Clock    : reset_module_System.count_0_LC_9_1_0/clk
Setup Constraint : 11330p
Path slack       : 6946p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_9_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -219  RISE       4
I__475/I                                    LocalMux                       0              7410   6946  RISE       1
I__475/O                                    LocalMux                    1099              8510   6946  RISE       1
I__479/I                                    InMux                          0              8510   6946  RISE       1
I__479/O                                    InMux                        662              9172   6946  RISE       1
reset_module_System.count_0_LC_9_1_0/in0    LogicCell40_SEQ_MODE_1000      0              9172   6946  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_5_LC_7_3_1/in0
Capture Clock    : uart.data_Aux_5_LC_7_3_1/clk
Setup Constraint : 11330p
Path slack       : 6946p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__627/I                         LocalMux                       0              7410   6946  RISE       1
I__627/O                         LocalMux                    1099              8510   6946  RISE       1
I__632/I                         InMux                          0              8510   6946  RISE       1
I__632/O                         InMux                        662              9172   6946  RISE       1
uart.data_Aux_5_LC_7_3_1/in0     LogicCell40_SEQ_MODE_1000      0              9172   6946  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_6_LC_7_5_1/lcout
Path End         : uart.data_Aux_6_LC_7_5_1/in0
Capture Clock    : uart.data_Aux_6_LC_7_5_1/clk
Setup Constraint : 11330p
Path slack       : 6946p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16118

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_6_LC_7_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6377  RISE       2
I__944/I                        LocalMux                       0              7410   6946  RISE       1
I__944/O                        LocalMux                    1099              8510   6946  RISE       1
I__946/I                        InMux                          0              8510   6946  RISE       1
I__946/O                        InMux                        662              9172   6946  RISE       1
uart.data_Aux_6_LC_7_5_1/in0    LogicCell40_SEQ_MODE_1000      0              9172   6946  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_9_LC_12_4_7/lcout
Path End         : uart_frame_decoder.state_1_9_LC_12_4_7/in1
Capture Clock    : uart_frame_decoder.state_1_9_LC_12_4_7/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_9_LC_12_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7118  RISE       4
I__1145/I                                     LocalMux                       0              7410   7118  RISE       1
I__1145/O                                     LocalMux                    1099              8510   7118  RISE       1
I__1148/I                                     InMux                          0              8510   7118  RISE       1
I__1148/O                                     InMux                        662              9172   7118  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_7_LC_12_4_5/lcout
Path End         : uart_frame_decoder.state_1_8_LC_12_4_6/in1
Capture Clock    : uart_frame_decoder.state_1_8_LC_12_4_6/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_7_LC_12_4_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7118  RISE       4
I__1119/I                                     LocalMux                       0              7410   7118  RISE       1
I__1119/O                                     LocalMux                    1099              8510   7118  RISE       1
I__1122/I                                     InMux                          0              8510   7118  RISE       1
I__1122/O                                     InMux                        662              9172   7118  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_6_LC_12_4_4/lcout
Path End         : uart_frame_decoder.state_1_7_LC_12_4_5/in1
Capture Clock    : uart_frame_decoder.state_1_7_LC_12_4_5/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_6_LC_12_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7118  RISE       3
I__1126/I                                     LocalMux                       0              7410   7118  RISE       1
I__1126/O                                     LocalMux                    1099              8510   7118  RISE       1
I__1128/I                                     InMux                          0              8510   7118  RISE       1
I__1128/O                                     InMux                        662              9172   7118  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_4_LC_12_4_2/lcout
Path End         : uart_frame_decoder.state_1_5_LC_12_4_3/in1
Capture Clock    : uart_frame_decoder.state_1_5_LC_12_4_3/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_4_LC_12_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7118  RISE       3
I__1178/I                                     LocalMux                       0              7410   7118  RISE       1
I__1178/O                                     LocalMux                    1099              8510   7118  RISE       1
I__1180/I                                     InMux                          0              8510   7118  RISE       1
I__1180/O                                     InMux                        662              9172   7118  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_15_LC_12_3_7/lcout
Path End         : uart_frame_decoder.WDT_15_LC_12_3_7/in1
Capture Clock    : uart_frame_decoder.WDT_15_LC_12_3_7/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_15_LC_12_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1279  RISE       3
I__1071/I                                  LocalMux                       0              7410   7118  RISE       1
I__1071/O                                  LocalMux                    1099              8510   7118  RISE       1
I__1074/I                                  InMux                          0              8510   7118  RISE       1
I__1074/O                                  InMux                        662              9172   7118  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_13_LC_12_3_5/lcout
Path End         : uart_frame_decoder.WDT_13_LC_12_3_5/in1
Capture Clock    : uart_frame_decoder.WDT_13_LC_12_3_5/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_13_LC_12_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -3835  RISE       4
I__973/I                                   LocalMux                       0              7410   5834  RISE       1
I__973/O                                   LocalMux                    1099              8510   5834  RISE       1
I__977/I                                   InMux                          0              8510   5834  RISE       1
I__977/O                                   InMux                        662              9172   5834  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_12_LC_12_3_4/lcout
Path End         : uart_frame_decoder.WDT_12_LC_12_3_4/in1
Capture Clock    : uart_frame_decoder.WDT_12_LC_12_3_4/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_12_LC_12_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -3835  RISE       3
I__982/I                                   LocalMux                       0              7410   5555  RISE       1
I__982/O                                   LocalMux                    1099              8510   5555  RISE       1
I__985/I                                   InMux                          0              8510   5555  RISE       1
I__985/O                                   InMux                        662              9172   5555  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_11_LC_12_3_3/lcout
Path End         : uart_frame_decoder.WDT_11_LC_12_3_3/in1
Capture Clock    : uart_frame_decoder.WDT_11_LC_12_3_3/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_11_LC_12_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -3901  RISE       3
I__989/I                                   LocalMux                       0              7410   5277  RISE       1
I__989/O                                   LocalMux                    1099              8510   5277  RISE       1
I__992/I                                   InMux                          0              8510   5277  RISE       1
I__992/O                                   InMux                        662              9172   5277  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_10_LC_12_3_2/lcout
Path End         : uart_frame_decoder.WDT_10_LC_12_3_2/in1
Capture Clock    : uart_frame_decoder.WDT_10_LC_12_3_2/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_10_LC_12_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2100  RISE       4
I__996/I                                   LocalMux                       0              7410   4999  RISE       1
I__996/O                                   LocalMux                    1099              8510   4999  RISE       1
I__1000/I                                  InMux                          0              8510   4999  RISE       1
I__1000/O                                  InMux                        662              9172   4999  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_9_LC_12_3_1/lcout
Path End         : uart_frame_decoder.WDT_9_LC_12_3_1/in1
Capture Clock    : uart_frame_decoder.WDT_9_LC_12_3_1/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_9_LC_12_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4444  RISE       3
I__1005/I                                 LocalMux                       0              7410   4721  RISE       1
I__1005/O                                 LocalMux                    1099              8510   4721  RISE       1
I__1008/I                                 InMux                          0              8510   4721  RISE       1
I__1008/O                                 InMux                        662              9172   4721  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_7_LC_12_2_7/lcout
Path End         : uart_frame_decoder.WDT_7_LC_12_2_7/in1
Capture Clock    : uart_frame_decoder.WDT_7_LC_12_2_7/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_7_LC_12_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2113  RISE       3
I__1021/I                                 LocalMux                       0              7410   3608  RISE       1
I__1021/O                                 LocalMux                    1099              8510   3608  RISE       1
I__1024/I                                 InMux                          0              8510   3608  RISE       1
I__1024/O                                 InMux                        662              9172   3608  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_6_LC_12_2_6/lcout
Path End         : uart_frame_decoder.WDT_6_LC_12_2_6/in1
Capture Clock    : uart_frame_decoder.WDT_6_LC_12_2_6/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_6_LC_12_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4762  RISE       3
I__887/I                                  LocalMux                       0              7410   3330  RISE       1
I__887/O                                  LocalMux                    1099              8510   3330  RISE       1
I__890/I                                  InMux                          0              8510   3330  RISE       1
I__890/O                                  InMux                        662              9172   3330  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_5_LC_12_2_5/lcout
Path End         : uart_frame_decoder.WDT_5_LC_12_2_5/in1
Capture Clock    : uart_frame_decoder.WDT_5_LC_12_2_5/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_5_LC_12_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2590  RISE       3
I__895/I                                  LocalMux                       0              7410   3052  RISE       1
I__895/O                                  LocalMux                    1099              8510   3052  RISE       1
I__898/I                                  InMux                          0              8510   3052  RISE       1
I__898/O                                  InMux                        662              9172   3052  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_3_LC_12_2_3/lcout
Path End         : uart_frame_decoder.WDT_3_LC_12_2_3/in1
Capture Clock    : uart_frame_decoder.WDT_3_LC_12_2_3/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_3_LC_12_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2496  RISE       1
I__908/I                                  LocalMux                       0              7410   2496  RISE       1
I__908/O                                  LocalMux                    1099              8510   2496  RISE       1
I__909/I                                  InMux                          0              8510   2496  RISE       1
I__909/O                                  InMux                        662              9172   2496  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_2_LC_12_2_2/lcout
Path End         : uart_frame_decoder.WDT_2_LC_12_2_2/in1
Capture Clock    : uart_frame_decoder.WDT_2_LC_12_2_2/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_2_LC_12_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2218  RISE       1
I__911/I                                  LocalMux                       0              7410   2218  RISE       1
I__911/O                                  LocalMux                    1099              8510   2218  RISE       1
I__912/I                                  InMux                          0              8510   2218  RISE       1
I__912/O                                  InMux                        662              9172   2218  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_1_LC_12_2_1/lcout
Path End         : uart_frame_decoder.WDT_1_LC_12_2_1/in1
Capture Clock    : uart_frame_decoder.WDT_1_LC_12_2_1/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_1_LC_12_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   1940  RISE       1
I__914/I                                  LocalMux                       0              7410   1940  RISE       1
I__914/O                                  LocalMux                    1099              8510   1940  RISE       1
I__915/I                                  InMux                          0              8510   1940  RISE       1
I__915/O                                  InMux                        662              9172   1940  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_0_LC_12_2_0/lcout
Path End         : uart_frame_decoder.WDT_0_LC_12_2_0/in1
Capture Clock    : uart_frame_decoder.WDT_0_LC_12_2_0/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_0_LC_12_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   1661  RISE       1
I__916/I                                  LocalMux                       0              7410   1661  RISE       1
I__916/O                                  LocalMux                    1099              8510   1661  RISE       1
I__917/I                                  InMux                          0              8510   1661  RISE       1
I__917/O                                  InMux                        662              9172   1661  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_2_LC_11_4_2/lcout
Path End         : uart_frame_decoder.state_1_3_LC_12_4_1/in1
Capture Clock    : uart_frame_decoder.state_1_3_LC_12_4_1/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_2_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7118  RISE       3
I__1110/I                                     LocalMux                       0              7410   7118  RISE       1
I__1110/O                                     LocalMux                    1099              8510   7118  RISE       1
I__1113/I                                     InMux                          0              8510   7118  RISE       1
I__1113/O                                     InMux                        662              9172   7118  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_5_5/lcout
Path End         : uart.timer_Count_6_LC_10_5_5/in1
Capture Clock    : uart.timer_Count_6_LC_10_5_5/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_5_5/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_5_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1252  RISE       4
I__691/I                            LocalMux                       0              7410   6112  RISE       1
I__691/O                            LocalMux                    1099              8510   6112  RISE       1
I__695/I                            InMux                          0              8510   6112  RISE       1
I__695/O                            InMux                        662              9172   6112  RISE       1
uart.timer_Count_6_LC_10_5_5/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_5_5/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_10_5_2/lcout
Path End         : uart.timer_Count_3_LC_10_5_2/in1
Capture Clock    : uart.timer_Count_3_LC_10_5_2/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_10_5_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -325  RISE       5
I__726/I                            LocalMux                       0              7410   5277  RISE       1
I__726/O                            LocalMux                    1099              8510   5277  RISE       1
I__731/I                            InMux                          0              8510   5277  RISE       1
I__731/O                            InMux                        662              9172   5277  RISE       1
uart.timer_Count_3_LC_10_5_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_1_LC_10_1_6/lcout
Path End         : uart_frame_decoder.count_1_LC_10_1_6/in1
Capture Clock    : uart_frame_decoder.count_1_LC_10_1_6/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_1_LC_10_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -418  RISE       4
I__779/I                                    LocalMux                       0              7410   7118  RISE       1
I__779/O                                    LocalMux                    1099              8510   7118  RISE       1
I__782/I                                    InMux                          0              8510   7118  RISE       1
I__782/O                                    InMux                        662              9172   7118  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_1_LC_10_1_6/lcout
Path End         : uart_frame_decoder.count_2_LC_10_1_4/in1
Capture Clock    : uart_frame_decoder.count_2_LC_10_1_4/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_1_LC_10_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -418  RISE       4
I__779/I                                    LocalMux                       0              7410   7118  RISE       1
I__779/O                                    LocalMux                    1099              8510   7118  RISE       1
I__783/I                                    InMux                          0              8510   7118  RISE       1
I__783/O                                    InMux                        662              9172   7118  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_9_4_3/lcout
Path End         : uart.state_2_LC_9_5_5/in1
Capture Clock    : uart.state_2_LC_9_5_5/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_9_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6350  RISE       3
I__560/I                     LocalMux                       0              7410   6350  RISE       1
I__560/O                     LocalMux                    1099              8510   6350  RISE       1
I__563/I                     InMux                          0              8510   7118  RISE       1
I__563/O                     InMux                        662              9172   7118  RISE       1
uart.state_2_LC_9_5_5/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_21_LC_8_3_4/lcout
Path End         : reset_module_System.count_21_LC_8_3_4/in1
Capture Clock    : reset_module_System.count_21_LC_8_3_4/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_8_3_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_21_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2893  RISE       2
I__268/I                                     LocalMux                       0              7410   7118  RISE       1
I__268/O                                     LocalMux                    1099              8510   7118  RISE       1
I__270/I                                     InMux                          0              8510   7118  RISE       1
I__270/O                                     InMux                        662              9172   7118  RISE       1
reset_module_System.count_21_LC_8_3_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_8_3_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_20_LC_8_3_3/lcout
Path End         : reset_module_System.count_20_LC_8_3_3/in1
Capture Clock    : reset_module_System.count_20_LC_8_3_3/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_8_3_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_20_LC_8_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    787  RISE       2
I__412/I                                     LocalMux                       0              7410   6112  RISE       1
I__412/O                                     LocalMux                    1099              8510   6112  RISE       1
I__414/I                                     InMux                          0              8510   6112  RISE       1
I__414/O                                     InMux                        662              9172   6112  RISE       1
reset_module_System.count_20_LC_8_3_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_8_3_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_8_3_1/lcout
Path End         : reset_module_System.count_18_LC_8_3_1/in1
Capture Clock    : reset_module_System.count_18_LC_8_3_1/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_8_3_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_8_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3582  RISE       2
I__427/I                                     LocalMux                       0              7410   5555  RISE       1
I__427/O                                     LocalMux                    1099              8510   5555  RISE       1
I__429/I                                     InMux                          0              8510   5555  RISE       1
I__429/O                                     InMux                        662              9172   5555  RISE       1
reset_module_System.count_18_LC_8_3_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_8_3_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_8_3_0/lcout
Path End         : reset_module_System.count_17_LC_8_3_0/in1
Capture Clock    : reset_module_System.count_17_LC_8_3_0/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_8_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_8_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3118  RISE       2
I__490/I                                     LocalMux                       0              7410   5277  RISE       1
I__490/O                                     LocalMux                    1099              8510   5277  RISE       1
I__492/I                                     InMux                          0              8510   5277  RISE       1
I__492/O                                     InMux                        662              9172   5277  RISE       1
reset_module_System.count_17_LC_8_3_0/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_8_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_15_LC_8_2_6/lcout
Path End         : reset_module_System.count_15_LC_8_2_6/in1
Capture Clock    : reset_module_System.count_15_LC_8_2_6/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_8_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_15_LC_8_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2893  RISE       2
I__248/I                                     LocalMux                       0              7410   4165  RISE       1
I__248/O                                     LocalMux                    1099              8510   4165  RISE       1
I__250/I                                     InMux                          0              8510   4165  RISE       1
I__250/O                                     InMux                        662              9172   4165  RISE       1
reset_module_System.count_15_LC_8_2_6/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_8_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_14_LC_8_2_5/lcout
Path End         : reset_module_System.count_14_LC_8_2_5/in1
Capture Clock    : reset_module_System.count_14_LC_8_2_5/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_8_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_14_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3105  RISE       2
I__494/I                                     LocalMux                       0              7410   3887  RISE       1
I__494/O                                     LocalMux                    1099              8510   3887  RISE       1
I__496/I                                     InMux                          0              8510   3887  RISE       1
I__496/O                                     InMux                        662              9172   3887  RISE       1
reset_module_System.count_14_LC_8_2_5/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_8_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_8_2_4/lcout
Path End         : reset_module_System.count_13_LC_8_2_4/in1
Capture Clock    : reset_module_System.count_13_LC_8_2_4/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_8_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3211  RISE       2
I__254/I                                     LocalMux                       0              7410   3608  RISE       1
I__254/O                                     LocalMux                    1099              8510   3608  RISE       1
I__256/I                                     InMux                          0              8510   3608  RISE       1
I__256/O                                     InMux                        662              9172   3608  RISE       1
reset_module_System.count_13_LC_8_2_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_12_LC_8_2_3/lcout
Path End         : reset_module_System.count_12_LC_8_2_3/in1
Capture Clock    : reset_module_System.count_12_LC_8_2_3/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_8_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_12_LC_8_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3330  RISE       2
I__482/I                                     LocalMux                       0              7410   3330  RISE       1
I__482/O                                     LocalMux                    1099              8510   3330  RISE       1
I__484/I                                     InMux                          0              8510   3330  RISE       1
I__484/O                                     InMux                        662              9172   3330  RISE       1
reset_module_System.count_12_LC_8_2_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_8_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_11_LC_8_2_2/lcout
Path End         : reset_module_System.count_11_LC_8_2_2/in1
Capture Clock    : reset_module_System.count_11_LC_8_2_2/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_8_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_11_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2324  RISE       2
I__357/I                                     LocalMux                       0              7410   3052  RISE       1
I__357/O                                     LocalMux                    1099              8510   3052  RISE       1
I__359/I                                     InMux                          0              8510   3052  RISE       1
I__359/O                                     InMux                        662              9172   3052  RISE       1
reset_module_System.count_11_LC_8_2_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_8_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_10_LC_8_2_1/lcout
Path End         : reset_module_System.count_10_LC_8_2_1/in1
Capture Clock    : reset_module_System.count_10_LC_8_2_1/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_8_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_10_LC_8_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2337  RISE       2
I__353/I                                     LocalMux                       0              7410   2774  RISE       1
I__353/O                                     LocalMux                    1099              8510   2774  RISE       1
I__355/I                                     InMux                          0              8510   2774  RISE       1
I__355/O                                     InMux                        662              9172   2774  RISE       1
reset_module_System.count_10_LC_8_2_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_8_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_9_LC_8_2_0/lcout
Path End         : reset_module_System.count_9_LC_8_2_0/in1
Capture Clock    : reset_module_System.count_9_LC_8_2_0/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_8_2_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_9_LC_8_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    456  RISE       2
I__399/I                                    LocalMux                       0              7410   2496  RISE       1
I__399/O                                    LocalMux                    1099              8510   2496  RISE       1
I__401/I                                    InMux                          0              8510   2496  RISE       1
I__401/O                                    InMux                        662              9172   2496  RISE       1
reset_module_System.count_9_LC_8_2_0/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_8_2_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_7_LC_8_1_6/lcout
Path End         : reset_module_System.count_7_LC_8_1_6/in1
Capture Clock    : reset_module_System.count_7_LC_8_1_6/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_8_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_7_LC_8_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    456  RISE       2
I__404/I                                    LocalMux                       0              7410   1383  RISE       1
I__404/O                                    LocalMux                    1099              8510   1383  RISE       1
I__406/I                                    InMux                          0              8510   1383  RISE       1
I__406/O                                    InMux                        662              9172   1383  RISE       1
reset_module_System.count_7_LC_8_1_6/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_8_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_6_LC_8_1_5/lcout
Path End         : reset_module_System.count_6_LC_8_1_5/in1
Capture Clock    : reset_module_System.count_6_LC_8_1_5/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_8_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_6_LC_8_1_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   1105  RISE       2
I__422/I                                    LocalMux                       0              7410   1105  RISE       1
I__422/O                                    LocalMux                    1099              8510   1105  RISE       1
I__424/I                                    InMux                          0              8510   1105  RISE       1
I__424/O                                    InMux                        662              9172   1105  RISE       1
reset_module_System.count_6_LC_8_1_5/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_8_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_5_LC_8_1_4/lcout
Path End         : reset_module_System.count_5_LC_8_1_4/in1
Capture Clock    : reset_module_System.count_5_LC_8_1_4/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_8_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_5_LC_8_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    774  RISE       2
I__395/I                                    LocalMux                       0              7410    827  RISE       1
I__395/O                                    LocalMux                    1099              8510    827  RISE       1
I__397/I                                    InMux                          0              8510    827  RISE       1
I__397/O                                    InMux                        662              9172    827  RISE       1
reset_module_System.count_5_LC_8_1_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_8_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_4_LC_8_1_3/lcout
Path End         : reset_module_System.count_4_LC_8_1_3/in1
Capture Clock    : reset_module_System.count_4_LC_8_1_3/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_8_1_3/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_4_LC_8_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    549  RISE       2
I__432/I                                    LocalMux                       0              7410    549  RISE       1
I__432/O                                    LocalMux                    1099              8510    549  RISE       1
I__434/I                                    InMux                          0              8510    549  RISE       1
I__434/O                                    InMux                        662              9172    549  RISE       1
reset_module_System.count_4_LC_8_1_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_8_1_3/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_3_LC_8_1_2/lcout
Path End         : reset_module_System.count_3_LC_8_1_2/in1
Capture Clock    : reset_module_System.count_3_LC_8_1_2/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_8_1_2/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_3_LC_8_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    271  RISE       2
I__418/I                                    LocalMux                       0              7410    271  RISE       1
I__418/O                                    LocalMux                    1099              8510    271  RISE       1
I__420/I                                    InMux                          0              8510    271  RISE       1
I__420/O                                    InMux                        662              9172    271  RISE       1
reset_module_System.count_3_LC_8_1_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_8_1_2/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_8_3_2/lcout
Path End         : reset_module_System.count_19_LC_8_3_2/in1
Capture Clock    : reset_module_System.count_19_LC_8_3_2/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_8_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2827  RISE       2
I__241/I                                     LocalMux                       0              7410   5834  RISE       1
I__241/O                                     LocalMux                    1099              8510   5834  RISE       1
I__243/I                                     InMux                          0              8510   5834  RISE       1
I__243/O                                     InMux                        662              9172   5834  RISE       1
reset_module_System.count_19_LC_8_3_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_7_4_4/lcout
Path End         : uart.bit_Count_1_LC_7_4_4/in1
Capture Clock    : uart.bit_Count_1_LC_7_4_4/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_7_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3410  RISE      11
I__295/I                         LocalMux                       0              7410   4112  RISE       1
I__295/O                         LocalMux                    1099              8510   4112  RISE       1
I__301/I                         InMux                          0              8510   7118  RISE       1
I__301/O                         InMux                        662              9172   7118  RISE       1
uart.bit_Count_1_LC_7_4_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_8_1_7/lcout
Path End         : reset_module_System.count_8_LC_8_1_7/in1
Capture Clock    : reset_module_System.count_8_LC_8_1_7/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_8_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    390  RISE       2
I__408/I                                    LocalMux                       0              7410   1661  RISE       1
I__408/O                                    LocalMux                    1099              8510   1661  RISE       1
I__410/I                                    InMux                          0              8510   1661  RISE       1
I__410/O                                    InMux                        662              9172   1661  RISE       1
reset_module_System.count_8_LC_8_1_7/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_8_2_7/lcout
Path End         : reset_module_System.count_16_LC_8_2_7/in1
Capture Clock    : reset_module_System.count_16_LC_8_2_7/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3516  RISE       2
I__436/I                                     LocalMux                       0              7410   4443  RISE       1
I__436/O                                     LocalMux                    1099              8510   4443  RISE       1
I__438/I                                     InMux                          0              8510   4443  RISE       1
I__438/O                                     InMux                        662              9172   4443  RISE       1
reset_module_System.count_16_LC_8_2_7/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_5_LC_7_3_1/lcout
Path End         : uart.data_Aux_5_LC_7_3_1/in1
Capture Clock    : uart.data_Aux_5_LC_7_3_1/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_5_LC_7_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6853  RISE       2
I__441/I                        LocalMux                       0              7410   7118  RISE       1
I__441/O                        LocalMux                    1099              8510   7118  RISE       1
I__443/I                        InMux                          0              8510   7118  RISE       1
I__443/O                        InMux                        662              9172   7118  RISE       1
uart.data_Aux_5_LC_7_3_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_9_4_3/lcout
Path End         : uart.state_1_LC_9_4_3/in1
Capture Clock    : uart.state_1_LC_9_4_3/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_9_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6350  RISE       3
I__561/I                     LocalMux                       0              7410   7118  RISE       1
I__561/O                     LocalMux                    1099              8510   7118  RISE       1
I__564/I                     InMux                          0              8510   7118  RISE       1
I__564/O                     InMux                        662              9172   7118  RISE       1
uart.state_1_LC_9_4_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.timer_Count_7_LC_10_5_6/in1
Capture Clock    : uart.timer_Count_7_LC_10_5_6/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    602  RISE       8
I__674/I                            LocalMux                       0              7410   7118  RISE       1
I__674/O                            LocalMux                    1099              8510   7118  RISE       1
I__681/I                            InMux                          0              8510   7118  RISE       1
I__681/O                            InMux                        662              9172   7118  RISE       1
uart.timer_Count_7_LC_10_5_6/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.timer_Count_5_LC_10_5_4/in1
Capture Clock    : uart.timer_Count_5_LC_10_5_4/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1570  RISE       5
I__700/I                            LocalMux                       0              7410   5834  RISE       1
I__700/O                            LocalMux                    1099              8510   5834  RISE       1
I__705/I                            InMux                          0              8510   5834  RISE       1
I__705/O                            InMux                        662              9172   5834  RISE       1
uart.timer_Count_5_LC_10_5_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_10_5_3/lcout
Path End         : uart.timer_Count_4_LC_10_5_3/in1
Capture Clock    : uart.timer_Count_4_LC_10_5_3/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_10_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -643  RISE       5
I__712/I                            LocalMux                       0              7410   5555  RISE       1
I__712/O                            LocalMux                    1099              8510   5555  RISE       1
I__717/I                            InMux                          0              8510   5555  RISE       1
I__717/O                            InMux                        662              9172   5555  RISE       1
uart.timer_Count_4_LC_10_5_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_5_1/lcout
Path End         : uart.timer_Count_2_LC_10_5_1/in1
Capture Clock    : uart.timer_Count_2_LC_10_5_1/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1239  RISE       5
I__738/I                            LocalMux                       0              7410   4999  RISE       1
I__738/O                            LocalMux                    1099              8510   4999  RISE       1
I__743/I                            InMux                          0              8510   4999  RISE       1
I__743/O                            InMux                        662              9172   4999  RISE       1
uart.timer_Count_2_LC_10_5_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_11_3_7/lcout
Path End         : uart.timer_Count_1_LC_11_3_1/in1
Capture Clock    : uart.timer_Count_1_LC_11_3_1/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_11_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2112  RISE       4
I__858/I                            LocalMux                       0              7410   7118  RISE       1
I__858/O                            LocalMux                    1099              8510   7118  RISE       1
I__862/I                            InMux                          0              8510   7118  RISE       1
I__862/O                            InMux                        662              9172   7118  RISE       1
uart.timer_Count_1_LC_11_3_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_4_LC_12_2_4/lcout
Path End         : uart_frame_decoder.WDT_4_LC_12_2_4/in1
Capture Clock    : uart_frame_decoder.WDT_4_LC_12_2_4/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_4_LC_12_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4762  RISE       3
I__903/I                                  LocalMux                       0              7410   2774  RISE       1
I__903/O                                  LocalMux                    1099              8510   2774  RISE       1
I__906/I                                  InMux                          0              8510   2774  RISE       1
I__906/O                                  InMux                        662              9172   2774  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.WDT_14_LC_12_3_6/in1
Capture Clock    : uart_frame_decoder.WDT_14_LC_12_3_6/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4457  RISE       6
I__962/I                                   LocalMux                       0              7410   6112  RISE       1
I__962/O                                   LocalMux                    1099              8510   6112  RISE       1
I__967/I                                   InMux                          0              8510   6112  RISE       1
I__967/O                                   InMux                        662              9172   6112  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_8_LC_12_3_0/in1
Capture Clock    : uart_frame_decoder.WDT_8_LC_12_3_0/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5424  RISE       3
I__1012/I                                 LocalMux                       0              7410   4443  RISE       1
I__1012/O                                 LocalMux                    1099              8510   4443  RISE       1
I__1015/I                                 InMux                          0              8510   4443  RISE       1
I__1015/O                                 InMux                        662              9172   4443  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_2_LC_11_4_2/lcout
Path End         : uart_frame_decoder.state_1_2_LC_11_4_2/in1
Capture Clock    : uart_frame_decoder.state_1_2_LC_11_4_2/clk
Setup Constraint : 11330p
Path slack       : 7118p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16290

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_2_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7118  RISE       3
I__1111/I                                     LocalMux                       0              7410   7118  RISE       1
I__1111/O                                     LocalMux                    1099              8510   7118  RISE       1
I__1114/I                                     InMux                          0              8510   7118  RISE       1
I__1114/O                                     InMux                        662              9172   7118  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   7118  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_7_LC_12_4_5/lcout
Path End         : uart_frame_decoder.state_1_7_LC_12_4_5/in2
Capture Clock    : uart_frame_decoder.state_1_7_LC_12_4_5/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_7_LC_12_4_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7118  RISE       4
I__1119/I                                     LocalMux                       0              7410   7118  RISE       1
I__1119/O                                     LocalMux                    1099              8510   7118  RISE       1
I__1121/I                                     InMux                          0              8510   7198  RISE       1
I__1121/O                                     InMux                        662              9172   7198  RISE       1
I__1125/I                                     CascadeMux                     0              9172   7198  RISE       1
I__1125/O                                     CascadeMux                     0              9172   7198  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_6_LC_12_4_4/lcout
Path End         : uart_frame_decoder.state_1_6_LC_12_4_4/in2
Capture Clock    : uart_frame_decoder.state_1_6_LC_12_4_4/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_6_LC_12_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7118  RISE       3
I__1126/I                                     LocalMux                       0              7410   7118  RISE       1
I__1126/O                                     LocalMux                    1099              8510   7118  RISE       1
I__1129/I                                     InMux                          0              8510   7198  RISE       1
I__1129/O                                     InMux                        662              9172   7198  RISE       1
I__1131/I                                     CascadeMux                     0              9172   7198  RISE       1
I__1131/O                                     CascadeMux                     0              9172   7198  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_9_LC_12_4_7/lcout
Path End         : uart_frame_decoder.state_1_10_LC_12_4_0/in2
Capture Clock    : uart_frame_decoder.state_1_10_LC_12_4_0/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_9_LC_12_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7118  RISE       4
I__1145/I                                     LocalMux                       0              7410   7118  RISE       1
I__1145/O                                     LocalMux                    1099              8510   7118  RISE       1
I__1147/I                                     InMux                          0              8510   7198  RISE       1
I__1147/O                                     InMux                        662              9172   7198  RISE       1
I__1151/I                                     CascadeMux                     0              9172   7198  RISE       1
I__1151/O                                     CascadeMux                     0              9172   7198  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/in2   LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_4_LC_12_4_2/lcout
Path End         : uart_frame_decoder.state_1_4_LC_12_4_2/in2
Capture Clock    : uart_frame_decoder.state_1_4_LC_12_4_2/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_4_LC_12_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7118  RISE       3
I__1178/I                                     LocalMux                       0              7410   7118  RISE       1
I__1178/O                                     LocalMux                    1099              8510   7118  RISE       1
I__1181/I                                     InMux                          0              8510   7198  RISE       1
I__1181/O                                     InMux                        662              9172   7198  RISE       1
I__1183/I                                     CascadeMux                     0              9172   7198  RISE       1
I__1183/O                                     CascadeMux                     0              9172   7198  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_8_LC_12_4_6/lcout
Path End         : uart_frame_decoder.state_1_9_LC_12_4_7/in2
Capture Clock    : uart_frame_decoder.state_1_9_LC_12_4_7/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_8_LC_12_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7198  RISE       3
I__1167/I                                     LocalMux                       0              7410   7198  RISE       1
I__1167/O                                     LocalMux                    1099              8510   7198  RISE       1
I__1169/I                                     InMux                          0              8510   7198  RISE       1
I__1169/O                                     InMux                        662              9172   7198  RISE       1
I__1172/I                                     CascadeMux                     0              9172   7198  RISE       1
I__1172/O                                     CascadeMux                     0              9172   7198  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_5_LC_12_4_3/lcout
Path End         : uart_frame_decoder.state_1_5_LC_12_4_3/in2
Capture Clock    : uart_frame_decoder.state_1_5_LC_12_4_3/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_5_LC_12_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7198  RISE       4
I__1137/I                                     LocalMux                       0              7410   7198  RISE       1
I__1137/O                                     LocalMux                    1099              8510   7198  RISE       1
I__1140/I                                     InMux                          0              8510   7198  RISE       1
I__1140/O                                     InMux                        662              9172   7198  RISE       1
I__1143/I                                     CascadeMux                     0              9172   7198  RISE       1
I__1143/O                                     CascadeMux                     0              9172   7198  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_3_LC_12_4_1/lcout
Path End         : uart_frame_decoder.state_1_3_LC_12_4_1/in2
Capture Clock    : uart_frame_decoder.state_1_3_LC_12_4_1/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_3_LC_12_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7198  RISE       4
I__1103/I                                     LocalMux                       0              7410   7198  RISE       1
I__1103/O                                     LocalMux                    1099              8510   7198  RISE       1
I__1106/I                                     InMux                          0              8510   7198  RISE       1
I__1106/O                                     InMux                        662              9172   7198  RISE       1
I__1109/I                                     CascadeMux                     0              9172   7198  RISE       1
I__1109/O                                     CascadeMux                     0              9172   7198  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.source_data_valid_LC_7_1_2/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_7_1_2/in2
Capture Clock    : uart_frame_decoder.source_data_valid_LC_7_1_2/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.source_data_valid_LC_7_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7198  RISE       2
I__213/I                                             LocalMux                       0              7410   7198  RISE       1
I__213/O                                             LocalMux                    1099              8510   7198  RISE       1
I__215/I                                             InMux                          0              8510   7198  RISE       1
I__215/O                                             InMux                        662              9172   7198  RISE       1
I__217/I                                             CascadeMux                     0              9172   7198  RISE       1
I__217/O                                             CascadeMux                     0              9172   7198  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_4_7/lcout
Path End         : uart.bit_Count_2_LC_7_4_7/in2
Capture Clock    : uart.bit_Count_2_LC_7_4_7/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3344  RISE      10
I__313/I                         LocalMux                       0              7410   4178  RISE       1
I__313/O                         LocalMux                    1099              8510   4178  RISE       1
I__319/I                         InMux                          0              8510   7198  RISE       1
I__319/O                         InMux                        662              9172   7198  RISE       1
I__327/I                         CascadeMux                     0              9172   7198  RISE       1
I__327/O                         CascadeMux                     0              9172   7198  RISE       1
uart.bit_Count_2_LC_7_4_7/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_2_LC_7_3_4/lcout
Path End         : uart.data_Aux_2_LC_7_3_4/in2
Capture Clock    : uart.data_Aux_2_LC_7_3_4/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_2_LC_7_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6853  RISE       2
I__451/I                        LocalMux                       0              7410   7198  RISE       1
I__451/O                        LocalMux                    1099              8510   7198  RISE       1
I__453/I                        InMux                          0              8510   7198  RISE       1
I__453/O                        InMux                        662              9172   7198  RISE       1
I__455/I                        CascadeMux                     0              9172   7198  RISE       1
I__455/O                        CascadeMux                     0              9172   7198  RISE       1
uart.data_Aux_2_LC_7_3_4/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_7_LC_7_3_2/lcout
Path End         : uart.data_Aux_7_LC_7_3_2/in2
Capture Clock    : uart.data_Aux_7_LC_7_3_2/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_7_LC_7_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6853  RISE       2
I__505/I                        LocalMux                       0              7410   7198  RISE       1
I__505/O                        LocalMux                    1099              8510   7198  RISE       1
I__507/I                        InMux                          0              8510   7198  RISE       1
I__507/O                        InMux                        662              9172   7198  RISE       1
I__509/I                        CascadeMux                     0              9172   7198  RISE       1
I__509/O                        CascadeMux                     0              9172   7198  RISE       1
uart.data_Aux_7_LC_7_3_2/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_1_LC_8_4_4/lcout
Path End         : uart.data_Aux_1_LC_8_4_4/in2
Capture Clock    : uart.data_Aux_1_LC_8_4_4/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_1_LC_8_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   5754  RISE       2
I__832/I                        LocalMux                       0              7410   7198  RISE       1
I__832/O                        LocalMux                    1099              8510   7198  RISE       1
I__834/I                        InMux                          0              8510   7198  RISE       1
I__834/O                        InMux                        662              9172   7198  RISE       1
I__836/I                        CascadeMux                     0              9172   7198  RISE       1
I__836/O                        CascadeMux                     0              9172   7198  RISE       1
uart.data_Aux_1_LC_8_4_4/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_4_LC_8_4_7/lcout
Path End         : uart.data_Aux_4_LC_8_4_7/in2
Capture Clock    : uart.data_Aux_4_LC_8_4_7/clk
Setup Constraint : 11330p
Path slack       : 7198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16370

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_4_LC_8_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6337  RISE       2
I__952/I                        LocalMux                       0              7410   7198  RISE       1
I__952/O                        LocalMux                    1099              8510   7198  RISE       1
I__954/I                        InMux                          0              8510   7198  RISE       1
I__954/O                        InMux                        662              9172   7198  RISE       1
I__956/I                        CascadeMux                     0              9172   7198  RISE       1
I__956/O                        CascadeMux                     0              9172   7198  RISE       1
uart.data_Aux_4_LC_8_4_7/in2    LogicCell40_SEQ_MODE_1000      0              9172   7198  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_2_LC_7_3_4/in3
Capture Clock    : uart.data_Aux_2_LC_7_3_4/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__627/I                         LocalMux                       0              7410   6946  RISE       1
I__627/O                         LocalMux                    1099              8510   6946  RISE       1
I__633/I                         InMux                          0              8510   7449  RISE       1
I__633/O                         InMux                        662              9172   7449  RISE       1
uart.data_Aux_2_LC_7_3_4/in3     LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_7_LC_7_3_2/in3
Capture Clock    : uart.data_Aux_7_LC_7_3_2/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      6  RISE      13
I__627/I                         LocalMux                       0              7410   6946  RISE       1
I__627/O                         LocalMux                    1099              8510   6946  RISE       1
I__634/I                         InMux                          0              8510   7449  RISE       1
I__634/O                         InMux                        662              9172   7449  RISE       1
uart.data_Aux_7_LC_7_3_2/in3     LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_0_LC_11_1_5/lcout
Path End         : uart_frame_decoder.count_0_LC_11_1_5/in3
Capture Clock    : uart_frame_decoder.count_0_LC_11_1_5/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_0_LC_11_1_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -696  RISE       4
I__764/I                                    LocalMux                       0              7410   -696  RISE       1
I__764/O                                    LocalMux                    1099              8510   -696  RISE       1
I__768/I                                    InMux                          0              8510   7449  RISE       1
I__768/O                                    InMux                        662              9172   7449  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_11_3_7/lcout
Path End         : uart.timer_Count_0_LC_11_3_7/in3
Capture Clock    : uart.timer_Count_0_LC_11_3_7/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_11_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2112  RISE       4
I__858/I                            LocalMux                       0              7410   7118  RISE       1
I__858/O                            LocalMux                    1099              8510   7118  RISE       1
I__861/I                            InMux                          0              8510   7449  RISE       1
I__861/O                            InMux                        662              9172   7449  RISE       1
uart.timer_Count_0_LC_11_3_7/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_3_LC_12_4_1/lcout
Path End         : uart_frame_decoder.state_1_4_LC_12_4_2/in3
Capture Clock    : uart_frame_decoder.state_1_4_LC_12_4_2/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_3_LC_12_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7198  RISE       4
I__1103/I                                     LocalMux                       0              7410   7198  RISE       1
I__1103/O                                     LocalMux                    1099              8510   7198  RISE       1
I__1105/I                                     InMux                          0              8510   7449  RISE       1
I__1105/O                                     InMux                        662              9172   7449  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_5_LC_12_4_3/lcout
Path End         : uart_frame_decoder.state_1_6_LC_12_4_4/in3
Capture Clock    : uart_frame_decoder.state_1_6_LC_12_4_4/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_5_LC_12_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7198  RISE       4
I__1137/I                                     LocalMux                       0              7410   7198  RISE       1
I__1137/O                                     LocalMux                    1099              8510   7198  RISE       1
I__1139/I                                     InMux                          0              8510   7449  RISE       1
I__1139/O                                     InMux                        662              9172   7449  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_8_LC_12_4_6/lcout
Path End         : uart_frame_decoder.state_1_8_LC_12_4_6/in3
Capture Clock    : uart_frame_decoder.state_1_8_LC_12_4_6/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_8_LC_12_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7198  RISE       3
I__1167/I                                     LocalMux                       0              7410   7198  RISE       1
I__1167/O                                     LocalMux                    1099              8510   7198  RISE       1
I__1170/I                                     InMux                          0              8510   7449  RISE       1
I__1170/O                                     InMux                        662              9172   7449  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.aux_3__0__0_LC_7_2_5/lcout
Path End         : uart_sync.Q_0__0_LC_7_2_2/in3
Capture Clock    : uart_sync.Q_0__0_LC_7_2_2/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_3__0__0_LC_7_2_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.aux_3__0__0_LC_7_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7449  RISE       1
I__197/I                              LocalMux                       0              7410   7449  RISE       1
I__197/O                              LocalMux                    1099              8510   7449  RISE       1
I__198/I                              InMux                          0              8510   7449  RISE       1
I__198/O                              InMux                        662              9172   7449  RISE       1
uart_sync.Q_0__0_LC_7_2_2/in3         LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.aux_1__0__0_LC_7_2_4/lcout
Path End         : uart_sync.aux_2__0__0_LC_7_2_0/in3
Capture Clock    : uart_sync.aux_2__0__0_LC_7_2_0/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_1__0__0_LC_7_2_4/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.aux_1__0__0_LC_7_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7449  RISE       1
I__201/I                              LocalMux                       0              7410   7449  RISE       1
I__201/O                              LocalMux                    1099              8510   7449  RISE       1
I__202/I                              InMux                          0              8510   7449  RISE       1
I__202/O                              InMux                        662              9172   7449  RISE       1
uart_sync.aux_2__0__0_LC_7_2_0/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_2__0__0_LC_7_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.aux_0__0__0_LC_7_2_1/lcout
Path End         : uart_sync.aux_1__0__0_LC_7_2_4/in3
Capture Clock    : uart_sync.aux_1__0__0_LC_7_2_4/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_0__0__0_LC_7_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.aux_0__0__0_LC_7_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7449  RISE       1
I__203/I                              LocalMux                       0              7410   7449  RISE       1
I__203/O                              LocalMux                    1099              8510   7449  RISE       1
I__204/I                              InMux                          0              8510   7449  RISE       1
I__204/O                              InMux                        662              9172   7449  RISE       1
uart_sync.aux_1__0__0_LC_7_2_4/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_1__0__0_LC_7_2_4/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.aux_2__0__0_LC_7_2_0/lcout
Path End         : uart_sync.aux_3__0__0_LC_7_2_5/in3
Capture Clock    : uart_sync.aux_3__0__0_LC_7_2_5/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_2__0__0_LC_7_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.aux_2__0__0_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   7449  RISE       1
I__199/I                              LocalMux                       0              7410   7449  RISE       1
I__199/O                              LocalMux                    1099              8510   7449  RISE       1
I__200/I                              InMux                          0              8510   7449  RISE       1
I__200/O                              InMux                        662              9172   7449  RISE       1
uart_sync.aux_3__0__0_LC_7_2_5/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_3__0__0_LC_7_2_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_3_LC_8_4_6/lcout
Path End         : uart.data_esr_3_LC_9_3_3/in3
Capture Clock    : uart.data_esr_3_LC_9_3_3/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_3_LC_8_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6522  RISE       2
I__447/I                        LocalMux                       0              7410   7449  RISE       1
I__447/O                        LocalMux                    1099              8510   7449  RISE       1
I__449/I                        InMux                          0              8510   7449  RISE       1
I__449/O                        InMux                        662              9172   7449  RISE       1
uart.data_esr_3_LC_9_3_3/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_9_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_0_LC_8_4_3/lcout
Path End         : uart.data_esr_0_LC_9_3_0/in3
Capture Clock    : uart.data_esr_0_LC_9_3_0/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_0_LC_8_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6946  RISE       2
I__458/I                        LocalMux                       0              7410   7449  RISE       1
I__458/O                        LocalMux                    1099              8510   7449  RISE       1
I__460/I                        InMux                          0              8510   7449  RISE       1
I__460/O                        InMux                        662              9172   7449  RISE       1
uart.data_esr_0_LC_9_3_0/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_9_3_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.timer_Count_1_LC_11_3_1/in3
Capture Clock    : uart.timer_Count_1_LC_11_3_1/clk
Setup Constraint : 11330p
Path slack       : 7449p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16621

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -709  RISE       4
I__803/I                            LocalMux                       0              7410   7449  RISE       1
I__803/O                            LocalMux                    1099              8510   7449  RISE       1
I__807/I                            InMux                          0              8510   7449  RISE       1
I__807/O                            InMux                        662              9172   7449  RISE       1
uart.timer_Count_1_LC_11_3_1/in3    LogicCell40_SEQ_MODE_1000      0              9172   7449  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_0_LC_10_2_6/sr
Capture Clock    : uart_frame_decoder.state_1_0_LC_10_2_6/clk
Setup Constraint : 11330p
Path slack       : 7675p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   11330
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16820

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1735
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9145
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6482  RISE      15
I__1261/I                                     LocalMux                       0              7410   7675  RISE       1
I__1261/O                                     LocalMux                    1099              8510   7675  RISE       1
I__1266/I                                     SRMux                          0              8510   7675  RISE       1
I__1266/O                                     SRMux                        636              9145   7675  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/sr     LogicCell40_SEQ_MODE_1001      0              9145   7675  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart_input_debug
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6518
---------------------------------------   ---- 
End-of-path arrival time (ps)             6518
 
Data path
pin name                                    model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
uart_input                                  Pc2Drone                    0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                      0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT                  IO_PAD                    510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001    490              1000   +INF  FALL       1
I__205/I                                    Odrv4                       0              1000   +INF  FALL       1
I__205/O                                    Odrv4                     649              1649   +INF  FALL       1
I__207/I                                    IoSpan4Mux                  0              1649   +INF  FALL       1
I__207/O                                    IoSpan4Mux                742              2391   +INF  FALL       1
I__209/I                                    LocalMux                    0              2391   +INF  FALL       1
I__209/O                                    LocalMux                  768              3159   +INF  FALL       1
I__211/I                                    IoInMux                     0              3159   +INF  FALL       1
I__211/O                                    IoInMux                   503              3662   +INF  FALL       1
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3662   +INF  FALL       1
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768              4430   +INF  FALL       1
uart_input_debug_obuf_iopad/DIN             IO_PAD                      0              4430   +INF  FALL       1
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2088              6518   +INF  FALL       1
uart_input_debug                            Pc2Drone                    0              6518   +INF  FALL       1


++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart_sync.aux_0__0__0_LC_7_2_1/in3
Capture Clock    : uart_sync.aux_0__0__0_LC_7_2_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -583
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3464
---------------------------------------   ---- 
End-of-path arrival time (ps)             3464
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__206/I                             Odrv4                          0              1000   +INF  FALL       1
I__206/O                             Odrv4                        649              1649   +INF  FALL       1
I__208/I                             Span4Mux_h                     0              1649   +INF  FALL       1
I__208/O                             Span4Mux_h                   543              2192   +INF  FALL       1
I__210/I                             LocalMux                       0              2192   +INF  FALL       1
I__210/O                             LocalMux                     768              2960   +INF  FALL       1
I__212/I                             InMux                          0              2960   +INF  FALL       1
I__212/O                             InMux                        503              3464   +INF  FALL       1
uart_sync.aux_0__0__0_LC_7_2_1/in3   LogicCell40_SEQ_MODE_1000      0              3464   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_0__0__0_LC_7_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_9_LC_12_4_7/lcout
Path End         : debug_state_output[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9148
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16558
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_9_LC_12_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       4
I__1146/I                                              LocalMux                       0              7410   +INF  RISE       1
I__1146/O                                              LocalMux                    1099              8510   +INF  RISE       1
I__1149/I                                              InMux                          0              8510   +INF  RISE       1
I__1149/O                                              InMux                        662              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNI3NAA1_3_LC_13_4_4/in0    LogicCell40_SEQ_MODE_0000      0              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNI3NAA1_3_LC_13_4_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10457   +INF  FALL       1
I__1132/I                                              Odrv4                          0             10457   +INF  FALL       1
I__1132/O                                              Odrv4                        649             11106   +INF  FALL       1
I__1133/I                                              Span4Mux_s3_v                  0             11106   +INF  FALL       1
I__1133/O                                              Span4Mux_s3_v                583             11688   +INF  FALL       1
I__1134/I                                              IoSpan4Mux                     0             11688   +INF  FALL       1
I__1134/O                                              IoSpan4Mux                   742             12430   +INF  FALL       1
I__1135/I                                              LocalMux                       0             12430   +INF  FALL       1
I__1135/O                                              LocalMux                     768             13198   +INF  FALL       1
I__1136/I                                              IoInMux                        0             13198   +INF  FALL       1
I__1136/O                                              IoInMux                      503             13702   +INF  FALL       1
debug_state_output_obuf_0_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0             13702   +INF  FALL       1
debug_state_output_obuf_0_preio/PADOUT                 PRE_IO_PIN_TYPE_011001       768             14470   +INF  FALL       1
debug_state_output_obuf_0_iopad/DIN                    IO_PAD                         0             14470   +INF  FALL       1
debug_state_output_obuf_0_iopad/PACKAGEPIN:out         IO_PAD                      2088             16558   +INF  FALL       1
debug_state_output[0]                                  Pc2Drone                       0             16558   +INF  FALL       1


++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_9_LC_12_4_7/lcout
Path End         : debug_state_output[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7505
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14915
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_9_LC_12_4_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   +INF  FALL       4
I__1146/I                                             LocalMux                       0              7410   +INF  FALL       1
I__1146/O                                             LocalMux                     768              8179   +INF  FALL       1
I__1150/I                                             InMux                          0              8179   +INF  FALL       1
I__1150/O                                             InMux                        503              8682   +INF  FALL       1
uart_frame_decoder.state_1_RNI8L5O_8_LC_13_4_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   +INF  FALL       1
uart_frame_decoder.state_1_RNI8L5O_8_LC_13_4_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   +INF  FALL       1
I__1163/I                                             Odrv4                          0              9556   +INF  FALL       1
I__1163/O                                             Odrv4                        649             10205   +INF  FALL       1
I__1164/I                                             Span4Mux_s3_v                  0             10205   +INF  FALL       1
I__1164/O                                             Span4Mux_s3_v                583             10788   +INF  FALL       1
I__1165/I                                             LocalMux                       0             10788   +INF  FALL       1
I__1165/O                                             LocalMux                     768             11556   +INF  FALL       1
I__1166/I                                             IoInMux                        0             11556   +INF  FALL       1
I__1166/O                                             IoInMux                      503             12059   +INF  FALL       1
debug_state_output_obuf_3_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             12059   +INF  FALL       1
debug_state_output_obuf_3_preio/PADOUT                PRE_IO_PIN_TYPE_011001       768             12827   +INF  FALL       1
debug_state_output_obuf_3_iopad/DIN                   IO_PAD                         0             12827   +INF  FALL       1
debug_state_output_obuf_3_iopad/PACKAGEPIN:out        IO_PAD                      2088             14915   +INF  FALL       1
debug_state_output[3]                                 Pc2Drone                       0             14915   +INF  FALL       1


++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_7_LC_12_4_5/lcout
Path End         : debug_state_output[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9267
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16677
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_7_LC_12_4_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       4
I__1120/I                                              LocalMux                       0              7410   +INF  RISE       1
I__1120/O                                              LocalMux                    1099              8510   +INF  RISE       1
I__1124/I                                              InMux                          0              8510   +INF  RISE       1
I__1124/O                                              InMux                        662              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/in3     LogicCell40_SEQ_MODE_0000      0              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/ltout   LogicCell40_SEQ_MODE_0000    609              9781   +INF  FALL       1
I__1102/I                                              CascadeMux                     0              9781   +INF  FALL       1
I__1102/O                                              CascadeMux                     0              9781   +INF  FALL       1
uart_frame_decoder.state_1_RNID8391_2_LC_13_4_6/in2    LogicCell40_SEQ_MODE_0000      0              9781   +INF  FALL       1
uart_frame_decoder.state_1_RNID8391_2_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000   1205             10986   +INF  FALL       1
I__1077/I                                              Odrv12                         0             10986   +INF  FALL       1
I__1077/O                                              Odrv12                      1232             12218   +INF  FALL       1
I__1078/I                                              Span12Mux_s3_v                 0             12218   +INF  FALL       1
I__1078/O                                              Span12Mux_s3_v               331             12549   +INF  FALL       1
I__1079/I                                              LocalMux                       0             12549   +INF  FALL       1
I__1079/O                                              LocalMux                     768             13317   +INF  FALL       1
I__1080/I                                              IoInMux                        0             13317   +INF  FALL       1
I__1080/O                                              IoInMux                      503             13821   +INF  FALL       1
debug_state_output_obuf_1_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0             13821   +INF  FALL       1
debug_state_output_obuf_1_preio/PADOUT                 PRE_IO_PIN_TYPE_011001       768             14589   +INF  FALL       1
debug_state_output_obuf_1_iopad/DIN                    IO_PAD                         0             14589   +INF  FALL       1
debug_state_output_obuf_1_iopad/PACKAGEPIN:out         IO_PAD                      2088             16677   +INF  FALL       1
debug_state_output[1]                                  Pc2Drone                       0             16677   +INF  FALL       1


++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_7_LC_12_4_5/lcout
Path End         : debug_state_output[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11399
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18809
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_7_LC_12_4_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       4
I__1120/I                                              LocalMux                       0              7410   +INF  RISE       1
I__1120/O                                              LocalMux                    1099              8510   +INF  RISE       1
I__1124/I                                              InMux                          0              8510   +INF  RISE       1
I__1124/O                                              InMux                        662              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/in3     LogicCell40_SEQ_MODE_0000      0              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/lcout   LogicCell40_SEQ_MODE_0000    874             10046   +INF  FALL       1
I__1117/I                                              LocalMux                       0             10046   +INF  FALL       1
I__1117/O                                              LocalMux                     768             10814   +INF  FALL       1
I__1118/I                                              InMux                          0             10814   +INF  FALL       1
I__1118/O                                              InMux                        503             11318   +INF  FALL       1
uart_frame_decoder.state_1_RNIUQR11_4_LC_13_4_0/in1    LogicCell40_SEQ_MODE_0000      0             11318   +INF  FALL       1
uart_frame_decoder.state_1_RNIUQR11_4_LC_13_4_0/lcout  LogicCell40_SEQ_MODE_0000   1232             12549   +INF  FALL       1
I__1173/I                                              Odrv4                          0             12549   +INF  FALL       1
I__1173/O                                              Odrv4                        649             13198   +INF  FALL       1
I__1174/I                                              IoSpan4Mux                     0             13198   +INF  FALL       1
I__1174/O                                              IoSpan4Mux                   742             13940   +INF  FALL       1
I__1175/I                                              IoSpan4Mux                     0             13940   +INF  FALL       1
I__1175/O                                              IoSpan4Mux                   742             14682   +INF  FALL       1
I__1176/I                                              LocalMux                       0             14682   +INF  FALL       1
I__1176/O                                              LocalMux                     768             15450   +INF  FALL       1
I__1177/I                                              IoInMux                        0             15450   +INF  FALL       1
I__1177/O                                              IoInMux                      503             15953   +INF  FALL       1
debug_state_output_obuf_2_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0             15953   +INF  FALL       1
debug_state_output_obuf_2_preio/PADOUT                 PRE_IO_PIN_TYPE_011001       768             16721   +INF  FALL       1
debug_state_output_obuf_2_iopad/DIN                    IO_PAD                         0             16721   +INF  FALL       1
debug_state_output_obuf_2_iopad/PACKAGEPIN:out         IO_PAD                      2088             18809   +INF  FALL       1
debug_state_output[2]                                  Pc2Drone                       0             18809   +INF  FALL       1


++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_data_rdy
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6168
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13578
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE      21
I__1220/I                                Odrv4                          0              7410   +INF  RISE       1
I__1220/O                                Odrv4                        596              8006   +INF  RISE       1
I__1230/I                                Span4Mux_h                     0              8006   +INF  RISE       1
I__1230/O                                Span4Mux_h                   517              8523   +INF  RISE       1
I__1241/I                                Span4Mux_s2_v                  0              8523   +INF  RISE       1
I__1241/O                                Span4Mux_s2_v                437              8960   +INF  RISE       1
I__1246/I                                LocalMux                       0              8960   +INF  RISE       1
I__1246/O                                LocalMux                    1099             10059   +INF  RISE       1
I__1257/I                                IoInMux                        0             10059   +INF  RISE       1
I__1257/O                                IoInMux                      662             10722   +INF  RISE       1
uart_data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10722   +INF  RISE       1
uart_data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             11490   +INF  FALL       1
uart_data_rdy_obuf_iopad/DIN             IO_PAD                         0             11490   +INF  FALL       1
uart_data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             13578   +INF  FALL       1
uart_data_rdy                            Pc2Drone                       0             13578   +INF  FALL       1


++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : debug_sinkdatavalid_output
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5227
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12637
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410   +INF  FALL      21
I__1223/I                                             Odrv4                          0              7410   +INF  FALL       1
I__1223/O                                             Odrv4                        649              8059   +INF  FALL       1
I__1234/I                                             Span4Mux_s2_v                  0              8059   +INF  FALL       1
I__1234/O                                             Span4Mux_s2_v                450              8510   +INF  FALL       1
I__1245/I                                             LocalMux                       0              8510   +INF  FALL       1
I__1245/O                                             LocalMux                     768              9278   +INF  FALL       1
I__1256/I                                             IoInMux                        0              9278   +INF  FALL       1
I__1256/O                                             IoInMux                      503              9781   +INF  FALL       1
debug_sinkdatavalid_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9781   +INF  FALL       1
debug_sinkdatavalid_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             10549   +INF  FALL       1
debug_sinkdatavalid_output_obuf_iopad/DIN             IO_PAD                         0             10549   +INF  FALL       1
debug_sinkdatavalid_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12637   +INF  FALL       1
debug_sinkdatavalid_output                            Pc2Drone                       0             12637   +INF  FALL       1


++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.source_data_valid_LC_7_1_2/lcout
Path End         : frame_decoder_dv
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7704
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15114
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.source_data_valid_LC_7_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       2
I__214/I                                             Odrv12                         0              7410   +INF  RISE       1
I__214/O                                             Odrv12                      1073              8483   +INF  RISE       1
I__216/I                                             Span12Mux_h                    0              8483   +INF  RISE       1
I__216/O                                             Span12Mux_h                 1073              9556   +INF  RISE       1
I__218/I                                             Sp12to4                        0              9556   +INF  RISE       1
I__218/O                                             Sp12to4                      596             10152   +INF  RISE       1
I__219/I                                             Span4Mux_s0_v                  0             10152   +INF  RISE       1
I__219/O                                             Span4Mux_s0_v                344             10496   +INF  RISE       1
I__220/I                                             LocalMux                       0             10496   +INF  RISE       1
I__220/O                                             LocalMux                    1099             11596   +INF  RISE       1
I__221/I                                             IoInMux                        0             11596   +INF  RISE       1
I__221/O                                             IoInMux                      662             12258   +INF  RISE       1
frame_decoder_dv_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0             12258   +INF  RISE       1
frame_decoder_dv_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001       768             13026   +INF  FALL       1
frame_decoder_dv_obuf_iopad/DIN                      IO_PAD                         0             13026   +INF  FALL       1
frame_decoder_dv_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2088             15114   +INF  FALL       1
frame_decoder_dv                                     Pc2Drone                       0             15114   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_9_LC_12_4_7/lcout
Path End         : uart_frame_decoder.state_1_10_LC_12_4_0/in2
Capture Clock    : uart_frame_decoder.state_1_10_LC_12_4_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_9_LC_12_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__1145/I                                     LocalMux                       0              7410   2662  FALL       1
I__1145/O                                     LocalMux                     768              8179   2662  FALL       1
I__1147/I                                     InMux                          0              8179   2662  FALL       1
I__1147/O                                     InMux                        503              8682   2662  FALL       1
I__1151/I                                     CascadeMux                     0              8682   2662  FALL       1
I__1151/O                                     CascadeMux                     0              8682   2662  FALL       1
uart_frame_decoder.state_1_10_LC_12_4_0/in2   LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_9_LC_12_4_7/lcout
Path End         : uart_frame_decoder.state_1_9_LC_12_4_7/in1
Capture Clock    : uart_frame_decoder.state_1_9_LC_12_4_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_9_LC_12_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__1145/I                                     LocalMux                       0              7410   2662  FALL       1
I__1145/O                                     LocalMux                     768              8179   2662  FALL       1
I__1148/I                                     InMux                          0              8179   2662  FALL       1
I__1148/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_9_LC_12_4_7/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_8_LC_12_4_6/lcout
Path End         : uart_frame_decoder.state_1_9_LC_12_4_7/in2
Capture Clock    : uart_frame_decoder.state_1_9_LC_12_4_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_8_LC_12_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1167/I                                     LocalMux                       0              7410   2662  FALL       1
I__1167/O                                     LocalMux                     768              8179   2662  FALL       1
I__1169/I                                     InMux                          0              8179   2662  FALL       1
I__1169/O                                     InMux                        503              8682   2662  FALL       1
I__1172/I                                     CascadeMux                     0              8682   2662  FALL       1
I__1172/O                                     CascadeMux                     0              8682   2662  FALL       1
uart_frame_decoder.state_1_9_LC_12_4_7/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_8_LC_12_4_6/lcout
Path End         : uart_frame_decoder.state_1_8_LC_12_4_6/in3
Capture Clock    : uart_frame_decoder.state_1_8_LC_12_4_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_8_LC_12_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1167/I                                     LocalMux                       0              7410   2662  FALL       1
I__1167/O                                     LocalMux                     768              8179   2662  FALL       1
I__1170/I                                     InMux                          0              8179   2662  FALL       1
I__1170/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_8_LC_12_4_6/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_7_LC_12_4_5/lcout
Path End         : uart_frame_decoder.state_1_7_LC_12_4_5/in2
Capture Clock    : uart_frame_decoder.state_1_7_LC_12_4_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_7_LC_12_4_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__1119/I                                     LocalMux                       0              7410   2662  FALL       1
I__1119/O                                     LocalMux                     768              8179   2662  FALL       1
I__1121/I                                     InMux                          0              8179   2662  FALL       1
I__1121/O                                     InMux                        503              8682   2662  FALL       1
I__1125/I                                     CascadeMux                     0              8682   2662  FALL       1
I__1125/O                                     CascadeMux                     0              8682   2662  FALL       1
uart_frame_decoder.state_1_7_LC_12_4_5/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_7_LC_12_4_5/lcout
Path End         : uart_frame_decoder.state_1_8_LC_12_4_6/in1
Capture Clock    : uart_frame_decoder.state_1_8_LC_12_4_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_7_LC_12_4_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__1119/I                                     LocalMux                       0              7410   2662  FALL       1
I__1119/O                                     LocalMux                     768              8179   2662  FALL       1
I__1122/I                                     InMux                          0              8179   2662  FALL       1
I__1122/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_8_LC_12_4_6/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_6_LC_12_4_4/lcout
Path End         : uart_frame_decoder.state_1_7_LC_12_4_5/in1
Capture Clock    : uart_frame_decoder.state_1_7_LC_12_4_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_6_LC_12_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1126/I                                     LocalMux                       0              7410   2662  FALL       1
I__1126/O                                     LocalMux                     768              8179   2662  FALL       1
I__1128/I                                     InMux                          0              8179   2662  FALL       1
I__1128/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_7_LC_12_4_5/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_6_LC_12_4_4/lcout
Path End         : uart_frame_decoder.state_1_6_LC_12_4_4/in2
Capture Clock    : uart_frame_decoder.state_1_6_LC_12_4_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_6_LC_12_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1126/I                                     LocalMux                       0              7410   2662  FALL       1
I__1126/O                                     LocalMux                     768              8179   2662  FALL       1
I__1129/I                                     InMux                          0              8179   2662  FALL       1
I__1129/O                                     InMux                        503              8682   2662  FALL       1
I__1131/I                                     CascadeMux                     0              8682   2662  FALL       1
I__1131/O                                     CascadeMux                     0              8682   2662  FALL       1
uart_frame_decoder.state_1_6_LC_12_4_4/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_5_LC_12_4_3/lcout
Path End         : uart_frame_decoder.state_1_6_LC_12_4_4/in3
Capture Clock    : uart_frame_decoder.state_1_6_LC_12_4_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_5_LC_12_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__1137/I                                     LocalMux                       0              7410   2662  FALL       1
I__1137/O                                     LocalMux                     768              8179   2662  FALL       1
I__1139/I                                     InMux                          0              8179   2662  FALL       1
I__1139/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_6_LC_12_4_4/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_5_LC_12_4_3/lcout
Path End         : uart_frame_decoder.state_1_5_LC_12_4_3/in2
Capture Clock    : uart_frame_decoder.state_1_5_LC_12_4_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_5_LC_12_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__1137/I                                     LocalMux                       0              7410   2662  FALL       1
I__1137/O                                     LocalMux                     768              8179   2662  FALL       1
I__1140/I                                     InMux                          0              8179   2662  FALL       1
I__1140/O                                     InMux                        503              8682   2662  FALL       1
I__1143/I                                     CascadeMux                     0              8682   2662  FALL       1
I__1143/O                                     CascadeMux                     0              8682   2662  FALL       1
uart_frame_decoder.state_1_5_LC_12_4_3/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_4_LC_12_4_2/lcout
Path End         : uart_frame_decoder.state_1_5_LC_12_4_3/in1
Capture Clock    : uart_frame_decoder.state_1_5_LC_12_4_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_4_LC_12_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1178/I                                     LocalMux                       0              7410   2662  FALL       1
I__1178/O                                     LocalMux                     768              8179   2662  FALL       1
I__1180/I                                     InMux                          0              8179   2662  FALL       1
I__1180/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_5_LC_12_4_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_4_LC_12_4_2/lcout
Path End         : uart_frame_decoder.state_1_4_LC_12_4_2/in2
Capture Clock    : uart_frame_decoder.state_1_4_LC_12_4_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_4_LC_12_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1178/I                                     LocalMux                       0              7410   2662  FALL       1
I__1178/O                                     LocalMux                     768              8179   2662  FALL       1
I__1181/I                                     InMux                          0              8179   2662  FALL       1
I__1181/O                                     InMux                        503              8682   2662  FALL       1
I__1183/I                                     CascadeMux                     0              8682   2662  FALL       1
I__1183/O                                     CascadeMux                     0              8682   2662  FALL       1
uart_frame_decoder.state_1_4_LC_12_4_2/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_3_LC_12_4_1/lcout
Path End         : uart_frame_decoder.state_1_4_LC_12_4_2/in3
Capture Clock    : uart_frame_decoder.state_1_4_LC_12_4_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_3_LC_12_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__1103/I                                     LocalMux                       0              7410   2662  FALL       1
I__1103/O                                     LocalMux                     768              8179   2662  FALL       1
I__1105/I                                     InMux                          0              8179   2662  FALL       1
I__1105/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_4_LC_12_4_2/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_3_LC_12_4_1/lcout
Path End         : uart_frame_decoder.state_1_3_LC_12_4_1/in2
Capture Clock    : uart_frame_decoder.state_1_3_LC_12_4_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_3_LC_12_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__1103/I                                     LocalMux                       0              7410   2662  FALL       1
I__1103/O                                     LocalMux                     768              8179   2662  FALL       1
I__1106/I                                     InMux                          0              8179   2662  FALL       1
I__1106/O                                     InMux                        503              8682   2662  FALL       1
I__1109/I                                     CascadeMux                     0              8682   2662  FALL       1
I__1109/O                                     CascadeMux                     0              8682   2662  FALL       1
uart_frame_decoder.state_1_3_LC_12_4_1/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_15_LC_12_3_7/lcout
Path End         : uart_frame_decoder.WDT_15_LC_12_3_7/in1
Capture Clock    : uart_frame_decoder.WDT_15_LC_12_3_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_15_LC_12_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1071/I                                  LocalMux                       0              7410   2662  FALL       1
I__1071/O                                  LocalMux                     768              8179   2662  FALL       1
I__1074/I                                  InMux                          0              8179   2662  FALL       1
I__1074/O                                  InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_15_LC_12_3_7/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.WDT_14_LC_12_3_6/in1
Capture Clock    : uart_frame_decoder.WDT_14_LC_12_3_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__962/I                                   LocalMux                       0              7410   2662  FALL       1
I__962/O                                   LocalMux                     768              8179   2662  FALL       1
I__967/I                                   InMux                          0              8179   2662  FALL       1
I__967/O                                   InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_14_LC_12_3_6/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_13_LC_12_3_5/lcout
Path End         : uart_frame_decoder.WDT_13_LC_12_3_5/in1
Capture Clock    : uart_frame_decoder.WDT_13_LC_12_3_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_13_LC_12_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__973/I                                   LocalMux                       0              7410   2662  FALL       1
I__973/O                                   LocalMux                     768              8179   2662  FALL       1
I__977/I                                   InMux                          0              8179   2662  FALL       1
I__977/O                                   InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_13_LC_12_3_5/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_12_LC_12_3_4/lcout
Path End         : uart_frame_decoder.WDT_12_LC_12_3_4/in1
Capture Clock    : uart_frame_decoder.WDT_12_LC_12_3_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_12_LC_12_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__982/I                                   LocalMux                       0              7410   2662  FALL       1
I__982/O                                   LocalMux                     768              8179   2662  FALL       1
I__985/I                                   InMux                          0              8179   2662  FALL       1
I__985/O                                   InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_12_LC_12_3_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_11_LC_12_3_3/lcout
Path End         : uart_frame_decoder.WDT_11_LC_12_3_3/in1
Capture Clock    : uart_frame_decoder.WDT_11_LC_12_3_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_11_LC_12_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__989/I                                   LocalMux                       0              7410   2662  FALL       1
I__989/O                                   LocalMux                     768              8179   2662  FALL       1
I__992/I                                   InMux                          0              8179   2662  FALL       1
I__992/O                                   InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_11_LC_12_3_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_10_LC_12_3_2/lcout
Path End         : uart_frame_decoder.WDT_10_LC_12_3_2/in1
Capture Clock    : uart_frame_decoder.WDT_10_LC_12_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_10_LC_12_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__996/I                                   LocalMux                       0              7410   2662  FALL       1
I__996/O                                   LocalMux                     768              8179   2662  FALL       1
I__1000/I                                  InMux                          0              8179   2662  FALL       1
I__1000/O                                  InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_10_LC_12_3_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_9_LC_12_3_1/lcout
Path End         : uart_frame_decoder.WDT_9_LC_12_3_1/in1
Capture Clock    : uart_frame_decoder.WDT_9_LC_12_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_9_LC_12_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1005/I                                 LocalMux                       0              7410   2662  FALL       1
I__1005/O                                 LocalMux                     768              8179   2662  FALL       1
I__1008/I                                 InMux                          0              8179   2662  FALL       1
I__1008/O                                 InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_9_LC_12_3_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_8_LC_12_3_0/in1
Capture Clock    : uart_frame_decoder.WDT_8_LC_12_3_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1012/I                                 LocalMux                       0              7410   2662  FALL       1
I__1012/O                                 LocalMux                     768              8179   2662  FALL       1
I__1015/I                                 InMux                          0              8179   2662  FALL       1
I__1015/O                                 InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_8_LC_12_3_0/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_7_LC_12_2_7/lcout
Path End         : uart_frame_decoder.WDT_7_LC_12_2_7/in1
Capture Clock    : uart_frame_decoder.WDT_7_LC_12_2_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_7_LC_12_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1021/I                                 LocalMux                       0              7410   2662  FALL       1
I__1021/O                                 LocalMux                     768              8179   2662  FALL       1
I__1024/I                                 InMux                          0              8179   2662  FALL       1
I__1024/O                                 InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_7_LC_12_2_7/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_6_LC_12_2_6/lcout
Path End         : uart_frame_decoder.WDT_6_LC_12_2_6/in1
Capture Clock    : uart_frame_decoder.WDT_6_LC_12_2_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_6_LC_12_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__887/I                                  LocalMux                       0              7410   2662  FALL       1
I__887/O                                  LocalMux                     768              8179   2662  FALL       1
I__890/I                                  InMux                          0              8179   2662  FALL       1
I__890/O                                  InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_6_LC_12_2_6/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_5_LC_12_2_5/lcout
Path End         : uart_frame_decoder.WDT_5_LC_12_2_5/in1
Capture Clock    : uart_frame_decoder.WDT_5_LC_12_2_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_5_LC_12_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__895/I                                  LocalMux                       0              7410   2662  FALL       1
I__895/O                                  LocalMux                     768              8179   2662  FALL       1
I__898/I                                  InMux                          0              8179   2662  FALL       1
I__898/O                                  InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_5_LC_12_2_5/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_4_LC_12_2_4/lcout
Path End         : uart_frame_decoder.WDT_4_LC_12_2_4/in1
Capture Clock    : uart_frame_decoder.WDT_4_LC_12_2_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_4_LC_12_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__903/I                                  LocalMux                       0              7410   2662  FALL       1
I__903/O                                  LocalMux                     768              8179   2662  FALL       1
I__906/I                                  InMux                          0              8179   2662  FALL       1
I__906/O                                  InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_4_LC_12_2_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_3_LC_12_2_3/lcout
Path End         : uart_frame_decoder.WDT_3_LC_12_2_3/in1
Capture Clock    : uart_frame_decoder.WDT_3_LC_12_2_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_3_LC_12_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__908/I                                  LocalMux                       0              7410   2662  FALL       1
I__908/O                                  LocalMux                     768              8179   2662  FALL       1
I__909/I                                  InMux                          0              8179   2662  FALL       1
I__909/O                                  InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_3_LC_12_2_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_2_LC_12_2_2/lcout
Path End         : uart_frame_decoder.WDT_2_LC_12_2_2/in1
Capture Clock    : uart_frame_decoder.WDT_2_LC_12_2_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_2_LC_12_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__911/I                                  LocalMux                       0              7410   2662  FALL       1
I__911/O                                  LocalMux                     768              8179   2662  FALL       1
I__912/I                                  InMux                          0              8179   2662  FALL       1
I__912/O                                  InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_2_LC_12_2_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_1_LC_12_2_1/lcout
Path End         : uart_frame_decoder.WDT_1_LC_12_2_1/in1
Capture Clock    : uart_frame_decoder.WDT_1_LC_12_2_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_1_LC_12_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__914/I                                  LocalMux                       0              7410   2662  FALL       1
I__914/O                                  LocalMux                     768              8179   2662  FALL       1
I__915/I                                  InMux                          0              8179   2662  FALL       1
I__915/O                                  InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_1_LC_12_2_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_0_LC_12_2_0/lcout
Path End         : uart_frame_decoder.WDT_0_LC_12_2_0/in1
Capture Clock    : uart_frame_decoder.WDT_0_LC_12_2_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_0_LC_12_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__916/I                                  LocalMux                       0              7410   2662  FALL       1
I__916/O                                  LocalMux                     768              8179   2662  FALL       1
I__917/I                                  InMux                          0              8179   2662  FALL       1
I__917/O                                  InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_0_LC_12_2_0/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_2_LC_11_4_2/lcout
Path End         : uart_frame_decoder.state_1_3_LC_12_4_1/in1
Capture Clock    : uart_frame_decoder.state_1_3_LC_12_4_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_2_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1110/I                                     LocalMux                       0              7410   2662  FALL       1
I__1110/O                                     LocalMux                     768              8179   2662  FALL       1
I__1113/I                                     InMux                          0              8179   2662  FALL       1
I__1113/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_3_LC_12_4_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_1_LC_11_4_1/lcout
Path End         : uart_frame_decoder.state_1_1_LC_11_4_1/in0
Capture Clock    : uart_frame_decoder.state_1_1_LC_11_4_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_1_LC_11_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__1154/I                                     LocalMux                       0              7410   2662  FALL       1
I__1154/O                                     LocalMux                     768              8179   2662  FALL       1
I__1159/I                                     InMux                          0              8179   2662  FALL       1
I__1159/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_1_LC_11_4_1/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_11_3_7/lcout
Path End         : uart.timer_Count_0_LC_11_3_7/in3
Capture Clock    : uart.timer_Count_0_LC_11_3_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_11_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__858/I                            LocalMux                       0              7410   2662  FALL       1
I__858/O                            LocalMux                     768              8179   2662  FALL       1
I__861/I                            InMux                          0              8179   2662  FALL       1
I__861/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_0_LC_11_3_7/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_11_3_7/lcout
Path End         : uart.timer_Count_1_LC_11_3_1/in1
Capture Clock    : uart.timer_Count_1_LC_11_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_11_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__858/I                            LocalMux                       0              7410   2662  FALL       1
I__858/O                            LocalMux                     768              8179   2662  FALL       1
I__862/I                            InMux                          0              8179   2662  FALL       1
I__862/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_1_LC_11_3_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.timer_Count_1_LC_11_3_1/in3
Capture Clock    : uart.timer_Count_1_LC_11_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__803/I                            LocalMux                       0              7410   2662  FALL       1
I__803/O                            LocalMux                     768              8179   2662  FALL       1
I__807/I                            InMux                          0              8179   2662  FALL       1
I__807/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_1_LC_11_3_1/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_0_LC_11_1_5/lcout
Path End         : uart_frame_decoder.count_0_LC_11_1_5/in3
Capture Clock    : uart_frame_decoder.count_0_LC_11_1_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_0_LC_11_1_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__764/I                                    LocalMux                       0              7410   2662  FALL       1
I__764/O                                    LocalMux                     768              8179   2662  FALL       1
I__768/I                                    InMux                          0              8179   2662  FALL       1
I__768/O                                    InMux                        503              8682   2662  FALL       1
uart_frame_decoder.count_0_LC_11_1_5/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.timer_Count_7_LC_10_5_6/in1
Capture Clock    : uart.timer_Count_7_LC_10_5_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__674/I                            LocalMux                       0              7410   2662  FALL       1
I__674/O                            LocalMux                     768              8179   2662  FALL       1
I__681/I                            InMux                          0              8179   2662  FALL       1
I__681/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_7_LC_10_5_6/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_5_5/lcout
Path End         : uart.timer_Count_6_LC_10_5_5/in1
Capture Clock    : uart.timer_Count_6_LC_10_5_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_5_5/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_5_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__691/I                            LocalMux                       0              7410   2662  FALL       1
I__691/O                            LocalMux                     768              8179   2662  FALL       1
I__695/I                            InMux                          0              8179   2662  FALL       1
I__695/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_6_LC_10_5_5/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_5_5/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.timer_Count_5_LC_10_5_4/in1
Capture Clock    : uart.timer_Count_5_LC_10_5_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__700/I                            LocalMux                       0              7410   2662  FALL       1
I__700/O                            LocalMux                     768              8179   2662  FALL       1
I__705/I                            InMux                          0              8179   2662  FALL       1
I__705/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_5_LC_10_5_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_10_5_3/lcout
Path End         : uart.timer_Count_4_LC_10_5_3/in1
Capture Clock    : uart.timer_Count_4_LC_10_5_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_10_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__712/I                            LocalMux                       0              7410   2662  FALL       1
I__712/O                            LocalMux                     768              8179   2662  FALL       1
I__717/I                            InMux                          0              8179   2662  FALL       1
I__717/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_4_LC_10_5_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_10_5_2/lcout
Path End         : uart.timer_Count_3_LC_10_5_2/in1
Capture Clock    : uart.timer_Count_3_LC_10_5_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_10_5_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__726/I                            LocalMux                       0              7410   2662  FALL       1
I__726/O                            LocalMux                     768              8179   2662  FALL       1
I__731/I                            InMux                          0              8179   2662  FALL       1
I__731/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_3_LC_10_5_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_5_1/lcout
Path End         : uart.timer_Count_2_LC_10_5_1/in1
Capture Clock    : uart.timer_Count_2_LC_10_5_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__738/I                            LocalMux                       0              7410   2662  FALL       1
I__738/O                            LocalMux                     768              8179   2662  FALL       1
I__743/I                            InMux                          0              8179   2662  FALL       1
I__743/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_2_LC_10_5_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_1_LC_10_1_6/lcout
Path End         : uart_frame_decoder.count_1_LC_10_1_6/in1
Capture Clock    : uart_frame_decoder.count_1_LC_10_1_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_1_LC_10_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__779/I                                    LocalMux                       0              7410   2662  FALL       1
I__779/O                                    LocalMux                     768              8179   2662  FALL       1
I__782/I                                    InMux                          0              8179   2662  FALL       1
I__782/O                                    InMux                        503              8682   2662  FALL       1
uart_frame_decoder.count_1_LC_10_1_6/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_1_LC_10_1_6/lcout
Path End         : uart_frame_decoder.count_2_LC_10_1_4/in1
Capture Clock    : uart_frame_decoder.count_2_LC_10_1_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_1_LC_10_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__779/I                                    LocalMux                       0              7410   2662  FALL       1
I__779/O                                    LocalMux                     768              8179   2662  FALL       1
I__783/I                                    InMux                          0              8179   2662  FALL       1
I__783/O                                    InMux                        503              8682   2662  FALL       1
uart_frame_decoder.count_2_LC_10_1_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_2_LC_10_1_4/lcout
Path End         : uart_frame_decoder.count_2_LC_10_1_4/in0
Capture Clock    : uart_frame_decoder.count_2_LC_10_1_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_2_LC_10_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__774/I                                    LocalMux                       0              7410   2662  FALL       1
I__774/O                                    LocalMux                     768              8179   2662  FALL       1
I__777/I                                    InMux                          0              8179   2662  FALL       1
I__777/O                                    InMux                        503              8682   2662  FALL       1
uart_frame_decoder.count_2_LC_10_1_4/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_9_4_3/lcout
Path End         : uart.state_2_LC_9_5_5/in1
Capture Clock    : uart.state_2_LC_9_5_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_9_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__560/I                     LocalMux                       0              7410   2662  FALL       1
I__560/O                     LocalMux                     768              8179   2662  FALL       1
I__563/I                     InMux                          0              8179   2662  FALL       1
I__563/O                     InMux                        503              8682   2662  FALL       1
uart.state_2_LC_9_5_5/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_9_1_0/lcout
Path End         : reset_module_System.count_0_LC_9_1_0/in0
Capture Clock    : reset_module_System.count_0_LC_9_1_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_9_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__475/I                                    LocalMux                       0              7410   2662  FALL       1
I__475/O                                    LocalMux                     768              8179   2662  FALL       1
I__479/I                                    InMux                          0              8179   2662  FALL       1
I__479/O                                    InMux                        503              8682   2662  FALL       1
reset_module_System.count_0_LC_9_1_0/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_4_LC_8_4_7/lcout
Path End         : uart.data_Aux_4_LC_8_4_7/in2
Capture Clock    : uart.data_Aux_4_LC_8_4_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_4_LC_8_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__952/I                        LocalMux                       0              7410   2662  FALL       1
I__952/O                        LocalMux                     768              8179   2662  FALL       1
I__954/I                        InMux                          0              8179   2662  FALL       1
I__954/O                        InMux                        503              8682   2662  FALL       1
I__956/I                        CascadeMux                     0              8682   2662  FALL       1
I__956/O                        CascadeMux                     0              8682   2662  FALL       1
uart.data_Aux_4_LC_8_4_7/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_3_LC_8_4_6/lcout
Path End         : uart.data_esr_3_LC_9_3_3/in3
Capture Clock    : uart.data_esr_3_LC_9_3_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_3_LC_8_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__447/I                        LocalMux                       0              7410   2662  FALL       1
I__447/O                        LocalMux                     768              8179   2662  FALL       1
I__449/I                        InMux                          0              8179   2662  FALL       1
I__449/O                        InMux                        503              8682   2662  FALL       1
uart.data_esr_3_LC_9_3_3/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_9_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_1_LC_8_4_4/lcout
Path End         : uart.data_Aux_1_LC_8_4_4/in2
Capture Clock    : uart.data_Aux_1_LC_8_4_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_1_LC_8_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__832/I                        LocalMux                       0              7410   2662  FALL       1
I__832/O                        LocalMux                     768              8179   2662  FALL       1
I__834/I                        InMux                          0              8179   2662  FALL       1
I__834/O                        InMux                        503              8682   2662  FALL       1
I__836/I                        CascadeMux                     0              8682   2662  FALL       1
I__836/O                        CascadeMux                     0              8682   2662  FALL       1
uart.data_Aux_1_LC_8_4_4/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_0_LC_8_4_3/lcout
Path End         : uart.data_Aux_0_LC_8_4_3/in0
Capture Clock    : uart.data_Aux_0_LC_8_4_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_0_LC_8_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__457/I                        LocalMux                       0              7410   2662  FALL       1
I__457/O                        LocalMux                     768              8179   2662  FALL       1
I__459/I                        InMux                          0              8179   2662  FALL       1
I__459/O                        InMux                        503              8682   2662  FALL       1
uart.data_Aux_0_LC_8_4_3/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_21_LC_8_3_4/lcout
Path End         : reset_module_System.count_21_LC_8_3_4/in1
Capture Clock    : reset_module_System.count_21_LC_8_3_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_8_3_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_21_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__268/I                                     LocalMux                       0              7410   2662  FALL       1
I__268/O                                     LocalMux                     768              8179   2662  FALL       1
I__270/I                                     InMux                          0              8179   2662  FALL       1
I__270/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_21_LC_8_3_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_8_3_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_20_LC_8_3_3/lcout
Path End         : reset_module_System.count_20_LC_8_3_3/in1
Capture Clock    : reset_module_System.count_20_LC_8_3_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_8_3_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_20_LC_8_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__412/I                                     LocalMux                       0              7410   2662  FALL       1
I__412/O                                     LocalMux                     768              8179   2662  FALL       1
I__414/I                                     InMux                          0              8179   2662  FALL       1
I__414/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_20_LC_8_3_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_8_3_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_8_3_2/lcout
Path End         : reset_module_System.count_19_LC_8_3_2/in1
Capture Clock    : reset_module_System.count_19_LC_8_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_8_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__241/I                                     LocalMux                       0              7410   2662  FALL       1
I__241/O                                     LocalMux                     768              8179   2662  FALL       1
I__243/I                                     InMux                          0              8179   2662  FALL       1
I__243/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_19_LC_8_3_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_8_3_1/lcout
Path End         : reset_module_System.count_18_LC_8_3_1/in1
Capture Clock    : reset_module_System.count_18_LC_8_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_8_3_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_8_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__427/I                                     LocalMux                       0              7410   2662  FALL       1
I__427/O                                     LocalMux                     768              8179   2662  FALL       1
I__429/I                                     InMux                          0              8179   2662  FALL       1
I__429/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_18_LC_8_3_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_8_3_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_8_3_0/lcout
Path End         : reset_module_System.count_17_LC_8_3_0/in1
Capture Clock    : reset_module_System.count_17_LC_8_3_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_8_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_8_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__490/I                                     LocalMux                       0              7410   2662  FALL       1
I__490/O                                     LocalMux                     768              8179   2662  FALL       1
I__492/I                                     InMux                          0              8179   2662  FALL       1
I__492/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_17_LC_8_3_0/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_8_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_8_2_7/lcout
Path End         : reset_module_System.count_16_LC_8_2_7/in1
Capture Clock    : reset_module_System.count_16_LC_8_2_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__436/I                                     LocalMux                       0              7410   2662  FALL       1
I__436/O                                     LocalMux                     768              8179   2662  FALL       1
I__438/I                                     InMux                          0              8179   2662  FALL       1
I__438/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_16_LC_8_2_7/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_15_LC_8_2_6/lcout
Path End         : reset_module_System.count_15_LC_8_2_6/in1
Capture Clock    : reset_module_System.count_15_LC_8_2_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_8_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_15_LC_8_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__248/I                                     LocalMux                       0              7410   2662  FALL       1
I__248/O                                     LocalMux                     768              8179   2662  FALL       1
I__250/I                                     InMux                          0              8179   2662  FALL       1
I__250/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_15_LC_8_2_6/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_8_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_14_LC_8_2_5/lcout
Path End         : reset_module_System.count_14_LC_8_2_5/in1
Capture Clock    : reset_module_System.count_14_LC_8_2_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_8_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_14_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__494/I                                     LocalMux                       0              7410   2662  FALL       1
I__494/O                                     LocalMux                     768              8179   2662  FALL       1
I__496/I                                     InMux                          0              8179   2662  FALL       1
I__496/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_14_LC_8_2_5/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_8_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_8_2_4/lcout
Path End         : reset_module_System.count_13_LC_8_2_4/in1
Capture Clock    : reset_module_System.count_13_LC_8_2_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_8_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__254/I                                     LocalMux                       0              7410   2662  FALL       1
I__254/O                                     LocalMux                     768              8179   2662  FALL       1
I__256/I                                     InMux                          0              8179   2662  FALL       1
I__256/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_13_LC_8_2_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_12_LC_8_2_3/lcout
Path End         : reset_module_System.count_12_LC_8_2_3/in1
Capture Clock    : reset_module_System.count_12_LC_8_2_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_8_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_12_LC_8_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__482/I                                     LocalMux                       0              7410   2662  FALL       1
I__482/O                                     LocalMux                     768              8179   2662  FALL       1
I__484/I                                     InMux                          0              8179   2662  FALL       1
I__484/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_12_LC_8_2_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_8_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_11_LC_8_2_2/lcout
Path End         : reset_module_System.count_11_LC_8_2_2/in1
Capture Clock    : reset_module_System.count_11_LC_8_2_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_8_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_11_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__357/I                                     LocalMux                       0              7410   2662  FALL       1
I__357/O                                     LocalMux                     768              8179   2662  FALL       1
I__359/I                                     InMux                          0              8179   2662  FALL       1
I__359/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_11_LC_8_2_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_8_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_10_LC_8_2_1/lcout
Path End         : reset_module_System.count_10_LC_8_2_1/in1
Capture Clock    : reset_module_System.count_10_LC_8_2_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_8_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_10_LC_8_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__353/I                                     LocalMux                       0              7410   2662  FALL       1
I__353/O                                     LocalMux                     768              8179   2662  FALL       1
I__355/I                                     InMux                          0              8179   2662  FALL       1
I__355/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_10_LC_8_2_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_8_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_9_LC_8_2_0/lcout
Path End         : reset_module_System.count_9_LC_8_2_0/in1
Capture Clock    : reset_module_System.count_9_LC_8_2_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_8_2_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_9_LC_8_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__399/I                                    LocalMux                       0              7410   2662  FALL       1
I__399/O                                    LocalMux                     768              8179   2662  FALL       1
I__401/I                                    InMux                          0              8179   2662  FALL       1
I__401/O                                    InMux                        503              8682   2662  FALL       1
reset_module_System.count_9_LC_8_2_0/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_8_2_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_8_1_7/lcout
Path End         : reset_module_System.count_8_LC_8_1_7/in1
Capture Clock    : reset_module_System.count_8_LC_8_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_8_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__408/I                                    LocalMux                       0              7410   2662  FALL       1
I__408/O                                    LocalMux                     768              8179   2662  FALL       1
I__410/I                                    InMux                          0              8179   2662  FALL       1
I__410/O                                    InMux                        503              8682   2662  FALL       1
reset_module_System.count_8_LC_8_1_7/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_7_LC_8_1_6/lcout
Path End         : reset_module_System.count_7_LC_8_1_6/in1
Capture Clock    : reset_module_System.count_7_LC_8_1_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_8_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_7_LC_8_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__404/I                                    LocalMux                       0              7410   2662  FALL       1
I__404/O                                    LocalMux                     768              8179   2662  FALL       1
I__406/I                                    InMux                          0              8179   2662  FALL       1
I__406/O                                    InMux                        503              8682   2662  FALL       1
reset_module_System.count_7_LC_8_1_6/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_8_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_6_LC_8_1_5/lcout
Path End         : reset_module_System.count_6_LC_8_1_5/in1
Capture Clock    : reset_module_System.count_6_LC_8_1_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_8_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_6_LC_8_1_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__422/I                                    LocalMux                       0              7410   2662  FALL       1
I__422/O                                    LocalMux                     768              8179   2662  FALL       1
I__424/I                                    InMux                          0              8179   2662  FALL       1
I__424/O                                    InMux                        503              8682   2662  FALL       1
reset_module_System.count_6_LC_8_1_5/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_8_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_5_LC_8_1_4/lcout
Path End         : reset_module_System.count_5_LC_8_1_4/in1
Capture Clock    : reset_module_System.count_5_LC_8_1_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_8_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_5_LC_8_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__395/I                                    LocalMux                       0              7410   2662  FALL       1
I__395/O                                    LocalMux                     768              8179   2662  FALL       1
I__397/I                                    InMux                          0              8179   2662  FALL       1
I__397/O                                    InMux                        503              8682   2662  FALL       1
reset_module_System.count_5_LC_8_1_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_8_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_4_LC_8_1_3/lcout
Path End         : reset_module_System.count_4_LC_8_1_3/in1
Capture Clock    : reset_module_System.count_4_LC_8_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_8_1_3/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_4_LC_8_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__432/I                                    LocalMux                       0              7410   2662  FALL       1
I__432/O                                    LocalMux                     768              8179   2662  FALL       1
I__434/I                                    InMux                          0              8179   2662  FALL       1
I__434/O                                    InMux                        503              8682   2662  FALL       1
reset_module_System.count_4_LC_8_1_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_8_1_3/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_3_LC_8_1_2/lcout
Path End         : reset_module_System.count_3_LC_8_1_2/in1
Capture Clock    : reset_module_System.count_3_LC_8_1_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_8_1_2/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_3_LC_8_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__418/I                                    LocalMux                       0              7410   2662  FALL       1
I__418/O                                    LocalMux                     768              8179   2662  FALL       1
I__420/I                                    InMux                          0              8179   2662  FALL       1
I__420/O                                    InMux                        503              8682   2662  FALL       1
reset_module_System.count_3_LC_8_1_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_8_1_2/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_6_LC_7_5_1/lcout
Path End         : uart.data_Aux_6_LC_7_5_1/in0
Capture Clock    : uart.data_Aux_6_LC_7_5_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_6_LC_7_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__944/I                        LocalMux                       0              7410   2662  FALL       1
I__944/O                        LocalMux                     768              8179   2662  FALL       1
I__946/I                        InMux                          0              8179   2662  FALL       1
I__946/O                        InMux                        503              8682   2662  FALL       1
uart.data_Aux_6_LC_7_5_1/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_4_7/lcout
Path End         : uart.bit_Count_2_LC_7_4_7/in2
Capture Clock    : uart.bit_Count_2_LC_7_4_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      10
I__313/I                         LocalMux                       0              7410   2662  FALL       1
I__313/O                         LocalMux                     768              8179   2662  FALL       1
I__319/I                         InMux                          0              8179   2662  FALL       1
I__319/O                         InMux                        503              8682   2662  FALL       1
I__327/I                         CascadeMux                     0              8682   2662  FALL       1
I__327/O                         CascadeMux                     0              8682   2662  FALL       1
uart.bit_Count_2_LC_7_4_7/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_7_4_4/lcout
Path End         : uart.bit_Count_1_LC_7_4_4/in1
Capture Clock    : uart.bit_Count_1_LC_7_4_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_7_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      11
I__295/I                         LocalMux                       0              7410   2662  FALL       1
I__295/O                         LocalMux                     768              8179   2662  FALL       1
I__301/I                         InMux                          0              8179   2662  FALL       1
I__301/O                         InMux                        503              8682   2662  FALL       1
uart.bit_Count_1_LC_7_4_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.bit_Count_0_LC_7_4_2/in0
Capture Clock    : uart.bit_Count_0_LC_7_4_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__279/I                         LocalMux                       0              7410   2662  FALL       1
I__279/O                         LocalMux                     768              8179   2662  FALL       1
I__285/I                         InMux                          0              8179   2662  FALL       1
I__285/O                         InMux                        503              8682   2662  FALL       1
uart.bit_Count_0_LC_7_4_2/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.bit_Count_1_LC_7_4_4/in0
Capture Clock    : uart.bit_Count_1_LC_7_4_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__279/I                         LocalMux                       0              7410   2662  FALL       1
I__279/O                         LocalMux                     768              8179   2662  FALL       1
I__286/I                         InMux                          0              8179   2662  FALL       1
I__286/O                         InMux                        503              8682   2662  FALL       1
uart.bit_Count_1_LC_7_4_4/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_2_LC_7_3_4/lcout
Path End         : uart.data_Aux_2_LC_7_3_4/in2
Capture Clock    : uart.data_Aux_2_LC_7_3_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_2_LC_7_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__451/I                        LocalMux                       0              7410   2662  FALL       1
I__451/O                        LocalMux                     768              8179   2662  FALL       1
I__453/I                        InMux                          0              8179   2662  FALL       1
I__453/O                        InMux                        503              8682   2662  FALL       1
I__455/I                        CascadeMux                     0              8682   2662  FALL       1
I__455/O                        CascadeMux                     0              8682   2662  FALL       1
uart.data_Aux_2_LC_7_3_4/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_7_LC_7_3_2/lcout
Path End         : uart.data_Aux_7_LC_7_3_2/in2
Capture Clock    : uart.data_Aux_7_LC_7_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_7_LC_7_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__505/I                        LocalMux                       0              7410   2662  FALL       1
I__505/O                        LocalMux                     768              8179   2662  FALL       1
I__507/I                        InMux                          0              8179   2662  FALL       1
I__507/O                        InMux                        503              8682   2662  FALL       1
I__509/I                        CascadeMux                     0              8682   2662  FALL       1
I__509/O                        CascadeMux                     0              8682   2662  FALL       1
uart.data_Aux_7_LC_7_3_2/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_5_LC_7_3_1/lcout
Path End         : uart.data_Aux_5_LC_7_3_1/in1
Capture Clock    : uart.data_Aux_5_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_5_LC_7_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__441/I                        LocalMux                       0              7410   2662  FALL       1
I__441/O                        LocalMux                     768              8179   2662  FALL       1
I__443/I                        InMux                          0              8179   2662  FALL       1
I__443/O                        InMux                        503              8682   2662  FALL       1
uart.data_Aux_5_LC_7_3_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.aux_3__0__0_LC_7_2_5/lcout
Path End         : uart_sync.Q_0__0_LC_7_2_2/in3
Capture Clock    : uart_sync.Q_0__0_LC_7_2_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_3__0__0_LC_7_2_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.aux_3__0__0_LC_7_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__197/I                              LocalMux                       0              7410   2662  FALL       1
I__197/O                              LocalMux                     768              8179   2662  FALL       1
I__198/I                              InMux                          0              8179   2662  FALL       1
I__198/O                              InMux                        503              8682   2662  FALL       1
uart_sync.Q_0__0_LC_7_2_2/in3         LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.aux_1__0__0_LC_7_2_4/lcout
Path End         : uart_sync.aux_2__0__0_LC_7_2_0/in3
Capture Clock    : uart_sync.aux_2__0__0_LC_7_2_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_1__0__0_LC_7_2_4/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.aux_1__0__0_LC_7_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__201/I                              LocalMux                       0              7410   2662  FALL       1
I__201/O                              LocalMux                     768              8179   2662  FALL       1
I__202/I                              InMux                          0              8179   2662  FALL       1
I__202/O                              InMux                        503              8682   2662  FALL       1
uart_sync.aux_2__0__0_LC_7_2_0/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_2__0__0_LC_7_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_5_LC_7_3_1/in0
Capture Clock    : uart.data_Aux_5_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__627/I                         LocalMux                       0              7410   2662  FALL       1
I__627/O                         LocalMux                     768              8179   2662  FALL       1
I__632/I                         InMux                          0              8179   2662  FALL       1
I__632/O                         InMux                        503              8682   2662  FALL       1
uart.data_Aux_5_LC_7_3_1/in0     LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_2_LC_7_3_4/in3
Capture Clock    : uart.data_Aux_2_LC_7_3_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__627/I                         LocalMux                       0              7410   2662  FALL       1
I__627/O                         LocalMux                     768              8179   2662  FALL       1
I__633/I                         InMux                          0              8179   2662  FALL       1
I__633/O                         InMux                        503              8682   2662  FALL       1
uart.data_Aux_2_LC_7_3_4/in3     LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_7_LC_7_3_2/in3
Capture Clock    : uart.data_Aux_7_LC_7_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__627/I                         LocalMux                       0              7410   2662  FALL       1
I__627/O                         LocalMux                     768              8179   2662  FALL       1
I__634/I                         InMux                          0              8179   2662  FALL       1
I__634/O                         InMux                        503              8682   2662  FALL       1
uart.data_Aux_7_LC_7_3_2/in3     LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.aux_0__0__0_LC_7_2_1/lcout
Path End         : uart_sync.aux_1__0__0_LC_7_2_4/in3
Capture Clock    : uart_sync.aux_1__0__0_LC_7_2_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_0__0__0_LC_7_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.aux_0__0__0_LC_7_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__203/I                              LocalMux                       0              7410   2662  FALL       1
I__203/O                              LocalMux                     768              8179   2662  FALL       1
I__204/I                              InMux                          0              8179   2662  FALL       1
I__204/O                              InMux                        503              8682   2662  FALL       1
uart_sync.aux_1__0__0_LC_7_2_4/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_1__0__0_LC_7_2_4/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.aux_2__0__0_LC_7_2_0/lcout
Path End         : uart_sync.aux_3__0__0_LC_7_2_5/in3
Capture Clock    : uart_sync.aux_3__0__0_LC_7_2_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_2__0__0_LC_7_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.aux_2__0__0_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__199/I                              LocalMux                       0              7410   2662  FALL       1
I__199/O                              LocalMux                     768              8179   2662  FALL       1
I__200/I                              InMux                          0              8179   2662  FALL       1
I__200/O                              InMux                        503              8682   2662  FALL       1
uart_sync.aux_3__0__0_LC_7_2_5/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_3__0__0_LC_7_2_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.source_data_valid_LC_7_1_2/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_7_1_2/in2
Capture Clock    : uart_frame_decoder.source_data_valid_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.source_data_valid_LC_7_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__213/I                                             LocalMux                       0              7410   2662  FALL       1
I__213/O                                             LocalMux                     768              8179   2662  FALL       1
I__215/I                                             InMux                          0              8179   2662  FALL       1
I__215/O                                             InMux                        503              8682   2662  FALL       1
I__217/I                                             CascadeMux                     0              8682   2662  FALL       1
I__217/O                                             CascadeMux                     0              8682   2662  FALL       1
uart_frame_decoder.source_data_valid_LC_7_1_2/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_0_LC_8_4_3/lcout
Path End         : uart.data_esr_0_LC_9_3_0/in3
Capture Clock    : uart.data_esr_0_LC_9_3_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_0_LC_8_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__458/I                        LocalMux                       0              7410   2662  FALL       1
I__458/O                        LocalMux                     768              8179   2662  FALL       1
I__460/I                        InMux                          0              8179   2662  FALL       1
I__460/O                        InMux                        503              8682   2662  FALL       1
uart.data_esr_0_LC_9_3_0/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_9_3_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_9_4_3/lcout
Path End         : uart.state_1_LC_9_4_3/in1
Capture Clock    : uart.state_1_LC_9_4_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_9_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__561/I                     LocalMux                       0              7410   2662  FALL       1
I__561/O                     LocalMux                     768              8179   2662  FALL       1
I__564/I                     InMux                          0              8179   2662  FALL       1
I__564/O                     InMux                        503              8682   2662  FALL       1
uart.state_1_LC_9_4_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_2_LC_11_4_2/lcout
Path End         : uart_frame_decoder.state_1_2_LC_11_4_2/in1
Capture Clock    : uart_frame_decoder.state_1_2_LC_11_4_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_2_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1111/I                                     LocalMux                       0              7410   2662  FALL       1
I__1111/O                                     LocalMux                     768              8179   2662  FALL       1
I__1114/I                                     InMux                          0              8179   2662  FALL       1
I__1114/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_2_LC_11_4_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_0_LC_10_2_6/sr
Capture Clock    : uart_frame_decoder.state_1_0_LC_10_2_6/clk
Hold Constraint  : 0p
Path slack       : 3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1298
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1261/I                                     LocalMux                       0              7410   3205  FALL       1
I__1261/O                                     LocalMux                     768              8179   3205  FALL       1
I__1266/I                                     SRMux                          0              8179   3205  FALL       1
I__1266/O                                     SRMux                        530              8708   3205  FALL       1
uart_frame_decoder.state_1_0_LC_10_2_6/sr     LogicCell40_SEQ_MODE_1001      0              8708   3205  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.bit_Count_1_LC_7_4_4/in2
Capture Clock    : uart.bit_Count_1_LC_7_4_4/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1855
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9265
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__279/I                             LocalMux                       0              7410   2662  FALL       1
I__279/O                             LocalMux                     768              8179   2662  FALL       1
I__284/I                             InMux                          0              8179   3245  FALL       1
I__284/O                             InMux                        503              8682   3245  FALL       1
uart.state_RNI4ENK_3_LC_7_4_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.state_RNI4ENK_3_LC_7_4_3/ltout  LogicCell40_SEQ_MODE_0000    583              9265   3245  RISE       1
I__230/I                             CascadeMux                     0              9265   3245  RISE       1
I__230/O                             CascadeMux                     0              9265   3245  RISE       1
uart.bit_Count_1_LC_7_4_4/in2        LogicCell40_SEQ_MODE_1000      0              9265   3245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.reset_LC_9_1_2/in2
Capture Clock    : reset_module_System.reset_LC_9_1_2/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1855
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9265
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__384/I                                             LocalMux                       0              7410   3245  FALL       1
I__384/O                                             LocalMux                     768              8179   3245  FALL       1
I__387/I                                             InMux                          0              8179   3245  FALL       1
I__387/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   3245  RISE       1
I__425/I                                             CascadeMux                     0              9265   3245  RISE       1
I__425/O                                             CascadeMux                     0              9265   3245  RISE       1
reset_module_System.reset_LC_9_1_2/in2               LogicCell40_SEQ_MODE_1000      0              9265   3245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.state_0_LC_10_1_2/in2
Capture Clock    : uart.state_0_LC_10_1_2/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1855
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9265
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1193/I                                 LocalMux                       0              7410   3245  FALL       1
I__1193/O                                 LocalMux                     768              8179   3245  FALL       1
I__1202/I                                 InMux                          0              8179   3245  FALL       1
I__1202/O                                 InMux                        503              8682   3245  FALL       1
uart.state_RNO_0_0_LC_10_1_1/in3          LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.state_RNO_0_0_LC_10_1_1/ltout        LogicCell40_SEQ_MODE_0000    583              9265   3245  RISE       1
I__520/I                                  CascadeMux                     0              9265   3245  RISE       1
I__520/O                                  CascadeMux                     0              9265   3245  RISE       1
uart.state_0_LC_10_1_2/in2                LogicCell40_SEQ_MODE_1000      0              9265   3245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_10_1_2/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.data_Aux_6_LC_7_5_1/in2
Capture Clock    : uart.data_Aux_6_LC_7_5_1/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1855
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9265
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__280/I                              LocalMux                       0              7410   3245  FALL       1
I__280/O                              LocalMux                     768              8179   3245  FALL       1
I__288/I                              InMux                          0              8179   3245  FALL       1
I__288/O                              InMux                        503              8682   3245  FALL       1
uart.data_Aux_RNO_0_6_LC_7_5_0/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.data_Aux_RNO_0_6_LC_7_5_0/ltout  LogicCell40_SEQ_MODE_0000    583              9265   3245  RISE       1
I__225/I                              CascadeMux                     0              9265   3245  RISE       1
I__225/O                              CascadeMux                     0              9265   3245  RISE       1
uart.data_Aux_6_LC_7_5_1/in2          LogicCell40_SEQ_MODE_1000      0              9265   3245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_0_LC_11_1_5/lcout
Path End         : uart_frame_decoder.count_1_LC_10_1_6/in2
Capture Clock    : uart_frame_decoder.count_1_LC_10_1_6/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1855
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9265
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_0_LC_11_1_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__765/I                                            LocalMux                       0              7410   3245  FALL       1
I__765/O                                            LocalMux                     768              8179   3245  FALL       1
I__769/I                                            InMux                          0              8179   3245  FALL       1
I__769/O                                            InMux                        503              8682   3245  FALL       1
uart_frame_decoder.count_RNIV5MS_0_LC_10_1_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart_frame_decoder.count_RNIV5MS_0_LC_10_1_5/ltout  LogicCell40_SEQ_MODE_0000    583              9265   3245  RISE       1
I__579/I                                            CascadeMux                     0              9265   3245  RISE       1
I__579/O                                            CascadeMux                     0              9265   3245  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/in2            LogicCell40_SEQ_MODE_1000      0              9265   3245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.state_3_LC_9_2_7/in2
Capture Clock    : uart.state_3_LC_9_2_7/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1855
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9265
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1194/I                                 LocalMux                       0              7410   3245  FALL       1
I__1194/O                                 LocalMux                     768              8179   3245  FALL       1
I__1203/I                                 InMux                          0              8179   3245  FALL       1
I__1203/O                                 InMux                        503              8682   3245  FALL       1
uart.state_RNO_0_3_LC_9_2_6/in3           LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.state_RNO_0_3_LC_9_2_6/ltout         LogicCell40_SEQ_MODE_0000    583              9265   3245  RISE       1
I__461/I                                  CascadeMux                     0              9265   3245  RISE       1
I__461/O                                  CascadeMux                     0              9265   3245  RISE       1
uart.state_3_LC_9_2_7/in2                 LogicCell40_SEQ_MODE_1000      0              9265   3245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.count_0_LC_11_1_5/in0
Capture Clock    : uart_frame_decoder.count_0_LC_11_1_5/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1219/I                                 Odrv4                          0              7410   3311  FALL       1
I__1219/O                                 Odrv4                        649              8059   3311  FALL       1
I__1228/I                                 LocalMux                       0              8059   3311  FALL       1
I__1228/O                                 LocalMux                     768              8828   3311  FALL       1
I__1239/I                                 InMux                          0              8828   3311  FALL       1
I__1239/O                                 InMux                        503              9331   3311  FALL       1
uart_frame_decoder.count_0_LC_11_1_5/in0  LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_0_LC_10_1_2/lcout
Path End         : uart.state_1_LC_9_4_3/in3
Capture Clock    : uart.state_1_LC_9_4_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_10_1_2/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_0_LC_10_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL       2
I__516/I                      Odrv4                          0              7410   3311  FALL       1
I__516/O                      Odrv4                        649              8059   3311  FALL       1
I__518/I                      LocalMux                       0              8059   3311  FALL       1
I__518/O                      LocalMux                     768              8828   3311  FALL       1
I__519/I                      InMux                          0              8828   3311  FALL       1
I__519/O                      InMux                        503              9331   3311  FALL       1
uart.state_1_LC_9_4_3/in3     LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_5_LC_7_3_1/lcout
Path End         : uart.data_esr_5_LC_9_3_5/in3
Capture Clock    : uart.data_esr_5_LC_9_3_5/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_5_LC_7_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__442/I                        Odrv4                          0              7410   3311  FALL       1
I__442/O                        Odrv4                        649              8059   3311  FALL       1
I__444/I                        LocalMux                       0              8059   3311  FALL       1
I__444/O                        LocalMux                     768              8828   3311  FALL       1
I__445/I                        InMux                          0              8828   3311  FALL       1
I__445/O                        InMux                        503              9331   3311  FALL       1
uart.data_esr_5_LC_9_3_5/in3    LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_9_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_3_LC_8_4_6/lcout
Path End         : uart.data_Aux_3_LC_8_4_6/in1
Capture Clock    : uart.data_Aux_3_LC_8_4_6/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_3_LC_8_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__446/I                        Odrv4                          0              7410   3311  FALL       1
I__446/O                        Odrv4                        649              8059   3311  FALL       1
I__448/I                        LocalMux                       0              8059   3311  FALL       1
I__448/O                        LocalMux                     768              8828   3311  FALL       1
I__450/I                        InMux                          0              8828   3311  FALL       1
I__450/O                        InMux                        503              9331   3311  FALL       1
uart.data_Aux_3_LC_8_4_6/in1    LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_2_LC_7_3_4/lcout
Path End         : uart.data_esr_2_LC_9_3_2/in3
Capture Clock    : uart.data_esr_2_LC_9_3_2/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_2_LC_7_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__452/I                        Odrv4                          0              7410   3311  FALL       1
I__452/O                        Odrv4                        649              8059   3311  FALL       1
I__454/I                        LocalMux                       0              8059   3311  FALL       1
I__454/O                        LocalMux                     768              8828   3311  FALL       1
I__456/I                        InMux                          0              8828   3311  FALL       1
I__456/O                        InMux                        503              9331   3311  FALL       1
uart.data_esr_2_LC_9_3_2/in3    LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_9_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_7_LC_7_3_2/lcout
Path End         : uart.data_esr_7_LC_9_3_7/in3
Capture Clock    : uart.data_esr_7_LC_9_3_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_7_LC_7_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__506/I                        Odrv4                          0              7410   3311  FALL       1
I__506/O                        Odrv4                        649              8059   3311  FALL       1
I__508/I                        LocalMux                       0              8059   3311  FALL       1
I__508/O                        LocalMux                     768              8828   3311  FALL       1
I__510/I                        InMux                          0              8828   3311  FALL       1
I__510/O                        InMux                        503              9331   3311  FALL       1
uart.data_esr_7_LC_9_3_7/in3    LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_9_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_1_LC_8_4_4/in0
Capture Clock    : uart.data_Aux_1_LC_8_4_4/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__625/I                         Odrv4                          0              7410   3311  FALL       1
I__625/O                         Odrv4                        649              8059   3311  FALL       1
I__630/I                         LocalMux                       0              8059   3311  FALL       1
I__630/O                         LocalMux                     768              8828   3311  FALL       1
I__640/I                         InMux                          0              8828   3311  FALL       1
I__640/O                         InMux                        503              9331   3311  FALL       1
uart.data_Aux_1_LC_8_4_4/in0     LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_6_LC_7_5_1/in3
Capture Clock    : uart.data_Aux_6_LC_7_5_1/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__626/I                         Odrv4                          0              7410   3311  FALL       1
I__626/O                         Odrv4                        649              8059   3311  FALL       1
I__631/I                         LocalMux                       0              8059   3311  FALL       1
I__631/O                         LocalMux                     768              8828   3311  FALL       1
I__644/I                         InMux                          0              8828   3311  FALL       1
I__644/O                         InMux                        503              9331   3311  FALL       1
uart.data_Aux_6_LC_7_5_1/in3     LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_3_LC_8_4_6/in0
Capture Clock    : uart.data_Aux_3_LC_8_4_6/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__625/I                         Odrv4                          0              7410   3311  FALL       1
I__625/O                         Odrv4                        649              8059   3311  FALL       1
I__630/I                         LocalMux                       0              8059   3311  FALL       1
I__630/O                         LocalMux                     768              8828   3311  FALL       1
I__641/I                         InMux                          0              8828   3311  FALL       1
I__641/O                         InMux                        503              9331   3311  FALL       1
uart.data_Aux_3_LC_8_4_6/in0     LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_0_LC_8_4_3/in3
Capture Clock    : uart.data_Aux_0_LC_8_4_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__625/I                         Odrv4                          0              7410   3311  FALL       1
I__625/O                         Odrv4                        649              8059   3311  FALL       1
I__630/I                         LocalMux                       0              8059   3311  FALL       1
I__630/O                         LocalMux                     768              8828   3311  FALL       1
I__642/I                         InMux                          0              8828   3311  FALL       1
I__642/O                         InMux                        503              9331   3311  FALL       1
uart.data_Aux_0_LC_8_4_3/in3     LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_Aux_4_LC_8_4_7/in3
Capture Clock    : uart.data_Aux_4_LC_8_4_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__625/I                         Odrv4                          0              7410   3311  FALL       1
I__625/O                         Odrv4                        649              8059   3311  FALL       1
I__630/I                         LocalMux                       0              8059   3311  FALL       1
I__630/O                         LocalMux                     768              8828   3311  FALL       1
I__643/I                         InMux                          0              8828   3311  FALL       1
I__643/O                         InMux                        503              9331   3311  FALL       1
uart.data_Aux_4_LC_8_4_7/in3     LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.state_1_LC_9_4_3/in0
Capture Clock    : uart.state_1_LC_9_4_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1191/I                                 Odrv4                          0              7410   3311  FALL       1
I__1191/O                                 Odrv4                        649              8059   3311  FALL       1
I__1195/I                                 LocalMux                       0              8059   3311  FALL       1
I__1195/O                                 LocalMux                     768              8828   3311  FALL       1
I__1206/I                                 InMux                          0              8828   3311  FALL       1
I__1206/O                                 InMux                        503              9331   3311  FALL       1
uart.state_1_LC_9_4_3/in0                 LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.data_rdy_LC_10_3_3/in3
Capture Clock    : uart.data_rdy_LC_10_3_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1191/I                                 Odrv4                          0              7410   3311  FALL       1
I__1191/O                                 Odrv4                        649              8059   3311  FALL       1
I__1198/I                                 LocalMux                       0              8059   3311  FALL       1
I__1198/O                                 LocalMux                     768              8828   3311  FALL       1
I__1210/I                                 InMux                          0              8828   3311  FALL       1
I__1210/O                                 InMux                        503              9331   3311  FALL       1
uart.data_rdy_LC_10_3_3/in3               LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_2_LC_9_5_5/lcout
Path End         : uart.state_2_LC_9_5_5/in2
Capture Clock    : uart.state_2_LC_9_5_5/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2014
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9424
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_2_LC_9_5_5/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3404  FALL       4
I__550/I                           LocalMux                       0              7410   3404  FALL       1
I__550/O                           LocalMux                     768              8179   3404  FALL       1
I__554/I                           InMux                          0              8179   3404  FALL       1
I__554/O                           InMux                        503              8682   3404  FALL       1
uart.state_RNO_0_2_LC_9_5_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   3404  FALL       1
uart.state_RNO_0_2_LC_9_5_4/ltout  LogicCell40_SEQ_MODE_0000    742              9424   3404  RISE       1
I__559/I                           CascadeMux                     0              9424   3404  RISE       1
I__559/O                           CascadeMux                     0              9424   3404  RISE       1
uart.state_2_LC_9_5_5/in2          LogicCell40_SEQ_MODE_1000      0              9424   3404  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_9_1_7/lcout
Path End         : reset_module_System.count_3_LC_8_1_2/in3
Capture Clock    : reset_module_System.count_3_LC_8_1_2/clk
Hold Constraint  : 0p
Path slack       : 3523p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2133
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9543
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_9_1_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3523  FALL       2
I__361/I                                             LocalMux                       0              7410   3523  FALL       1
I__361/O                                             LocalMux                     768              8179   3523  FALL       1
I__363/I                                             InMux                          0              8179   3523  FALL       1
I__363/O                                             InMux                        503              8682   3523  FALL       1
I__364/I                                             CascadeMux                     0              8682   3523  FALL       1
I__364/O                                             CascadeMux                     0              8682   3523  FALL       1
reset_module_System.count_RNO_0_2_LC_8_1_1/in2       LogicCell40_SEQ_MODE_0000      0              8682   3523  FALL       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout  LogicCell40_SEQ_MODE_0000    358              9039   3523  FALL       2
I__238/I                                             InMux                          0              9039   3523  FALL       1
I__238/O                                             InMux                        503              9543   3523  FALL       1
reset_module_System.count_3_LC_8_1_2/in3             LogicCell40_SEQ_MODE_1000      0              9543   3523  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_8_1_2/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.state_0_LC_10_1_2/in0
Capture Clock    : uart.state_0_LC_10_1_2/clk
Hold Constraint  : 0p
Path slack       : 3655p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2265
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9675
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__583/I                     Odrv4                          0              7410   3655  FALL       1
I__583/O                     Odrv4                        649              8059   3655  FALL       1
I__590/I                     Span4Mux_s1_v                  0              8059   3655  FALL       1
I__590/O                     Span4Mux_s1_v                344              8404   3655  FALL       1
I__595/I                     LocalMux                       0              8404   3655  FALL       1
I__595/O                     LocalMux                     768              9172   3655  FALL       1
I__597/I                     InMux                          0              9172   3655  FALL       1
I__597/O                     InMux                        503              9675   3655  FALL       1
uart.state_0_LC_10_1_2/in0   LogicCell40_SEQ_MODE_1000      0              9675   3655  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_10_1_2/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_7_1_2/in1
Capture Clock    : uart_frame_decoder.source_data_valid_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 3761p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2371
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9781
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                      LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1223/I                                          Odrv4                          0              7410   3761  FALL       1
I__1223/O                                          Odrv4                        649              8059   3761  FALL       1
I__1234/I                                          Span4Mux_s2_v                  0              8059   3761  FALL       1
I__1234/O                                          Span4Mux_s2_v                450              8510   3761  FALL       1
I__1244/I                                          LocalMux                       0              8510   3761  FALL       1
I__1244/O                                          LocalMux                     768              9278   3761  FALL       1
I__1255/I                                          InMux                          0              9278   3761  FALL       1
I__1255/O                                          InMux                        503              9781   3761  FALL       1
uart_frame_decoder.source_data_valid_LC_7_1_2/in1  LogicCell40_SEQ_MODE_1000      0              9781   3761  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_9_1_7/lcout
Path End         : reset_module_System.count_4_LC_8_1_3/in3
Capture Clock    : reset_module_System.count_4_LC_8_1_3/clk
Hold Constraint  : 0p
Path slack       : 3801p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2411
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9821
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_9_1_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3523  FALL       2
I__361/I                                             LocalMux                       0              7410   3523  FALL       1
I__361/O                                             LocalMux                     768              8179   3523  FALL       1
I__363/I                                             InMux                          0              8179   3523  FALL       1
I__363/O                                             InMux                        503              8682   3523  FALL       1
I__364/I                                             CascadeMux                     0              8682   3523  FALL       1
I__364/O                                             CascadeMux                     0              8682   3523  FALL       1
reset_module_System.count_RNO_0_2_LC_8_1_1/in2       LogicCell40_SEQ_MODE_0000      0              8682   3523  FALL       1
reset_module_System.count_RNO_0_2_LC_8_1_1/carryout  LogicCell40_SEQ_MODE_0000    358              9039   3523  FALL       2
reset_module_System.count_3_LC_8_1_2/carryin         LogicCell40_SEQ_MODE_1000      0              9039   3801  FALL       1
reset_module_System.count_3_LC_8_1_2/carryout        LogicCell40_SEQ_MODE_1000    278              9318   3801  FALL       2
I__237/I                                             InMux                          0              9318   3801  FALL       1
I__237/O                                             InMux                        503              9821   3801  FALL       1
reset_module_System.count_4_LC_8_1_3/in3             LogicCell40_SEQ_MODE_1000      0              9821   3801  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_8_1_3/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.WDT_15_LC_12_3_7/in3
Capture Clock    : uart_frame_decoder.WDT_15_LC_12_3_7/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__962/I                                      LocalMux                       0              7410   2662  FALL       1
I__962/O                                      LocalMux                     768              8179   2662  FALL       1
I__967/I                                      InMux                          0              8179   2662  FALL       1
I__967/O                                      InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_14_LC_12_3_6/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_14_LC_12_3_6/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       1
I__1076/I                                     InMux                          0              9344   3828  FALL       1
I__1076/O                                     InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_15_LC_12_3_7/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_13_LC_12_3_5/lcout
Path End         : uart_frame_decoder.WDT_14_LC_12_3_6/in3
Capture Clock    : uart_frame_decoder.WDT_14_LC_12_3_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_13_LC_12_3_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__973/I                                      LocalMux                       0              7410   2662  FALL       1
I__973/O                                      LocalMux                     768              8179   2662  FALL       1
I__977/I                                      InMux                          0              8179   2662  FALL       1
I__977/O                                      InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_13_LC_12_3_5/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_13_LC_12_3_5/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__959/I                                      InMux                          0              9344   3828  FALL       1
I__959/O                                      InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_14_LC_12_3_6/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_12_LC_12_3_4/lcout
Path End         : uart_frame_decoder.WDT_13_LC_12_3_5/in3
Capture Clock    : uart_frame_decoder.WDT_13_LC_12_3_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_12_LC_12_3_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__982/I                                      LocalMux                       0              7410   2662  FALL       1
I__982/O                                      LocalMux                     768              8179   2662  FALL       1
I__985/I                                      InMux                          0              8179   2662  FALL       1
I__985/O                                      InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_12_LC_12_3_4/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_12_LC_12_3_4/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__971/I                                      InMux                          0              9344   3828  FALL       1
I__971/O                                      InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_13_LC_12_3_5/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_11_LC_12_3_3/lcout
Path End         : uart_frame_decoder.WDT_12_LC_12_3_4/in3
Capture Clock    : uart_frame_decoder.WDT_12_LC_12_3_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_11_LC_12_3_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__989/I                                      LocalMux                       0              7410   2662  FALL       1
I__989/O                                      LocalMux                     768              8179   2662  FALL       1
I__992/I                                      InMux                          0              8179   2662  FALL       1
I__992/O                                      InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_11_LC_12_3_3/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_11_LC_12_3_3/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__979/I                                      InMux                          0              9344   3828  FALL       1
I__979/O                                      InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_12_LC_12_3_4/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_10_LC_12_3_2/lcout
Path End         : uart_frame_decoder.WDT_11_LC_12_3_3/in3
Capture Clock    : uart_frame_decoder.WDT_11_LC_12_3_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_10_LC_12_3_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__996/I                                      LocalMux                       0              7410   2662  FALL       1
I__996/O                                      LocalMux                     768              8179   2662  FALL       1
I__1000/I                                     InMux                          0              8179   2662  FALL       1
I__1000/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_10_LC_12_3_2/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_10_LC_12_3_2/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__986/I                                      InMux                          0              9344   3828  FALL       1
I__986/O                                      InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_11_LC_12_3_3/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_9_LC_12_3_1/lcout
Path End         : uart_frame_decoder.WDT_10_LC_12_3_2/in3
Capture Clock    : uart_frame_decoder.WDT_10_LC_12_3_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_9_LC_12_3_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1005/I                                    LocalMux                       0              7410   2662  FALL       1
I__1005/O                                    LocalMux                     768              8179   2662  FALL       1
I__1008/I                                    InMux                          0              8179   2662  FALL       1
I__1008/O                                    InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_9_LC_12_3_1/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_9_LC_12_3_1/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__993/I                                     InMux                          0              9344   3828  FALL       1
I__993/O                                     InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_10_LC_12_3_2/in3      LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_8_LC_12_3_0/lcout
Path End         : uart_frame_decoder.WDT_9_LC_12_3_1/in3
Capture Clock    : uart_frame_decoder.WDT_9_LC_12_3_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_8_LC_12_3_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1012/I                                    LocalMux                       0              7410   2662  FALL       1
I__1012/O                                    LocalMux                     768              8179   2662  FALL       1
I__1015/I                                    InMux                          0              8179   2662  FALL       1
I__1015/O                                    InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_8_LC_12_3_0/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_8_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__1002/I                                    InMux                          0              9344   3828  FALL       1
I__1002/O                                    InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_9_LC_12_3_1/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_6_LC_12_2_6/lcout
Path End         : uart_frame_decoder.WDT_7_LC_12_2_7/in3
Capture Clock    : uart_frame_decoder.WDT_7_LC_12_2_7/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_6_LC_12_2_6/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__887/I                                     LocalMux                       0              7410   2662  FALL       1
I__887/O                                     LocalMux                     768              8179   2662  FALL       1
I__890/I                                     InMux                          0              8179   2662  FALL       1
I__890/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_6_LC_12_2_6/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_6_LC_12_2_6/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__1018/I                                    InMux                          0              9344   3828  FALL       1
I__1018/O                                    InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_7_LC_12_2_7/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_5_LC_12_2_5/lcout
Path End         : uart_frame_decoder.WDT_6_LC_12_2_6/in3
Capture Clock    : uart_frame_decoder.WDT_6_LC_12_2_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_5_LC_12_2_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__895/I                                     LocalMux                       0              7410   2662  FALL       1
I__895/O                                     LocalMux                     768              8179   2662  FALL       1
I__898/I                                     InMux                          0              8179   2662  FALL       1
I__898/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_5_LC_12_2_5/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_5_LC_12_2_5/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__884/I                                     InMux                          0              9344   3828  FALL       1
I__884/O                                     InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_6_LC_12_2_6/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_4_LC_12_2_4/lcout
Path End         : uart_frame_decoder.WDT_5_LC_12_2_5/in3
Capture Clock    : uart_frame_decoder.WDT_5_LC_12_2_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_4_LC_12_2_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__903/I                                     LocalMux                       0              7410   2662  FALL       1
I__903/O                                     LocalMux                     768              8179   2662  FALL       1
I__906/I                                     InMux                          0              8179   2662  FALL       1
I__906/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_4_LC_12_2_4/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_4_LC_12_2_4/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__892/I                                     InMux                          0              9344   3828  FALL       1
I__892/O                                     InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_5_LC_12_2_5/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_3_LC_12_2_3/lcout
Path End         : uart_frame_decoder.WDT_4_LC_12_2_4/in3
Capture Clock    : uart_frame_decoder.WDT_4_LC_12_2_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_3_LC_12_2_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__908/I                                     LocalMux                       0              7410   2662  FALL       1
I__908/O                                     LocalMux                     768              8179   2662  FALL       1
I__909/I                                     InMux                          0              8179   2662  FALL       1
I__909/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_3_LC_12_2_3/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_3_LC_12_2_3/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__901/I                                     InMux                          0              9344   3828  FALL       1
I__901/O                                     InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_4_LC_12_2_4/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_2_LC_12_2_2/lcout
Path End         : uart_frame_decoder.WDT_3_LC_12_2_3/in3
Capture Clock    : uart_frame_decoder.WDT_3_LC_12_2_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_2_LC_12_2_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__911/I                                     LocalMux                       0              7410   2662  FALL       1
I__911/O                                     LocalMux                     768              8179   2662  FALL       1
I__912/I                                     InMux                          0              8179   2662  FALL       1
I__912/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_2_LC_12_2_2/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_2_LC_12_2_2/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__907/I                                     InMux                          0              9344   3828  FALL       1
I__907/O                                     InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_3_LC_12_2_3/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_1_LC_12_2_1/lcout
Path End         : uart_frame_decoder.WDT_2_LC_12_2_2/in3
Capture Clock    : uart_frame_decoder.WDT_2_LC_12_2_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_1_LC_12_2_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__914/I                                     LocalMux                       0              7410   2662  FALL       1
I__914/O                                     LocalMux                     768              8179   2662  FALL       1
I__915/I                                     InMux                          0              8179   2662  FALL       1
I__915/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_1_LC_12_2_1/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_1_LC_12_2_1/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__910/I                                     InMux                          0              9344   3828  FALL       1
I__910/O                                     InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_2_LC_12_2_2/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_0_LC_12_2_0/lcout
Path End         : uart_frame_decoder.WDT_1_LC_12_2_1/in3
Capture Clock    : uart_frame_decoder.WDT_1_LC_12_2_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_0_LC_12_2_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__916/I                                     LocalMux                       0              7410   2662  FALL       1
I__916/O                                     LocalMux                     768              8179   2662  FALL       1
I__917/I                                     InMux                          0              8179   2662  FALL       1
I__917/O                                     InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_0_LC_12_2_0/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart_frame_decoder.WDT_0_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__913/I                                     InMux                          0              9344   3828  FALL       1
I__913/O                                     InMux                        503              9847   3828  FALL       1
uart_frame_decoder.WDT_1_LC_12_2_1/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_5_5/lcout
Path End         : uart.timer_Count_7_LC_10_5_6/in3
Capture Clock    : uart.timer_Count_7_LC_10_5_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_5_5/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_5_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__691/I                               LocalMux                       0              7410   2662  FALL       1
I__691/O                               LocalMux                     768              8179   2662  FALL       1
I__695/I                               InMux                          0              8179   2662  FALL       1
I__695/O                               InMux                        503              8682   2662  FALL       1
uart.timer_Count_6_LC_10_5_5/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart.timer_Count_6_LC_10_5_5/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       1
I__687/I                               InMux                          0              9344   3828  FALL       1
I__687/O                               InMux                        503              9847   3828  FALL       1
uart.timer_Count_7_LC_10_5_6/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_5_4/lcout
Path End         : uart.timer_Count_6_LC_10_5_5/in3
Capture Clock    : uart.timer_Count_6_LC_10_5_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_5_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__700/I                               LocalMux                       0              7410   2662  FALL       1
I__700/O                               LocalMux                     768              8179   2662  FALL       1
I__705/I                               InMux                          0              8179   2662  FALL       1
I__705/O                               InMux                        503              8682   2662  FALL       1
uart.timer_Count_5_LC_10_5_4/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart.timer_Count_5_LC_10_5_4/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__688/I                               InMux                          0              9344   3828  FALL       1
I__688/O                               InMux                        503              9847   3828  FALL       1
uart.timer_Count_6_LC_10_5_5/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_5_5/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_10_5_3/lcout
Path End         : uart.timer_Count_5_LC_10_5_4/in3
Capture Clock    : uart.timer_Count_5_LC_10_5_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_10_5_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__712/I                               LocalMux                       0              7410   2662  FALL       1
I__712/O                               LocalMux                     768              8179   2662  FALL       1
I__717/I                               InMux                          0              8179   2662  FALL       1
I__717/O                               InMux                        503              8682   2662  FALL       1
uart.timer_Count_4_LC_10_5_3/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart.timer_Count_4_LC_10_5_3/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__697/I                               InMux                          0              9344   3828  FALL       1
I__697/O                               InMux                        503              9847   3828  FALL       1
uart.timer_Count_5_LC_10_5_4/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_10_5_2/lcout
Path End         : uart.timer_Count_4_LC_10_5_3/in3
Capture Clock    : uart.timer_Count_4_LC_10_5_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_10_5_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__726/I                               LocalMux                       0              7410   2662  FALL       1
I__726/O                               LocalMux                     768              8179   2662  FALL       1
I__731/I                               InMux                          0              8179   2662  FALL       1
I__731/O                               InMux                        503              8682   2662  FALL       1
uart.timer_Count_3_LC_10_5_2/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart.timer_Count_3_LC_10_5_2/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__707/I                               InMux                          0              9344   3828  FALL       1
I__707/O                               InMux                        503              9847   3828  FALL       1
uart.timer_Count_4_LC_10_5_3/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_5_1/lcout
Path End         : uart.timer_Count_3_LC_10_5_2/in3
Capture Clock    : uart.timer_Count_3_LC_10_5_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_5_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__738/I                               LocalMux                       0              7410   2662  FALL       1
I__738/O                               LocalMux                     768              8179   2662  FALL       1
I__743/I                               InMux                          0              8179   2662  FALL       1
I__743/O                               InMux                        503              8682   2662  FALL       1
uart.timer_Count_2_LC_10_5_1/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
uart.timer_Count_2_LC_10_5_1/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__721/I                               InMux                          0              9344   3828  FALL       1
I__721/O                               InMux                        503              9847   3828  FALL       1
uart.timer_Count_3_LC_10_5_2/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_20_LC_8_3_3/lcout
Path End         : reset_module_System.count_21_LC_8_3_4/in3
Capture Clock    : reset_module_System.count_21_LC_8_3_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_8_3_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_20_LC_8_3_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__412/I                                        LocalMux                       0              7410   2662  FALL       1
I__412/O                                        LocalMux                     768              8179   2662  FALL       1
I__414/I                                        InMux                          0              8179   2662  FALL       1
I__414/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_20_LC_8_3_3/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_20_LC_8_3_3/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       1
I__272/I                                        InMux                          0              9344   3828  FALL       1
I__272/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_21_LC_8_3_4/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_8_3_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_8_3_2/lcout
Path End         : reset_module_System.count_20_LC_8_3_3/in3
Capture Clock    : reset_module_System.count_20_LC_8_3_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_8_3_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__241/I                                        LocalMux                       0              7410   2662  FALL       1
I__241/O                                        LocalMux                     768              8179   2662  FALL       1
I__243/I                                        InMux                          0              8179   2662  FALL       1
I__243/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_19_LC_8_3_2/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_19_LC_8_3_2/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__273/I                                        InMux                          0              9344   3828  FALL       1
I__273/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_20_LC_8_3_3/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_8_3_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_8_3_1/lcout
Path End         : reset_module_System.count_19_LC_8_3_2/in3
Capture Clock    : reset_module_System.count_19_LC_8_3_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_8_3_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_8_3_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__427/I                                        LocalMux                       0              7410   2662  FALL       1
I__427/O                                        LocalMux                     768              8179   2662  FALL       1
I__429/I                                        InMux                          0              8179   2662  FALL       1
I__429/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_18_LC_8_3_1/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_18_LC_8_3_1/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__274/I                                        InMux                          0              9344   3828  FALL       1
I__274/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_19_LC_8_3_2/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_8_3_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_8_3_0/lcout
Path End         : reset_module_System.count_18_LC_8_3_1/in3
Capture Clock    : reset_module_System.count_18_LC_8_3_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_8_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_8_3_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__490/I                                        LocalMux                       0              7410   2662  FALL       1
I__490/O                                        LocalMux                     768              8179   2662  FALL       1
I__492/I                                        InMux                          0              8179   2662  FALL       1
I__492/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_17_LC_8_3_0/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_17_LC_8_3_0/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__244/I                                        InMux                          0              9344   3828  FALL       1
I__244/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_18_LC_8_3_1/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_8_3_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_15_LC_8_2_6/lcout
Path End         : reset_module_System.count_16_LC_8_2_7/in3
Capture Clock    : reset_module_System.count_16_LC_8_2_7/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_8_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_15_LC_8_2_6/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__248/I                                        LocalMux                       0              7410   2662  FALL       1
I__248/O                                        LocalMux                     768              8179   2662  FALL       1
I__250/I                                        InMux                          0              8179   2662  FALL       1
I__250/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_15_LC_8_2_6/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_15_LC_8_2_6/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__246/I                                        InMux                          0              9344   3828  FALL       1
I__246/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_16_LC_8_2_7/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_14_LC_8_2_5/lcout
Path End         : reset_module_System.count_15_LC_8_2_6/in3
Capture Clock    : reset_module_System.count_15_LC_8_2_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_8_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_14_LC_8_2_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__494/I                                        LocalMux                       0              7410   2662  FALL       1
I__494/O                                        LocalMux                     768              8179   2662  FALL       1
I__496/I                                        InMux                          0              8179   2662  FALL       1
I__496/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_14_LC_8_2_5/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_14_LC_8_2_5/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__247/I                                        InMux                          0              9344   3828  FALL       1
I__247/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_15_LC_8_2_6/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_8_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_8_2_4/lcout
Path End         : reset_module_System.count_14_LC_8_2_5/in3
Capture Clock    : reset_module_System.count_14_LC_8_2_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_8_2_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__254/I                                        LocalMux                       0              7410   2662  FALL       1
I__254/O                                        LocalMux                     768              8179   2662  FALL       1
I__256/I                                        InMux                          0              8179   2662  FALL       1
I__256/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_13_LC_8_2_4/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_13_LC_8_2_4/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__252/I                                        InMux                          0              9344   3828  FALL       1
I__252/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_14_LC_8_2_5/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_8_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_12_LC_8_2_3/lcout
Path End         : reset_module_System.count_13_LC_8_2_4/in3
Capture Clock    : reset_module_System.count_13_LC_8_2_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_8_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_12_LC_8_2_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__482/I                                        LocalMux                       0              7410   2662  FALL       1
I__482/O                                        LocalMux                     768              8179   2662  FALL       1
I__484/I                                        InMux                          0              8179   2662  FALL       1
I__484/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_12_LC_8_2_3/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_12_LC_8_2_3/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__253/I                                        InMux                          0              9344   3828  FALL       1
I__253/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_13_LC_8_2_4/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_11_LC_8_2_2/lcout
Path End         : reset_module_System.count_12_LC_8_2_3/in3
Capture Clock    : reset_module_System.count_12_LC_8_2_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_8_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_11_LC_8_2_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__357/I                                        LocalMux                       0              7410   2662  FALL       1
I__357/O                                        LocalMux                     768              8179   2662  FALL       1
I__359/I                                        InMux                          0              8179   2662  FALL       1
I__359/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_11_LC_8_2_2/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_11_LC_8_2_2/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__258/I                                        InMux                          0              9344   3828  FALL       1
I__258/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_12_LC_8_2_3/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_8_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_10_LC_8_2_1/lcout
Path End         : reset_module_System.count_11_LC_8_2_2/in3
Capture Clock    : reset_module_System.count_11_LC_8_2_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_8_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_10_LC_8_2_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__353/I                                        LocalMux                       0              7410   2662  FALL       1
I__353/O                                        LocalMux                     768              8179   2662  FALL       1
I__355/I                                        InMux                          0              8179   2662  FALL       1
I__355/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_10_LC_8_2_1/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_10_LC_8_2_1/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__259/I                                        InMux                          0              9344   3828  FALL       1
I__259/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_11_LC_8_2_2/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_8_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_9_LC_8_2_0/lcout
Path End         : reset_module_System.count_10_LC_8_2_1/in3
Capture Clock    : reset_module_System.count_10_LC_8_2_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_8_2_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_9_LC_8_2_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__399/I                                       LocalMux                       0              7410   2662  FALL       1
I__399/O                                       LocalMux                     768              8179   2662  FALL       1
I__401/I                                       InMux                          0              8179   2662  FALL       1
I__401/O                                       InMux                        503              8682   2662  FALL       1
reset_module_System.count_9_LC_8_2_0/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_9_LC_8_2_0/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__231/I                                       InMux                          0              9344   3828  FALL       1
I__231/O                                       InMux                        503              9847   3828  FALL       1
reset_module_System.count_10_LC_8_2_1/in3      LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_8_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_7_LC_8_1_6/lcout
Path End         : reset_module_System.count_8_LC_8_1_7/in3
Capture Clock    : reset_module_System.count_8_LC_8_1_7/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_8_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_7_LC_8_1_6/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__404/I                                       LocalMux                       0              7410   2662  FALL       1
I__404/O                                       LocalMux                     768              8179   2662  FALL       1
I__406/I                                       InMux                          0              8179   2662  FALL       1
I__406/O                                       InMux                        503              8682   2662  FALL       1
reset_module_System.count_7_LC_8_1_6/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_7_LC_8_1_6/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__233/I                                       InMux                          0              9344   3828  FALL       1
I__233/O                                       InMux                        503              9847   3828  FALL       1
reset_module_System.count_8_LC_8_1_7/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_6_LC_8_1_5/lcout
Path End         : reset_module_System.count_7_LC_8_1_6/in3
Capture Clock    : reset_module_System.count_7_LC_8_1_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_8_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_6_LC_8_1_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__422/I                                       LocalMux                       0              7410   2662  FALL       1
I__422/O                                       LocalMux                     768              8179   2662  FALL       1
I__424/I                                       InMux                          0              8179   2662  FALL       1
I__424/O                                       InMux                        503              8682   2662  FALL       1
reset_module_System.count_6_LC_8_1_5/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_6_LC_8_1_5/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__234/I                                       InMux                          0              9344   3828  FALL       1
I__234/O                                       InMux                        503              9847   3828  FALL       1
reset_module_System.count_7_LC_8_1_6/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_8_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_5_LC_8_1_4/lcout
Path End         : reset_module_System.count_6_LC_8_1_5/in3
Capture Clock    : reset_module_System.count_6_LC_8_1_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_8_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_5_LC_8_1_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__395/I                                       LocalMux                       0              7410   2662  FALL       1
I__395/O                                       LocalMux                     768              8179   2662  FALL       1
I__397/I                                       InMux                          0              8179   2662  FALL       1
I__397/O                                       InMux                        503              8682   2662  FALL       1
reset_module_System.count_5_LC_8_1_4/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_5_LC_8_1_4/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__235/I                                       InMux                          0              9344   3828  FALL       1
I__235/O                                       InMux                        503              9847   3828  FALL       1
reset_module_System.count_6_LC_8_1_5/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_8_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_4_LC_8_1_3/lcout
Path End         : reset_module_System.count_5_LC_8_1_4/in3
Capture Clock    : reset_module_System.count_5_LC_8_1_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_8_1_3/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_4_LC_8_1_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__432/I                                       LocalMux                       0              7410   2662  FALL       1
I__432/O                                       LocalMux                     768              8179   2662  FALL       1
I__434/I                                       InMux                          0              8179   2662  FALL       1
I__434/O                                       InMux                        503              8682   2662  FALL       1
reset_module_System.count_4_LC_8_1_3/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_4_LC_8_1_3/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__236/I                                       InMux                          0              9344   3828  FALL       1
I__236/O                                       InMux                        503              9847   3828  FALL       1
reset_module_System.count_5_LC_8_1_4/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_8_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_10_LC_12_4_0/lcout
Path End         : uart_frame_decoder.count_0_LC_11_1_5/in1
Capture Clock    : uart_frame_decoder.count_0_LC_11_1_5/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_10_LC_12_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3854  FALL       9
I__1082/I                                      Odrv4                          0              7410   3854  FALL       1
I__1082/O                                      Odrv4                        649              8059   3854  FALL       1
I__1087/I                                      Span4Mux_h                     0              8059   3854  FALL       1
I__1087/O                                      Span4Mux_h                   543              8602   3854  FALL       1
I__1095/I                                      LocalMux                       0              8602   3854  FALL       1
I__1095/O                                      LocalMux                     768              9371   3854  FALL       1
I__1100/I                                      InMux                          0              9371   3854  FALL       1
I__1100/O                                      InMux                        503              9874   3854  FALL       1
uart_frame_decoder.count_0_LC_11_1_5/in1       LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_4_LC_8_4_7/lcout
Path End         : uart.data_esr_4_LC_11_5_3/in3
Capture Clock    : uart.data_esr_4_LC_11_5_3/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_4_LC_8_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__953/I                        Odrv4                          0              7410   3854  FALL       1
I__953/O                        Odrv4                        649              8059   3854  FALL       1
I__955/I                        Span4Mux_h                     0              8059   3854  FALL       1
I__955/O                        Span4Mux_h                   543              8602   3854  FALL       1
I__957/I                        LocalMux                       0              8602   3854  FALL       1
I__957/O                        LocalMux                     768              9371   3854  FALL       1
I__958/I                        InMux                          0              9371   3854  FALL       1
I__958/O                        InMux                        503              9874   3854  FALL       1
uart.data_esr_4_LC_11_5_3/in3   LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_11_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_3_LC_12_4_1/in0
Capture Clock    : uart_frame_decoder.state_1_3_LC_12_4_1/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1222/I                                   Odrv4                          0              7410   3854  FALL       1
I__1222/O                                   Odrv4                        649              8059   3854  FALL       1
I__1233/I                                   Span4Mux_h                     0              8059   3854  FALL       1
I__1233/O                                   Span4Mux_h                   543              8602   3854  FALL       1
I__1242/I                                   LocalMux                       0              8602   3854  FALL       1
I__1242/O                                   LocalMux                     768              9371   3854  FALL       1
I__1247/I                                   InMux                          0              9371   3854  FALL       1
I__1247/O                                   InMux                        503              9874   3854  FALL       1
uart_frame_decoder.state_1_3_LC_12_4_1/in0  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_8_LC_12_4_6/in2
Capture Clock    : uart_frame_decoder.state_1_8_LC_12_4_6/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1222/I                                   Odrv4                          0              7410   3854  FALL       1
I__1222/O                                   Odrv4                        649              8059   3854  FALL       1
I__1233/I                                   Span4Mux_h                     0              8059   3854  FALL       1
I__1233/O                                   Span4Mux_h                   543              8602   3854  FALL       1
I__1243/I                                   LocalMux                       0              8602   3854  FALL       1
I__1243/O                                   LocalMux                     768              9371   3854  FALL       1
I__1254/I                                   InMux                          0              9371   3854  FALL       1
I__1254/O                                   InMux                        503              9874   3854  FALL       1
I__1258/I                                   CascadeMux                     0              9874   3854  FALL       1
I__1258/O                                   CascadeMux                     0              9874   3854  FALL       1
uart_frame_decoder.state_1_8_LC_12_4_6/in2  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_5_LC_12_4_3/in0
Capture Clock    : uart_frame_decoder.state_1_5_LC_12_4_3/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1222/I                                   Odrv4                          0              7410   3854  FALL       1
I__1222/O                                   Odrv4                        649              8059   3854  FALL       1
I__1233/I                                   Span4Mux_h                     0              8059   3854  FALL       1
I__1233/O                                   Span4Mux_h                   543              8602   3854  FALL       1
I__1242/I                                   LocalMux                       0              8602   3854  FALL       1
I__1242/O                                   LocalMux                     768              9371   3854  FALL       1
I__1248/I                                   InMux                          0              9371   3854  FALL       1
I__1248/O                                   InMux                        503              9874   3854  FALL       1
uart_frame_decoder.state_1_5_LC_12_4_3/in0  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_7_LC_12_4_5/in0
Capture Clock    : uart_frame_decoder.state_1_7_LC_12_4_5/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1222/I                                   Odrv4                          0              7410   3854  FALL       1
I__1222/O                                   Odrv4                        649              8059   3854  FALL       1
I__1233/I                                   Span4Mux_h                     0              8059   3854  FALL       1
I__1233/O                                   Span4Mux_h                   543              8602   3854  FALL       1
I__1242/I                                   LocalMux                       0              8602   3854  FALL       1
I__1242/O                                   LocalMux                     768              9371   3854  FALL       1
I__1249/I                                   InMux                          0              9371   3854  FALL       1
I__1249/O                                   InMux                        503              9874   3854  FALL       1
uart_frame_decoder.state_1_7_LC_12_4_5/in0  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_9_LC_12_4_7/in0
Capture Clock    : uart_frame_decoder.state_1_9_LC_12_4_7/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1222/I                                   Odrv4                          0              7410   3854  FALL       1
I__1222/O                                   Odrv4                        649              8059   3854  FALL       1
I__1233/I                                   Span4Mux_h                     0              8059   3854  FALL       1
I__1233/O                                   Span4Mux_h                   543              8602   3854  FALL       1
I__1242/I                                   LocalMux                       0              8602   3854  FALL       1
I__1242/O                                   LocalMux                     768              9371   3854  FALL       1
I__1250/I                                   InMux                          0              9371   3854  FALL       1
I__1250/O                                   InMux                        503              9874   3854  FALL       1
uart_frame_decoder.state_1_9_LC_12_4_7/in0  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_10_LC_12_4_0/in1
Capture Clock    : uart_frame_decoder.state_1_10_LC_12_4_0/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1222/I                                    Odrv4                          0              7410   3854  FALL       1
I__1222/O                                    Odrv4                        649              8059   3854  FALL       1
I__1233/I                                    Span4Mux_h                     0              8059   3854  FALL       1
I__1233/O                                    Span4Mux_h                   543              8602   3854  FALL       1
I__1242/I                                    LocalMux                       0              8602   3854  FALL       1
I__1242/O                                    LocalMux                     768              9371   3854  FALL       1
I__1251/I                                    InMux                          0              9371   3854  FALL       1
I__1251/O                                    InMux                        503              9874   3854  FALL       1
uart_frame_decoder.state_1_10_LC_12_4_0/in1  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_4_LC_12_4_2/in1
Capture Clock    : uart_frame_decoder.state_1_4_LC_12_4_2/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1222/I                                   Odrv4                          0              7410   3854  FALL       1
I__1222/O                                   Odrv4                        649              8059   3854  FALL       1
I__1233/I                                   Span4Mux_h                     0              8059   3854  FALL       1
I__1233/O                                   Span4Mux_h                   543              8602   3854  FALL       1
I__1242/I                                   LocalMux                       0              8602   3854  FALL       1
I__1242/O                                   LocalMux                     768              9371   3854  FALL       1
I__1252/I                                   InMux                          0              9371   3854  FALL       1
I__1252/O                                   InMux                        503              9874   3854  FALL       1
uart_frame_decoder.state_1_4_LC_12_4_2/in1  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_6_LC_12_4_4/in1
Capture Clock    : uart_frame_decoder.state_1_6_LC_12_4_4/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1222/I                                   Odrv4                          0              7410   3854  FALL       1
I__1222/O                                   Odrv4                        649              8059   3854  FALL       1
I__1233/I                                   Span4Mux_h                     0              8059   3854  FALL       1
I__1233/O                                   Span4Mux_h                   543              8602   3854  FALL       1
I__1242/I                                   LocalMux                       0              8602   3854  FALL       1
I__1242/O                                   LocalMux                     768              9371   3854  FALL       1
I__1253/I                                   InMux                          0              9371   3854  FALL       1
I__1253/O                                   InMux                        503              9874   3854  FALL       1
uart_frame_decoder.state_1_6_LC_12_4_4/in1  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_2_LC_9_5_5/lcout
Path End         : uart.state_3_LC_9_2_7/in1
Capture Clock    : uart.state_3_LC_9_2_7/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2504
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9914
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_2_LC_9_5_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3404  FALL       4
I__551/I                     Odrv12                         0              7410   3894  FALL       1
I__551/O                     Odrv12                      1232              8642   3894  FALL       1
I__555/I                     LocalMux                       0              8642   3894  FALL       1
I__555/O                     LocalMux                     768              9410   3894  FALL       1
I__557/I                     InMux                          0              9410   3894  FALL       1
I__557/O                     InMux                        503              9914   3894  FALL       1
uart.state_3_LC_9_2_7/in1    LogicCell40_SEQ_MODE_1000      0              9914   3894  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_6_LC_7_5_1/lcout
Path End         : uart.data_esr_6_LC_11_5_7/in3
Capture Clock    : uart.data_esr_6_LC_11_5_7/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2504
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9914
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_6_LC_7_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__945/I                        Odrv12                         0              7410   3894  FALL       1
I__945/O                        Odrv12                      1232              8642   3894  FALL       1
I__947/I                        LocalMux                       0              8642   3894  FALL       1
I__947/O                        LocalMux                     768              9410   3894  FALL       1
I__948/I                        InMux                          0              9410   3894  FALL       1
I__948/O                        InMux                        503              9914   3894  FALL       1
uart.data_esr_6_LC_11_5_7/in3   LogicCell40_SEQ_MODE_1000      0              9914   3894  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_11_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.count_0_LC_11_1_5/in2
Capture Clock    : uart_frame_decoder.count_0_LC_11_1_5/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2504
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9914
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                    LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1192/I                                                   Odrv4                          0              7410   3894  FALL       1
I__1192/O                                                   Odrv4                        649              8059   3894  FALL       1
I__1200/I                                                   LocalMux                       0              8059   3894  FALL       1
I__1200/O                                                   LocalMux                     768              8828   3894  FALL       1
I__1212/I                                                   InMux                          0              8828   3894  FALL       1
I__1212/O                                                   InMux                        503              9331   3894  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/in3    LogicCell40_SEQ_MODE_0000      0              9331   3894  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/ltout  LogicCell40_SEQ_MODE_0000    583              9914   3894  RISE       1
I__785/I                                                    CascadeMux                     0              9914   3894  RISE       1
I__785/O                                                    CascadeMux                     0              9914   3894  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/in2                    LogicCell40_SEQ_MODE_1000      0              9914   3894  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.data_rdy_LC_10_3_3/in1
Capture Clock    : uart.data_rdy_LC_10_3_3/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2570
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9980
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__624/I                         Odrv4                          0              7410   3960  FALL       1
I__624/O                         Odrv4                        649              8059   3960  FALL       1
I__628/I                         Span4Mux_v                     0              8059   3960  FALL       1
I__628/O                         Span4Mux_v                   649              8708   3960  FALL       1
I__637/I                         LocalMux                       0              8708   3960  FALL       1
I__637/O                         LocalMux                     768              9477   3960  FALL       1
I__647/I                         InMux                          0              9477   3960  FALL       1
I__647/O                         InMux                        503              9980   3960  FALL       1
uart.data_rdy_LC_10_3_3/in1      LogicCell40_SEQ_MODE_1000      0              9980   3960  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_sync.Q_0__0_LC_7_2_2/lcout
Path End         : uart.state_1_LC_9_4_3/in2
Capture Clock    : uart.state_1_LC_9_4_3/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2570
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9980
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.Q_0__0_LC_7_2_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_sync.Q_0__0_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__624/I                         Odrv4                          0              7410   3960  FALL       1
I__624/O                         Odrv4                        649              8059   3960  FALL       1
I__628/I                         Span4Mux_v                     0              8059   3960  FALL       1
I__628/O                         Span4Mux_v                   649              8708   3960  FALL       1
I__638/I                         LocalMux                       0              8708   3960  FALL       1
I__638/O                         LocalMux                     768              9477   3960  FALL       1
I__648/I                         InMux                          0              9477   3960  FALL       1
I__648/O                         InMux                        503              9980   3960  FALL       1
I__651/I                         CascadeMux                     0              9980   3960  FALL       1
I__651/O                         CascadeMux                     0              9980   3960  FALL       1
uart.state_1_LC_9_4_3/in2        LogicCell40_SEQ_MODE_1000      0              9980   3960  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_9_4_3/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_1_LC_8_4_4/lcout
Path End         : uart.data_esr_1_LC_11_5_2/in0
Capture Clock    : uart.data_esr_1_LC_11_5_2/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2570
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9980
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_1_LC_8_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__833/I                        Odrv4                          0              7410   3960  FALL       1
I__833/O                        Odrv4                        649              8059   3960  FALL       1
I__835/I                        Span4Mux_v                     0              8059   3960  FALL       1
I__835/O                        Span4Mux_v                   649              8708   3960  FALL       1
I__837/I                        LocalMux                       0              8708   3960  FALL       1
I__837/O                        LocalMux                     768              9477   3960  FALL       1
I__838/I                        InMux                          0              9477   3960  FALL       1
I__838/O                        InMux                        503              9980   3960  FALL       1
uart.data_esr_1_LC_11_5_2/in0   LogicCell40_SEQ_MODE_1000      0              9980   3960  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_11_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.state_2_LC_9_5_5/in0
Capture Clock    : uart.state_2_LC_9_5_5/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2570
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9980
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1192/I                                 Odrv4                          0              7410   3894  FALL       1
I__1192/O                                 Odrv4                        649              8059   3894  FALL       1
I__1201/I                                 Span4Mux_v                     0              8059   3960  FALL       1
I__1201/O                                 Span4Mux_v                   649              8708   3960  FALL       1
I__1213/I                                 LocalMux                       0              8708   3960  FALL       1
I__1213/O                                 LocalMux                     768              9477   3960  FALL       1
I__1216/I                                 InMux                          0              9477   3960  FALL       1
I__1216/O                                 InMux                        503              9980   3960  FALL       1
uart.state_2_LC_9_5_5/in0                 LogicCell40_SEQ_MODE_1000      0              9980   3960  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.state_4_LC_9_4_6/in2
Capture Clock    : uart.state_4_LC_9_4_6/clk
Hold Constraint  : 0p
Path slack       : 4013p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2623
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10033
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   4013  FALL       9
I__527/I                           Odrv4                          0              7410   4013  FALL       1
I__527/O                           Odrv4                        649              8059   4013  FALL       1
I__535/I                           LocalMux                       0              8059   4013  FALL       1
I__535/O                           LocalMux                     768              8828   4013  FALL       1
I__543/I                           InMux                          0              8828   4013  FALL       1
I__543/O                           InMux                        503              9331   4013  FALL       1
I__546/I                           CascadeMux                     0              9331   4013  FALL       1
I__546/O                           CascadeMux                     0              9331   4013  FALL       1
uart.state_RNO_0_4_LC_9_4_5/in2    LogicCell40_SEQ_MODE_0000      0              9331   4013  FALL       1
uart.state_RNO_0_4_LC_9_4_5/ltout  LogicCell40_SEQ_MODE_0000    702             10033   4013  RISE       1
I__497/I                           CascadeMux                     0             10033   4013  RISE       1
I__497/O                           CascadeMux                     0             10033   4013  RISE       1
uart.state_4_LC_9_4_6/in2          LogicCell40_SEQ_MODE_1000      0             10033   4013  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.data_Aux_0_LC_8_4_3/in2
Capture Clock    : uart.data_Aux_0_LC_8_4_3/clk
Hold Constraint  : 0p
Path slack       : 4053p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2663
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10073
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   4013  FALL       9
I__527/I                              Odrv4                          0              7410   4013  FALL       1
I__527/O                              Odrv4                        649              8059   4013  FALL       1
I__533/I                              LocalMux                       0              8059   4053  FALL       1
I__533/O                              LocalMux                     768              8828   4053  FALL       1
I__541/I                              InMux                          0              8828   4053  FALL       1
I__541/O                              InMux                        503              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/in1    LogicCell40_SEQ_MODE_0000      0              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/ltout  LogicCell40_SEQ_MODE_0000    742             10073   4053  RISE       1
I__260/I                              CascadeMux                     0             10073   4053  RISE       1
I__260/O                              CascadeMux                     0             10073   4053  RISE       1
uart.data_Aux_0_LC_8_4_3/in2          LogicCell40_SEQ_MODE_1000      0             10073   4053  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_11_3_1/lcout
Path End         : uart.timer_Count_2_LC_10_5_1/in3
Capture Clock    : uart.timer_Count_2_LC_10_5_1/clk
Hold Constraint  : 0p
Path slack       : 4172p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_11_3_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__802/I                                           Odrv4                          0              7410   4172  FALL       1
I__802/O                                           Odrv4                        649              8059   4172  FALL       1
I__806/I                                           LocalMux                       0              8059   4172  FALL       1
I__806/O                                           LocalMux                     768              8828   4172  FALL       1
I__809/I                                           InMux                          0              8828   4172  FALL       1
I__809/O                                           InMux                        503              9331   4172  FALL       1
I__810/I                                           CascadeMux                     0              9331   4172  FALL       1
I__810/O                                           CascadeMux                     0              9331   4172  FALL       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/in2       LogicCell40_SEQ_MODE_0000      0              9331   4172  FALL       1
uart.un4_timer_Count_1_cry_1_c_LC_10_5_0/carryout  LogicCell40_SEQ_MODE_0000    358              9688   4172  FALL       2
I__734/I                                           InMux                          0              9688   4172  FALL       1
I__734/O                                           InMux                        503             10192   4172  FALL       1
uart.timer_Count_2_LC_10_5_1/in3                   LogicCell40_SEQ_MODE_1000      0             10192   4172  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_7_1_2/sr
Capture Clock    : uart_frame_decoder.source_data_valid_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 4199p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2292
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9702
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1259/I                                         Odrv4                          0              7410   4199  FALL       1
I__1259/O                                         Odrv4                        649              8059   4199  FALL       1
I__1264/I                                         Span4Mux_s0_v                  0              8059   4199  FALL       1
I__1264/O                                         Span4Mux_s0_v                344              8404   4199  FALL       1
I__1269/I                                         LocalMux                       0              8404   4199  FALL       1
I__1269/O                                         LocalMux                     768              9172   4199  FALL       1
I__1273/I                                         SRMux                          0              9172   4199  FALL       1
I__1273/O                                         SRMux                        530              9702   4199  FALL       1
uart_frame_decoder.source_data_valid_LC_7_1_2/sr  LogicCell40_SEQ_MODE_1000      0              9702   4199  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_10_LC_12_4_0/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_7_1_2/in0
Capture Clock    : uart_frame_decoder.source_data_valid_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 4198p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2808
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10218
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_10_LC_12_4_0/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   3854  FALL       9
I__1081/I                                          Odrv4                          0              7410   4199  FALL       1
I__1081/O                                          Odrv4                        649              8059   4199  FALL       1
I__1085/I                                          Span4Mux_h                     0              8059   4199  FALL       1
I__1085/O                                          Span4Mux_h                   543              8602   4199  FALL       1
I__1092/I                                          Span4Mux_s1_v                  0              8602   4199  FALL       1
I__1092/O                                          Span4Mux_s1_v                344              8947   4199  FALL       1
I__1097/I                                          LocalMux                       0              8947   4199  FALL       1
I__1097/O                                          LocalMux                     768              9715   4199  FALL       1
I__1101/I                                          InMux                          0              9715   4199  FALL       1
I__1101/O                                          InMux                        503             10218   4199  FALL       1
uart_frame_decoder.source_data_valid_LC_7_1_2/in0  LogicCell40_SEQ_MODE_1000      0             10218   4199  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_7_LC_12_2_7/lcout
Path End         : uart_frame_decoder.WDT_8_LC_12_3_0/in3
Capture Clock    : uart_frame_decoder.WDT_8_LC_12_3_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2888
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10298
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_7_LC_12_2_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__1021/I                                    LocalMux                       0              7410   2662  FALL       1
I__1021/O                                    LocalMux                     768              8179   2662  FALL       1
I__1024/I                                    InMux                          0              8179   2662  FALL       1
I__1024/O                                    InMux                        503              8682   2662  FALL       1
uart_frame_decoder.WDT_7_LC_12_2_7/in1       LogicCell40_SEQ_MODE_1000      0              8682   4278  FALL       1
uart_frame_decoder.WDT_7_LC_12_2_7/carryout  LogicCell40_SEQ_MODE_1000    662              9344   4278  FALL       1
IN_MUX_bfv_12_3_0_/carryinitin               ICE_CARRY_IN_MUX               0              9344   4278  FALL       1
IN_MUX_bfv_12_3_0_/carryinitout              ICE_CARRY_IN_MUX             450              9794   4278  FALL       2
I__1009/I                                    InMux                          0              9794   4278  FALL       1
I__1009/O                                    InMux                        503             10298   4278  FALL       1
uart_frame_decoder.WDT_8_LC_12_3_0/in3       LogicCell40_SEQ_MODE_1000      0             10298   4278  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_8_2_7/lcout
Path End         : reset_module_System.count_17_LC_8_3_0/in3
Capture Clock    : reset_module_System.count_17_LC_8_3_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2888
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10298
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_8_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_8_2_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__436/I                                        LocalMux                       0              7410   2662  FALL       1
I__436/O                                        LocalMux                     768              8179   2662  FALL       1
I__438/I                                        InMux                          0              8179   2662  FALL       1
I__438/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_16_LC_8_2_7/in1       LogicCell40_SEQ_MODE_1000      0              8682   4278  FALL       1
reset_module_System.count_16_LC_8_2_7/carryout  LogicCell40_SEQ_MODE_1000    662              9344   4278  FALL       1
IN_MUX_bfv_8_3_0_/carryinitin                   ICE_CARRY_IN_MUX               0              9344   4278  FALL       1
IN_MUX_bfv_8_3_0_/carryinitout                  ICE_CARRY_IN_MUX             450              9794   4278  FALL       2
I__245/I                                        InMux                          0              9794   4278  FALL       1
I__245/O                                        InMux                        503             10298   4278  FALL       1
reset_module_System.count_17_LC_8_3_0/in3       LogicCell40_SEQ_MODE_1000      0             10298   4278  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1044/I                                                ClkMux                         0              5132  RISE       1
I__1044/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_8_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_8_1_7/lcout
Path End         : reset_module_System.count_9_LC_8_2_0/in3
Capture Clock    : reset_module_System.count_9_LC_8_2_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2888
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10298
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1050/I                                                ClkMux                         0              5132  RISE       1
I__1050/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_8_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_8_1_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__408/I                                       LocalMux                       0              7410   2662  FALL       1
I__408/O                                       LocalMux                     768              8179   2662  FALL       1
I__410/I                                       InMux                          0              8179   2662  FALL       1
I__410/O                                       InMux                        503              8682   2662  FALL       1
reset_module_System.count_8_LC_8_1_7/in1       LogicCell40_SEQ_MODE_1000      0              8682   4278  FALL       1
reset_module_System.count_8_LC_8_1_7/carryout  LogicCell40_SEQ_MODE_1000    662              9344   4278  FALL       1
IN_MUX_bfv_8_2_0_/carryinitin                  ICE_CARRY_IN_MUX               0              9344   4278  FALL       1
IN_MUX_bfv_8_2_0_/carryinitout                 ICE_CARRY_IN_MUX             450              9794   4278  FALL       2
I__232/I                                       InMux                          0              9794   4278  FALL       1
I__232/O                                       InMux                        503             10298   4278  FALL       1
reset_module_System.count_9_LC_8_2_0/in3       LogicCell40_SEQ_MODE_1000      0             10298   4278  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_8_2_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_9_LC_12_4_7/sr
Capture Clock    : uart_frame_decoder.state_1_9_LC_12_4_7/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1260/I                                     Odrv4                          0              7410   4503  FALL       1
I__1260/O                                     Odrv4                        649              8059   4503  FALL       1
I__1265/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1265/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1270/I                                     LocalMux                       0              8708   4503  FALL       1
I__1270/O                                     LocalMux                     768              9477   4503  FALL       1
I__1274/I                                     SRMux                          0              9477   4503  FALL       1
I__1274/O                                     SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.state_1_9_LC_12_4_7/sr     LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_8_LC_12_4_6/sr
Capture Clock    : uart_frame_decoder.state_1_8_LC_12_4_6/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1260/I                                     Odrv4                          0              7410   4503  FALL       1
I__1260/O                                     Odrv4                        649              8059   4503  FALL       1
I__1265/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1265/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1270/I                                     LocalMux                       0              8708   4503  FALL       1
I__1270/O                                     LocalMux                     768              9477   4503  FALL       1
I__1274/I                                     SRMux                          0              9477   4503  FALL       1
I__1274/O                                     SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.state_1_8_LC_12_4_6/sr     LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_7_LC_12_4_5/sr
Capture Clock    : uart_frame_decoder.state_1_7_LC_12_4_5/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1260/I                                     Odrv4                          0              7410   4503  FALL       1
I__1260/O                                     Odrv4                        649              8059   4503  FALL       1
I__1265/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1265/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1270/I                                     LocalMux                       0              8708   4503  FALL       1
I__1270/O                                     LocalMux                     768              9477   4503  FALL       1
I__1274/I                                     SRMux                          0              9477   4503  FALL       1
I__1274/O                                     SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.state_1_7_LC_12_4_5/sr     LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_6_LC_12_4_4/sr
Capture Clock    : uart_frame_decoder.state_1_6_LC_12_4_4/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1260/I                                     Odrv4                          0              7410   4503  FALL       1
I__1260/O                                     Odrv4                        649              8059   4503  FALL       1
I__1265/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1265/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1270/I                                     LocalMux                       0              8708   4503  FALL       1
I__1270/O                                     LocalMux                     768              9477   4503  FALL       1
I__1274/I                                     SRMux                          0              9477   4503  FALL       1
I__1274/O                                     SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.state_1_6_LC_12_4_4/sr     LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_5_LC_12_4_3/sr
Capture Clock    : uart_frame_decoder.state_1_5_LC_12_4_3/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1260/I                                     Odrv4                          0              7410   4503  FALL       1
I__1260/O                                     Odrv4                        649              8059   4503  FALL       1
I__1265/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1265/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1270/I                                     LocalMux                       0              8708   4503  FALL       1
I__1270/O                                     LocalMux                     768              9477   4503  FALL       1
I__1274/I                                     SRMux                          0              9477   4503  FALL       1
I__1274/O                                     SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.state_1_5_LC_12_4_3/sr     LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_4_LC_12_4_2/sr
Capture Clock    : uart_frame_decoder.state_1_4_LC_12_4_2/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1260/I                                     Odrv4                          0              7410   4503  FALL       1
I__1260/O                                     Odrv4                        649              8059   4503  FALL       1
I__1265/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1265/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1270/I                                     LocalMux                       0              8708   4503  FALL       1
I__1270/O                                     LocalMux                     768              9477   4503  FALL       1
I__1274/I                                     SRMux                          0              9477   4503  FALL       1
I__1274/O                                     SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.state_1_4_LC_12_4_2/sr     LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_3_LC_12_4_1/sr
Capture Clock    : uart_frame_decoder.state_1_3_LC_12_4_1/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1260/I                                     Odrv4                          0              7410   4503  FALL       1
I__1260/O                                     Odrv4                        649              8059   4503  FALL       1
I__1265/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1265/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1270/I                                     LocalMux                       0              8708   4503  FALL       1
I__1270/O                                     LocalMux                     768              9477   4503  FALL       1
I__1274/I                                     SRMux                          0              9477   4503  FALL       1
I__1274/O                                     SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.state_1_3_LC_12_4_1/sr     LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_10_LC_12_4_0/sr
Capture Clock    : uart_frame_decoder.state_1_10_LC_12_4_0/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1260/I                                     Odrv4                          0              7410   4503  FALL       1
I__1260/O                                     Odrv4                        649              8059   4503  FALL       1
I__1265/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1265/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1270/I                                     LocalMux                       0              8708   4503  FALL       1
I__1270/O                                     LocalMux                     768              9477   4503  FALL       1
I__1274/I                                     SRMux                          0              9477   4503  FALL       1
I__1274/O                                     SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.state_1_10_LC_12_4_0/sr    LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_2_LC_11_4_2/sr
Capture Clock    : uart_frame_decoder.state_1_2_LC_11_4_2/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1259/I                                     Odrv4                          0              7410   4199  FALL       1
I__1259/O                                     Odrv4                        649              8059   4199  FALL       1
I__1262/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1262/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1267/I                                     LocalMux                       0              8708   4503  FALL       1
I__1267/O                                     LocalMux                     768              9477   4503  FALL       1
I__1271/I                                     SRMux                          0              9477   4503  FALL       1
I__1271/O                                     SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.state_1_2_LC_11_4_2/sr     LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart_frame_decoder.state_1_1_LC_11_4_1/sr
Capture Clock    : uart_frame_decoder.state_1_1_LC_11_4_1/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1259/I                                     Odrv4                          0              7410   4199  FALL       1
I__1259/O                                     Odrv4                        649              8059   4199  FALL       1
I__1262/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1262/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1267/I                                     LocalMux                       0              8708   4503  FALL       1
I__1267/O                                     LocalMux                     768              9477   4503  FALL       1
I__1271/I                                     SRMux                          0              9477   4503  FALL       1
I__1271/O                                     SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.state_1_1_LC_11_4_1/sr     LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart.bit_Count_2_LC_7_4_7/sr
Capture Clock    : uart.bit_Count_2_LC_7_4_7/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1259/I                                     Odrv4                          0              7410   4199  FALL       1
I__1259/O                                     Odrv4                        649              8059   4199  FALL       1
I__1263/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1263/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1268/I                                     LocalMux                       0              8708   4503  FALL       1
I__1268/O                                     LocalMux                     768              9477   4503  FALL       1
I__1272/I                                     SRMux                          0              9477   4503  FALL       1
I__1272/O                                     SRMux                        530             10006   4503  FALL       1
uart.bit_Count_2_LC_7_4_7/sr                  LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart.bit_Count_1_LC_7_4_4/sr
Capture Clock    : uart.bit_Count_1_LC_7_4_4/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1259/I                                     Odrv4                          0              7410   4199  FALL       1
I__1259/O                                     Odrv4                        649              8059   4199  FALL       1
I__1263/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1263/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1268/I                                     LocalMux                       0              8708   4503  FALL       1
I__1268/O                                     LocalMux                     768              9477   4503  FALL       1
I__1272/I                                     SRMux                          0              9477   4503  FALL       1
I__1272/O                                     SRMux                        530             10006   4503  FALL       1
uart.bit_Count_1_LC_7_4_4/sr                  LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_9_1_4/lcout
Path End         : uart.bit_Count_0_LC_7_4_2/sr
Capture Clock    : uart.bit_Count_0_LC_7_4_2/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL      15
I__1259/I                                     Odrv4                          0              7410   4199  FALL       1
I__1259/O                                     Odrv4                        649              8059   4199  FALL       1
I__1263/I                                     Span4Mux_v                     0              8059   4503  FALL       1
I__1263/O                                     Span4Mux_v                   649              8708   4503  FALL       1
I__1268/I                                     LocalMux                       0              8708   4503  FALL       1
I__1268/O                                     LocalMux                     768              9477   4503  FALL       1
I__1272/I                                     SRMux                          0              9477   4503  FALL       1
I__1272/O                                     SRMux                        530             10006   4503  FALL       1
uart.bit_Count_0_LC_7_4_2/sr                  LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_1_LC_11_4_1/lcout
Path End         : uart_frame_decoder.state_1_0_LC_10_2_6/in2
Capture Clock    : uart_frame_decoder.state_1_0_LC_10_2_6/clk
Hold Constraint  : 0p
Path slack       : 4596p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3206
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10616
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_1_LC_11_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__1153/I                                             Odrv4                          0              7410   4596  FALL       1
I__1153/O                                             Odrv4                        649              8059   4596  FALL       1
I__1158/I                                             LocalMux                       0              8059   4596  FALL       1
I__1158/O                                             LocalMux                     768              8828   4596  FALL       1
I__1161/I                                             InMux                          0              8828   4596  FALL       1
I__1161/O                                             InMux                        503              9331   4596  FALL       1
uart_frame_decoder.state_1_RNIMBMF_1_LC_10_2_4/in3    LogicCell40_SEQ_MODE_0000      0              9331   4596  FALL       1
uart_frame_decoder.state_1_RNIMBMF_1_LC_10_2_4/ltout  LogicCell40_SEQ_MODE_0000    583              9914   4596  RISE       1
I__578/I                                              CascadeMux                     0              9914   4596  RISE       1
I__578/O                                              CascadeMux                     0              9914   4596  RISE       1
uart_frame_decoder.state_1_RNO_1_0_LC_10_2_5/in2      LogicCell40_SEQ_MODE_0000      0              9914   4596  RISE       1
uart_frame_decoder.state_1_RNO_1_0_LC_10_2_5/ltout    LogicCell40_SEQ_MODE_0000    702             10616   4596  RISE       1
I__577/I                                              CascadeMux                     0             10616   4596  RISE       1
I__577/O                                              CascadeMux                     0             10616   4596  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/in2            LogicCell40_SEQ_MODE_1001      0             10616   4596  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_0_LC_10_2_6/lcout
Path End         : uart_frame_decoder.state_1_1_LC_11_4_1/in2
Capture Clock    : uart_frame_decoder.state_1_1_LC_11_4_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_0_LC_10_2_6/lcout        LogicCell40_SEQ_MODE_1001   1391              7410   4808  FALL       3
I__814/I                                            LocalMux                       0              7410   4808  FALL       1
I__814/O                                            LocalMux                     768              8179   4808  FALL       1
I__817/I                                            InMux                          0              8179   4808  FALL       1
I__817/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.state_1_RNO_0_1_LC_10_3_7/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.state_1_RNO_0_1_LC_10_3_7/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       1
I__849/I                                            LocalMux                       0              9556   4808  FALL       1
I__849/O                                            LocalMux                     768             10324   4808  FALL       1
I__850/I                                            InMux                          0             10324   4808  FALL       1
I__850/O                                            InMux                        503             10827   4808  FALL       1
I__851/I                                            CascadeMux                     0             10827   4808  FALL       1
I__851/O                                            CascadeMux                     0             10827   4808  FALL       1
uart_frame_decoder.state_1_1_LC_11_4_1/in2          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_2_LC_9_3_2/lcout
Path End         : uart_frame_decoder.state_1_2_LC_11_4_2/in3
Capture Clock    : uart_frame_decoder.state_1_2_LC_11_4_2/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_9_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_2_LC_9_3_2/lcout                        LogicCell40_SEQ_MODE_1000   1391              7410   4808  FALL       2
I__665/I                                              LocalMux                       0              7410   4808  FALL       1
I__665/O                                              LocalMux                     768              8179   4808  FALL       1
I__666/I                                              InMux                          0              8179   4808  FALL       1
I__666/O                                              InMux                        503              8682   4808  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_10_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_10_3_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       2
I__840/I                                              LocalMux                       0              9556   4808  FALL       1
I__840/O                                              LocalMux                     768             10324   4808  FALL       1
I__842/I                                              InMux                          0             10324   4808  FALL       1
I__842/O                                              InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_2_LC_11_4_2/in3            LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.reset_iso_LC_9_1_4/in1
Capture Clock    : reset_module_System.reset_iso_LC_9_1_4/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__384/I                                             LocalMux                       0              7410   3245  FALL       1
I__384/O                                             LocalMux                     768              8179   3245  FALL       1
I__387/I                                             InMux                          0              8179   3245  FALL       1
I__387/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       4
I__367/I                                             LocalMux                       0              9556   4808  FALL       1
I__367/O                                             LocalMux                     768             10324   4808  FALL       1
I__368/I                                             InMux                          0             10324   4808  FALL       1
I__368/O                                             InMux                        503             10827   4808  FALL       1
reset_module_System.reset_iso_LC_9_1_4/in1           LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.bit_Count_0_LC_7_4_2/in1
Capture Clock    : uart.bit_Count_0_LC_7_4_2/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__279/I                             LocalMux                       0              7410   2662  FALL       1
I__279/O                             LocalMux                     768              8179   2662  FALL       1
I__284/I                             InMux                          0              8179   3245  FALL       1
I__284/O                             InMux                        503              8682   3245  FALL       1
uart.state_RNI4ENK_3_LC_7_4_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.state_RNI4ENK_3_LC_7_4_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       2
I__226/I                             LocalMux                       0              9556   4808  FALL       1
I__226/O                             LocalMux                     768             10324   4808  FALL       1
I__228/I                             InMux                          0             10324   4808  FALL       1
I__228/O                             InMux                        503             10827   4808  FALL       1
uart.bit_Count_0_LC_7_4_2/in1        LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.bit_Count_2_LC_7_4_7/in3
Capture Clock    : uart.bit_Count_2_LC_7_4_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__279/I                             LocalMux                       0              7410   2662  FALL       1
I__279/O                             LocalMux                     768              8179   2662  FALL       1
I__284/I                             InMux                          0              8179   3245  FALL       1
I__284/O                             InMux                        503              8682   3245  FALL       1
uart.state_RNI4ENK_3_LC_7_4_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.state_RNI4ENK_3_LC_7_4_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       2
I__227/I                             LocalMux                       0              9556   4808  FALL       1
I__227/O                             LocalMux                     768             10324   4808  FALL       1
I__229/I                             InMux                          0             10324   4808  FALL       1
I__229/O                             InMux                        503             10827   4808  FALL       1
uart.bit_Count_2_LC_7_4_7/in3        LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.data_Aux_7_LC_7_3_2/in0
Capture Clock    : uart.data_Aux_7_LC_7_3_2/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__278/I                                 LocalMux                       0              7410   4808  FALL       1
I__278/O                                 LocalMux                     768              8179   4808  FALL       1
I__282/I                                 InMux                          0              8179   4808  FALL       1
I__282/O                                 InMux                        503              8682   4808  FALL       1
uart.bit_Count_RNIETHE_2_LC_8_3_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.bit_Count_RNIETHE_2_LC_8_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       3
I__499/I                                 LocalMux                       0              9556   4808  FALL       1
I__499/O                                 LocalMux                     768             10324   4808  FALL       1
I__502/I                                 InMux                          0             10324   4808  FALL       1
I__502/O                                 InMux                        503             10827   4808  FALL       1
uart.data_Aux_7_LC_7_3_2/in0             LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.data_Aux_0_LC_8_4_3/in1
Capture Clock    : uart.data_Aux_0_LC_8_4_3/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__281/I                              LocalMux                       0              7410   4808  FALL       1
I__281/O                              LocalMux                     768              8179   4808  FALL       1
I__289/I                              InMux                          0              8179   4808  FALL       1
I__289/O                              InMux                        503              8682   4808  FALL       1
uart.data_Aux_RNO_0_0_LC_8_5_2/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.data_Aux_RNO_0_0_LC_8_5_2/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       1
I__337/I                              LocalMux                       0              9556   4808  FALL       1
I__337/O                              LocalMux                     768             10324   4808  FALL       1
I__338/I                              InMux                          0             10324   4808  FALL       1
I__338/O                              InMux                        503             10827   4808  FALL       1
uart.data_Aux_0_LC_8_4_3/in1          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.data_Aux_3_LC_8_4_6/in2
Capture Clock    : uart.data_Aux_3_LC_8_4_6/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__281/I                              LocalMux                       0              7410   4808  FALL       1
I__281/O                              LocalMux                     768              8179   4808  FALL       1
I__292/I                              InMux                          0              8179   4808  FALL       1
I__292/O                              InMux                        503              8682   4808  FALL       1
uart.data_Aux_RNO_0_3_LC_8_5_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.data_Aux_RNO_0_3_LC_8_5_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       1
I__275/I                              LocalMux                       0              9556   4808  FALL       1
I__275/O                              LocalMux                     768             10324   4808  FALL       1
I__276/I                              InMux                          0             10324   4808  FALL       1
I__276/O                              InMux                        503             10827   4808  FALL       1
I__277/I                              CascadeMux                     0             10827   4808  FALL       1
I__277/O                              CascadeMux                     0             10827   4808  FALL       1
uart.data_Aux_3_LC_8_4_6/in2          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_4_7/lcout
Path End         : uart.data_Aux_5_LC_7_3_1/in3
Capture Clock    : uart.data_Aux_5_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_4_7/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      10
I__312/I                              LocalMux                       0              7410   4808  FALL       1
I__312/O                              LocalMux                     768              8179   4808  FALL       1
I__317/I                              InMux                          0              8179   4808  FALL       1
I__317/O                              InMux                        503              8682   4808  FALL       1
uart.data_Aux_RNO_0_5_LC_8_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.data_Aux_RNO_0_5_LC_8_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       1
I__265/I                              LocalMux                       0              9556   4808  FALL       1
I__265/O                              LocalMux                     768             10324   4808  FALL       1
I__266/I                              InMux                          0             10324   4808  FALL       1
I__266/O                              InMux                        503             10827   4808  FALL       1
uart.data_Aux_5_LC_7_3_1/in3          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_4_7/lcout
Path End         : uart.data_Aux_1_LC_8_4_4/in1
Capture Clock    : uart.data_Aux_1_LC_8_4_4/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_4_7/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      10
I__314/I                              LocalMux                       0              7410   4808  FALL       1
I__314/O                              LocalMux                     768              8179   4808  FALL       1
I__321/I                              InMux                          0              8179   4808  FALL       1
I__321/O                              InMux                        503              8682   4808  FALL       1
uart.data_Aux_RNO_0_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.data_Aux_RNO_0_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       1
I__335/I                              LocalMux                       0              9556   4808  FALL       1
I__335/O                              LocalMux                     768             10324   4808  FALL       1
I__336/I                              InMux                          0             10324   4808  FALL       1
I__336/O                              InMux                        503             10827   4808  FALL       1
uart.data_Aux_1_LC_8_4_4/in1          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_4_7/lcout
Path End         : uart.data_Aux_4_LC_8_4_7/in1
Capture Clock    : uart.data_Aux_4_LC_8_4_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_4_7/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      10
I__314/I                              LocalMux                       0              7410   4808  FALL       1
I__314/O                              LocalMux                     768              8179   4808  FALL       1
I__324/I                              InMux                          0              8179   4808  FALL       1
I__324/O                              InMux                        503              8682   4808  FALL       1
uart.data_Aux_RNO_0_4_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.data_Aux_RNO_0_4_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       1
I__339/I                              LocalMux                       0              9556   4808  FALL       1
I__339/O                              LocalMux                     768             10324   4808  FALL       1
I__340/I                              InMux                          0             10324   4808  FALL       1
I__340/O                              InMux                        503             10827   4808  FALL       1
uart.data_Aux_4_LC_8_4_7/in1          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_0_LC_9_1_0/in1
Capture Clock    : reset_module_System.count_0_LC_9_1_0/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__384/I                                             LocalMux                       0              7410   3245  FALL       1
I__384/O                                             LocalMux                     768              8179   3245  FALL       1
I__387/I                                             InMux                          0              8179   3245  FALL       1
I__387/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       4
I__367/I                                             LocalMux                       0              9556   4808  FALL       1
I__367/O                                             LocalMux                     768             10324   4808  FALL       1
I__369/I                                             InMux                          0             10324   4808  FALL       1
I__369/O                                             InMux                        503             10827   4808  FALL       1
reset_module_System.count_0_LC_9_1_0/in1             LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_1_LC_9_1_6/in1
Capture Clock    : reset_module_System.count_1_LC_9_1_6/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__384/I                                             LocalMux                       0              7410   3245  FALL       1
I__384/O                                             LocalMux                     768              8179   3245  FALL       1
I__387/I                                             InMux                          0              8179   3245  FALL       1
I__387/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       4
I__367/I                                             LocalMux                       0              9556   4808  FALL       1
I__367/O                                             LocalMux                     768             10324   4808  FALL       1
I__370/I                                             InMux                          0             10324   4808  FALL       1
I__370/O                                             InMux                        503             10827   4808  FALL       1
reset_module_System.count_1_LC_9_1_6/in1             LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_2_LC_9_1_7/in2
Capture Clock    : reset_module_System.count_2_LC_9_1_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__384/I                                             LocalMux                       0              7410   3245  FALL       1
I__384/O                                             LocalMux                     768              8179   3245  FALL       1
I__387/I                                             InMux                          0              8179   3245  FALL       1
I__387/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       4
I__367/I                                             LocalMux                       0              9556   4808  FALL       1
I__367/O                                             LocalMux                     768             10324   4808  FALL       1
I__371/I                                             InMux                          0             10324   4808  FALL       1
I__371/O                                             InMux                        503             10827   4808  FALL       1
I__372/I                                             CascadeMux                     0             10827   4808  FALL       1
I__372/O                                             CascadeMux                     0             10827   4808  FALL       1
reset_module_System.count_2_LC_9_1_7/in2             LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.state_3_LC_9_2_7/in0
Capture Clock    : uart.state_3_LC_9_2_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__278/I                                 LocalMux                       0              7410   4808  FALL       1
I__278/O                                 LocalMux                     768              8179   4808  FALL       1
I__282/I                                 InMux                          0              8179   4808  FALL       1
I__282/O                                 InMux                        503              8682   4808  FALL       1
uart.bit_Count_RNIETHE_2_LC_8_3_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.bit_Count_RNIETHE_2_LC_8_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       3
I__500/I                                 LocalMux                       0              9556   4808  FALL       1
I__500/O                                 LocalMux                     768             10324   4808  FALL       1
I__503/I                                 InMux                          0             10324   4808  FALL       1
I__503/O                                 InMux                        503             10827   4808  FALL       1
uart.state_3_LC_9_2_7/in0                LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_1_LC_11_4_1/in3
Capture Clock    : uart_frame_decoder.state_1_1_LC_11_4_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__961/I                                            LocalMux                       0              7410   4808  FALL       1
I__961/O                                            LocalMux                     768              8179   4808  FALL       1
I__965/I                                            InMux                          0              8179   4808  FALL       1
I__965/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       9
I__1052/I                                           LocalMux                       0              9556   4808  FALL       1
I__1052/O                                           LocalMux                     768             10324   4808  FALL       1
I__1054/I                                           InMux                          0             10324   4808  FALL       1
I__1054/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_1_LC_11_4_1/in3          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_0_LC_10_2_6/in3
Capture Clock    : uart_frame_decoder.state_1_0_LC_10_2_6/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__961/I                                            LocalMux                       0              7410   4808  FALL       1
I__961/O                                            LocalMux                     768              8179   4808  FALL       1
I__966/I                                            InMux                          0              8179   4808  FALL       1
I__966/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.state_1_RNO_0_0_LC_11_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.state_1_RNO_0_0_LC_11_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       1
I__867/I                                            LocalMux                       0              9556   4808  FALL       1
I__867/O                                            LocalMux                     768             10324   4808  FALL       1
I__868/I                                            InMux                          0             10324   4808  FALL       1
I__868/O                                            InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_0_LC_10_2_6/in3          LogicCell40_SEQ_MODE_1001      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_3_LC_12_4_1/in3
Capture Clock    : uart_frame_decoder.state_1_3_LC_12_4_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__961/I                                            LocalMux                       0              7410   4808  FALL       1
I__961/O                                            LocalMux                     768              8179   4808  FALL       1
I__965/I                                            InMux                          0              8179   4808  FALL       1
I__965/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       9
I__1053/I                                           LocalMux                       0              9556   4808  FALL       1
I__1053/O                                           LocalMux                     768             10324   4808  FALL       1
I__1056/I                                           InMux                          0             10324   4808  FALL       1
I__1056/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_3_LC_12_4_1/in3          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_3_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_2_LC_11_4_2/in0
Capture Clock    : uart_frame_decoder.state_1_2_LC_11_4_2/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__961/I                                            LocalMux                       0              7410   4808  FALL       1
I__961/O                                            LocalMux                     768              8179   4808  FALL       1
I__965/I                                            InMux                          0              8179   4808  FALL       1
I__965/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       9
I__1052/I                                           LocalMux                       0              9556   4808  FALL       1
I__1052/O                                           LocalMux                     768             10324   4808  FALL       1
I__1055/I                                           InMux                          0             10324   4808  FALL       1
I__1055/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_2_LC_11_4_2/in0          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_4_LC_12_4_2/in0
Capture Clock    : uart_frame_decoder.state_1_4_LC_12_4_2/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__961/I                                            LocalMux                       0              7410   4808  FALL       1
I__961/O                                            LocalMux                     768              8179   4808  FALL       1
I__965/I                                            InMux                          0              8179   4808  FALL       1
I__965/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       9
I__1053/I                                           LocalMux                       0              9556   4808  FALL       1
I__1053/O                                           LocalMux                     768             10324   4808  FALL       1
I__1057/I                                           InMux                          0             10324   4808  FALL       1
I__1057/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_4_LC_12_4_2/in0          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_4_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_5_LC_12_4_3/in3
Capture Clock    : uart_frame_decoder.state_1_5_LC_12_4_3/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__961/I                                            LocalMux                       0              7410   4808  FALL       1
I__961/O                                            LocalMux                     768              8179   4808  FALL       1
I__965/I                                            InMux                          0              8179   4808  FALL       1
I__965/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       9
I__1053/I                                           LocalMux                       0              9556   4808  FALL       1
I__1053/O                                           LocalMux                     768             10324   4808  FALL       1
I__1058/I                                           InMux                          0             10324   4808  FALL       1
I__1058/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_5_LC_12_4_3/in3          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_5_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_6_LC_12_4_4/in0
Capture Clock    : uart_frame_decoder.state_1_6_LC_12_4_4/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__961/I                                            LocalMux                       0              7410   4808  FALL       1
I__961/O                                            LocalMux                     768              8179   4808  FALL       1
I__965/I                                            InMux                          0              8179   4808  FALL       1
I__965/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       9
I__1053/I                                           LocalMux                       0              9556   4808  FALL       1
I__1053/O                                           LocalMux                     768             10324   4808  FALL       1
I__1059/I                                           InMux                          0             10324   4808  FALL       1
I__1059/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_6_LC_12_4_4/in0          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_7_LC_12_4_5/in3
Capture Clock    : uart_frame_decoder.state_1_7_LC_12_4_5/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__961/I                                            LocalMux                       0              7410   4808  FALL       1
I__961/O                                            LocalMux                     768              8179   4808  FALL       1
I__965/I                                            InMux                          0              8179   4808  FALL       1
I__965/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       9
I__1053/I                                           LocalMux                       0              9556   4808  FALL       1
I__1053/O                                           LocalMux                     768             10324   4808  FALL       1
I__1060/I                                           InMux                          0             10324   4808  FALL       1
I__1060/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_7_LC_12_4_5/in3          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_8_LC_12_4_6/in0
Capture Clock    : uart_frame_decoder.state_1_8_LC_12_4_6/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__961/I                                            LocalMux                       0              7410   4808  FALL       1
I__961/O                                            LocalMux                     768              8179   4808  FALL       1
I__965/I                                            InMux                          0              8179   4808  FALL       1
I__965/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       9
I__1053/I                                           LocalMux                       0              9556   4808  FALL       1
I__1053/O                                           LocalMux                     768             10324   4808  FALL       1
I__1061/I                                           InMux                          0             10324   4808  FALL       1
I__1061/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_8_LC_12_4_6/in0          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_8_LC_12_4_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_14_LC_12_3_6/lcout
Path End         : uart_frame_decoder.state_1_9_LC_12_4_7/in3
Capture Clock    : uart_frame_decoder.state_1_9_LC_12_4_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_14_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__961/I                                            LocalMux                       0              7410   4808  FALL       1
I__961/O                                            LocalMux                     768              8179   4808  FALL       1
I__965/I                                            InMux                          0              8179   4808  FALL       1
I__965/O                                            InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNIKVEI2_14_LC_11_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       9
I__1053/I                                           LocalMux                       0              9556   4808  FALL       1
I__1053/O                                           LocalMux                     768             10324   4808  FALL       1
I__1062/I                                           InMux                          0             10324   4808  FALL       1
I__1062/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_9_LC_12_4_7/in3          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_0_LC_10_2_6/in1
Capture Clock    : uart_frame_decoder.state_1_0_LC_10_2_6/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                       LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1221/I                                           LocalMux                       0              7410   4808  FALL       1
I__1221/O                                           LocalMux                     768              8179   4808  FALL       1
I__1232/I                                           InMux                          0              8179   4808  FALL       1
I__1232/O                                           InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNI85RG2_14_LC_11_3_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNI85RG2_14_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       2
I__1063/I                                           LocalMux                       0              9556   4808  FALL       1
I__1063/O                                           LocalMux                     768             10324   4808  FALL       1
I__1065/I                                           InMux                          0             10324   4808  FALL       1
I__1065/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_0_LC_10_2_6/in1          LogicCell40_SEQ_MODE_1001      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.state_1_10_LC_12_4_0/in3
Capture Clock    : uart_frame_decoder.state_1_10_LC_12_4_0/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                       LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1221/I                                           LocalMux                       0              7410   4808  FALL       1
I__1221/O                                           LocalMux                     768              8179   4808  FALL       1
I__1232/I                                           InMux                          0              8179   4808  FALL       1
I__1232/O                                           InMux                        503              8682   4808  FALL       1
uart_frame_decoder.WDT_RNI85RG2_14_LC_11_3_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.WDT_RNI85RG2_14_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       2
I__1064/I                                           LocalMux                       0              9556   4808  FALL       1
I__1064/O                                           LocalMux                     768             10324   4808  FALL       1
I__1066/I                                           InMux                          0             10324   4808  FALL       1
I__1066/O                                           InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_10_LC_12_4_0/in3         LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_9_1_7/lcout
Path End         : reset_module_System.count_2_LC_9_1_7/in3
Capture Clock    : reset_module_System.count_2_LC_9_1_7/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3749
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11159
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_9_1_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3523  FALL       2
I__361/I                                          LocalMux                       0              7410   3523  FALL       1
I__361/O                                          LocalMux                     768              8179   3523  FALL       1
I__363/I                                          InMux                          0              8179   3523  FALL       1
I__363/O                                          InMux                        503              8682   3523  FALL       1
I__364/I                                          CascadeMux                     0              8682   3523  FALL       1
I__364/O                                          CascadeMux                     0              8682   3523  FALL       1
reset_module_System.count_RNO_0_2_LC_8_1_1/in2    LogicCell40_SEQ_MODE_0000      0              8682   3523  FALL       1
reset_module_System.count_RNO_0_2_LC_8_1_1/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   5139  FALL       1
I__365/I                                          LocalMux                       0              9887   5139  FALL       1
I__365/O                                          LocalMux                     768             10655   5139  FALL       1
I__366/I                                          InMux                          0             10655   5139  FALL       1
I__366/O                                          InMux                        503             11159   5139  FALL       1
reset_module_System.count_2_LC_9_1_7/in3          LogicCell40_SEQ_MODE_1000      0             11159   5139  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_rdy_LC_10_3_3/in0
Capture Clock    : uart.data_rdy_LC_10_3_3/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3749
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11159
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__581/I                               LocalMux                       0              7410   5139  FALL       1
I__581/O                               LocalMux                     768              8179   5139  FALL       1
I__588/I                               InMux                          0              8179   5139  FALL       1
I__588/O                               InMux                        503              8682   5139  FALL       1
I__593/I                               CascadeMux                     0              8682   5139  FALL       1
I__593/O                               CascadeMux                     0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   5139  FALL       1
I__749/I                               LocalMux                       0              9887   5139  FALL       1
I__749/O                               LocalMux                     768             10655   5139  FALL       1
I__750/I                               InMux                          0             10655   5139  FALL       1
I__750/O                               InMux                        503             11159   5139  FALL       1
uart.data_rdy_LC_10_3_3/in0            LogicCell40_SEQ_MODE_1000      0             11159   5139  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_3_LC_9_3_3/lcout
Path End         : uart_frame_decoder.state_1_1_LC_11_4_1/in1
Capture Clock    : uart_frame_decoder.state_1_1_LC_11_4_1/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_9_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_3_LC_9_3_3/lcout                            LogicCell40_SEQ_MODE_1000   1391              7410   5165  FALL       1
I__669/I                                                  LocalMux                       0              7410   5165  FALL       1
I__669/O                                                  LocalMux                     768              8179   5165  FALL       1
I__670/I                                                  InMux                          0              8179   5165  FALL       1
I__670/O                                                  InMux                        503              8682   5165  FALL       1
uart_frame_decoder.state_1_ns_0_i_a2_1_2_LC_10_3_5/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart_frame_decoder.state_1_ns_0_i_a2_1_2_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       3
I__844/I                                                  LocalMux                       0              9914   5165  FALL       1
I__844/O                                                  LocalMux                     768             10682   5165  FALL       1
I__846/I                                                  InMux                          0             10682   5165  FALL       1
I__846/O                                                  InMux                        503             11185   5165  FALL       1
uart_frame_decoder.state_1_1_LC_11_4_1/in1                LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_11_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_3_LC_9_3_3/lcout
Path End         : uart_frame_decoder.state_1_2_LC_11_4_2/in2
Capture Clock    : uart_frame_decoder.state_1_2_LC_11_4_2/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_9_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_3_LC_9_3_3/lcout                            LogicCell40_SEQ_MODE_1000   1391              7410   5165  FALL       1
I__669/I                                                  LocalMux                       0              7410   5165  FALL       1
I__669/O                                                  LocalMux                     768              8179   5165  FALL       1
I__670/I                                                  InMux                          0              8179   5165  FALL       1
I__670/O                                                  InMux                        503              8682   5165  FALL       1
uart_frame_decoder.state_1_ns_0_i_a2_1_2_LC_10_3_5/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart_frame_decoder.state_1_ns_0_i_a2_1_2_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       3
I__844/I                                                  LocalMux                       0              9914   5165  FALL       1
I__844/O                                                  LocalMux                     768             10682   5165  FALL       1
I__847/I                                                  InMux                          0             10682   5165  FALL       1
I__847/O                                                  InMux                        503             11185   5165  FALL       1
I__848/I                                                  CascadeMux                     0             11185   5165  FALL       1
I__848/O                                                  CascadeMux                     0             11185   5165  FALL       1
uart_frame_decoder.state_1_2_LC_11_4_2/in2                LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1031/I                                                ClkMux                         0              5132  RISE       1
I__1031/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_11_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_9_1_0/lcout
Path End         : reset_module_System.count_2_LC_9_1_7/in0
Capture Clock    : reset_module_System.count_2_LC_9_1_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_9_1_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__474/I                                              LocalMux                       0              7410   5165  FALL       1
I__474/O                                              LocalMux                     768              8179   5165  FALL       1
I__478/I                                              InMux                          0              8179   5165  FALL       1
I__478/O                                              InMux                        503              8682   5165  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       5
I__463/I                                              LocalMux                       0              9914   5165  FALL       1
I__463/O                                              LocalMux                     768             10682   5165  FALL       1
I__464/I                                              InMux                          0             10682   5165  FALL       1
I__464/O                                              InMux                        503             11185   5165  FALL       1
reset_module_System.count_2_LC_9_1_7/in0              LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_9_1_0/lcout
Path End         : reset_module_System.reset_LC_9_1_2/in3
Capture Clock    : reset_module_System.reset_LC_9_1_2/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_9_1_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__474/I                                              LocalMux                       0              7410   5165  FALL       1
I__474/O                                              LocalMux                     768              8179   5165  FALL       1
I__478/I                                              InMux                          0              8179   5165  FALL       1
I__478/O                                              InMux                        503              8682   5165  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       5
I__463/I                                              LocalMux                       0              9914   5165  FALL       1
I__463/O                                              LocalMux                     768             10682   5165  FALL       1
I__465/I                                              InMux                          0             10682   5165  FALL       1
I__465/O                                              InMux                        503             11185   5165  FALL       1
reset_module_System.reset_LC_9_1_2/in3                LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_9_1_0/lcout
Path End         : reset_module_System.reset_iso_LC_9_1_4/in3
Capture Clock    : reset_module_System.reset_iso_LC_9_1_4/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_9_1_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__474/I                                              LocalMux                       0              7410   5165  FALL       1
I__474/O                                              LocalMux                     768              8179   5165  FALL       1
I__478/I                                              InMux                          0              8179   5165  FALL       1
I__478/O                                              InMux                        503              8682   5165  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       5
I__463/I                                              LocalMux                       0              9914   5165  FALL       1
I__463/O                                              LocalMux                     768             10682   5165  FALL       1
I__466/I                                              InMux                          0             10682   5165  FALL       1
I__466/O                                              InMux                        503             11185   5165  FALL       1
reset_module_System.reset_iso_LC_9_1_4/in3            LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_9_1_0/lcout
Path End         : reset_module_System.count_0_LC_9_1_0/in3
Capture Clock    : reset_module_System.count_0_LC_9_1_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_9_1_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__474/I                                              LocalMux                       0              7410   5165  FALL       1
I__474/O                                              LocalMux                     768              8179   5165  FALL       1
I__478/I                                              InMux                          0              8179   5165  FALL       1
I__478/O                                              InMux                        503              8682   5165  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       5
I__463/I                                              LocalMux                       0              9914   5165  FALL       1
I__463/O                                              LocalMux                     768             10682   5165  FALL       1
I__467/I                                              InMux                          0             10682   5165  FALL       1
I__467/O                                              InMux                        503             11185   5165  FALL       1
reset_module_System.count_0_LC_9_1_0/in3              LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_9_1_0/lcout
Path End         : reset_module_System.count_1_LC_9_1_6/in3
Capture Clock    : reset_module_System.count_1_LC_9_1_6/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_9_1_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__474/I                                              LocalMux                       0              7410   5165  FALL       1
I__474/O                                              LocalMux                     768              8179   5165  FALL       1
I__478/I                                              InMux                          0              8179   5165  FALL       1
I__478/O                                              InMux                        503              8682   5165  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
reset_module_System.count_RNIN3HK3_12_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       5
I__463/I                                              LocalMux                       0              9914   5165  FALL       1
I__463/O                                              LocalMux                     768             10682   5165  FALL       1
I__468/I                                              InMux                          0             10682   5165  FALL       1
I__468/O                                              InMux                        503             11185   5165  FALL       1
reset_module_System.count_1_LC_9_1_6/in3              LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.bit_Count_0_LC_7_4_2/in3
Capture Clock    : uart.bit_Count_0_LC_7_4_2/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__584/I                              LocalMux                       0              7410   5165  FALL       1
I__584/O                              LocalMux                     768              8179   5165  FALL       1
I__591/I                              InMux                          0              8179   5165  FALL       1
I__591/O                              InMux                        503              8682   5165  FALL       1
uart.state_RNIA73N2_4_LC_8_5_5/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart.state_RNIA73N2_4_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       3
I__328/I                              LocalMux                       0              9914   5165  FALL       1
I__328/O                              LocalMux                     768             10682   5165  FALL       1
I__329/I                              InMux                          0             10682   5165  FALL       1
I__329/O                              InMux                        503             11185   5165  FALL       1
uart.bit_Count_0_LC_7_4_2/in3         LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.bit_Count_1_LC_7_4_4/in3
Capture Clock    : uart.bit_Count_1_LC_7_4_4/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__584/I                              LocalMux                       0              7410   5165  FALL       1
I__584/O                              LocalMux                     768              8179   5165  FALL       1
I__591/I                              InMux                          0              8179   5165  FALL       1
I__591/O                              InMux                        503              8682   5165  FALL       1
uart.state_RNIA73N2_4_LC_8_5_5/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart.state_RNIA73N2_4_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       3
I__328/I                              LocalMux                       0              9914   5165  FALL       1
I__328/O                              LocalMux                     768             10682   5165  FALL       1
I__330/I                              InMux                          0             10682   5165  FALL       1
I__330/O                              InMux                        503             11185   5165  FALL       1
uart.bit_Count_1_LC_7_4_4/in3         LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.bit_Count_2_LC_7_4_7/in0
Capture Clock    : uart.bit_Count_2_LC_7_4_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__584/I                              LocalMux                       0              7410   5165  FALL       1
I__584/O                              LocalMux                     768              8179   5165  FALL       1
I__591/I                              InMux                          0              8179   5165  FALL       1
I__591/O                              InMux                        503              8682   5165  FALL       1
uart.state_RNIA73N2_4_LC_8_5_5/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart.state_RNIA73N2_4_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       3
I__328/I                              LocalMux                       0              9914   5165  FALL       1
I__328/O                              LocalMux                     768             10682   5165  FALL       1
I__331/I                              InMux                          0             10682   5165  FALL       1
I__331/O                              InMux                        503             11185   5165  FALL       1
uart.bit_Count_2_LC_7_4_7/in0         LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_10_5_2/lcout
Path End         : uart.state_2_LC_9_5_5/in3
Capture Clock    : uart.state_2_LC_9_5_5/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_10_5_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__723/I                                    LocalMux                       0              7410   5165  FALL       1
I__723/O                                    LocalMux                     768              8179   5165  FALL       1
I__728/I                                    InMux                          0              8179   5165  FALL       1
I__728/O                                    InMux                        503              8682   5165  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       5
I__608/I                                    LocalMux                       0              9914   5165  FALL       1
I__608/O                                    LocalMux                     768             10682   5165  FALL       1
I__613/I                                    InMux                          0             10682   5165  FALL       1
I__613/O                                    InMux                        503             11185   5165  FALL       1
uart.state_2_LC_9_5_5/in3                   LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1034/I                                                ClkMux                         0              5132  RISE       1
I__1034/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_5_5/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_0_LC_10_2_6/lcout
Path End         : uart_frame_decoder.state_1_0_LC_10_2_6/in0
Capture Clock    : uart_frame_decoder.state_1_0_LC_10_2_6/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_0_LC_10_2_6/lcout        LogicCell40_SEQ_MODE_1001   1391              7410   4808  FALL       3
I__815/I                                            LocalMux                       0              7410   5165  FALL       1
I__815/O                                            LocalMux                     768              8179   5165  FALL       1
I__818/I                                            InMux                          0              8179   5165  FALL       1
I__818/O                                            InMux                        503              8682   5165  FALL       1
uart_frame_decoder.state_1_RNO_2_0_LC_11_2_7/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart_frame_decoder.state_1_RNO_2_0_LC_11_2_7/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__811/I                                            LocalMux                       0              9914   5165  FALL       1
I__811/O                                            LocalMux                     768             10682   5165  FALL       1
I__812/I                                            InMux                          0             10682   5165  FALL       1
I__812/O                                            InMux                        503             11185   5165  FALL       1
uart_frame_decoder.state_1_0_LC_10_2_6/in0          LogicCell40_SEQ_MODE_1001      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1037/I                                                ClkMux                         0              5132  RISE       1
I__1037/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_10_2_6/clk               LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_13_LC_12_3_5/lcout
Path End         : uart_frame_decoder.WDT_0_LC_12_2_0/in2
Capture Clock    : uart_frame_decoder.WDT_0_LC_12_2_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_13_LC_12_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__972/I                                            LocalMux                       0              7410   5165  FALL       1
I__972/O                                            LocalMux                     768              8179   5165  FALL       1
I__975/I                                            InMux                          0              8179   5165  FALL       1
I__975/O                                            InMux                        503              8682   5165  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       2
I__918/I                                            LocalMux                       0              9914   5165  FALL       1
I__918/O                                            LocalMux                     768             10682   5165  FALL       1
I__920/I                                            InMux                          0             10682   5165  FALL       1
I__920/O                                            InMux                        503             11185   5165  FALL       1
I__922/I                                            CascadeMux                     0             11185   5165  FALL       1
I__922/O                                            CascadeMux                     0             11185   5165  FALL       1
uart_frame_decoder.WDT_0_LC_12_2_0/in2              LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_0_LC_11_1_5/lcout
Path End         : uart_frame_decoder.count_2_LC_10_1_4/in2
Capture Clock    : uart_frame_decoder.count_2_LC_10_1_4/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1038/I                                                ClkMux                         0              5132  RISE       1
I__1038/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_0_LC_11_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_0_LC_11_1_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__765/I                                            LocalMux                       0              7410   3245  FALL       1
I__765/O                                            LocalMux                     768              8179   3245  FALL       1
I__769/I                                            InMux                          0              8179   3245  FALL       1
I__769/O                                            InMux                        503              8682   3245  FALL       1
uart_frame_decoder.count_RNIV5MS_0_LC_10_1_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart_frame_decoder.count_RNIV5MS_0_LC_10_1_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5457  FALL       1
I__511/I                                            Odrv4                          0              9556   5457  FALL       1
I__511/O                                            Odrv4                        649             10205   5457  FALL       1
I__512/I                                            LocalMux                       0             10205   5457  FALL       1
I__512/O                                            LocalMux                     768             10973   5457  FALL       1
I__513/I                                            InMux                          0             10973   5457  FALL       1
I__513/O                                            InMux                        503             11476   5457  FALL       1
I__514/I                                            CascadeMux                     0             11476   5457  FALL       1
I__514/O                                            CascadeMux                     0             11476   5457  FALL       1
uart_frame_decoder.count_2_LC_10_1_4/in2            LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_4_2/lcout
Path End         : uart.data_Aux_2_LC_7_3_4/in0
Capture Clock    : uart.data_Aux_2_LC_7_3_4/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_4_2/lcout       LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__281/I                              LocalMux                       0              7410   4808  FALL       1
I__281/O                              LocalMux                     768              8179   4808  FALL       1
I__291/I                              InMux                          0              8179   5457  FALL       1
I__291/O                              InMux                        503              8682   5457  FALL       1
uart.data_Aux_RNO_0_2_LC_8_5_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   5457  FALL       1
uart.data_Aux_RNO_0_2_LC_8_5_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5457  FALL       1
I__332/I                              Odrv4                          0              9556   5457  FALL       1
I__332/O                              Odrv4                        649             10205   5457  FALL       1
I__333/I                              LocalMux                       0             10205   5457  FALL       1
I__333/O                              LocalMux                     768             10973   5457  FALL       1
I__334/I                              InMux                          0             10973   5457  FALL       1
I__334/O                              InMux                        503             11476   5457  FALL       1
uart.data_Aux_2_LC_7_3_4/in0          LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.count_1_LC_10_1_6/in3
Capture Clock    : uart_frame_decoder.count_1_LC_10_1_6/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                    LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1192/I                                                   Odrv4                          0              7410   3894  FALL       1
I__1192/O                                                   Odrv4                        649              8059   3894  FALL       1
I__1200/I                                                   LocalMux                       0              8059   3894  FALL       1
I__1200/O                                                   LocalMux                     768              8828   3894  FALL       1
I__1212/I                                                   InMux                          0              8828   3894  FALL       1
I__1212/O                                                   InMux                        503              9331   3894  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/in3    LogicCell40_SEQ_MODE_0000      0              9331   3894  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/lcout  LogicCell40_SEQ_MODE_0000    874             10205   5457  FALL       2
I__786/I                                                    LocalMux                       0             10205   5457  FALL       1
I__786/O                                                    LocalMux                     768             10973   5457  FALL       1
I__787/I                                                    InMux                          0             10973   5457  FALL       1
I__787/O                                                    InMux                        503             11476   5457  FALL       1
uart_frame_decoder.count_1_LC_10_1_6/in3                    LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_1_LC_10_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_7_4_4/lcout
Path End         : uart.bit_Count_2_LC_7_4_7/in1
Capture Clock    : uart.bit_Count_2_LC_7_4_7/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_7_4_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_7_4_4/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      11
I__296/I                               LocalMux                       0              7410   3510  FALL       1
I__296/O                               LocalMux                     768              8179   3510  FALL       1
I__302/I                               InMux                          0              8179   5457  FALL       1
I__302/O                               InMux                        503              8682   5457  FALL       1
uart.bit_Count_RNO_0_2_LC_7_5_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   5457  FALL       1
uart.bit_Count_RNO_0_2_LC_7_5_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5457  FALL       1
I__222/I                               Odrv4                          0              9556   5457  FALL       1
I__222/O                               Odrv4                        649             10205   5457  FALL       1
I__223/I                               LocalMux                       0             10205   5457  FALL       1
I__223/O                               LocalMux                     768             10973   5457  FALL       1
I__224/I                               InMux                          0             10973   5457  FALL       1
I__224/O                               InMux                        503             11476   5457  FALL       1
uart.bit_Count_2_LC_7_4_7/in1          LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1043/I                                                ClkMux                         0              5132  RISE       1
I__1043/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_4_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_5_5/lcout
Path End         : uart.state_0_LC_10_1_2/in3
Capture Clock    : uart.state_0_LC_10_1_2/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_5_5/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_5_5/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__689/I                                   LocalMux                       0              7410   5391  FALL       1
I__689/O                                   LocalMux                     768              8179   5391  FALL       1
I__692/I                                   InMux                          0              8179   5391  FALL       1
I__692/O                                   InMux                        503              8682   5391  FALL       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/in3    LogicCell40_SEQ_MODE_0000      0              8682   5391  FALL       1
uart.timer_Count_RNI1HBL_6_LC_9_4_2/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5391  FALL       5
I__753/I                                   Odrv4                          0              9556   5457  FALL       1
I__753/O                                   Odrv4                        649             10205   5457  FALL       1
I__758/I                                   LocalMux                       0             10205   5457  FALL       1
I__758/O                                   LocalMux                     768             10973   5457  FALL       1
I__759/I                                   InMux                          0             10973   5457  FALL       1
I__759/O                                   InMux                        503             11476   5457  FALL       1
uart.state_0_LC_10_1_2/in3                 LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_10_1_2/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_10_5_2/lcout
Path End         : uart.state_0_LC_10_1_2/in1
Capture Clock    : uart.state_0_LC_10_1_2/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_10_5_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__722/I                                     LocalMux                       0              7410   5457  FALL       1
I__722/O                                     LocalMux                     768              8179   5457  FALL       1
I__727/I                                     InMux                          0              8179   5457  FALL       1
I__727/O                                     InMux                        503              8682   5457  FALL       1
uart.timer_Count_RNIMLMA1_1_LC_10_4_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   5457  FALL       1
uart.timer_Count_RNIMLMA1_1_LC_10_4_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5457  FALL       3
I__599/I                                     Odrv4                          0              9556   5457  FALL       1
I__599/O                                     Odrv4                        649             10205   5457  FALL       1
I__602/I                                     LocalMux                       0             10205   5457  FALL       1
I__602/O                                     LocalMux                     768             10973   5457  FALL       1
I__603/I                                     InMux                          0             10973   5457  FALL       1
I__603/O                                     InMux                        503             11476   5457  FALL       1
uart.state_0_LC_10_1_2/in1                   LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_10_1_2/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart_frame_decoder.count_2_LC_10_1_4/in3
Capture Clock    : uart_frame_decoder.count_2_LC_10_1_4/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout                    LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1192/I                                                   Odrv4                          0              7410   3894  FALL       1
I__1192/O                                                   Odrv4                        649              8059   3894  FALL       1
I__1200/I                                                   LocalMux                       0              8059   3894  FALL       1
I__1200/O                                                   LocalMux                     768              8828   3894  FALL       1
I__1212/I                                                   InMux                          0              8828   3894  FALL       1
I__1212/O                                                   InMux                        503              9331   3894  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/in3    LogicCell40_SEQ_MODE_0000      0              9331   3894  FALL       1
uart_frame_decoder.count8_cry_2_c_RNICKS21_LC_11_1_4/lcout  LogicCell40_SEQ_MODE_0000    874             10205   5457  FALL       2
I__786/I                                                    LocalMux                       0             10205   5457  FALL       1
I__786/O                                                    LocalMux                     768             10973   5457  FALL       1
I__788/I                                                    InMux                          0             10973   5457  FALL       1
I__788/O                                                    InMux                        503             11476   5457  FALL       1
uart_frame_decoder.count_2_LC_10_1_4/in3                    LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_10_5_2/lcout
Path End         : uart.state_4_LC_9_4_6/in0
Capture Clock    : uart.state_4_LC_9_4_6/clk
Hold Constraint  : 0p
Path slack       : 5721p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4331
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11741
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_10_5_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__722/I                                     LocalMux                       0              7410   5457  FALL       1
I__722/O                                     LocalMux                     768              8179   5457  FALL       1
I__727/I                                     InMux                          0              8179   5457  FALL       1
I__727/O                                     InMux                        503              8682   5457  FALL       1
uart.timer_Count_RNIMLMA1_1_LC_10_4_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   5457  FALL       1
uart.timer_Count_RNIMLMA1_1_LC_10_4_3/ltout  LogicCell40_SEQ_MODE_0000    583              9265   5722  RISE       1
I__620/I                                     CascadeMux                     0              9265   5722  RISE       1
I__620/O                                     CascadeMux                     0              9265   5722  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/in2          LogicCell40_SEQ_MODE_0000      0              9265   5722  RISE       1
uart.state_RNIDV3Q2_4_LC_10_4_4/lcout        LogicCell40_SEQ_MODE_0000   1205             10470   5722  FALL       1
I__618/I                                     LocalMux                       0             10470   5722  FALL       1
I__618/O                                     LocalMux                     768             11238   5722  FALL       1
I__619/I                                     InMux                          0             11238   5722  FALL       1
I__619/O                                     InMux                        503             11741   5722  FALL       1
uart.state_4_LC_9_4_6/in0                    LogicCell40_SEQ_MODE_1000      0             11741   5722  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_10_5_2/lcout
Path End         : uart.state_3_LC_9_2_7/in3
Capture Clock    : uart.state_3_LC_9_2_7/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4424
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11834
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_10_5_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__723/I                                    LocalMux                       0              7410   5165  FALL       1
I__723/O                                    LocalMux                     768              8179   5165  FALL       1
I__728/I                                    InMux                          0              8179   5165  FALL       1
I__728/O                                    InMux                        503              8682   5165  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart.timer_Count_RNIT4OA2_2_LC_9_4_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       5
I__607/I                                    Odrv4                          0              9914   5814  FALL       1
I__607/O                                    Odrv4                        649             10563   5814  FALL       1
I__612/I                                    LocalMux                       0             10563   5814  FALL       1
I__612/O                                    LocalMux                     768             11331   5814  FALL       1
I__614/I                                    InMux                          0             11331   5814  FALL       1
I__614/O                                    InMux                        503             11834   5814  FALL       1
uart.state_3_LC_9_2_7/in3                   LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_13_LC_12_3_5/lcout
Path End         : uart_frame_decoder.WDT_0_LC_12_2_0/in3
Capture Clock    : uart_frame_decoder.WDT_0_LC_12_2_0/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4424
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11834
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_13_LC_12_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__972/I                                            LocalMux                       0              7410   5165  FALL       1
I__972/O                                            LocalMux                     768              8179   5165  FALL       1
I__975/I                                            InMux                          0              8179   5165  FALL       1
I__975/O                                            InMux                        503              8682   5165  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart_frame_decoder.WDT_RNIGSL62_15_LC_11_2_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       2
I__919/I                                            Odrv4                          0              9914   5814  FALL       1
I__919/O                                            Odrv4                        649             10563   5814  FALL       1
I__921/I                                            LocalMux                       0             10563   5814  FALL       1
I__921/O                                            LocalMux                     768             11331   5814  FALL       1
I__923/I                                            InMux                          0             11331   5814  FALL       1
I__923/O                                            InMux                        503             11834   5814  FALL       1
uart_frame_decoder.WDT_0_LC_12_2_0/in3              LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.data_Aux_1_LC_8_4_4/in3
Capture Clock    : uart.data_Aux_1_LC_8_4_4/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4424
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11834
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   4013  FALL       9
I__527/I                              Odrv4                          0              7410   4013  FALL       1
I__527/O                              Odrv4                        649              8059   4013  FALL       1
I__533/I                              LocalMux                       0              8059   4053  FALL       1
I__533/O                              LocalMux                     768              8828   4053  FALL       1
I__541/I                              InMux                          0              8828   4053  FALL       1
I__541/O                              InMux                        503              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/in1    LogicCell40_SEQ_MODE_0000      0              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   5814  FALL       7
I__341/I                              LocalMux                       0             10563   5814  FALL       1
I__341/O                              LocalMux                     768             11331   5814  FALL       1
I__344/I                              InMux                          0             11331   5814  FALL       1
I__344/O                              InMux                        503             11834   5814  FALL       1
uart.data_Aux_1_LC_8_4_4/in3          LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.data_Aux_2_LC_7_3_4/in1
Capture Clock    : uart.data_Aux_2_LC_7_3_4/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4424
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11834
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   4013  FALL       9
I__527/I                              Odrv4                          0              7410   4013  FALL       1
I__527/O                              Odrv4                        649              8059   4013  FALL       1
I__533/I                              LocalMux                       0              8059   4053  FALL       1
I__533/O                              LocalMux                     768              8828   4053  FALL       1
I__541/I                              InMux                          0              8828   4053  FALL       1
I__541/O                              InMux                        503              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/in1    LogicCell40_SEQ_MODE_0000      0              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   5814  FALL       7
I__342/I                              LocalMux                       0             10563   5814  FALL       1
I__342/O                              LocalMux                     768             11331   5814  FALL       1
I__347/I                              InMux                          0             11331   5814  FALL       1
I__347/O                              InMux                        503             11834   5814  FALL       1
uart.data_Aux_2_LC_7_3_4/in1          LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.data_Aux_6_LC_7_5_1/in1
Capture Clock    : uart.data_Aux_6_LC_7_5_1/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4424
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11834
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   4013  FALL       9
I__527/I                              Odrv4                          0              7410   4013  FALL       1
I__527/O                              Odrv4                        649              8059   4013  FALL       1
I__533/I                              LocalMux                       0              8059   4053  FALL       1
I__533/O                              LocalMux                     768              8828   4053  FALL       1
I__541/I                              InMux                          0              8828   4053  FALL       1
I__541/O                              InMux                        503              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/in1    LogicCell40_SEQ_MODE_0000      0              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   5814  FALL       7
I__343/I                              LocalMux                       0             10563   5814  FALL       1
I__343/O                              LocalMux                     768             11331   5814  FALL       1
I__350/I                              InMux                          0             11331   5814  FALL       1
I__350/O                              InMux                        503             11834   5814  FALL       1
uart.data_Aux_6_LC_7_5_1/in1          LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.data_Aux_3_LC_8_4_6/in3
Capture Clock    : uart.data_Aux_3_LC_8_4_6/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4424
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11834
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   4013  FALL       9
I__527/I                              Odrv4                          0              7410   4013  FALL       1
I__527/O                              Odrv4                        649              8059   4013  FALL       1
I__533/I                              LocalMux                       0              8059   4053  FALL       1
I__533/O                              LocalMux                     768              8828   4053  FALL       1
I__541/I                              InMux                          0              8828   4053  FALL       1
I__541/O                              InMux                        503              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/in1    LogicCell40_SEQ_MODE_0000      0              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   5814  FALL       7
I__341/I                              LocalMux                       0             10563   5814  FALL       1
I__341/O                              LocalMux                     768             11331   5814  FALL       1
I__345/I                              InMux                          0             11331   5814  FALL       1
I__345/O                              InMux                        503             11834   5814  FALL       1
uart.data_Aux_3_LC_8_4_6/in3          LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.data_Aux_4_LC_8_4_7/in0
Capture Clock    : uart.data_Aux_4_LC_8_4_7/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4424
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11834
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   4013  FALL       9
I__527/I                              Odrv4                          0              7410   4013  FALL       1
I__527/O                              Odrv4                        649              8059   4013  FALL       1
I__533/I                              LocalMux                       0              8059   4053  FALL       1
I__533/O                              LocalMux                     768              8828   4053  FALL       1
I__541/I                              InMux                          0              8828   4053  FALL       1
I__541/O                              InMux                        503              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/in1    LogicCell40_SEQ_MODE_0000      0              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   5814  FALL       7
I__341/I                              LocalMux                       0             10563   5814  FALL       1
I__341/O                              LocalMux                     768             11331   5814  FALL       1
I__346/I                              InMux                          0             11331   5814  FALL       1
I__346/O                              InMux                        503             11834   5814  FALL       1
uart.data_Aux_4_LC_8_4_7/in0          LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.data_Aux_5_LC_7_3_1/in2
Capture Clock    : uart.data_Aux_5_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4424
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11834
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   4013  FALL       9
I__527/I                              Odrv4                          0              7410   4013  FALL       1
I__527/O                              Odrv4                        649              8059   4013  FALL       1
I__533/I                              LocalMux                       0              8059   4053  FALL       1
I__533/O                              LocalMux                     768              8828   4053  FALL       1
I__541/I                              InMux                          0              8828   4053  FALL       1
I__541/O                              InMux                        503              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/in1    LogicCell40_SEQ_MODE_0000      0              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   5814  FALL       7
I__342/I                              LocalMux                       0             10563   5814  FALL       1
I__342/O                              LocalMux                     768             11331   5814  FALL       1
I__348/I                              InMux                          0             11331   5814  FALL       1
I__348/O                              InMux                        503             11834   5814  FALL       1
I__351/I                              CascadeMux                     0             11834   5814  FALL       1
I__351/O                              CascadeMux                     0             11834   5814  FALL       1
uart.data_Aux_5_LC_7_3_1/in2          LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_9_2_7/lcout
Path End         : uart.data_Aux_7_LC_7_3_2/in1
Capture Clock    : uart.data_Aux_7_LC_7_3_2/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4424
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11834
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1045/I                                                ClkMux                         0              5132  RISE       1
I__1045/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_9_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   4013  FALL       9
I__527/I                              Odrv4                          0              7410   4013  FALL       1
I__527/O                              Odrv4                        649              8059   4013  FALL       1
I__533/I                              LocalMux                       0              8059   4053  FALL       1
I__533/O                              LocalMux                     768              8828   4053  FALL       1
I__541/I                              InMux                          0              8828   4053  FALL       1
I__541/O                              InMux                        503              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/in1    LogicCell40_SEQ_MODE_0000      0              9331   4053  FALL       1
uart.state_RNILC8T2_3_LC_8_4_2/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   5814  FALL       7
I__342/I                              LocalMux                       0             10563   5814  FALL       1
I__342/O                              LocalMux                     768             11331   5814  FALL       1
I__349/I                              InMux                          0             11331   5814  FALL       1
I__349/O                              InMux                        503             11834   5814  FALL       1
uart.data_Aux_7_LC_7_3_2/in1          LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_8_2_4/lcout
Path End         : reset_module_System.count_2_LC_9_1_7/in1
Capture Clock    : reset_module_System.count_2_LC_9_1_7/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_8_2_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__255/I                                              LocalMux                       0              7410   6000  FALL       1
I__255/O                                              LocalMux                     768              8179   6000  FALL       1
I__257/I                                              InMux                          0              8179   6000  FALL       1
I__257/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       5
I__373/I                                              Odrv4                          0              9556   6000  FALL       1
I__373/O                                              Odrv4                        649             10205   6000  FALL       1
I__374/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__374/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__375/I                                              LocalMux                       0             10748   6000  FALL       1
I__375/O                                              LocalMux                     768             11516   6000  FALL       1
I__376/I                                              InMux                          0             11516   6000  FALL       1
I__376/O                                              InMux                        503             12020   6000  FALL       1
reset_module_System.count_2_LC_9_1_7/in1              LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_9_1_7/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_8_2_4/lcout
Path End         : reset_module_System.reset_LC_9_1_2/in0
Capture Clock    : reset_module_System.reset_LC_9_1_2/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_8_2_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__255/I                                              LocalMux                       0              7410   6000  FALL       1
I__255/O                                              LocalMux                     768              8179   6000  FALL       1
I__257/I                                              InMux                          0              8179   6000  FALL       1
I__257/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       5
I__373/I                                              Odrv4                          0              9556   6000  FALL       1
I__373/O                                              Odrv4                        649             10205   6000  FALL       1
I__374/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__374/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__375/I                                              LocalMux                       0             10748   6000  FALL       1
I__375/O                                              LocalMux                     768             11516   6000  FALL       1
I__377/I                                              InMux                          0             11516   6000  FALL       1
I__377/O                                              InMux                        503             12020   6000  FALL       1
reset_module_System.reset_LC_9_1_2/in0                LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_8_2_4/lcout
Path End         : reset_module_System.reset_iso_LC_9_1_4/in0
Capture Clock    : reset_module_System.reset_iso_LC_9_1_4/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_8_2_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__255/I                                              LocalMux                       0              7410   6000  FALL       1
I__255/O                                              LocalMux                     768              8179   6000  FALL       1
I__257/I                                              InMux                          0              8179   6000  FALL       1
I__257/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       5
I__373/I                                              Odrv4                          0              9556   6000  FALL       1
I__373/O                                              Odrv4                        649             10205   6000  FALL       1
I__374/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__374/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__375/I                                              LocalMux                       0             10748   6000  FALL       1
I__375/O                                              LocalMux                     768             11516   6000  FALL       1
I__378/I                                              InMux                          0             11516   6000  FALL       1
I__378/O                                              InMux                        503             12020   6000  FALL       1
reset_module_System.reset_iso_LC_9_1_4/in0            LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_9_1_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_8_2_4/lcout
Path End         : reset_module_System.count_1_LC_9_1_6/in2
Capture Clock    : reset_module_System.count_1_LC_9_1_6/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_8_2_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__255/I                                              LocalMux                       0              7410   6000  FALL       1
I__255/O                                              LocalMux                     768              8179   6000  FALL       1
I__257/I                                              InMux                          0              8179   6000  FALL       1
I__257/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       5
I__373/I                                              Odrv4                          0              9556   6000  FALL       1
I__373/O                                              Odrv4                        649             10205   6000  FALL       1
I__374/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__374/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__375/I                                              LocalMux                       0             10748   6000  FALL       1
I__375/O                                              LocalMux                     768             11516   6000  FALL       1
I__379/I                                              InMux                          0             11516   6000  FALL       1
I__379/O                                              InMux                        503             12020   6000  FALL       1
I__381/I                                              CascadeMux                     0             12020   6000  FALL       1
I__381/O                                              CascadeMux                     0             12020   6000  FALL       1
reset_module_System.count_1_LC_9_1_6/in2              LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_8_2_4/lcout
Path End         : reset_module_System.count_0_LC_9_1_0/in2
Capture Clock    : reset_module_System.count_0_LC_9_1_0/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1047/I                                                ClkMux                         0              5132  RISE       1
I__1047/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_8_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_8_2_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__255/I                                              LocalMux                       0              7410   6000  FALL       1
I__255/O                                              LocalMux                     768              8179   6000  FALL       1
I__257/I                                              InMux                          0              8179   6000  FALL       1
I__257/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       5
I__373/I                                              Odrv4                          0              9556   6000  FALL       1
I__373/O                                              Odrv4                        649             10205   6000  FALL       1
I__374/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__374/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__375/I                                              LocalMux                       0             10748   6000  FALL       1
I__375/O                                              LocalMux                     768             11516   6000  FALL       1
I__380/I                                              InMux                          0             11516   6000  FALL       1
I__380/O                                              InMux                        503             12020   6000  FALL       1
I__382/I                                              CascadeMux                     0             12020   6000  FALL       1
I__382/O                                              CascadeMux                     0             12020   6000  FALL       1
reset_module_System.count_0_LC_9_1_0/in2              LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_9_1_0/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_7_LC_10_5_6/sr
Capture Clock    : uart.timer_Count_7_LC_10_5_6/clk
Hold Constraint  : 0p
Path slack       : 6358p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4451
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11861
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1191/I                                 Odrv4                          0              7410   3311  FALL       1
I__1191/O                                 Odrv4                        649              8059   3311  FALL       1
I__1196/I                                 LocalMux                       0              8059   6357  FALL       1
I__1196/O                                 LocalMux                     768              8828   6357  FALL       1
I__1208/I                                 InMux                          0              8828   6357  FALL       1
I__1208/O                                 InMux                        503              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in1       LogicCell40_SEQ_MODE_0000      0              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1232             10563   6357  FALL       8
I__852/I                                  LocalMux                       0             10563   6357  FALL       1
I__852/O                                  LocalMux                     768             11331   6357  FALL       1
I__854/I                                  SRMux                          0             11331   6357  FALL       1
I__854/O                                  SRMux                        530             11861   6357  FALL       1
uart.timer_Count_7_LC_10_5_6/sr           LogicCell40_SEQ_MODE_1000      0             11861   6357  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_0_LC_11_3_7/sr
Capture Clock    : uart.timer_Count_0_LC_11_3_7/clk
Hold Constraint  : 0p
Path slack       : 6358p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4451
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11861
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1191/I                                 Odrv4                          0              7410   3311  FALL       1
I__1191/O                                 Odrv4                        649              8059   3311  FALL       1
I__1196/I                                 LocalMux                       0              8059   6357  FALL       1
I__1196/O                                 LocalMux                     768              8828   6357  FALL       1
I__1208/I                                 InMux                          0              8828   6357  FALL       1
I__1208/O                                 InMux                        503              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in1       LogicCell40_SEQ_MODE_0000      0              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1232             10563   6357  FALL       8
I__853/I                                  LocalMux                       0             10563   6357  FALL       1
I__853/O                                  LocalMux                     768             11331   6357  FALL       1
I__855/I                                  SRMux                          0             11331   6357  FALL       1
I__855/O                                  SRMux                        530             11861   6357  FALL       1
uart.timer_Count_0_LC_11_3_7/sr           LogicCell40_SEQ_MODE_1000      0             11861   6357  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_11_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_1_LC_11_3_1/sr
Capture Clock    : uart.timer_Count_1_LC_11_3_1/clk
Hold Constraint  : 0p
Path slack       : 6358p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4451
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11861
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1191/I                                 Odrv4                          0              7410   3311  FALL       1
I__1191/O                                 Odrv4                        649              8059   3311  FALL       1
I__1196/I                                 LocalMux                       0              8059   6357  FALL       1
I__1196/O                                 LocalMux                     768              8828   6357  FALL       1
I__1208/I                                 InMux                          0              8828   6357  FALL       1
I__1208/O                                 InMux                        503              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in1       LogicCell40_SEQ_MODE_0000      0              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1232             10563   6357  FALL       8
I__853/I                                  LocalMux                       0             10563   6357  FALL       1
I__853/O                                  LocalMux                     768             11331   6357  FALL       1
I__855/I                                  SRMux                          0             11331   6357  FALL       1
I__855/O                                  SRMux                        530             11861   6357  FALL       1
uart.timer_Count_1_LC_11_3_1/sr           LogicCell40_SEQ_MODE_1000      0             11861   6357  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1033/I                                                ClkMux                         0              5132  RISE       1
I__1033/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_11_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_6_LC_10_5_5/sr
Capture Clock    : uart.timer_Count_6_LC_10_5_5/clk
Hold Constraint  : 0p
Path slack       : 6358p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4451
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11861
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1191/I                                 Odrv4                          0              7410   3311  FALL       1
I__1191/O                                 Odrv4                        649              8059   3311  FALL       1
I__1196/I                                 LocalMux                       0              8059   6357  FALL       1
I__1196/O                                 LocalMux                     768              8828   6357  FALL       1
I__1208/I                                 InMux                          0              8828   6357  FALL       1
I__1208/O                                 InMux                        503              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in1       LogicCell40_SEQ_MODE_0000      0              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1232             10563   6357  FALL       8
I__852/I                                  LocalMux                       0             10563   6357  FALL       1
I__852/O                                  LocalMux                     768             11331   6357  FALL       1
I__854/I                                  SRMux                          0             11331   6357  FALL       1
I__854/O                                  SRMux                        530             11861   6357  FALL       1
uart.timer_Count_6_LC_10_5_5/sr           LogicCell40_SEQ_MODE_1000      0             11861   6357  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_5_5/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_5_LC_10_5_4/sr
Capture Clock    : uart.timer_Count_5_LC_10_5_4/clk
Hold Constraint  : 0p
Path slack       : 6358p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4451
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11861
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1191/I                                 Odrv4                          0              7410   3311  FALL       1
I__1191/O                                 Odrv4                        649              8059   3311  FALL       1
I__1196/I                                 LocalMux                       0              8059   6357  FALL       1
I__1196/O                                 LocalMux                     768              8828   6357  FALL       1
I__1208/I                                 InMux                          0              8828   6357  FALL       1
I__1208/O                                 InMux                        503              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in1       LogicCell40_SEQ_MODE_0000      0              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1232             10563   6357  FALL       8
I__852/I                                  LocalMux                       0             10563   6357  FALL       1
I__852/O                                  LocalMux                     768             11331   6357  FALL       1
I__854/I                                  SRMux                          0             11331   6357  FALL       1
I__854/O                                  SRMux                        530             11861   6357  FALL       1
uart.timer_Count_5_LC_10_5_4/sr           LogicCell40_SEQ_MODE_1000      0             11861   6357  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_5_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_4_LC_10_5_3/sr
Capture Clock    : uart.timer_Count_4_LC_10_5_3/clk
Hold Constraint  : 0p
Path slack       : 6358p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4451
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11861
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1191/I                                 Odrv4                          0              7410   3311  FALL       1
I__1191/O                                 Odrv4                        649              8059   3311  FALL       1
I__1196/I                                 LocalMux                       0              8059   6357  FALL       1
I__1196/O                                 LocalMux                     768              8828   6357  FALL       1
I__1208/I                                 InMux                          0              8828   6357  FALL       1
I__1208/O                                 InMux                        503              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in1       LogicCell40_SEQ_MODE_0000      0              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1232             10563   6357  FALL       8
I__852/I                                  LocalMux                       0             10563   6357  FALL       1
I__852/O                                  LocalMux                     768             11331   6357  FALL       1
I__854/I                                  SRMux                          0             11331   6357  FALL       1
I__854/O                                  SRMux                        530             11861   6357  FALL       1
uart.timer_Count_4_LC_10_5_3/sr           LogicCell40_SEQ_MODE_1000      0             11861   6357  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_10_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_3_LC_10_5_2/sr
Capture Clock    : uart.timer_Count_3_LC_10_5_2/clk
Hold Constraint  : 0p
Path slack       : 6358p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4451
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11861
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1191/I                                 Odrv4                          0              7410   3311  FALL       1
I__1191/O                                 Odrv4                        649              8059   3311  FALL       1
I__1196/I                                 LocalMux                       0              8059   6357  FALL       1
I__1196/O                                 LocalMux                     768              8828   6357  FALL       1
I__1208/I                                 InMux                          0              8828   6357  FALL       1
I__1208/O                                 InMux                        503              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in1       LogicCell40_SEQ_MODE_0000      0              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1232             10563   6357  FALL       8
I__852/I                                  LocalMux                       0             10563   6357  FALL       1
I__852/O                                  LocalMux                     768             11331   6357  FALL       1
I__854/I                                  SRMux                          0             11331   6357  FALL       1
I__854/O                                  SRMux                        530             11861   6357  FALL       1
uart.timer_Count_3_LC_10_5_2/sr           LogicCell40_SEQ_MODE_1000      0             11861   6357  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_10_5_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_9_1_2/lcout
Path End         : uart.timer_Count_2_LC_10_5_1/sr
Capture Clock    : uart.timer_Count_2_LC_10_5_1/clk
Hold Constraint  : 0p
Path slack       : 6358p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4451
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11861
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_9_1_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL      12
I__1191/I                                 Odrv4                          0              7410   3311  FALL       1
I__1191/O                                 Odrv4                        649              8059   3311  FALL       1
I__1196/I                                 LocalMux                       0              8059   6357  FALL       1
I__1196/O                                 LocalMux                     768              8828   6357  FALL       1
I__1208/I                                 InMux                          0              8828   6357  FALL       1
I__1208/O                                 InMux                        503              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/in1       LogicCell40_SEQ_MODE_0000      0              9331   6357  FALL       1
uart.state_RNIIHDQ5_2_LC_10_4_5/lcout     LogicCell40_SEQ_MODE_0000   1232             10563   6357  FALL       8
I__852/I                                  LocalMux                       0             10563   6357  FALL       1
I__852/O                                  LocalMux                     768             11331   6357  FALL       1
I__854/I                                  SRMux                          0             11331   6357  FALL       1
I__854/O                                  SRMux                        530             11861   6357  FALL       1
uart.timer_Count_2_LC_10_5_1/sr           LogicCell40_SEQ_MODE_1000      0             11861   6357  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_5_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.WDT_13_LC_12_3_5/lcout
Path End         : uart_frame_decoder.state_1_10_LC_12_4_0/in0
Capture Clock    : uart_frame_decoder.state_1_10_LC_12_4_0/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4980
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12390
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.WDT_13_LC_12_3_5/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__972/I                                                LocalMux                       0              7410   5165  FALL       1
I__972/O                                                LocalMux                     768              8179   5165  FALL       1
I__976/I                                                InMux                          0              8179   6371  FALL       1
I__976/O                                                InMux                        503              8682   6371  FALL       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/in3         LogicCell40_SEQ_MODE_0000      0              8682   6371  FALL       1
uart_frame_decoder.WDT_RNIVBR8_15_LC_11_2_5/ltout       LogicCell40_SEQ_MODE_0000    583              9265   6371  RISE       1
I__823/I                                                CascadeMux                     0              9265   6371  RISE       1
I__823/O                                                CascadeMux                     0              9265   6371  RISE       1
uart_frame_decoder.state_1_RNILEPU1_10_LC_11_2_6/in2    LogicCell40_SEQ_MODE_0000      0              9265   6371  RISE       1
uart_frame_decoder.state_1_RNILEPU1_10_LC_11_2_6/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   6371  FALL       1
I__1067/I                                               Odrv4                          0             10470   6371  FALL       1
I__1067/O                                               Odrv4                        649             11119   6371  FALL       1
I__1068/I                                               LocalMux                       0             11119   6371  FALL       1
I__1068/O                                               LocalMux                     768             11887   6371  FALL       1
I__1069/I                                               InMux                          0             11887   6371  FALL       1
I__1069/O                                               InMux                        503             12390   6371  FALL       1
uart_frame_decoder.state_1_10_LC_12_4_0/in0             LogicCell40_SEQ_MODE_1000      0             12390   6371  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_10_LC_12_4_0/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_esr_6_LC_11_5_7/ce
Capture Clock    : uart.data_esr_6_LC_11_5_7/clk
Hold Constraint  : 0p
Path slack       : 6476p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__581/I                               LocalMux                       0              7410   5139  FALL       1
I__581/O                               LocalMux                     768              8179   5139  FALL       1
I__588/I                               InMux                          0              8179   5139  FALL       1
I__588/O                               InMux                        503              8682   5139  FALL       1
I__593/I                               CascadeMux                     0              8682   5139  FALL       1
I__593/O                               CascadeMux                     0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/ltout  LogicCell40_SEQ_MODE_0000    702              9384   6477  RISE       1
I__748/I                               CascadeMux                     0              9384   6477  RISE       1
I__748/O                               CascadeMux                     0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in2    LogicCell40_SEQ_MODE_0000      0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout  LogicCell40_SEQ_MODE_0000   1205             10589   6477  FALL       8
I__934/I                               Odrv4                          0             10589   6477  FALL       1
I__934/O                               Odrv4                        649             11238   6477  FALL       1
I__936/I                               LocalMux                       0             11238   6477  FALL       1
I__936/O                               LocalMux                     768             12006   6477  FALL       1
I__938/I                               CEMux                          0             12006   6477  FALL       1
I__938/O                               CEMux                        490             12496   6477  FALL       1
uart.data_esr_6_LC_11_5_7/ce           LogicCell40_SEQ_MODE_1000      0             12496   6477  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_11_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_esr_4_LC_11_5_3/ce
Capture Clock    : uart.data_esr_4_LC_11_5_3/clk
Hold Constraint  : 0p
Path slack       : 6476p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__581/I                               LocalMux                       0              7410   5139  FALL       1
I__581/O                               LocalMux                     768              8179   5139  FALL       1
I__588/I                               InMux                          0              8179   5139  FALL       1
I__588/O                               InMux                        503              8682   5139  FALL       1
I__593/I                               CascadeMux                     0              8682   5139  FALL       1
I__593/O                               CascadeMux                     0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/ltout  LogicCell40_SEQ_MODE_0000    702              9384   6477  RISE       1
I__748/I                               CascadeMux                     0              9384   6477  RISE       1
I__748/O                               CascadeMux                     0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in2    LogicCell40_SEQ_MODE_0000      0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout  LogicCell40_SEQ_MODE_0000   1205             10589   6477  FALL       8
I__934/I                               Odrv4                          0             10589   6477  FALL       1
I__934/O                               Odrv4                        649             11238   6477  FALL       1
I__936/I                               LocalMux                       0             11238   6477  FALL       1
I__936/O                               LocalMux                     768             12006   6477  FALL       1
I__938/I                               CEMux                          0             12006   6477  FALL       1
I__938/O                               CEMux                        490             12496   6477  FALL       1
uart.data_esr_4_LC_11_5_3/ce           LogicCell40_SEQ_MODE_1000      0             12496   6477  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_11_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_esr_1_LC_11_5_2/ce
Capture Clock    : uart.data_esr_1_LC_11_5_2/clk
Hold Constraint  : 0p
Path slack       : 6476p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__581/I                               LocalMux                       0              7410   5139  FALL       1
I__581/O                               LocalMux                     768              8179   5139  FALL       1
I__588/I                               InMux                          0              8179   5139  FALL       1
I__588/O                               InMux                        503              8682   5139  FALL       1
I__593/I                               CascadeMux                     0              8682   5139  FALL       1
I__593/O                               CascadeMux                     0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/ltout  LogicCell40_SEQ_MODE_0000    702              9384   6477  RISE       1
I__748/I                               CascadeMux                     0              9384   6477  RISE       1
I__748/O                               CascadeMux                     0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in2    LogicCell40_SEQ_MODE_0000      0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout  LogicCell40_SEQ_MODE_0000   1205             10589   6477  FALL       8
I__934/I                               Odrv4                          0             10589   6477  FALL       1
I__934/O                               Odrv4                        649             11238   6477  FALL       1
I__936/I                               LocalMux                       0             11238   6477  FALL       1
I__936/O                               LocalMux                     768             12006   6477  FALL       1
I__938/I                               CEMux                          0             12006   6477  FALL       1
I__938/O                               CEMux                        490             12496   6477  FALL       1
uart.data_esr_1_LC_11_5_2/ce           LogicCell40_SEQ_MODE_1000      0             12496   6477  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_11_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_esr_7_LC_9_3_7/ce
Capture Clock    : uart.data_esr_7_LC_9_3_7/clk
Hold Constraint  : 0p
Path slack       : 6476p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__581/I                               LocalMux                       0              7410   5139  FALL       1
I__581/O                               LocalMux                     768              8179   5139  FALL       1
I__588/I                               InMux                          0              8179   5139  FALL       1
I__588/O                               InMux                        503              8682   5139  FALL       1
I__593/I                               CascadeMux                     0              8682   5139  FALL       1
I__593/O                               CascadeMux                     0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/ltout  LogicCell40_SEQ_MODE_0000    702              9384   6477  RISE       1
I__748/I                               CascadeMux                     0              9384   6477  RISE       1
I__748/O                               CascadeMux                     0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in2    LogicCell40_SEQ_MODE_0000      0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout  LogicCell40_SEQ_MODE_0000   1205             10589   6477  FALL       8
I__935/I                               Odrv4                          0             10589   6477  FALL       1
I__935/O                               Odrv4                        649             11238   6477  FALL       1
I__937/I                               LocalMux                       0             11238   6477  FALL       1
I__937/O                               LocalMux                     768             12006   6477  FALL       1
I__939/I                               CEMux                          0             12006   6477  FALL       1
I__939/O                               CEMux                        490             12496   6477  FALL       1
uart.data_esr_7_LC_9_3_7/ce            LogicCell40_SEQ_MODE_1000      0             12496   6477  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_9_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_esr_5_LC_9_3_5/ce
Capture Clock    : uart.data_esr_5_LC_9_3_5/clk
Hold Constraint  : 0p
Path slack       : 6476p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__581/I                               LocalMux                       0              7410   5139  FALL       1
I__581/O                               LocalMux                     768              8179   5139  FALL       1
I__588/I                               InMux                          0              8179   5139  FALL       1
I__588/O                               InMux                        503              8682   5139  FALL       1
I__593/I                               CascadeMux                     0              8682   5139  FALL       1
I__593/O                               CascadeMux                     0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/ltout  LogicCell40_SEQ_MODE_0000    702              9384   6477  RISE       1
I__748/I                               CascadeMux                     0              9384   6477  RISE       1
I__748/O                               CascadeMux                     0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in2    LogicCell40_SEQ_MODE_0000      0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout  LogicCell40_SEQ_MODE_0000   1205             10589   6477  FALL       8
I__935/I                               Odrv4                          0             10589   6477  FALL       1
I__935/O                               Odrv4                        649             11238   6477  FALL       1
I__937/I                               LocalMux                       0             11238   6477  FALL       1
I__937/O                               LocalMux                     768             12006   6477  FALL       1
I__939/I                               CEMux                          0             12006   6477  FALL       1
I__939/O                               CEMux                        490             12496   6477  FALL       1
uart.data_esr_5_LC_9_3_5/ce            LogicCell40_SEQ_MODE_1000      0             12496   6477  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_9_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_esr_3_LC_9_3_3/ce
Capture Clock    : uart.data_esr_3_LC_9_3_3/clk
Hold Constraint  : 0p
Path slack       : 6476p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__581/I                               LocalMux                       0              7410   5139  FALL       1
I__581/O                               LocalMux                     768              8179   5139  FALL       1
I__588/I                               InMux                          0              8179   5139  FALL       1
I__588/O                               InMux                        503              8682   5139  FALL       1
I__593/I                               CascadeMux                     0              8682   5139  FALL       1
I__593/O                               CascadeMux                     0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/ltout  LogicCell40_SEQ_MODE_0000    702              9384   6477  RISE       1
I__748/I                               CascadeMux                     0              9384   6477  RISE       1
I__748/O                               CascadeMux                     0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in2    LogicCell40_SEQ_MODE_0000      0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout  LogicCell40_SEQ_MODE_0000   1205             10589   6477  FALL       8
I__935/I                               Odrv4                          0             10589   6477  FALL       1
I__935/O                               Odrv4                        649             11238   6477  FALL       1
I__937/I                               LocalMux                       0             11238   6477  FALL       1
I__937/O                               LocalMux                     768             12006   6477  FALL       1
I__939/I                               CEMux                          0             12006   6477  FALL       1
I__939/O                               CEMux                        490             12496   6477  FALL       1
uart.data_esr_3_LC_9_3_3/ce            LogicCell40_SEQ_MODE_1000      0             12496   6477  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_9_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_esr_2_LC_9_3_2/ce
Capture Clock    : uart.data_esr_2_LC_9_3_2/clk
Hold Constraint  : 0p
Path slack       : 6476p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__581/I                               LocalMux                       0              7410   5139  FALL       1
I__581/O                               LocalMux                     768              8179   5139  FALL       1
I__588/I                               InMux                          0              8179   5139  FALL       1
I__588/O                               InMux                        503              8682   5139  FALL       1
I__593/I                               CascadeMux                     0              8682   5139  FALL       1
I__593/O                               CascadeMux                     0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/ltout  LogicCell40_SEQ_MODE_0000    702              9384   6477  RISE       1
I__748/I                               CascadeMux                     0              9384   6477  RISE       1
I__748/O                               CascadeMux                     0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in2    LogicCell40_SEQ_MODE_0000      0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout  LogicCell40_SEQ_MODE_0000   1205             10589   6477  FALL       8
I__935/I                               Odrv4                          0             10589   6477  FALL       1
I__935/O                               Odrv4                        649             11238   6477  FALL       1
I__937/I                               LocalMux                       0             11238   6477  FALL       1
I__937/O                               LocalMux                     768             12006   6477  FALL       1
I__939/I                               CEMux                          0             12006   6477  FALL       1
I__939/O                               CEMux                        490             12496   6477  FALL       1
uart.data_esr_2_LC_9_3_2/ce            LogicCell40_SEQ_MODE_1000      0             12496   6477  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_9_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_esr_0_LC_9_3_0/ce
Capture Clock    : uart.data_esr_0_LC_9_3_0/clk
Hold Constraint  : 0p
Path slack       : 6476p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__581/I                               LocalMux                       0              7410   5139  FALL       1
I__581/O                               LocalMux                     768              8179   5139  FALL       1
I__588/I                               InMux                          0              8179   5139  FALL       1
I__588/O                               InMux                        503              8682   5139  FALL       1
I__593/I                               CascadeMux                     0              8682   5139  FALL       1
I__593/O                               CascadeMux                     0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
uart.state_RNIGITG2_4_LC_10_4_6/ltout  LogicCell40_SEQ_MODE_0000    702              9384   6477  RISE       1
I__748/I                               CascadeMux                     0              9384   6477  RISE       1
I__748/O                               CascadeMux                     0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/in2    LogicCell40_SEQ_MODE_0000      0              9384   6477  RISE       1
uart.state_RNICNUO5_4_LC_10_4_7/lcout  LogicCell40_SEQ_MODE_0000   1205             10589   6477  FALL       8
I__935/I                               Odrv4                          0             10589   6477  FALL       1
I__935/O                               Odrv4                        649             11238   6477  FALL       1
I__937/I                               LocalMux                       0             11238   6477  FALL       1
I__937/O                               LocalMux                     768             12006   6477  FALL       1
I__939/I                               CEMux                          0             12006   6477  FALL       1
I__939/O                               CEMux                        490             12496   6477  FALL       1
uart.data_esr_0_LC_9_3_0/ce            LogicCell40_SEQ_MODE_1000      0             12496   6477  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_9_3_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_Aux_4_LC_8_4_7/sr
Capture Clock    : uart.data_Aux_4_LC_8_4_7/clk
Hold Constraint  : 0p
Path slack       : 6901p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4994
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12404
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__585/I                             LocalMux                       0              7410   6900  FALL       1
I__585/O                             LocalMux                     768              8179   6900  FALL       1
I__592/I                             InMux                          0              8179   6900  FALL       1
I__592/O                             InMux                        503              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   6900  FALL       8
I__566/I                             Odrv4                          0              9914   6900  FALL       1
I__566/O                             Odrv4                        649             10563   6900  FALL       1
I__568/I                             Span4Mux_h                     0             10563   6900  FALL       1
I__568/O                             Span4Mux_h                   543             11106   6900  FALL       1
I__570/I                             LocalMux                       0             11106   6900  FALL       1
I__570/O                             LocalMux                     768             11874   6900  FALL       1
I__573/I                             SRMux                          0             11874   6900  FALL       1
I__573/O                             SRMux                        530             12404   6900  FALL       1
uart.data_Aux_4_LC_8_4_7/sr          LogicCell40_SEQ_MODE_1000      0             12404   6900  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_4_LC_8_4_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_Aux_3_LC_8_4_6/sr
Capture Clock    : uart.data_Aux_3_LC_8_4_6/clk
Hold Constraint  : 0p
Path slack       : 6901p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4994
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12404
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__585/I                             LocalMux                       0              7410   6900  FALL       1
I__585/O                             LocalMux                     768              8179   6900  FALL       1
I__592/I                             InMux                          0              8179   6900  FALL       1
I__592/O                             InMux                        503              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   6900  FALL       8
I__566/I                             Odrv4                          0              9914   6900  FALL       1
I__566/O                             Odrv4                        649             10563   6900  FALL       1
I__568/I                             Span4Mux_h                     0             10563   6900  FALL       1
I__568/O                             Span4Mux_h                   543             11106   6900  FALL       1
I__570/I                             LocalMux                       0             11106   6900  FALL       1
I__570/O                             LocalMux                     768             11874   6900  FALL       1
I__573/I                             SRMux                          0             11874   6900  FALL       1
I__573/O                             SRMux                        530             12404   6900  FALL       1
uart.data_Aux_3_LC_8_4_6/sr          LogicCell40_SEQ_MODE_1000      0             12404   6900  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_3_LC_8_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_Aux_1_LC_8_4_4/sr
Capture Clock    : uart.data_Aux_1_LC_8_4_4/clk
Hold Constraint  : 0p
Path slack       : 6901p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4994
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12404
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__585/I                             LocalMux                       0              7410   6900  FALL       1
I__585/O                             LocalMux                     768              8179   6900  FALL       1
I__592/I                             InMux                          0              8179   6900  FALL       1
I__592/O                             InMux                        503              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   6900  FALL       8
I__566/I                             Odrv4                          0              9914   6900  FALL       1
I__566/O                             Odrv4                        649             10563   6900  FALL       1
I__568/I                             Span4Mux_h                     0             10563   6900  FALL       1
I__568/O                             Span4Mux_h                   543             11106   6900  FALL       1
I__570/I                             LocalMux                       0             11106   6900  FALL       1
I__570/O                             LocalMux                     768             11874   6900  FALL       1
I__573/I                             SRMux                          0             11874   6900  FALL       1
I__573/O                             SRMux                        530             12404   6900  FALL       1
uart.data_Aux_1_LC_8_4_4/sr          LogicCell40_SEQ_MODE_1000      0             12404   6900  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_1_LC_8_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_Aux_0_LC_8_4_3/sr
Capture Clock    : uart.data_Aux_0_LC_8_4_3/clk
Hold Constraint  : 0p
Path slack       : 6901p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4994
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12404
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__585/I                             LocalMux                       0              7410   6900  FALL       1
I__585/O                             LocalMux                     768              8179   6900  FALL       1
I__592/I                             InMux                          0              8179   6900  FALL       1
I__592/O                             InMux                        503              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   6900  FALL       8
I__566/I                             Odrv4                          0              9914   6900  FALL       1
I__566/O                             Odrv4                        649             10563   6900  FALL       1
I__568/I                             Span4Mux_h                     0             10563   6900  FALL       1
I__568/O                             Span4Mux_h                   543             11106   6900  FALL       1
I__570/I                             LocalMux                       0             11106   6900  FALL       1
I__570/O                             LocalMux                     768             11874   6900  FALL       1
I__573/I                             SRMux                          0             11874   6900  FALL       1
I__573/O                             SRMux                        530             12404   6900  FALL       1
uart.data_Aux_0_LC_8_4_3/sr          LogicCell40_SEQ_MODE_1000      0             12404   6900  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1040/I                                                ClkMux                         0              5132  RISE       1
I__1040/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_0_LC_8_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.data_esr_6_LC_11_5_7/sr
Capture Clock    : uart.data_esr_6_LC_11_5_7/clk
Hold Constraint  : 0p
Path slack       : 6954p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5047
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12457
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__672/I                                     LocalMux                       0              7410   5165  FALL       1
I__672/O                                     LocalMux                     768              8179   5165  FALL       1
I__678/I                                     InMux                          0              8179   6953  FALL       1
I__678/O                                     InMux                        503              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   6953  FALL       9
I__925/I                                     Odrv4                          0              9967   6953  FALL       1
I__925/O                                     Odrv4                        649             10616   6953  FALL       1
I__928/I                                     Span4Mux_h                     0             10616   6953  FALL       1
I__928/O                                     Span4Mux_h                   543             11159   6953  FALL       1
I__930/I                                     LocalMux                       0             11159   6953  FALL       1
I__930/O                                     LocalMux                     768             11927   6953  FALL       1
I__932/I                                     SRMux                          0             11927   6953  FALL       1
I__932/O                                     SRMux                        530             12457   6953  FALL       1
uart.data_esr_6_LC_11_5_7/sr                 LogicCell40_SEQ_MODE_1000      0             12457   6953  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_11_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.data_esr_4_LC_11_5_3/sr
Capture Clock    : uart.data_esr_4_LC_11_5_3/clk
Hold Constraint  : 0p
Path slack       : 6954p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5047
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12457
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__672/I                                     LocalMux                       0              7410   5165  FALL       1
I__672/O                                     LocalMux                     768              8179   5165  FALL       1
I__678/I                                     InMux                          0              8179   6953  FALL       1
I__678/O                                     InMux                        503              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   6953  FALL       9
I__925/I                                     Odrv4                          0              9967   6953  FALL       1
I__925/O                                     Odrv4                        649             10616   6953  FALL       1
I__928/I                                     Span4Mux_h                     0             10616   6953  FALL       1
I__928/O                                     Span4Mux_h                   543             11159   6953  FALL       1
I__930/I                                     LocalMux                       0             11159   6953  FALL       1
I__930/O                                     LocalMux                     768             11927   6953  FALL       1
I__932/I                                     SRMux                          0             11927   6953  FALL       1
I__932/O                                     SRMux                        530             12457   6953  FALL       1
uart.data_esr_4_LC_11_5_3/sr                 LogicCell40_SEQ_MODE_1000      0             12457   6953  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_11_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.data_esr_1_LC_11_5_2/sr
Capture Clock    : uart.data_esr_1_LC_11_5_2/clk
Hold Constraint  : 0p
Path slack       : 6954p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5047
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12457
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__672/I                                     LocalMux                       0              7410   5165  FALL       1
I__672/O                                     LocalMux                     768              8179   5165  FALL       1
I__678/I                                     InMux                          0              8179   6953  FALL       1
I__678/O                                     InMux                        503              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   6953  FALL       9
I__925/I                                     Odrv4                          0              9967   6953  FALL       1
I__925/O                                     Odrv4                        649             10616   6953  FALL       1
I__928/I                                     Span4Mux_h                     0             10616   6953  FALL       1
I__928/O                                     Span4Mux_h                   543             11159   6953  FALL       1
I__930/I                                     LocalMux                       0             11159   6953  FALL       1
I__930/O                                     LocalMux                     768             11927   6953  FALL       1
I__932/I                                     SRMux                          0             11927   6953  FALL       1
I__932/O                                     SRMux                        530             12457   6953  FALL       1
uart.data_esr_1_LC_11_5_2/sr                 LogicCell40_SEQ_MODE_1000      0             12457   6953  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1028/I                                                ClkMux                         0              5132  RISE       1
I__1028/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_11_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.data_esr_7_LC_9_3_7/sr
Capture Clock    : uart.data_esr_7_LC_9_3_7/clk
Hold Constraint  : 0p
Path slack       : 6993p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__672/I                                     LocalMux                       0              7410   5165  FALL       1
I__672/O                                     LocalMux                     768              8179   5165  FALL       1
I__678/I                                     InMux                          0              8179   6953  FALL       1
I__678/O                                     InMux                        503              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   6953  FALL       9
I__926/I                                     Odrv4                          0              9967   6993  FALL       1
I__926/O                                     Odrv4                        649             10616   6993  FALL       1
I__929/I                                     Span4Mux_s3_v                  0             10616   6993  FALL       1
I__929/O                                     Span4Mux_s3_v                583             11198   6993  FALL       1
I__931/I                                     LocalMux                       0             11198   6993  FALL       1
I__931/O                                     LocalMux                     768             11967   6993  FALL       1
I__933/I                                     SRMux                          0             11967   6993  FALL       1
I__933/O                                     SRMux                        530             12496   6993  FALL       1
uart.data_esr_7_LC_9_3_7/sr                  LogicCell40_SEQ_MODE_1000      0             12496   6993  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_9_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.data_esr_5_LC_9_3_5/sr
Capture Clock    : uart.data_esr_5_LC_9_3_5/clk
Hold Constraint  : 0p
Path slack       : 6993p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__672/I                                     LocalMux                       0              7410   5165  FALL       1
I__672/O                                     LocalMux                     768              8179   5165  FALL       1
I__678/I                                     InMux                          0              8179   6953  FALL       1
I__678/O                                     InMux                        503              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   6953  FALL       9
I__926/I                                     Odrv4                          0              9967   6993  FALL       1
I__926/O                                     Odrv4                        649             10616   6993  FALL       1
I__929/I                                     Span4Mux_s3_v                  0             10616   6993  FALL       1
I__929/O                                     Span4Mux_s3_v                583             11198   6993  FALL       1
I__931/I                                     LocalMux                       0             11198   6993  FALL       1
I__931/O                                     LocalMux                     768             11967   6993  FALL       1
I__933/I                                     SRMux                          0             11967   6993  FALL       1
I__933/O                                     SRMux                        530             12496   6993  FALL       1
uart.data_esr_5_LC_9_3_5/sr                  LogicCell40_SEQ_MODE_1000      0             12496   6993  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_9_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.data_esr_3_LC_9_3_3/sr
Capture Clock    : uart.data_esr_3_LC_9_3_3/clk
Hold Constraint  : 0p
Path slack       : 6993p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__672/I                                     LocalMux                       0              7410   5165  FALL       1
I__672/O                                     LocalMux                     768              8179   5165  FALL       1
I__678/I                                     InMux                          0              8179   6953  FALL       1
I__678/O                                     InMux                        503              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   6953  FALL       9
I__926/I                                     Odrv4                          0              9967   6993  FALL       1
I__926/O                                     Odrv4                        649             10616   6993  FALL       1
I__929/I                                     Span4Mux_s3_v                  0             10616   6993  FALL       1
I__929/O                                     Span4Mux_s3_v                583             11198   6993  FALL       1
I__931/I                                     LocalMux                       0             11198   6993  FALL       1
I__931/O                                     LocalMux                     768             11967   6993  FALL       1
I__933/I                                     SRMux                          0             11967   6993  FALL       1
I__933/O                                     SRMux                        530             12496   6993  FALL       1
uart.data_esr_3_LC_9_3_3/sr                  LogicCell40_SEQ_MODE_1000      0             12496   6993  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_9_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.data_esr_2_LC_9_3_2/sr
Capture Clock    : uart.data_esr_2_LC_9_3_2/clk
Hold Constraint  : 0p
Path slack       : 6993p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__672/I                                     LocalMux                       0              7410   5165  FALL       1
I__672/O                                     LocalMux                     768              8179   5165  FALL       1
I__678/I                                     InMux                          0              8179   6953  FALL       1
I__678/O                                     InMux                        503              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   6953  FALL       9
I__926/I                                     Odrv4                          0              9967   6993  FALL       1
I__926/O                                     Odrv4                        649             10616   6993  FALL       1
I__929/I                                     Span4Mux_s3_v                  0             10616   6993  FALL       1
I__929/O                                     Span4Mux_s3_v                583             11198   6993  FALL       1
I__931/I                                     LocalMux                       0             11198   6993  FALL       1
I__931/O                                     LocalMux                     768             11967   6993  FALL       1
I__933/I                                     SRMux                          0             11967   6993  FALL       1
I__933/O                                     SRMux                        530             12496   6993  FALL       1
uart.data_esr_2_LC_9_3_2/sr                  LogicCell40_SEQ_MODE_1000      0             12496   6993  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_9_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_5_6/lcout
Path End         : uart.data_esr_0_LC_9_3_0/sr
Capture Clock    : uart.data_esr_0_LC_9_3_0/clk
Hold Constraint  : 0p
Path slack       : 6993p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1030/I                                                ClkMux                         0              5132  RISE       1
I__1030/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_5_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_5_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__672/I                                     LocalMux                       0              7410   5165  FALL       1
I__672/O                                     LocalMux                     768              8179   5165  FALL       1
I__678/I                                     InMux                          0              8179   6953  FALL       1
I__678/O                                     InMux                        503              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart.timer_Count_RNIS4183_7_LC_10_4_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   6953  FALL       9
I__926/I                                     Odrv4                          0              9967   6993  FALL       1
I__926/O                                     Odrv4                        649             10616   6993  FALL       1
I__929/I                                     Span4Mux_s3_v                  0             10616   6993  FALL       1
I__929/O                                     Span4Mux_s3_v                583             11198   6993  FALL       1
I__931/I                                     LocalMux                       0             11198   6993  FALL       1
I__931/O                                     LocalMux                     768             11967   6993  FALL       1
I__933/I                                     SRMux                          0             11967   6993  FALL       1
I__933/O                                     SRMux                        530             12496   6993  FALL       1
uart.data_esr_0_LC_9_3_0/sr                  LogicCell40_SEQ_MODE_1000      0             12496   6993  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1041/I                                                ClkMux                         0              5132  RISE       1
I__1041/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_9_3_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_15_LC_12_3_7/sr
Capture Clock    : uart_frame_decoder.WDT_15_LC_12_3_7/clk
Hold Constraint  : 0p
Path slack       : 7007p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5100
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12510
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1184/I                                                        Odrv4                          0             10563   7006  FALL       1
I__1184/O                                                        Odrv4                        649             11212   7006  FALL       1
I__1186/I                                                        LocalMux                       0             11212   7006  FALL       1
I__1186/O                                                        LocalMux                     768             11980   7006  FALL       1
I__1188/I                                                        SRMux                          0             11980   7006  FALL       1
I__1188/O                                                        SRMux                        530             12510   7006  FALL       1
uart_frame_decoder.WDT_15_LC_12_3_7/sr                           LogicCell40_SEQ_MODE_1000      0             12510   7006  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_15_LC_12_3_7/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_14_LC_12_3_6/sr
Capture Clock    : uart_frame_decoder.WDT_14_LC_12_3_6/clk
Hold Constraint  : 0p
Path slack       : 7007p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5100
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12510
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1184/I                                                        Odrv4                          0             10563   7006  FALL       1
I__1184/O                                                        Odrv4                        649             11212   7006  FALL       1
I__1186/I                                                        LocalMux                       0             11212   7006  FALL       1
I__1186/O                                                        LocalMux                     768             11980   7006  FALL       1
I__1188/I                                                        SRMux                          0             11980   7006  FALL       1
I__1188/O                                                        SRMux                        530             12510   7006  FALL       1
uart_frame_decoder.WDT_14_LC_12_3_6/sr                           LogicCell40_SEQ_MODE_1000      0             12510   7006  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_14_LC_12_3_6/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_13_LC_12_3_5/sr
Capture Clock    : uart_frame_decoder.WDT_13_LC_12_3_5/clk
Hold Constraint  : 0p
Path slack       : 7007p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5100
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12510
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1184/I                                                        Odrv4                          0             10563   7006  FALL       1
I__1184/O                                                        Odrv4                        649             11212   7006  FALL       1
I__1186/I                                                        LocalMux                       0             11212   7006  FALL       1
I__1186/O                                                        LocalMux                     768             11980   7006  FALL       1
I__1188/I                                                        SRMux                          0             11980   7006  FALL       1
I__1188/O                                                        SRMux                        530             12510   7006  FALL       1
uart_frame_decoder.WDT_13_LC_12_3_5/sr                           LogicCell40_SEQ_MODE_1000      0             12510   7006  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_13_LC_12_3_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_12_LC_12_3_4/sr
Capture Clock    : uart_frame_decoder.WDT_12_LC_12_3_4/clk
Hold Constraint  : 0p
Path slack       : 7007p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5100
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12510
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1184/I                                                        Odrv4                          0             10563   7006  FALL       1
I__1184/O                                                        Odrv4                        649             11212   7006  FALL       1
I__1186/I                                                        LocalMux                       0             11212   7006  FALL       1
I__1186/O                                                        LocalMux                     768             11980   7006  FALL       1
I__1188/I                                                        SRMux                          0             11980   7006  FALL       1
I__1188/O                                                        SRMux                        530             12510   7006  FALL       1
uart_frame_decoder.WDT_12_LC_12_3_4/sr                           LogicCell40_SEQ_MODE_1000      0             12510   7006  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_12_LC_12_3_4/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_11_LC_12_3_3/sr
Capture Clock    : uart_frame_decoder.WDT_11_LC_12_3_3/clk
Hold Constraint  : 0p
Path slack       : 7007p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5100
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12510
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1184/I                                                        Odrv4                          0             10563   7006  FALL       1
I__1184/O                                                        Odrv4                        649             11212   7006  FALL       1
I__1186/I                                                        LocalMux                       0             11212   7006  FALL       1
I__1186/O                                                        LocalMux                     768             11980   7006  FALL       1
I__1188/I                                                        SRMux                          0             11980   7006  FALL       1
I__1188/O                                                        SRMux                        530             12510   7006  FALL       1
uart_frame_decoder.WDT_11_LC_12_3_3/sr                           LogicCell40_SEQ_MODE_1000      0             12510   7006  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_11_LC_12_3_3/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_10_LC_12_3_2/sr
Capture Clock    : uart_frame_decoder.WDT_10_LC_12_3_2/clk
Hold Constraint  : 0p
Path slack       : 7007p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5100
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12510
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1184/I                                                        Odrv4                          0             10563   7006  FALL       1
I__1184/O                                                        Odrv4                        649             11212   7006  FALL       1
I__1186/I                                                        LocalMux                       0             11212   7006  FALL       1
I__1186/O                                                        LocalMux                     768             11980   7006  FALL       1
I__1188/I                                                        SRMux                          0             11980   7006  FALL       1
I__1188/O                                                        SRMux                        530             12510   7006  FALL       1
uart_frame_decoder.WDT_10_LC_12_3_2/sr                           LogicCell40_SEQ_MODE_1000      0             12510   7006  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_10_LC_12_3_2/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_9_LC_12_3_1/sr
Capture Clock    : uart_frame_decoder.WDT_9_LC_12_3_1/clk
Hold Constraint  : 0p
Path slack       : 7007p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5100
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12510
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1184/I                                                        Odrv4                          0             10563   7006  FALL       1
I__1184/O                                                        Odrv4                        649             11212   7006  FALL       1
I__1186/I                                                        LocalMux                       0             11212   7006  FALL       1
I__1186/O                                                        LocalMux                     768             11980   7006  FALL       1
I__1188/I                                                        SRMux                          0             11980   7006  FALL       1
I__1188/O                                                        SRMux                        530             12510   7006  FALL       1
uart_frame_decoder.WDT_9_LC_12_3_1/sr                            LogicCell40_SEQ_MODE_1000      0             12510   7006  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_9_LC_12_3_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_8_LC_12_3_0/sr
Capture Clock    : uart_frame_decoder.WDT_8_LC_12_3_0/clk
Hold Constraint  : 0p
Path slack       : 7007p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5100
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12510
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1184/I                                                        Odrv4                          0             10563   7006  FALL       1
I__1184/O                                                        Odrv4                        649             11212   7006  FALL       1
I__1186/I                                                        LocalMux                       0             11212   7006  FALL       1
I__1186/O                                                        LocalMux                     768             11980   7006  FALL       1
I__1188/I                                                        SRMux                          0             11980   7006  FALL       1
I__1188/O                                                        SRMux                        530             12510   7006  FALL       1
uart_frame_decoder.WDT_8_LC_12_3_0/sr                            LogicCell40_SEQ_MODE_1000      0             12510   7006  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1029/I                                                ClkMux                         0              5132  RISE       1
I__1029/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_8_LC_12_3_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_9_1_6/lcout
Path End         : reset_module_System.count_1_LC_9_1_6/in0
Capture Clock    : reset_module_System.count_1_LC_9_1_6/clk
Hold Constraint  : 0p
Path slack       : 7231p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5841
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13251
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_9_1_6/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__385/I                                          Odrv12                         0              7410   7232  FALL       1
I__385/O                                          Odrv12                      1232              8642   7232  FALL       1
I__388/I                                          LocalMux                       0              8642   7232  FALL       1
I__388/O                                          LocalMux                     768              9410   7232  FALL       1
I__389/I                                          InMux                          0              9410   7232  FALL       1
I__389/O                                          InMux                        503              9914   7232  FALL       1
reset_module_System.count_RNO_0_1_LC_5_1_2/in3    LogicCell40_SEQ_MODE_0000      0              9914   7232  FALL       1
reset_module_System.count_RNO_0_1_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_0000    874             10788   7232  FALL       1
I__390/I                                          Odrv4                          0             10788   7232  FALL       1
I__390/O                                          Odrv4                        649             11437   7232  FALL       1
I__391/I                                          Span4Mux_h                     0             11437   7232  FALL       1
I__391/O                                          Span4Mux_h                   543             11980   7232  FALL       1
I__392/I                                          LocalMux                       0             11980   7232  FALL       1
I__392/O                                          LocalMux                     768             12748   7232  FALL       1
I__393/I                                          InMux                          0             12748   7232  FALL       1
I__393/O                                          InMux                        503             13251   7232  FALL       1
reset_module_System.count_1_LC_9_1_6/in0          LogicCell40_SEQ_MODE_1000      0             13251   7232  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1048/I                                                ClkMux                         0              5132  RISE       1
I__1048/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_9_1_6/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_7_LC_12_2_7/sr
Capture Clock    : uart_frame_decoder.WDT_7_LC_12_2_7/clk
Hold Constraint  : 0p
Path slack       : 7457p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5550
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12960
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1185/I                                                        Odrv4                          0             10563   7457  FALL       1
I__1185/O                                                        Odrv4                        649             11212   7457  FALL       1
I__1187/I                                                        Span4Mux_s2_v                  0             11212   7457  FALL       1
I__1187/O                                                        Span4Mux_s2_v                450             11662   7457  FALL       1
I__1189/I                                                        LocalMux                       0             11662   7457  FALL       1
I__1189/O                                                        LocalMux                     768             12430   7457  FALL       1
I__1190/I                                                        SRMux                          0             12430   7457  FALL       1
I__1190/O                                                        SRMux                        530             12960   7457  FALL       1
uart_frame_decoder.WDT_7_LC_12_2_7/sr                            LogicCell40_SEQ_MODE_1000      0             12960   7457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_7_LC_12_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_6_LC_12_2_6/sr
Capture Clock    : uart_frame_decoder.WDT_6_LC_12_2_6/clk
Hold Constraint  : 0p
Path slack       : 7457p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5550
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12960
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1185/I                                                        Odrv4                          0             10563   7457  FALL       1
I__1185/O                                                        Odrv4                        649             11212   7457  FALL       1
I__1187/I                                                        Span4Mux_s2_v                  0             11212   7457  FALL       1
I__1187/O                                                        Span4Mux_s2_v                450             11662   7457  FALL       1
I__1189/I                                                        LocalMux                       0             11662   7457  FALL       1
I__1189/O                                                        LocalMux                     768             12430   7457  FALL       1
I__1190/I                                                        SRMux                          0             12430   7457  FALL       1
I__1190/O                                                        SRMux                        530             12960   7457  FALL       1
uart_frame_decoder.WDT_6_LC_12_2_6/sr                            LogicCell40_SEQ_MODE_1000      0             12960   7457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_6_LC_12_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_5_LC_12_2_5/sr
Capture Clock    : uart_frame_decoder.WDT_5_LC_12_2_5/clk
Hold Constraint  : 0p
Path slack       : 7457p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5550
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12960
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1185/I                                                        Odrv4                          0             10563   7457  FALL       1
I__1185/O                                                        Odrv4                        649             11212   7457  FALL       1
I__1187/I                                                        Span4Mux_s2_v                  0             11212   7457  FALL       1
I__1187/O                                                        Span4Mux_s2_v                450             11662   7457  FALL       1
I__1189/I                                                        LocalMux                       0             11662   7457  FALL       1
I__1189/O                                                        LocalMux                     768             12430   7457  FALL       1
I__1190/I                                                        SRMux                          0             12430   7457  FALL       1
I__1190/O                                                        SRMux                        530             12960   7457  FALL       1
uart_frame_decoder.WDT_5_LC_12_2_5/sr                            LogicCell40_SEQ_MODE_1000      0             12960   7457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_5_LC_12_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_4_LC_12_2_4/sr
Capture Clock    : uart_frame_decoder.WDT_4_LC_12_2_4/clk
Hold Constraint  : 0p
Path slack       : 7457p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5550
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12960
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1185/I                                                        Odrv4                          0             10563   7457  FALL       1
I__1185/O                                                        Odrv4                        649             11212   7457  FALL       1
I__1187/I                                                        Span4Mux_s2_v                  0             11212   7457  FALL       1
I__1187/O                                                        Span4Mux_s2_v                450             11662   7457  FALL       1
I__1189/I                                                        LocalMux                       0             11662   7457  FALL       1
I__1189/O                                                        LocalMux                     768             12430   7457  FALL       1
I__1190/I                                                        SRMux                          0             12430   7457  FALL       1
I__1190/O                                                        SRMux                        530             12960   7457  FALL       1
uart_frame_decoder.WDT_4_LC_12_2_4/sr                            LogicCell40_SEQ_MODE_1000      0             12960   7457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_4_LC_12_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_3_LC_12_2_3/sr
Capture Clock    : uart_frame_decoder.WDT_3_LC_12_2_3/clk
Hold Constraint  : 0p
Path slack       : 7457p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5550
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12960
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1185/I                                                        Odrv4                          0             10563   7457  FALL       1
I__1185/O                                                        Odrv4                        649             11212   7457  FALL       1
I__1187/I                                                        Span4Mux_s2_v                  0             11212   7457  FALL       1
I__1187/O                                                        Span4Mux_s2_v                450             11662   7457  FALL       1
I__1189/I                                                        LocalMux                       0             11662   7457  FALL       1
I__1189/O                                                        LocalMux                     768             12430   7457  FALL       1
I__1190/I                                                        SRMux                          0             12430   7457  FALL       1
I__1190/O                                                        SRMux                        530             12960   7457  FALL       1
uart_frame_decoder.WDT_3_LC_12_2_3/sr                            LogicCell40_SEQ_MODE_1000      0             12960   7457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_3_LC_12_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_2_LC_12_2_2/sr
Capture Clock    : uart_frame_decoder.WDT_2_LC_12_2_2/clk
Hold Constraint  : 0p
Path slack       : 7457p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5550
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12960
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1185/I                                                        Odrv4                          0             10563   7457  FALL       1
I__1185/O                                                        Odrv4                        649             11212   7457  FALL       1
I__1187/I                                                        Span4Mux_s2_v                  0             11212   7457  FALL       1
I__1187/O                                                        Span4Mux_s2_v                450             11662   7457  FALL       1
I__1189/I                                                        LocalMux                       0             11662   7457  FALL       1
I__1189/O                                                        LocalMux                     768             12430   7457  FALL       1
I__1190/I                                                        SRMux                          0             12430   7457  FALL       1
I__1190/O                                                        SRMux                        530             12960   7457  FALL       1
uart_frame_decoder.WDT_2_LC_12_2_2/sr                            LogicCell40_SEQ_MODE_1000      0             12960   7457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_2_LC_12_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_1_LC_12_2_1/sr
Capture Clock    : uart_frame_decoder.WDT_1_LC_12_2_1/clk
Hold Constraint  : 0p
Path slack       : 7457p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5550
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12960
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1185/I                                                        Odrv4                          0             10563   7457  FALL       1
I__1185/O                                                        Odrv4                        649             11212   7457  FALL       1
I__1187/I                                                        Span4Mux_s2_v                  0             11212   7457  FALL       1
I__1187/O                                                        Span4Mux_s2_v                450             11662   7457  FALL       1
I__1189/I                                                        LocalMux                       0             11662   7457  FALL       1
I__1189/O                                                        LocalMux                     768             12430   7457  FALL       1
I__1190/I                                                        SRMux                          0             12430   7457  FALL       1
I__1190/O                                                        SRMux                        530             12960   7457  FALL       1
uart_frame_decoder.WDT_1_LC_12_2_1/sr                            LogicCell40_SEQ_MODE_1000      0             12960   7457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_1_LC_12_2_1/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_frame_decoder.WDT_0_LC_12_2_0/sr
Capture Clock    : uart_frame_decoder.WDT_0_LC_12_2_0/clk
Hold Constraint  : 0p
Path slack       : 7457p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5550
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12960
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                                    LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      21
I__1220/I                                                        Odrv4                          0              7410   7006  FALL       1
I__1220/O                                                        Odrv4                        649              8059   7006  FALL       1
I__1229/I                                                        LocalMux                       0              8059   7006  FALL       1
I__1229/O                                                        LocalMux                     768              8828   7006  FALL       1
I__1240/I                                                        InMux                          0              8828   7006  FALL       1
I__1240/O                                                        InMux                        503              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/in1    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart_frame_decoder.source_data_valid_2_sqmuxa_i_LC_13_3_6/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   7006  FALL      16
I__1185/I                                                        Odrv4                          0             10563   7457  FALL       1
I__1185/O                                                        Odrv4                        649             11212   7457  FALL       1
I__1187/I                                                        Span4Mux_s2_v                  0             11212   7457  FALL       1
I__1187/O                                                        Span4Mux_s2_v                450             11662   7457  FALL       1
I__1189/I                                                        LocalMux                       0             11662   7457  FALL       1
I__1189/O                                                        LocalMux                     768             12430   7457  FALL       1
I__1190/I                                                        SRMux                          0             12430   7457  FALL       1
I__1190/O                                                        SRMux                        530             12960   7457  FALL       1
uart_frame_decoder.WDT_0_LC_12_2_0/sr                            LogicCell40_SEQ_MODE_1000      0             12960   7457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1032/I                                                ClkMux                         0              5132  RISE       1
I__1032/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.WDT_0_LC_12_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_Aux_6_LC_7_5_1/sr
Capture Clock    : uart.data_Aux_6_LC_7_5_1/clk
Hold Constraint  : 0p
Path slack       : 7550p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5643
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13053
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__585/I                             LocalMux                       0              7410   6900  FALL       1
I__585/O                             LocalMux                     768              8179   6900  FALL       1
I__592/I                             InMux                          0              8179   6900  FALL       1
I__592/O                             InMux                        503              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   6900  FALL       8
I__565/I                             Odrv4                          0              9914   7549  FALL       1
I__565/O                             Odrv4                        649             10563   7549  FALL       1
I__567/I                             Span4Mux_h                     0             10563   7549  FALL       1
I__567/O                             Span4Mux_h                   543             11106   7549  FALL       1
I__569/I                             Span4Mux_v                     0             11106   7549  FALL       1
I__569/O                             Span4Mux_v                   649             11755   7549  FALL       1
I__571/I                             LocalMux                       0             11755   7549  FALL       1
I__571/O                             LocalMux                     768             12523   7549  FALL       1
I__574/I                             SRMux                          0             12523   7549  FALL       1
I__574/O                             SRMux                        530             13053   7549  FALL       1
uart.data_Aux_6_LC_7_5_1/sr          LogicCell40_SEQ_MODE_1000      0             13053   7549  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1039/I                                                ClkMux                         0              5132  RISE       1
I__1039/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_6_LC_7_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_Aux_2_LC_7_3_4/sr
Capture Clock    : uart.data_Aux_2_LC_7_3_4/clk
Hold Constraint  : 0p
Path slack       : 7550p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5643
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13053
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__585/I                             LocalMux                       0              7410   6900  FALL       1
I__585/O                             LocalMux                     768              8179   6900  FALL       1
I__592/I                             InMux                          0              8179   6900  FALL       1
I__592/O                             InMux                        503              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   6900  FALL       8
I__565/I                             Odrv4                          0              9914   7549  FALL       1
I__565/O                             Odrv4                        649             10563   7549  FALL       1
I__567/I                             Span4Mux_h                     0             10563   7549  FALL       1
I__567/O                             Span4Mux_h                   543             11106   7549  FALL       1
I__569/I                             Span4Mux_v                     0             11106   7549  FALL       1
I__569/O                             Span4Mux_v                   649             11755   7549  FALL       1
I__572/I                             LocalMux                       0             11755   7549  FALL       1
I__572/O                             LocalMux                     768             12523   7549  FALL       1
I__575/I                             SRMux                          0             12523   7549  FALL       1
I__575/O                             SRMux                        530             13053   7549  FALL       1
uart.data_Aux_2_LC_7_3_4/sr          LogicCell40_SEQ_MODE_1000      0             13053   7549  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_2_LC_7_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_Aux_7_LC_7_3_2/sr
Capture Clock    : uart.data_Aux_7_LC_7_3_2/clk
Hold Constraint  : 0p
Path slack       : 7550p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5643
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13053
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__585/I                             LocalMux                       0              7410   6900  FALL       1
I__585/O                             LocalMux                     768              8179   6900  FALL       1
I__592/I                             InMux                          0              8179   6900  FALL       1
I__592/O                             InMux                        503              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   6900  FALL       8
I__565/I                             Odrv4                          0              9914   7549  FALL       1
I__565/O                             Odrv4                        649             10563   7549  FALL       1
I__567/I                             Span4Mux_h                     0             10563   7549  FALL       1
I__567/O                             Span4Mux_h                   543             11106   7549  FALL       1
I__569/I                             Span4Mux_v                     0             11106   7549  FALL       1
I__569/O                             Span4Mux_v                   649             11755   7549  FALL       1
I__572/I                             LocalMux                       0             11755   7549  FALL       1
I__572/O                             LocalMux                     768             12523   7549  FALL       1
I__575/I                             SRMux                          0             12523   7549  FALL       1
I__575/O                             SRMux                        530             13053   7549  FALL       1
uart.data_Aux_7_LC_7_3_2/sr          LogicCell40_SEQ_MODE_1000      0             13053   7549  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_7_LC_7_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_9_4_6/lcout
Path End         : uart.data_Aux_5_LC_7_3_1/sr
Capture Clock    : uart.data_Aux_5_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 7550p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5643
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13053
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1036/I                                                ClkMux                         0              5132  RISE       1
I__1036/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_9_4_6/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_9_4_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3655  FALL       8
I__585/I                             LocalMux                       0              7410   6900  FALL       1
I__585/O                             LocalMux                     768              8179   6900  FALL       1
I__592/I                             InMux                          0              8179   6900  FALL       1
I__592/O                             InMux                        503              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   6900  FALL       1
uart.state_RNIAFHL_4_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   6900  FALL       8
I__565/I                             Odrv4                          0              9914   7549  FALL       1
I__565/O                             Odrv4                        649             10563   7549  FALL       1
I__567/I                             Span4Mux_h                     0             10563   7549  FALL       1
I__567/O                             Span4Mux_h                   543             11106   7549  FALL       1
I__569/I                             Span4Mux_v                     0             11106   7549  FALL       1
I__569/O                             Span4Mux_v                   649             11755   7549  FALL       1
I__572/I                             LocalMux                       0             11755   7549  FALL       1
I__572/O                             LocalMux                     768             12523   7549  FALL       1
I__575/I                             SRMux                          0             12523   7549  FALL       1
I__575/O                             SRMux                        530             13053   7549  FALL       1
uart.data_Aux_5_LC_7_3_1/sr          LogicCell40_SEQ_MODE_1000      0             13053   7549  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1046/I                                                ClkMux                         0              5132  RISE       1
I__1046/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_5_LC_7_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.count_2_LC_10_1_4/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_7_1_2/in3
Capture Clock    : uart_frame_decoder.source_data_valid_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 9046p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7656
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15066
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1042/I                                                ClkMux                         0              5132  RISE       1
I__1042/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.count_2_LC_10_1_4/clk                 LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.count_2_LC_10_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__773/I                                                  LocalMux                       0              7410   6953  FALL       1
I__773/O                                                  LocalMux                     768              8179   6953  FALL       1
I__775/I                                                  InMux                          0              8179   6953  FALL       1
I__775/O                                                  InMux                        503              8682   6953  FALL       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/in3       LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/lcout     LogicCell40_SEQ_MODE_0000    874              9556   6953  FALL       1
I__794/I                                                  LocalMux                       0              9556   6953  FALL       1
I__794/O                                                  LocalMux                     768             10324   6953  FALL       1
I__795/I                                                  InMux                          0             10324   6953  FALL       1
I__795/O                                                  InMux                        503             10827   6953  FALL       1
I__796/I                                                  CascadeMux                     0             10827   6953  FALL       1
I__796/O                                                  CascadeMux                     0             10827   6953  FALL       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/in2       LogicCell40_SEQ_MODE_0000      0             10827   6953  FALL       1
uart_frame_decoder.count8_cry_2_c_inv_LC_11_1_2/carryout  LogicCell40_SEQ_MODE_0000    358             11185   6953  FALL       1
I__793/I                                                  InMux                          0             11185   6953  FALL       1
I__793/O                                                  InMux                        503             11688   6953  FALL       1
uart_frame_decoder.count8_THRU_LUT4_0_LC_11_1_3/in3       LogicCell40_SEQ_MODE_0000      0             11688   6953  FALL       1
uart_frame_decoder.count8_THRU_LUT4_0_LC_11_1_3/lcout     LogicCell40_SEQ_MODE_0000    874             12563   9046  FALL       1
I__790/I                                                  Odrv12                         0             12563   9046  FALL       1
I__790/O                                                  Odrv12                      1232             13794   9046  FALL       1
I__791/I                                                  LocalMux                       0             13794   9046  FALL       1
I__791/O                                                  LocalMux                     768             14562   9046  FALL       1
I__792/I                                                  InMux                          0             14562   9046  FALL       1
I__792/O                                                  InMux                        503             15066   9046  FALL       1
uart_frame_decoder.source_data_valid_LC_7_1_2/in3         LogicCell40_SEQ_MODE_1000      0             15066   9046  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart_input_debug
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6518
---------------------------------------   ---- 
End-of-path arrival time (ps)             6518
 
Data path
pin name                                    model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
uart_input                                  Pc2Drone                    0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                      0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT                  IO_PAD                    510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001    490              1000   +INF  FALL       1
I__205/I                                    Odrv4                       0              1000   +INF  FALL       1
I__205/O                                    Odrv4                     649              1649   +INF  FALL       1
I__207/I                                    IoSpan4Mux                  0              1649   +INF  FALL       1
I__207/O                                    IoSpan4Mux                742              2391   +INF  FALL       1
I__209/I                                    LocalMux                    0              2391   +INF  FALL       1
I__209/O                                    LocalMux                  768              3159   +INF  FALL       1
I__211/I                                    IoInMux                     0              3159   +INF  FALL       1
I__211/O                                    IoInMux                   503              3662   +INF  FALL       1
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3662   +INF  FALL       1
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768              4430   +INF  FALL       1
uart_input_debug_obuf_iopad/DIN             IO_PAD                      0              4430   +INF  FALL       1
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2088              6518   +INF  FALL       1
uart_input_debug                            Pc2Drone                    0              6518   +INF  FALL       1


++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart_sync.aux_0__0__0_LC_7_2_1/in3
Capture Clock    : uart_sync.aux_0__0__0_LC_7_2_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3464
---------------------------------------   ---- 
End-of-path arrival time (ps)             3464
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__206/I                             Odrv4                          0              1000   +INF  FALL       1
I__206/O                             Odrv4                        649              1649   +INF  FALL       1
I__208/I                             Span4Mux_h                     0              1649   +INF  FALL       1
I__208/O                             Span4Mux_h                   543              2192   +INF  FALL       1
I__210/I                             LocalMux                       0              2192   +INF  FALL       1
I__210/O                             LocalMux                     768              2960   +INF  FALL       1
I__212/I                             InMux                          0              2960   +INF  FALL       1
I__212/O                             InMux                        503              3464   +INF  FALL       1
uart_sync.aux_0__0__0_LC_7_2_1/in3   LogicCell40_SEQ_MODE_1000      0              3464   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1049/I                                                ClkMux                         0              5132  RISE       1
I__1049/O                                                ClkMux                       887              6020  RISE       1
uart_sync.aux_0__0__0_LC_7_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_9_LC_12_4_7/lcout
Path End         : debug_state_output[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9148
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16558
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_9_LC_12_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       4
I__1146/I                                              LocalMux                       0              7410   +INF  RISE       1
I__1146/O                                              LocalMux                    1099              8510   +INF  RISE       1
I__1149/I                                              InMux                          0              8510   +INF  RISE       1
I__1149/O                                              InMux                        662              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNI3NAA1_3_LC_13_4_4/in0    LogicCell40_SEQ_MODE_0000      0              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNI3NAA1_3_LC_13_4_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10457   +INF  FALL       1
I__1132/I                                              Odrv4                          0             10457   +INF  FALL       1
I__1132/O                                              Odrv4                        649             11106   +INF  FALL       1
I__1133/I                                              Span4Mux_s3_v                  0             11106   +INF  FALL       1
I__1133/O                                              Span4Mux_s3_v                583             11688   +INF  FALL       1
I__1134/I                                              IoSpan4Mux                     0             11688   +INF  FALL       1
I__1134/O                                              IoSpan4Mux                   742             12430   +INF  FALL       1
I__1135/I                                              LocalMux                       0             12430   +INF  FALL       1
I__1135/O                                              LocalMux                     768             13198   +INF  FALL       1
I__1136/I                                              IoInMux                        0             13198   +INF  FALL       1
I__1136/O                                              IoInMux                      503             13702   +INF  FALL       1
debug_state_output_obuf_0_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0             13702   +INF  FALL       1
debug_state_output_obuf_0_preio/PADOUT                 PRE_IO_PIN_TYPE_011001       768             14470   +INF  FALL       1
debug_state_output_obuf_0_iopad/DIN                    IO_PAD                         0             14470   +INF  FALL       1
debug_state_output_obuf_0_iopad/PACKAGEPIN:out         IO_PAD                      2088             16558   +INF  FALL       1
debug_state_output[0]                                  Pc2Drone                       0             16558   +INF  FALL       1


++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_9_LC_12_4_7/lcout
Path End         : debug_state_output[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7505
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14915
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_9_LC_12_4_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_9_LC_12_4_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   +INF  FALL       4
I__1146/I                                             LocalMux                       0              7410   +INF  FALL       1
I__1146/O                                             LocalMux                     768              8179   +INF  FALL       1
I__1150/I                                             InMux                          0              8179   +INF  FALL       1
I__1150/O                                             InMux                        503              8682   +INF  FALL       1
uart_frame_decoder.state_1_RNI8L5O_8_LC_13_4_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   +INF  FALL       1
uart_frame_decoder.state_1_RNI8L5O_8_LC_13_4_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   +INF  FALL       1
I__1163/I                                             Odrv4                          0              9556   +INF  FALL       1
I__1163/O                                             Odrv4                        649             10205   +INF  FALL       1
I__1164/I                                             Span4Mux_s3_v                  0             10205   +INF  FALL       1
I__1164/O                                             Span4Mux_s3_v                583             10788   +INF  FALL       1
I__1165/I                                             LocalMux                       0             10788   +INF  FALL       1
I__1165/O                                             LocalMux                     768             11556   +INF  FALL       1
I__1166/I                                             IoInMux                        0             11556   +INF  FALL       1
I__1166/O                                             IoInMux                      503             12059   +INF  FALL       1
debug_state_output_obuf_3_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             12059   +INF  FALL       1
debug_state_output_obuf_3_preio/PADOUT                PRE_IO_PIN_TYPE_011001       768             12827   +INF  FALL       1
debug_state_output_obuf_3_iopad/DIN                   IO_PAD                         0             12827   +INF  FALL       1
debug_state_output_obuf_3_iopad/PACKAGEPIN:out        IO_PAD                      2088             14915   +INF  FALL       1
debug_state_output[3]                                 Pc2Drone                       0             14915   +INF  FALL       1


++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_7_LC_12_4_5/lcout
Path End         : debug_state_output[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9267
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16677
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_7_LC_12_4_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       4
I__1120/I                                              LocalMux                       0              7410   +INF  RISE       1
I__1120/O                                              LocalMux                    1099              8510   +INF  RISE       1
I__1124/I                                              InMux                          0              8510   +INF  RISE       1
I__1124/O                                              InMux                        662              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/in3     LogicCell40_SEQ_MODE_0000      0              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/ltout   LogicCell40_SEQ_MODE_0000    609              9781   +INF  FALL       1
I__1102/I                                              CascadeMux                     0              9781   +INF  FALL       1
I__1102/O                                              CascadeMux                     0              9781   +INF  FALL       1
uart_frame_decoder.state_1_RNID8391_2_LC_13_4_6/in2    LogicCell40_SEQ_MODE_0000      0              9781   +INF  FALL       1
uart_frame_decoder.state_1_RNID8391_2_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000   1205             10986   +INF  FALL       1
I__1077/I                                              Odrv12                         0             10986   +INF  FALL       1
I__1077/O                                              Odrv12                      1232             12218   +INF  FALL       1
I__1078/I                                              Span12Mux_s3_v                 0             12218   +INF  FALL       1
I__1078/O                                              Span12Mux_s3_v               331             12549   +INF  FALL       1
I__1079/I                                              LocalMux                       0             12549   +INF  FALL       1
I__1079/O                                              LocalMux                     768             13317   +INF  FALL       1
I__1080/I                                              IoInMux                        0             13317   +INF  FALL       1
I__1080/O                                              IoInMux                      503             13821   +INF  FALL       1
debug_state_output_obuf_1_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0             13821   +INF  FALL       1
debug_state_output_obuf_1_preio/PADOUT                 PRE_IO_PIN_TYPE_011001       768             14589   +INF  FALL       1
debug_state_output_obuf_1_iopad/DIN                    IO_PAD                         0             14589   +INF  FALL       1
debug_state_output_obuf_1_iopad/PACKAGEPIN:out         IO_PAD                      2088             16677   +INF  FALL       1
debug_state_output[1]                                  Pc2Drone                       0             16677   +INF  FALL       1


++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_7_LC_12_4_5/lcout
Path End         : debug_state_output[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11399
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18809
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1027/I                                                ClkMux                         0              5132  RISE       1
I__1027/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_7_LC_12_4_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_7_LC_12_4_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       4
I__1120/I                                              LocalMux                       0              7410   +INF  RISE       1
I__1120/O                                              LocalMux                    1099              8510   +INF  RISE       1
I__1124/I                                              InMux                          0              8510   +INF  RISE       1
I__1124/O                                              InMux                        662              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/in3     LogicCell40_SEQ_MODE_0000      0              9172   +INF  RISE       1
uart_frame_decoder.state_1_RNIHVTG_6_LC_13_4_5/lcout   LogicCell40_SEQ_MODE_0000    874             10046   +INF  FALL       1
I__1117/I                                              LocalMux                       0             10046   +INF  FALL       1
I__1117/O                                              LocalMux                     768             10814   +INF  FALL       1
I__1118/I                                              InMux                          0             10814   +INF  FALL       1
I__1118/O                                              InMux                        503             11318   +INF  FALL       1
uart_frame_decoder.state_1_RNIUQR11_4_LC_13_4_0/in1    LogicCell40_SEQ_MODE_0000      0             11318   +INF  FALL       1
uart_frame_decoder.state_1_RNIUQR11_4_LC_13_4_0/lcout  LogicCell40_SEQ_MODE_0000   1232             12549   +INF  FALL       1
I__1173/I                                              Odrv4                          0             12549   +INF  FALL       1
I__1173/O                                              Odrv4                        649             13198   +INF  FALL       1
I__1174/I                                              IoSpan4Mux                     0             13198   +INF  FALL       1
I__1174/O                                              IoSpan4Mux                   742             13940   +INF  FALL       1
I__1175/I                                              IoSpan4Mux                     0             13940   +INF  FALL       1
I__1175/O                                              IoSpan4Mux                   742             14682   +INF  FALL       1
I__1176/I                                              LocalMux                       0             14682   +INF  FALL       1
I__1176/O                                              LocalMux                     768             15450   +INF  FALL       1
I__1177/I                                              IoInMux                        0             15450   +INF  FALL       1
I__1177/O                                              IoInMux                      503             15953   +INF  FALL       1
debug_state_output_obuf_2_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0             15953   +INF  FALL       1
debug_state_output_obuf_2_preio/PADOUT                 PRE_IO_PIN_TYPE_011001       768             16721   +INF  FALL       1
debug_state_output_obuf_2_iopad/DIN                    IO_PAD                         0             16721   +INF  FALL       1
debug_state_output_obuf_2_iopad/PACKAGEPIN:out         IO_PAD                      2088             18809   +INF  FALL       1
debug_state_output[2]                                  Pc2Drone                       0             18809   +INF  FALL       1


++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : uart_data_rdy
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6168
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13578
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE      21
I__1220/I                                Odrv4                          0              7410   +INF  RISE       1
I__1220/O                                Odrv4                        596              8006   +INF  RISE       1
I__1230/I                                Span4Mux_h                     0              8006   +INF  RISE       1
I__1230/O                                Span4Mux_h                   517              8523   +INF  RISE       1
I__1241/I                                Span4Mux_s2_v                  0              8523   +INF  RISE       1
I__1241/O                                Span4Mux_s2_v                437              8960   +INF  RISE       1
I__1246/I                                LocalMux                       0              8960   +INF  RISE       1
I__1246/O                                LocalMux                    1099             10059   +INF  RISE       1
I__1257/I                                IoInMux                        0             10059   +INF  RISE       1
I__1257/O                                IoInMux                      662             10722   +INF  RISE       1
uart_data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10722   +INF  RISE       1
uart_data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             11490   +INF  FALL       1
uart_data_rdy_obuf_iopad/DIN             IO_PAD                         0             11490   +INF  FALL       1
uart_data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             13578   +INF  FALL       1
uart_data_rdy                            Pc2Drone                       0             13578   +INF  FALL       1


++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_10_3_3/lcout
Path End         : debug_sinkdatavalid_output
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5227
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12637
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1035/I                                                ClkMux                         0              5132  RISE       1
I__1035/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_10_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_10_3_3/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410   +INF  FALL      21
I__1223/I                                             Odrv4                          0              7410   +INF  FALL       1
I__1223/O                                             Odrv4                        649              8059   +INF  FALL       1
I__1234/I                                             Span4Mux_s2_v                  0              8059   +INF  FALL       1
I__1234/O                                             Span4Mux_s2_v                450              8510   +INF  FALL       1
I__1245/I                                             LocalMux                       0              8510   +INF  FALL       1
I__1245/O                                             LocalMux                     768              9278   +INF  FALL       1
I__1256/I                                             IoInMux                        0              9278   +INF  FALL       1
I__1256/O                                             IoInMux                      503              9781   +INF  FALL       1
debug_sinkdatavalid_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9781   +INF  FALL       1
debug_sinkdatavalid_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             10549   +INF  FALL       1
debug_sinkdatavalid_output_obuf_iopad/DIN             IO_PAD                         0             10549   +INF  FALL       1
debug_sinkdatavalid_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12637   +INF  FALL       1
debug_sinkdatavalid_output                            Pc2Drone                       0             12637   +INF  FALL       1


++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.source_data_valid_LC_7_1_2/lcout
Path End         : frame_decoder_dv
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7704
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15114
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1025/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1025/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1026/I                                                GlobalMux                      0              4881  RISE       1
I__1026/O                                                GlobalMux                    252              5132  RISE       1
I__1051/I                                                ClkMux                         0              5132  RISE       1
I__1051/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_7_1_2/clk        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.source_data_valid_LC_7_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       2
I__214/I                                             Odrv12                         0              7410   +INF  RISE       1
I__214/O                                             Odrv12                      1073              8483   +INF  RISE       1
I__216/I                                             Span12Mux_h                    0              8483   +INF  RISE       1
I__216/O                                             Span12Mux_h                 1073              9556   +INF  RISE       1
I__218/I                                             Sp12to4                        0              9556   +INF  RISE       1
I__218/O                                             Sp12to4                      596             10152   +INF  RISE       1
I__219/I                                             Span4Mux_s0_v                  0             10152   +INF  RISE       1
I__219/O                                             Span4Mux_s0_v                344             10496   +INF  RISE       1
I__220/I                                             LocalMux                       0             10496   +INF  RISE       1
I__220/O                                             LocalMux                    1099             11596   +INF  RISE       1
I__221/I                                             IoInMux                        0             11596   +INF  RISE       1
I__221/O                                             IoInMux                      662             12258   +INF  RISE       1
frame_decoder_dv_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0             12258   +INF  RISE       1
frame_decoder_dv_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001       768             13026   +INF  FALL       1
frame_decoder_dv_obuf_iopad/DIN                      IO_PAD                         0             13026   +INF  FALL       1
frame_decoder_dv_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2088             15114   +INF  FALL       1
frame_decoder_dv                                     Pc2Drone                       0             15114   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

