// Seed: 3054082411
module module_0 (
    input id_0,
    output reg id_1,
    output id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6
);
  initial begin
    if (1) begin
      id_4 = 1;
    end else id_1 <= id_0;
  end
  assign id_2 = 1;
endmodule
