{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463530274225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463530274229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 20:11:14 2016 " "Processing started: Tue May 17 20:11:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463530274229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463530274229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463530274229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463530274466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_pipe_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_pipe_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_pipe_vhdl-Structure " "Found design unit 1: exh_pipe_vhdl-Structure" {  } { { "exh_pipe_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_pipe_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282066 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_pipe_vhdl " "Found entity 1: exh_pipe_vhdl" {  } { { "exh_pipe_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_pipe_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_4band.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_4band.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_4bAND-Structure " "Found design unit 1: exh_4bAND-Structure" {  } { { "exh_4bAND.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_4bAND.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282067 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_4bAND " "Found entity 1: exh_4bAND" {  } { { "exh_4bAND.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_4bAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_4badd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_4badd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_4bADD-Behavior " "Found design unit 1: exh_4bADD-Behavior" {  } { { "exh_4bADD.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_4bADD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282068 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_4bADD " "Found entity 1: exh_4bADD" {  } { { "exh_4bADD.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_4bADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_pipe_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_pipe_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_pipe_vhdl_tb-Behavior " "Found design unit 1: exh_pipe_vhdl_tb-Behavior" {  } { { "exh_pipe_vhdl_tb.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_pipe_vhdl_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282070 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_pipe_vhdl_tb " "Found entity 1: exh_pipe_vhdl_tb" {  } { { "exh_pipe_vhdl_tb.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_pipe_vhdl_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_mul12_emu_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_mul12_emu_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_mul12_emu_vhdl-Structure " "Found design unit 1: exh_mul12_emu_vhdl-Structure" {  } { { "exh_mul12_emu_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_mul12_emu_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282073 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_mul12_emu_vhdl " "Found entity 1: exh_mul12_emu_vhdl" {  } { { "exh_mul12_emu_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_mul12_emu_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_alu_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_alu_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_alu_vhdl-Functional " "Found design unit 1: exh_alu_vhdl-Functional" {  } { { "exh_alu_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_alu_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282074 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_alu_vhdl " "Found entity 1: exh_alu_vhdl" {  } { { "exh_alu_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_alu_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_reg_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_reg_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_reg_vhdl-behavior " "Found design unit 1: exh_reg_vhdl-behavior" {  } { { "exh_reg_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_reg_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282075 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_reg_vhdl " "Found entity 1: exh_reg_vhdl" {  } { { "exh_reg_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_reg_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exh_inpipe_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exh_inpipe_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exh_inpipe_vhdl-structure " "Found design unit 1: exh_inpipe_vhdl-structure" {  } { { "exh_inpipe_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282077 ""} { "Info" "ISGN_ENTITY_NAME" "1 exh_inpipe_vhdl " "Found entity 1: exh_inpipe_vhdl" {  } { { "exh_inpipe_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463530282077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463530282077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exh_mul12_emu_vhdl " "Elaborating entity \"exh_mul12_emu_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463530282096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exh_inpipe_vhdl exh_inpipe_vhdl:Stage0 " "Elaborating entity \"exh_inpipe_vhdl\" for hierarchy \"exh_inpipe_vhdl:Stage0\"" {  } { { "exh_mul12_emu_vhdl.vhd" "Stage0" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_mul12_emu_vhdl.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463530282103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcout4 exh_inpipe_vhdl.vhd(51) " "Verilog HDL or VHDL warning at exh_inpipe_vhdl.vhd(51): object \"mcout4\" assigned a value but never read" {  } { { "exh_inpipe_vhdl.vhd" "" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463530282104 "|exh_mul12_emu_vhdl|exh_pipe_vhdl:Stage0|exh_inpipe_vhdl:doit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exh_reg_vhdl exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:Mcreg0 " "Elaborating entity \"exh_reg_vhdl\" for hierarchy \"exh_inpipe_vhdl:Stage0\|exh_reg_vhdl:Mcreg0\"" {  } { { "exh_inpipe_vhdl.vhd" "Mcreg0" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463530282105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exh_4bAND exh_inpipe_vhdl:Stage0\|exh_4bAND:AND0 " "Elaborating entity \"exh_4bAND\" for hierarchy \"exh_inpipe_vhdl:Stage0\|exh_4bAND:AND0\"" {  } { { "exh_inpipe_vhdl.vhd" "AND0" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463530282106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exh_4bADD exh_inpipe_vhdl:Stage0\|exh_4bADD:ADD0 " "Elaborating entity \"exh_4bADD\" for hierarchy \"exh_inpipe_vhdl:Stage0\|exh_4bADD:ADD0\"" {  } { { "exh_inpipe_vhdl.vhd" "ADD0" { Text "C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463530282107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1463530282612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463530283015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463530283015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463530283036 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463530283036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463530283036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463530283036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463530283068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 20:11:23 2016 " "Processing ended: Tue May 17 20:11:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463530283068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463530283068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463530283068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463530283068 ""}
