here /home/shay/a/sing1018/Desktop/SoCET_GPU_FuncSim/gpu/gpu
Scheduler to ICacheStage Requests Test


Cycle #0

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[ICache] Received request: None
[Scheduler] Pushing inst to ahead latch

Cycle #1

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory

Cycle #2

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4096, 'size': 4, 'uuid': 1024, 'pc': 4096, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory

Cycle #3

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory

Cycle #4

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: b'Dx\xc0\x00'
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4478c000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1000
[I$] Returned value from memory
[Scheduler] Pushing inst to ahead latch

Cycle #5

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 0x4478c000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Scheduler] Pushing inst to ahead latch

Cycle #6

[Issue] Received Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=6, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4478c000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode]: Received Raw Instruction Data: 0x4478c000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Scheduler] Pushing inst to ahead latch

Cycle #7

[Issue] Received Instruction(pc=4096, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=6, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4478c000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode]: Received Raw Instruction Data: 0x4478c000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Scheduler] Pushing inst to ahead latch

Cycle #8

[Issue] Received Instruction(pc=4096, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=6, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4478c000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode]: Received Raw Instruction Data: 0x4478c000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Scheduler] Pushing inst to ahead latch

Cycle #9

[Issue] Received Instruction(pc=4096, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=6, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4478c000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode]: Received Raw Instruction Data: 0x4478c000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Scheduler] Pushing inst to ahead latch

Cycle #10

[Issue] Received Instruction(pc=4096, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=6, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4478c000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode]: Received Raw Instruction Data: 0x4478c000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory

Cycle #11

[Issue] Received Instruction(pc=4096, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=6, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4478c000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4100, 'size': 4, 'uuid': 1025, 'pc': 4100, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory

Cycle #12

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory

Cycle #13

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: b'Dy\x00\x00'
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44790000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1004
[I$] Returned value from memory
[Scheduler] Pushing inst to ahead latch

Cycle #14

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 0x44790000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Scheduler] Pushing inst to ahead latch

Cycle #15

[Issue] Received Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=8, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44790000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode]: Received Raw Instruction Data: 0x44790000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Scheduler] Pushing inst to ahead latch

Cycle #16

[Issue] Received Instruction(pc=4100, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=8, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44790000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode]: Received Raw Instruction Data: 0x44790000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Scheduler] Pushing inst to ahead latch

Cycle #17

[Issue] Received Instruction(pc=4100, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=8, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44790000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode]: Received Raw Instruction Data: 0x44790000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Scheduler] Pushing inst to ahead latch

Cycle #18

[Issue] Received Instruction(pc=4100, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=8, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44790000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode]: Received Raw Instruction Data: 0x44790000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Scheduler] Pushing inst to ahead latch

Cycle #19

[Issue] Received Instruction(pc=4100, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=8, rs2=15, rd=Bits('0b000000'), src_pred=2, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44790000'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Decode]: Received Raw Instruction Data: 0x44790000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=2, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 2 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
