#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x555d853f1740 .scope module, "CPU" "CPU" 2 11;
 .timescale -9 -9;
v0x555d85448030_0 .net "ALU_Code", 2 0, v0x555d85443f50_0;  1 drivers
v0x555d85448110_0 .net "Carry", 0 0, L_0x555d85449e60;  1 drivers
v0x555d854481d0_0 .net "alumuxout", 15 0, v0x555d85444430_0;  1 drivers
v0x555d854482c0_0 .net "alusrc", 0 0, v0x555d85444af0_0;  1 drivers
v0x555d854483b0_0 .net "branch", 0 0, v0x555d85444bb0_0;  1 drivers
v0x555d854484a0_0 .var "clk", 0 0;
v0x555d85448590_0 .var "count", 15 0;
v0x555d85448630_0 .net "func", 3 0, L_0x555d85449b30;  1 drivers
v0x555d854486d0_0 .net "immediate", 6 0, L_0x555d85449c20;  1 drivers
v0x555d85448800_0 .net "instruction", 15 0, L_0x555d8544a640;  1 drivers
v0x555d854488a0_0 .net "isZero", 0 0, L_0x555d85449ed0;  1 drivers
v0x555d85448970_0 .net "jump", 0 0, v0x555d85444c50_0;  1 drivers
v0x555d85448a40_0 .net "jumpaddr", 12 0, L_0x555d85449d50;  1 drivers
v0x555d85448ae0_0 .net "mem_out", 15 0, L_0x555d8544a7c0;  1 drivers
v0x555d85448b80_0 .net "memmuxresult", 15 0, v0x555d85446610_0;  1 drivers
v0x555d85448c90_0 .net "memtoreg", 0 0, v0x555d85444d20_0;  1 drivers
v0x555d85448d80_0 .net "memwrite", 0 0, v0x555d85444de0_0;  1 drivers
v0x555d85448e70_0 .net "opcode", 2 0, L_0x555d854497f0;  1 drivers
v0x555d85448f80_0 .var "pc", 15 0;
v0x555d85449040_0 .net "rd", 2 0, L_0x555d85449a90;  1 drivers
v0x555d854490e0_0 .net "read1", 15 0, L_0x555d8544a170;  1 drivers
v0x555d854491d0_0 .net "read2", 15 0, L_0x555d8544a450;  1 drivers
v0x555d85449290_0 .net "reg_dest", 0 0, v0x555d85444fb0_0;  1 drivers
v0x555d85449380_0 .net "reg_result", 2 0, v0x555d85447e10_0;  1 drivers
v0x555d85449490_0 .net "regwrite", 0 0, v0x555d85445050_0;  1 drivers
v0x555d85449580_0 .net "res", 15 0, v0x555d85443930_0;  1 drivers
v0x555d85449640_0 .net "rs", 2 0, L_0x555d85449900;  1 drivers
v0x555d85449700_0 .net "rt", 2 0, L_0x555d854499f0;  1 drivers
L_0x555d854497f0 .part L_0x555d8544a640, 13, 3;
L_0x555d85449900 .part L_0x555d8544a640, 10, 3;
L_0x555d854499f0 .part L_0x555d8544a640, 7, 3;
L_0x555d85449a90 .part L_0x555d8544a640, 4, 3;
L_0x555d85449b30 .part L_0x555d8544a640, 0, 4;
L_0x555d85449c20 .part L_0x555d8544a640, 0, 7;
L_0x555d85449d50 .part L_0x555d8544a640, 0, 13;
S_0x555d853f18d0 .scope module, "alu_test" "alu" 2 47, 3 1 0, S_0x555d853f1740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "ALU_Code";
    .port_info 3 /OUTPUT 16 "ALU_Out";
    .port_info 4 /OUTPUT 1 "Carry";
    .port_info 5 /OUTPUT 1 "isZero";
L_0x555d85449e60 .functor BUFZ 1, v0x555d85443a10_0, C4<0>, C4<0>, C4<0>;
L_0x555d85449ed0 .functor BUFZ 1, v0x555d85443b90_0, C4<0>, C4<0>, C4<0>;
v0x555d85420300_0 .net "A", 15 0, L_0x555d8544a170;  alias, 1 drivers
v0x555d854435f0_0 .net "ALU_Code", 2 0, v0x555d85443f50_0;  alias, 1 drivers
v0x555d854436d0_0 .net "ALU_Out", 15 0, v0x555d85443930_0;  alias, 1 drivers
v0x555d85443790_0 .net "B", 15 0, v0x555d85444430_0;  alias, 1 drivers
v0x555d85443870_0 .net "Carry", 0 0, L_0x555d85449e60;  alias, 1 drivers
v0x555d85443930_0 .var "Result", 15 0;
v0x555d85443a10_0 .var "carry", 0 0;
v0x555d85443ad0_0 .net "isZero", 0 0, L_0x555d85449ed0;  alias, 1 drivers
v0x555d85443b90_0 .var "iszero", 0 0;
E_0x555d85415470 .event edge, v0x555d854435f0_0, v0x555d85420300_0, v0x555d85443790_0, v0x555d85443930_0;
S_0x555d85443d10 .scope module, "aluctrl_test" "aluctrl" 2 53, 4 1 0, S_0x555d853f1740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 4 "func";
    .port_info 2 /OUTPUT 3 "ALU_Code";
v0x555d85443f50_0 .var "ALU_Code", 2 0;
v0x555d85444030_0 .net "func", 3 0, L_0x555d85449b30;  alias, 1 drivers
v0x555d854440f0_0 .net "opcode", 2 0, L_0x555d854497f0;  alias, 1 drivers
E_0x555d854151f0 .event edge, v0x555d854440f0_0, v0x555d85444030_0;
S_0x555d85444230 .scope module, "alumux_test" "alumux" 2 51, 5 1 0, S_0x555d853f1740;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "immediate";
    .port_info 1 /INPUT 16 "read2";
    .port_info 2 /INPUT 1 "alusrc";
    .port_info 3 /OUTPUT 16 "alumuxout";
v0x555d85444430_0 .var "alumuxout", 15 0;
v0x555d854444f0_0 .net "alusrc", 0 0, v0x555d85444af0_0;  alias, 1 drivers
v0x555d85444590_0 .net "immediate", 6 0, L_0x555d85449c20;  alias, 1 drivers
v0x555d85444650_0 .net "read2", 15 0, L_0x555d8544a450;  alias, 1 drivers
E_0x555d85429860 .event edge, v0x555d854444f0_0, v0x555d85444650_0, v0x555d85444590_0;
S_0x555d854447b0 .scope module, "control_test" "control" 2 52, 6 1 0, S_0x555d853f1740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "jump";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "reg_dest";
    .port_info 7 /OUTPUT 1 "memtoreg";
v0x555d85444af0_0 .var "alusrc", 0 0;
v0x555d85444bb0_0 .var "branch", 0 0;
v0x555d85444c50_0 .var "jump", 0 0;
v0x555d85444d20_0 .var "memtoreg", 0 0;
v0x555d85444de0_0 .var "memwrite", 0 0;
v0x555d85444ef0_0 .net "opcode", 2 0, L_0x555d854497f0;  alias, 1 drivers
v0x555d85444fb0_0 .var "reg_dest", 0 0;
v0x555d85445050_0 .var "regwrite", 0 0;
E_0x555d854298e0 .event edge, v0x555d854440f0_0;
S_0x555d85445260 .scope module, "imem_test" "imem" 2 50, 7 1 0, S_0x555d853f1740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_0x555d8544a640 .functor BUFZ 16, L_0x555d8544a550, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555d85445460_0 .net *"_ivl_0", 15 0, L_0x555d8544a550;  1 drivers
v0x555d85445560_0 .net "instruction", 15 0, L_0x555d8544a640;  alias, 1 drivers
v0x555d85445640_0 .net "pc", 15 0, v0x555d85448f80_0;  1 drivers
v0x555d85445700 .array "ram", 255 0, 15 0;
L_0x555d8544a550 .array/port v0x555d85445700, v0x555d85448f80_0;
S_0x555d85445820 .scope module, "mem_test" "mem" 2 54, 8 1 0, S_0x555d853f1740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
L_0x555d8544a7c0 .functor BUFZ 16, L_0x555d8544a700, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555d85445b10_0 .net *"_ivl_0", 15 0, L_0x555d8544a700;  1 drivers
v0x555d85445c10_0 .net "address", 15 0, v0x555d85443930_0;  alias, 1 drivers
v0x555d85445d00_0 .net "clk", 0 0, v0x555d854484a0_0;  1 drivers
v0x555d85445dd0_0 .net "data_in", 15 0, L_0x555d8544a450;  alias, 1 drivers
v0x555d85445ea0_0 .net "data_out", 15 0, L_0x555d8544a7c0;  alias, 1 drivers
v0x555d85445fb0 .array "ram", 255 0, 15 0;
v0x555d85446070_0 .net "we", 0 0, v0x555d85444de0_0;  alias, 1 drivers
E_0x555d85445ab0 .event posedge, v0x555d85445d00_0;
L_0x555d8544a700 .array/port v0x555d85445fb0, v0x555d85443930_0;
S_0x555d854461c0 .scope module, "memmux_test" "memmux" 2 55, 9 1 0, S_0x555d853f1740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "data_from_mem";
    .port_info 1 /INPUT 16 "alu_result";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 16 "memmuxout";
v0x555d85446420_0 .net "alu_result", 15 0, v0x555d85443930_0;  alias, 1 drivers
v0x555d85446550_0 .net "data_from_mem", 15 0, L_0x555d8544a7c0;  alias, 1 drivers
v0x555d85446610_0 .var "memmuxout", 15 0;
v0x555d854466e0_0 .net "memtoreg", 0 0, v0x555d85444d20_0;  alias, 1 drivers
E_0x555d854463a0 .event edge, v0x555d85444d20_0, v0x555d854436d0_0, v0x555d85445ea0_0;
S_0x555d85446840 .scope module, "reg_test" "regfile" 2 49, 10 1 0, S_0x555d853f1740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 3 "rega";
    .port_info 3 /INPUT 3 "regb";
    .port_info 4 /INPUT 3 "wreg";
    .port_info 5 /INPUT 16 "writedata";
    .port_info 6 /OUTPUT 16 "read1";
    .port_info 7 /OUTPUT 16 "read2";
L_0x555d8544a170 .functor BUFZ 16, L_0x555d85449f90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555d8544a450 .functor BUFZ 16, L_0x555d8544a230, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555d85446b40_0 .net *"_ivl_0", 15 0, L_0x555d85449f90;  1 drivers
v0x555d85446c40_0 .net *"_ivl_10", 4 0, L_0x555d8544a2d0;  1 drivers
L_0x7f73fdaac060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d85446d20_0 .net *"_ivl_13", 1 0, L_0x7f73fdaac060;  1 drivers
v0x555d85446de0_0 .net *"_ivl_2", 4 0, L_0x555d8544a030;  1 drivers
L_0x7f73fdaac018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d85446ec0_0 .net *"_ivl_5", 1 0, L_0x7f73fdaac018;  1 drivers
v0x555d85446ff0_0 .net *"_ivl_8", 15 0, L_0x555d8544a230;  1 drivers
v0x555d854470d0_0 .net "clk", 0 0, v0x555d854484a0_0;  alias, 1 drivers
v0x555d85447170_0 .net "read1", 15 0, L_0x555d8544a170;  alias, 1 drivers
v0x555d85447240_0 .net "read2", 15 0, L_0x555d8544a450;  alias, 1 drivers
v0x555d854472e0 .array "reg8", 0 7, 15 0;
v0x555d854473a0_0 .net "rega", 2 0, L_0x555d85449900;  alias, 1 drivers
v0x555d85447480_0 .net "regb", 2 0, L_0x555d854499f0;  alias, 1 drivers
v0x555d85447560_0 .net "wreg", 2 0, v0x555d85447e10_0;  alias, 1 drivers
v0x555d85447640_0 .net "write_en", 0 0, v0x555d85445050_0;  alias, 1 drivers
v0x555d854476e0_0 .net "writedata", 15 0, v0x555d85446610_0;  alias, 1 drivers
L_0x555d85449f90 .array/port v0x555d854472e0, L_0x555d8544a030;
L_0x555d8544a030 .concat [ 3 2 0 0], L_0x555d85449900, L_0x7f73fdaac018;
L_0x555d8544a230 .array/port v0x555d854472e0, L_0x555d8544a2d0;
L_0x555d8544a2d0 .concat [ 3 2 0 0], L_0x555d854499f0, L_0x7f73fdaac060;
S_0x555d854478e0 .scope module, "regfilemux_test" "regfilemux" 2 48, 11 1 0, S_0x555d853f1740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_dest";
    .port_info 1 /INPUT 3 "rt";
    .port_info 2 /INPUT 3 "rd";
    .port_info 3 /OUTPUT 3 "reg_result";
v0x555d85447c20_0 .net "rd", 2 0, L_0x555d85449a90;  alias, 1 drivers
v0x555d85447d20_0 .net "reg_dest", 0 0, v0x555d85444fb0_0;  alias, 1 drivers
v0x555d85447e10_0 .var "reg_result", 2 0;
v0x555d85447f10_0 .net "rt", 2 0, L_0x555d854499f0;  alias, 1 drivers
E_0x555d85447ba0 .event edge, v0x555d85444fb0_0, v0x555d85447c20_0, v0x555d85447480_0;
    .scope S_0x555d853f18d0;
T_0 ;
    %wait E_0x555d85415470;
    %load/vec4 v0x555d854435f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x555d85420300_0;
    %load/vec4 v0x555d85443790_0;
    %add;
    %store/vec4 v0x555d85443930_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x555d85420300_0;
    %pad/u 17;
    %load/vec4 v0x555d85443790_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x555d85443930_0, 0, 16;
    %store/vec4 v0x555d85443a10_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x555d85420300_0;
    %load/vec4 v0x555d85443790_0;
    %inv;
    %addi 1, 0, 16;
    %add;
    %store/vec4 v0x555d85443930_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x555d85420300_0;
    %ix/getv 4, v0x555d85443790_0;
    %shiftl 4;
    %store/vec4 v0x555d85443930_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x555d85420300_0;
    %load/vec4 v0x555d85443790_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %store/vec4 v0x555d85443930_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x555d85420300_0;
    %load/vec4 v0x555d85443790_0;
    %and;
    %store/vec4 v0x555d85443930_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x555d85420300_0;
    %load/vec4 v0x555d85443790_0;
    %or;
    %store/vec4 v0x555d85443930_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x555d85420300_0;
    %inv;
    %store/vec4 v0x555d85443930_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x555d85420300_0;
    %load/vec4 v0x555d85443790_0;
    %xor;
    %store/vec4 v0x555d85443930_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x555d85443930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x555d85443b90_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555d854478e0;
T_1 ;
    %wait E_0x555d85447ba0;
    %load/vec4 v0x555d85447d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x555d85447c20_0;
    %store/vec4 v0x555d85447e10_0, 0, 3;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x555d85447f10_0;
    %store/vec4 v0x555d85447e10_0, 0, 3;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555d85446840;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d854472e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d854472e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d854472e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d854472e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d854472e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d854472e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d854472e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d854472e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x555d85446840;
T_3 ;
    %wait E_0x555d85445ab0;
    %load/vec4 v0x555d85447640_0;
    %load/vec4 v0x555d85447560_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555d854476e0_0;
    %load/vec4 v0x555d85447560_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d854472e0, 0, 4;
T_3.0 ;
    %vpi_call 10 26 "$monitor", "reg 0: %d \012reg 1: %d \012reg 2: %d \012reg 3: %d \012reg 4: %d\012", &A<v0x555d854472e0, 0>, &A<v0x555d854472e0, 1>, &A<v0x555d854472e0, 2>, &A<v0x555d854472e0, 3>, &A<v0x555d854472e0, 4> {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x555d85445260;
T_4 ;
    %vpi_call 7 8 "$readmemb", "code.txt", v0x555d85445700 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x555d85444230;
T_5 ;
    %wait E_0x555d85429860;
    %load/vec4 v0x555d854444f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x555d85444650_0;
    %store/vec4 v0x555d85444430_0, 0, 16;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x555d85444590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555d85444430_0, 0, 16;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555d854447b0;
T_6 ;
    %wait E_0x555d854298e0;
    %load/vec4 v0x555d85444ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85445050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444d20_0, 0, 1;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85445050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444d20_0, 0, 1;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85445050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444d20_0, 0, 1;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85445050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444d20_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85445050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444d20_0, 0, 1;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85445050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444d20_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d85444bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85445050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d85444d20_0, 0, 1;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555d85443d10;
T_7 ;
    %wait E_0x555d854151f0;
    %load/vec4 v0x555d854440f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x555d85444030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %jmp T_7.15;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.15;
T_7.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.15;
T_7.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.15;
T_7.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.15;
T_7.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.15;
T_7.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.15;
T_7.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d85443f50_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555d85445820;
T_8 ;
    %wait E_0x555d85445ab0;
    %load/vec4 v0x555d85446070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x555d85445dd0_0;
    %ix/getv 3, v0x555d85445c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d85445fb0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555d854461c0;
T_9 ;
    %wait E_0x555d854463a0;
    %load/vec4 v0x555d854466e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x555d85446420_0;
    %store/vec4 v0x555d85446610_0, 0, 16;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x555d85446550_0;
    %store/vec4 v0x555d85446610_0, 0, 16;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555d853f1740;
T_10 ;
    %wait E_0x555d85445ab0;
    %vpi_call 2 63 "$display", "pc : %b instruction : %b branch %b isZero %b", v0x555d85448f80_0, v0x555d85448800_0, v0x555d854483b0_0, v0x555d854488a0_0 {0 0 0};
    %load/vec4 v0x555d85448970_0;
    %flag_set/vec4 8;
    %load/vec4 v0x555d854483b0_0;
    %load/vec4 v0x555d854488a0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.0, 9;
    %load/vec4 v0x555d854486d0_0;
    %pad/u 16;
    %store/vec4 v0x555d85448f80_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555d85448f80_0;
    %addi 1, 0, 16;
    %store/vec4 v0x555d85448f80_0, 0, 16;
T_10.1 ;
    %load/vec4 v0x555d85448800_0;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 71 "$finish" {0 0 0};
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555d853f1740;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d854484a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555d85448f80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555d85448590_0, 0, 16;
    %vpi_call 2 81 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, v0x555d854484a0_0, v0x555d85449580_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x555d853f1740;
T_12 ;
    %delay 20, 0;
    %load/vec4 v0x555d854484a0_0;
    %inv;
    %store/vec4 v0x555d854484a0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./aluctrl.v";
    "./alumux.v";
    "./control.v";
    "./imem.v";
    "./mem.v";
    "./memmux.v";
    "./regfile.v";
    "./regfilemux.v";
