#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb  1 14:57:23 2021
# Process ID: 16688
# Current directory: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27168 C:\Users\Jianning\Desktop\EE2026\Week 4\lab_2_graded\lab_2_graded.xpr
# Log file: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/vivado.log
# Journal file: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
file mkdir {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new}
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_two_complement.v} w ]
add_files -fileset sim_1 {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_two_complement.v}}
update_compile_order -fileset sim_1
set_property top two_complement [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'eight_bit_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj eight_bit_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2458] undeclared symbol C0, assumed default net type wire [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'eight_bit_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj eight_bit_subtractor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eight_bit_subtractor_behav xil_defaultlib.eight_bit_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot eight_bit_subtractor_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jianning/Desktop/EE2026/Week -notrace
couldn't read file "C:/Users/Jianning/Desktop/EE2026/Week": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Feb  1 15:06:07 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eight_bit_subtractor_behav -key {Behavioral:sim_1:Functional:eight_bit_subtractor} -tclbatch {eight_bit_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source eight_bit_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eight_bit_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 873.145 ; gain = 11.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'eight_bit_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj eight_bit_subtractor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eight_bit_subtractor_behav xil_defaultlib.eight_bit_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eight_bit_subtractor_behav -key {Behavioral:sim_1:Functional:eight_bit_subtractor} -tclbatch {eight_bit_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source eight_bit_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eight_bit_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'eight_bit_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj eight_bit_subtractor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eight_bit_subtractor_behav xil_defaultlib.eight_bit_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eight_bit_subtractor_behav -key {Behavioral:sim_1:Functional:eight_bit_subtractor} -tclbatch {eight_bit_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source eight_bit_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eight_bit_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top test_two_complement [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_two_complement' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_two_complement_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_two_complement
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_two_complement_behav xil_defaultlib.test_two_complement xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.test_two_complement
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_two_complement_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jianning/Desktop/EE2026/Week -notrace
couldn't read file "C:/Users/Jianning/Desktop/EE2026/Week": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Feb  1 15:09:42 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_two_complement_behav -key {Behavioral:sim_1:Functional:test_two_complement} -tclbatch {test_two_complement.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_two_complement.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_two_complement_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 888.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_two_complement' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_two_complement_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_two_complement
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_two_complement_behav xil_defaultlib.test_two_complement xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.test_two_complement
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_two_complement_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_two_complement_behav -key {Behavioral:sim_1:Functional:test_two_complement} -tclbatch {test_two_complement.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_two_complement.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_two_complement_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 894.875 ; gain = 0.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_two_complement' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_two_complement_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_two_complement_behav xil_defaultlib.test_two_complement xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_two_complement_behav -key {Behavioral:sim_1:Functional:test_two_complement} -tclbatch {test_two_complement.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_two_complement.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_two_complement_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top eight_bit_subtractor [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v} w ]
add_files -fileset sim_1 {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v}}
update_compile_order -fileset sim_1
set_property top test_subtractor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2458] undeclared symbol C0, assumed default net type wire [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.test_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_subtractor_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jianning/Desktop/EE2026/Week -notrace
couldn't read file "C:/Users/Jianning/Desktop/EE2026/Week": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Feb  1 15:43:40 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_subtractor_behav -key {Behavioral:sim_1:Functional:test_subtractor} -tclbatch {test_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 910.316 ; gain = 5.383
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_6
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port C0 [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.test_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_subtractor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_subtractor_behav -key {Behavioral:sim_1:Functional:test_subtractor} -tclbatch {test_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 921.922 ; gain = 10.133
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.test_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_subtractor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_subtractor_behav -key {Behavioral:sim_1:Functional:test_subtractor} -tclbatch {test_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 922.473 ; gain = 0.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.test_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_subtractor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_subtractor_behav -key {Behavioral:sim_1:Functional:test_subtractor} -tclbatch {test_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 923.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.test_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_subtractor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_subtractor_behav -key {Behavioral:sim_1:Functional:test_subtractor} -tclbatch {test_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 923.574 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: eight_bit_subtractor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1036.383 ; gain = 111.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eight_bit_subtractor' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_complement' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_complement' (1#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v:23]
INFO: [Synth 8-6157] synthesizing module 'five_bit_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_bit_full_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_full_adder' (2#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'five_bit_adder' (3#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_bit_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'three_bit_adder' (4#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_subtractor' (5#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1091.660 ; gain = 166.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1091.660 ; gain = 166.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1091.660 ; gain = 166.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1402.105 ; gain = 477.145
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1402.105 ; gain = 477.145
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_6
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port S [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v:32]
ERROR: [VRFC 10-529] concurrent assignment to a non-net C0 is not permitted [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v:32]
ERROR: [VRFC 10-29] eight_bit_subtractor expects 4 arguments [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.test_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_subtractor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_subtractor_behav -key {Behavioral:sim_1:Functional:test_subtractor} -tclbatch {test_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1417.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.test_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_subtractor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_subtractor_behav -key {Behavioral:sim_1:Functional:test_subtractor} -tclbatch {test_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1417.270 ; gain = 0.000
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1
file mkdir {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new}
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc}}
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v} w ]
add_files {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v}}
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v} w ]
add_files {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_6
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.test_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_subtractor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_subtractor_behav -key {Behavioral:sim_1:Functional:test_subtractor} -tclbatch {test_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1580.730 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_6
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.test_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_subtractor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_subtractor_behav -key {Behavioral:sim_1:Functional:test_subtractor} -tclbatch {test_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs impl_1 -jobs 6
[Mon Feb  1 22:05:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/synth_1/runme.log
[Mon Feb  1 22:05:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Feb  1 22:06:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713918A
set_property PROGRAM.FILE {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/eight_bit_subtractor.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/eight_bit_subtractor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713918A
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/main.v} w ]
add_files {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/main.v}}
update_compile_order -fileset sources_1
set_property top main [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon Feb  1 22:19:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/synth_1/runme.log
[Mon Feb  1 22:19:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713918A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Feb  1 22:21:14 2021] Launched impl_1...
Run output will be captured here: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713918A
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2276.848 ; gain = 40.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (1#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-6157] synthesizing module 'eight_bit_subtractor' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_complement' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v:23]
INFO: [Synth 8-6157] synthesizing module 'five_bit_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_bit_full_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_full_adder' (2#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'five_bit_adder' (3#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_bit_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'three_bit_adder' (4#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_complement' (5#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_subtractor' (6#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2313.734 ; gain = 77.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2313.734 ; gain = 77.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2313.734 ; gain = 77.551
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2340.328 ; gain = 104.145
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2340.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (1#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-6157] synthesizing module 'eight_bit_subtractor' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_complement' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v:23]
INFO: [Synth 8-6157] synthesizing module 'five_bit_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_bit_full_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_full_adder' (2#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'five_bit_adder' (3#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_bit_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'three_bit_adder' (4#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_complement' (5#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_subtractor' (6#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2340.328 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2340.328 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2340.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2420.430 ; gain = 80.102
set_property top eight_bit_subtractor [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2420.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eight_bit_subtractor' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_complement' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v:23]
INFO: [Synth 8-6157] synthesizing module 'five_bit_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_bit_full_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_full_adder' (1#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'five_bit_adder' (2#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_bit_adder' [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'three_bit_adder' (3#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_complement' (4#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_subtractor' (5#1) [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2420.430 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2420.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2420.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2431.477 ; gain = 11.047
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 170df9f751304a368750c4055db1e71a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_subtractor_behav xil_defaultlib.test_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.five_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.two_complement
Compiling module xil_defaultlib.eight_bit_subtractor
Compiling module xil_defaultlib.test_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_subtractor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_subtractor_behav -key {Behavioral:sim_1:Functional:test_subtractor} -tclbatch {test_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713918A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/synth_1

launch_runs impl_1 -jobs 6
[Mon Feb  1 23:13:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/synth_1/runme.log
[Mon Feb  1 23:13:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Feb  1 23:14:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/eight_bit_subtractor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713918A
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  2 13:08:57 2021...
