package dma

import Chisel._
import rocket.RoCC
import uncore.tilelink._
import rocket._
import cde.{Parameters, Field}
import scala.math.max

case object CopyAccelShareMemChannel extends Field[Boolean]

object DmaCtrlRegNumbers {
  val SRC_STRIDE = 0
  val DST_STRIDE = 1
  val SEGMENT_SIZE = 2
  val NSEGMENTS = 3
  val ACCEL_CTRL = 4
  val RESP_STATUS = 5
  val RESP_VPN = 6
  val PAUSE = 7
}
import DmaCtrlRegNumbers._

class DmaCtrlRegFile(implicit val p: Parameters) extends Module
    with HasClientDmaParameters with HasTileLinkParameters {

  private val nRegs = 8

  val io = new Bundle {
    val wen = Bool(INPUT)
    val rwaddr = UInt(INPUT, log2Up(nRegs))
    val wdata = UInt(INPUT, dmaSegmentSizeBits)
    val rdata = UInt(OUTPUT, dmaSegmentSizeBits)
    val set = Bool(INPUT)
    val clear = Bool(INPUT)

    val src_stride = UInt(OUTPUT, dmaSegmentSizeBits)
    val dst_stride = UInt(OUTPUT, dmaSegmentSizeBits)
    val segment_size = UInt(OUTPUT, dmaSegmentSizeBits)
    val nsegments = UInt(OUTPUT, dmaSegmentBits)
    val alloc = UInt(OUTPUT, 2)
    val pause = Bool(OUTPUT)

    val dma_resp = Valid(new ClientDmaResponse).flip
    val error = Bool(OUTPUT)
  }

  val regSize = max(dmaSegmentSizeBits, vpnBits)
  val regs = Reg(Vec(nRegs, UInt(width = regSize)))

  when (reset) {
    regs(ACCEL_CTRL) := UInt("b010")
    regs(RESP_STATUS) := UInt(0)
  }

  io.src_stride := regs(SRC_STRIDE)
  io.dst_stride := regs(DST_STRIDE)
  io.segment_size := regs(SEGMENT_SIZE)
  io.nsegments := regs(NSEGMENTS)
  io.alloc := regs(ACCEL_CTRL)(1, 0)
  io.pause := regs(ACCEL_CTRL)(2)

  val wdata = MuxCase(io.wdata, Seq(
    io.set -> (regs(io.rwaddr) | io.wdata),
    io.clear -> (regs(io.rwaddr) & ~io.wdata)))

  when (io.wen) { regs(io.rwaddr) := wdata }
  when (io.dma_resp.valid) {
    regs(RESP_STATUS) := io.dma_resp.bits.status
    regs(RESP_VPN) := io.dma_resp.bits.fault_vpn
  }

  io.rdata := regs(io.rwaddr)
  io.error := regs(RESP_STATUS) =/= UInt(0)
}

class DmaController(implicit val p: Parameters) extends Module
    with HasClientDmaParameters {
  val io = new Bundle {
    val cmd = Decoupled(new RoCCCommand).flip
    val resp = Decoupled(new RoCCResponse)
    val ptw = new TLBPTWIO
    val dma = new DmaIO
    val busy = Bool(OUTPUT)
    val interrupt = Bool(OUTPUT)
  }

  val cmd = Queue(io.cmd)
  val inst = cmd.bits.inst
  val is_transfer = inst.funct < UInt(4)
  val is_cr_read = inst.funct === UInt(4)
  val is_cr_write = inst.funct >= UInt(5) && inst.funct <= UInt(7)
  val is_cr_set = inst.funct === UInt(6)
  val is_cr_clear = inst.funct === UInt(7)

  val crfile = Module(new DmaCtrlRegFile)
  val frontend = Module(new DmaFrontend)

  crfile.io.rwaddr := cmd.bits.rs1
  crfile.io.wdata := cmd.bits.rs2
  crfile.io.wen := cmd.fire() && is_cr_write
  crfile.io.set := is_cr_set
  crfile.io.clear := is_cr_clear
  crfile.io.dma_resp <> frontend.io.cpu.resp

  frontend.io.cpu.req.valid := cmd.valid && is_transfer
  frontend.io.cpu.req.bits := ClientDmaRequest(
    cmd = cmd.bits.inst.funct,
    src_start = cmd.bits.rs2,
    dst_start = cmd.bits.rs1,
    src_stride = crfile.io.src_stride,
    dst_stride = crfile.io.dst_stride,
    segment_size = crfile.io.segment_size,
    nsegments = crfile.io.nsegments,
    alloc = crfile.io.alloc)
  frontend.io.pause := crfile.io.pause

  io.ptw <> frontend.io.ptw
  io.dma <> frontend.io.dma
  io.busy := cmd.valid || frontend.io.busy
  io.interrupt := crfile.io.error

  io.resp.valid := cmd.valid && is_cr_read
  io.resp.bits.rd := inst.rd
  io.resp.bits.data := crfile.io.rdata

  cmd.ready := (is_transfer && frontend.io.cpu.req.ready) ||
               is_cr_write || // Write can always go through immediately
               (is_cr_read && io.resp.ready)
}

class CopyAccelerator(implicit p: Parameters) extends RoCC()(p) {
  val ctrl = Module(new DmaController)
  val backend = Module(new DmaBackend)

  ctrl.io.cmd <> io.cmd
  io.resp <> ctrl.io.resp
  io.ptw.head <> ctrl.io.ptw
  io.busy := ctrl.io.busy

  backend.io.dma <> ctrl.io.dma

  if (p(CopyAccelShareMemChannel)) {
    require(io.utl.size == 0)
    io.autl <> backend.io.mem
  } else {
    require(io.utl.size == 1)
    io.utl.head <> backend.io.mem
    io.autl.acquire.valid := Bool(false)
    io.autl.grant.ready := Bool(false)
  }
  io.mem.req.valid := Bool(false)
  io.mem.invalidate_lr := Bool(false)
  io.interrupt := ctrl.io.interrupt
}
