/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 4000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("Clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Reset")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("test_start")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("test_good")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("y_current.check")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("y_current.init")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("y_current.resetz")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("y_current.run")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("y_current.wait4start")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("shift2:delayby2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 12;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 32;
	LSB_INDEX = 0;
	DIRECTION = BURIED;
	PARENT = "";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
}

SIGNAL("tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "";
}

TRANSITION_LIST("Clock")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 200;
			LEVEL 0 FOR 10.0;
			LEVEL 1 FOR 10.0;
		}
	}
}

TRANSITION_LIST("Reset")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 3980.0;
	}
}

TRANSITION_LIST("test_start")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 3920.0;
	}
}

TRANSITION_LIST("test_good")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4000.0;
	}
}

TRANSITION_LIST("y_current.check")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("y_current.init")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("y_current.resetz")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("y_current.run")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("y_current.wait4start")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("shift2:delayby2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

TRANSITION_LIST("tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 4000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "Clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Reset";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "test_start";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "test_good";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "y_current.check";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "y_current.init";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "y_current.resetz";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "y_current.run";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "y_current.wait4start";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "shift2:delayby2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
	CHILDREN = 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "counter12:cntr12bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 22;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
	CHILDREN = 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 33;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 34;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 35;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 36;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 38;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 39;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 40;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 41;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 42;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 43;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 44;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 45;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 46;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 47;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 48;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 49;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 50;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 51;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 52;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 53;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 54;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "crc32x4r:crc_reg|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 55;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "tbrom4:crc_test_mem|altsyncram:altsyncram_component|altsyncram_4p71:auto_generated|q_a[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 50000;
	MASTER = TRUE;
}
;
