{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623595112351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623595112407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 13 15:38:30 2021 " "Processing started: Sun Jun 13 15:38:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623595112407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595112407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fase1 -c fase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fase1 -c fase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595112407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623595117448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623595117448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file syncgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncGen-v1 " "Found design unit 1: SyncGen-v1" {  } { { "SyncGen.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/SyncGen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141066 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncGen " "Found entity 1: SyncGen" {  } { { "SyncGen.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/SyncGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdias1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterdias1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterDias1-v1 " "Found design unit 1: CounterDias1-v1" {  } { { "CounterDias1.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterDias1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141074 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterDias1 " "Found entity 1: CounterDias1" {  } { { "CounterDias1.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterDias1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermeses.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countermeses.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMeses-v2 " "Found design unit 1: CounterMeses-v2" {  } { { "CounterMeses.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterMeses.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141082 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMeses " "Found entity 1: CounterMeses" {  } { { "CounterMeses.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterMeses.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counteranosu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counteranosu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterAnosU-v2 " "Found design unit 1: CounterAnosU-v2" {  } { { "CounterAnosU.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterAnosU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141090 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterAnosU " "Found entity 1: CounterAnosU" {  } { { "CounterAnosU.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterAnosU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counteranosd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counteranosd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterAnosD-v2 " "Found design unit 1: CounterAnosD-v2" {  } { { "CounterAnosD.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterAnosD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141098 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterAnosD " "Found entity 1: CounterAnosD" {  } { { "CounterAnosD.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterAnosD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counteranosc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counteranosc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterAnosC-v2 " "Found design unit 1: CounterAnosC-v2" {  } { { "CounterAnosC.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterAnosC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141098 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterAnosC " "Found entity 1: CounterAnosC" {  } { { "CounterAnosC.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterAnosC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counteranosm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counteranosm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterAnosM-v2 " "Found design unit 1: CounterAnosM-v2" {  } { { "CounterAnosM.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterAnosM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141106 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterAnosM " "Found entity 1: CounterAnosM" {  } { { "CounterAnosM.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/CounterAnosM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623595141106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141106 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" Dec5_BCD.vhd(37) " "VHDL syntax error at Dec5_BCD.vhd(37) near text \"when\";  expecting \";\"" {  } { { "Dec5_BCD.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/Dec5_BCD.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141114 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" Dec5_BCD.vhd(50) " "VHDL syntax error at Dec5_BCD.vhd(50) near text \"when\";  expecting \";\"" {  } { { "Dec5_BCD.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/Dec5_BCD.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141114 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" Dec5_BCD.vhd(64) " "VHDL syntax error at Dec5_BCD.vhd(64) near text \"when\";  expecting \";\"" {  } { { "Dec5_BCD.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/Dec5_BCD.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5_bcd.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dec5_bcd.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141114 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" Dec5_BCDmes.vhd(29) " "VHDL syntax error at Dec5_BCDmes.vhd(29) near text \"when\";  expecting \";\"" {  } { { "Dec5_BCDmes.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/Dec5_BCDmes.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141122 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" Dec5_BCDmes.vhd(36) " "VHDL syntax error at Dec5_BCDmes.vhd(36) near text \"when\";  expecting \";\"" {  } { { "Dec5_BCDmes.vhd" "" { Text "C:/Users/pedro/Disciplinas/ISD/Projeto 1/Dec5_BCDmes.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5_bcdmes.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dec5_bcdmes.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141122 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623595141268 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 13 15:39:01 2021 " "Processing ended: Sun Jun 13 15:39:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623595141268 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623595141268 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623595141268 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623595141268 ""}
