library ieee;
use iee.std_logic_1164.all;

entity mux2x1 is
	port(i0, i1, s0 : in bit;
		d : out bit
		);
		
architecture hardware of mux2x1 is
begin
with s0 select
	d <= i0 when '0',
		  i1 when '1';
end
