###############################################################
		   Versal MMI PCIe EP Design
###############################################################
This is MMI PCIe endpoint DMA Gen5x4 Design with 1PF.

Design is tested till write bitstream stage.
There is no simulation support

For parts other than xc2ve3858, the DDR constraints need to be generated using xphy::generate_constraints command.
