<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1707814871947" as="style"/><link rel="stylesheet" href="styles.css?v=1707814871947"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://chipsandcheese.com/2024/02/12/amds-mild-hybrid-strategy-ryzen-z1-in-asuss-rog-ally/">AMD&#x27;s Mild Hybrid Strategy: Ryzen Z1 in Asus&#x27;s ROG Ally</a> <span class="domain">(<a href="https://chipsandcheese.com">chipsandcheese.com</a>)</span></div><div class="subtext"><span>ingve</span> | <span>10 comments</span></div><br/><div><div id="39355750" class="c"><input type="checkbox" id="c-39355750" checked=""/><div class="controls bullet"><span class="by">xgstation</span><span>|</span><a href="#39355634">next</a><span>|</span><label class="collapse" for="c-39355750">[-]</label><label class="expand" for="c-39355750">[3 more]</label></div><br/><div class="children"><div class="content">This is interesting. The article mentioned Zen4c is architecture same to Zen4 but optimized for density running at lower frequency.
Question here if anyone knows the answer: it seems like high frequency requires significantly more transistors? And is optimized for density also means less power consumption(assuming both zen4 and zen4c running at same frequency)?</div><br/><div id="39355856" class="c"><input type="checkbox" id="c-39355856" checked=""/><div class="controls bullet"><span class="by">scheme271</span><span>|</span><a href="#39355750">parent</a><span>|</span><a href="#39355851">next</a><span>|</span><label class="collapse" for="c-39355856">[-]</label><label class="expand" for="c-39355856">[1 more]</label></div><br/><div class="children"><div class="content">Yeah, I think high frequency requires more transistors to do buffering of signals.  Also reducing the cache speeds and size allows simpler, smaller designs to be used.  Finally, reduced frequencies mean that you don&#x27;t need as high a voltage to force signals to go to 0 or 1 quickly so you need less power. All of this gives zen4c lower power consumption at the same frequency.</div><br/></div></div><div id="39355851" class="c"><input type="checkbox" id="c-39355851" checked=""/><div class="controls bullet"><span class="by">adrian_b</span><span>|</span><a href="#39355750">parent</a><span>|</span><a href="#39355856">prev</a><span>|</span><a href="#39355634">next</a><span>|</span><label class="collapse" for="c-39355851">[-]</label><label class="expand" for="c-39355851">[1 more]</label></div><br/><div class="children"><div class="content">It may require more transistors in some places, e.g. in longer buffer chains needed to drive greater capacitances at higher frequencies, but it requires mostly bigger transistors in many places.<p>According to AMD, both the big core and the small core use the same RTL design, but a different physical design, i.e. they use different libraries of standard cells (optimized either for high speed or for low area and low power consumption) and different layouts in the custom parts.</div><br/></div></div></div></div><div id="39355634" class="c"><input type="checkbox" id="c-39355634" checked=""/><div class="controls bullet"><span class="by">DeathArrow</span><span>|</span><a href="#39355750">prev</a><span>|</span><a href="#39355790">next</a><span>|</span><label class="collapse" for="c-39355634">[-]</label><label class="expand" for="c-39355634">[2 more]</label></div><br/><div class="children"><div class="content">I like more how Apple does it: optimize for IPC.</div><br/><div id="39355733" class="c"><input type="checkbox" id="c-39355733" checked=""/><div class="controls bullet"><span class="by">ksec</span><span>|</span><a href="#39355634">parent</a><span>|</span><a href="#39355790">next</a><span>|</span><label class="collapse" for="c-39355733">[-]</label><label class="expand" for="c-39355733">[1 more]</label></div><br/><div class="children"><div class="content">It is not like AMD or Intel doesn&#x27;t optimise for IPC. ( Some would argue the proper term is PPC &#x2F; Performance Per Clock or more precisely PPW performance per watts )<p>A lot of what Apple started doing with A12 ( or even planned well before A12 ) and finally known to the PC world with A14 &#x2F; M1 will be coming to Zen 5 and Zen 6.</div><br/></div></div></div></div><div id="39355790" class="c"><input type="checkbox" id="c-39355790" checked=""/><div class="controls bullet"><span class="by">ece</span><span>|</span><a href="#39355634">prev</a><span>|</span><a href="#39355779">next</a><span>|</span><label class="collapse" for="c-39355790">[-]</label><label class="expand" for="c-39355790">[2 more]</label></div><br/><div class="children"><div class="content">Would&#x27;ve been cool if Asus had really tried to optimize the Ally around the Z1 with faster RAM, higher GPU clocks, and better battery life instead of offering the Z1 Extreme in an upsell. It&#x27;s going for $400 now, which would&#x27;ve been real competition a year ago. Hard to recommend it now over the OLED Deck.<p>Will be interesting to see AMD try this in consumer processors, with frame time graphs.</div><br/><div id="39355829" class="c"><input type="checkbox" id="c-39355829" checked=""/><div class="controls bullet"><span class="by">theshackleford</span><span>|</span><a href="#39355790">parent</a><span>|</span><a href="#39355779">next</a><span>|</span><label class="collapse" for="c-39355829">[-]</label><label class="expand" for="c-39355829">[1 more]</label></div><br/><div class="children"><div class="content">Whilst in some ways I’d prefer OLED , the 120hz display with high bits output on the ally has been phenomenal for retro titles using BFI. In fact it’s been so good I don’t think I could give it up now. It’s a pity because in every other way, it’s not really that ideal for me. I’m a sucker for that motion resolution but.</div><br/></div></div></div></div><div id="39355779" class="c"><input type="checkbox" id="c-39355779" checked=""/><div class="controls bullet"><span class="by">Dalewyn</span><span>|</span><a href="#39355790">prev</a><span>|</span><label class="collapse" for="c-39355779">[-]</label><label class="expand" for="c-39355779">[2 more]</label></div><br/><div class="children"><div class="content">The article sidesteps the question of whether the OS scheduler can operate the differential cores effectively. The 7900X3D and 7950X3D became infamous for having less practical performance compared to their lower-tier brother, because the scheduler couldn&#x27;t grasp which cores to schedule threads on.<p>Does Zen4+Zen4c have a &quot;Ryzen Thread Director&quot; of sorts? Everything I&#x27;ve heard up to this point suggests it does not, relying completely on the OS scheduler to just figure it out (spoiler: it won&#x27;t).<p>AMD might make great hardware, but they consistently seem to give nary a damn about software.</div><br/><div id="39355826" class="c"><input type="checkbox" id="c-39355826" checked=""/><div class="controls bullet"><span class="by">wtallis</span><span>|</span><a href="#39355779">parent</a><span>|</span><label class="collapse" for="c-39355826">[-]</label><label class="expand" for="c-39355826">[1 more]</label></div><br/><div class="children"><div class="content">Since the cores have the same microarchitecture and thus nearly identical performance characteristics aside from maximum frequency, the scheduling decisions are far simpler than for the 7950X3D or Intel&#x27;s heterogeneous parts. It&#x27;s only slightly more complex than Intel&#x27;s more recent iterations of Turbo Boost, where 8-10 nominally identical cores have different maximum frequencies and one or two are identified as the fastest cores.<p>The optimal scheduler behavior is: if a task needs more performance than a Zen 4c core can provide, run it on a full-sized Zen4 core. If it <i>doesn&#x27;t</i> need that extra performance, run it on a Zen4c core to save power.</div><br/></div></div></div></div></div></div></div></div></div></body></html>