Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  5 01:40:28 2018
| Host         : RONAKPATEL60E1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.694     -195.968                     31                   70        0.172        0.000                      0                   70        4.500        0.000                       0                    55  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.694     -195.968                     31                   70        0.172        0.000                      0                   70        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           31  Failing Endpoints,  Worst Slack       -6.694ns,  Total Violation     -195.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.694ns  (required time - arrival time)
  Source:                 number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.649ns  (logic 7.810ns (46.909%)  route 8.839ns (53.091%))
  Logic Levels:           29  (CARRY4=21 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  number_reg[1]/Q
                         net (fo=30, routed)          0.605     6.263    number_reg_n_0_[1]
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.387 r  number[27]_i_120/O
                         net (fo=1, routed)           0.000     6.387    number[27]_i_120_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.919 r  number_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.919    number_reg[27]_i_81_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  number_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.033    number_reg[27]_i_37_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  number_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    number_reg[27]_i_14_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  number_reg[27]_i_4/CO[3]
                         net (fo=430, routed)         1.382     8.643    number4
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.767 r  number[4]_i_50/O
                         net (fo=37, routed)          0.464     9.231    number[4]_i_50_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.355 r  number[0]_i_129/O
                         net (fo=2, routed)           0.647    10.002    number[0]_i_129_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.398 r  number_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.398    number_reg[0]_i_166_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  number_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    10.515    number_reg[0]_i_149_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  number_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.009    10.641    number_reg[0]_i_121_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  number_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.758    number_reg[0]_i_82_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.875 r  number_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.875    number_reg[0]_i_39_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.094 r  number_reg[4]_i_47/O[0]
                         net (fo=3, routed)           0.446    11.539    number_reg[4]_i_47_n_7
    SLICE_X57Y27         LUT2 (Prop_lut2_I0_O)        0.295    11.834 r  number[0]_i_56/O
                         net (fo=1, routed)           0.661    12.495    number[0]_i_56_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.002 r  number_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.002    number_reg[0]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.336 r  number_reg[4]_i_12/O[1]
                         net (fo=3, routed)           1.056    14.392    number_reg[4]_i_12_n_6
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.695 r  number[4]_i_5/O
                         net (fo=2, routed)           0.653    15.348    number[4]_i_5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.855 r  number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.855    number_reg[4]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.168 r  number_reg[8]_i_2/O[3]
                         net (fo=5, routed)           0.644    16.812    number_reg[8]_i_2_n_4
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.306    17.118 r  number[27]_i_160/O
                         net (fo=1, routed)           0.000    17.118    number[27]_i_160_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.651 r  number_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    17.651    number_reg[27]_i_143_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.974 r  number_reg[27]_i_121/O[1]
                         net (fo=3, routed)           0.589    18.563    number_reg[27]_i_121_n_6
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.306    18.869 r  number[27]_i_149/O
                         net (fo=1, routed)           0.618    19.487    number[27]_i_149_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.883 r  number_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.883    number_reg[27]_i_126_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.000 r  number_reg[27]_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.000    number_reg[27]_i_95_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.117 r  number_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.117    number_reg[27]_i_50_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.234 r  number_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.234    number_reg[27]_i_20_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.391 r  number_reg[27]_i_6/CO[1]
                         net (fo=28, routed)          1.067    21.458    number_reg[27]_i_6_n_2
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.332    21.790 r  number[3]_i_1/O
                         net (fo=1, routed)           0.000    21.790    number10_in[3]
    SLICE_X59Y25         FDRE                                         r  number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  number_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.029    15.096    number_reg[3]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                 -6.694    

Slack (VIOLATED) :        -6.689ns  (required time - arrival time)
  Source:                 number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.646ns  (logic 7.810ns (46.917%)  route 8.836ns (53.083%))
  Logic Levels:           29  (CARRY4=21 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  number_reg[1]/Q
                         net (fo=30, routed)          0.605     6.263    number_reg_n_0_[1]
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.387 r  number[27]_i_120/O
                         net (fo=1, routed)           0.000     6.387    number[27]_i_120_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.919 r  number_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.919    number_reg[27]_i_81_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  number_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.033    number_reg[27]_i_37_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  number_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    number_reg[27]_i_14_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  number_reg[27]_i_4/CO[3]
                         net (fo=430, routed)         1.382     8.643    number4
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.767 r  number[4]_i_50/O
                         net (fo=37, routed)          0.464     9.231    number[4]_i_50_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.355 r  number[0]_i_129/O
                         net (fo=2, routed)           0.647    10.002    number[0]_i_129_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.398 r  number_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.398    number_reg[0]_i_166_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  number_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    10.515    number_reg[0]_i_149_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  number_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.009    10.641    number_reg[0]_i_121_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  number_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.758    number_reg[0]_i_82_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.875 r  number_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.875    number_reg[0]_i_39_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.094 r  number_reg[4]_i_47/O[0]
                         net (fo=3, routed)           0.446    11.539    number_reg[4]_i_47_n_7
    SLICE_X57Y27         LUT2 (Prop_lut2_I0_O)        0.295    11.834 r  number[0]_i_56/O
                         net (fo=1, routed)           0.661    12.495    number[0]_i_56_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.002 r  number_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.002    number_reg[0]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.336 r  number_reg[4]_i_12/O[1]
                         net (fo=3, routed)           1.056    14.392    number_reg[4]_i_12_n_6
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.695 r  number[4]_i_5/O
                         net (fo=2, routed)           0.653    15.348    number[4]_i_5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.855 r  number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.855    number_reg[4]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.168 r  number_reg[8]_i_2/O[3]
                         net (fo=5, routed)           0.644    16.812    number_reg[8]_i_2_n_4
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.306    17.118 r  number[27]_i_160/O
                         net (fo=1, routed)           0.000    17.118    number[27]_i_160_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.651 r  number_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    17.651    number_reg[27]_i_143_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.974 r  number_reg[27]_i_121/O[1]
                         net (fo=3, routed)           0.589    18.563    number_reg[27]_i_121_n_6
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.306    18.869 r  number[27]_i_149/O
                         net (fo=1, routed)           0.618    19.487    number[27]_i_149_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.883 r  number_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.883    number_reg[27]_i_126_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.000 r  number_reg[27]_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.000    number_reg[27]_i_95_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.117 r  number_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.117    number_reg[27]_i_50_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.234 r  number_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.234    number_reg[27]_i_20_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.391 r  number_reg[27]_i_6/CO[1]
                         net (fo=28, routed)          1.064    21.455    number_reg[27]_i_6_n_2
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.332    21.787 r  number[2]_i_1/O
                         net (fo=1, routed)           0.000    21.787    number10_in[2]
    SLICE_X59Y25         FDRE                                         r  number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  number_reg[2]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031    15.098    number_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -21.787    
  -------------------------------------------------------------------
                         slack                                 -6.689    

Slack (VIOLATED) :        -6.650ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.659ns  (logic 7.766ns (46.617%)  route 8.893ns (53.383%))
  Logic Levels:           29  (CARRY4=21 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  number_reg[2]/Q
                         net (fo=34, routed)          0.622     6.216    number_reg_n_0_[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.340 r  number[27]_i_119/O
                         net (fo=1, routed)           0.000     6.340    number[27]_i_119_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.890 r  number_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.890    number_reg[27]_i_81_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  number_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.004    number_reg[27]_i_37_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  number_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.118    number_reg[27]_i_14_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  number_reg[27]_i_4/CO[3]
                         net (fo=430, routed)         1.382     8.614    number4
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.738 r  number[4]_i_50/O
                         net (fo=37, routed)          0.464     9.202    number[4]_i_50_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.326 r  number[0]_i_129/O
                         net (fo=2, routed)           0.647     9.973    number[0]_i_129_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.369 r  number_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.369    number_reg[0]_i_166_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.486 r  number_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    10.486    number_reg[0]_i_149_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.603 r  number_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.009    10.612    number_reg[0]_i_121_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  number_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.729    number_reg[0]_i_82_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  number_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.846    number_reg[0]_i_39_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.065 r  number_reg[4]_i_47/O[0]
                         net (fo=3, routed)           0.446    11.511    number_reg[4]_i_47_n_7
    SLICE_X57Y27         LUT2 (Prop_lut2_I0_O)        0.295    11.806 r  number[0]_i_56/O
                         net (fo=1, routed)           0.661    12.467    number[0]_i_56_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.974 r  number_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.974    number_reg[0]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.308 r  number_reg[4]_i_12/O[1]
                         net (fo=3, routed)           1.056    14.363    number_reg[4]_i_12_n_6
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.666 r  number[4]_i_5/O
                         net (fo=2, routed)           0.653    15.319    number[4]_i_5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.826 r  number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.826    number_reg[4]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.139 r  number_reg[8]_i_2/O[3]
                         net (fo=5, routed)           0.644    16.784    number_reg[8]_i_2_n_4
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.306    17.090 r  number[27]_i_160/O
                         net (fo=1, routed)           0.000    17.090    number[27]_i_160_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.623 r  number_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    17.623    number_reg[27]_i_143_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.946 r  number_reg[27]_i_121/O[1]
                         net (fo=3, routed)           0.589    18.534    number_reg[27]_i_121_n_6
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.306    18.840 r  number[27]_i_149/O
                         net (fo=1, routed)           0.618    19.458    number[27]_i_149_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.854 r  number_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.854    number_reg[27]_i_126_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  number_reg[27]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.971    number_reg[27]_i_95_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  number_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.088    number_reg[27]_i_50_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  number_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.205    number_reg[27]_i_20_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.362 r  number_reg[27]_i_6/CO[1]
                         net (fo=28, routed)          1.104    21.466    number_reg[27]_i_6_n_2
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.332    21.798 r  number[1]_i_1/O
                         net (fo=1, routed)           0.000    21.798    number10_in[1]
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.079    15.148    number_reg[1]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -21.798    
  -------------------------------------------------------------------
                         slack                                 -6.650    

Slack (VIOLATED) :        -6.642ns  (required time - arrival time)
  Source:                 number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.652ns  (logic 7.810ns (46.902%)  route 8.842ns (53.098%))
  Logic Levels:           29  (CARRY4=21 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  number_reg[1]/Q
                         net (fo=30, routed)          0.605     6.263    number_reg_n_0_[1]
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.387 r  number[27]_i_120/O
                         net (fo=1, routed)           0.000     6.387    number[27]_i_120_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.919 r  number_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.919    number_reg[27]_i_81_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  number_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.033    number_reg[27]_i_37_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  number_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    number_reg[27]_i_14_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  number_reg[27]_i_4/CO[3]
                         net (fo=430, routed)         1.382     8.643    number4
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.767 r  number[4]_i_50/O
                         net (fo=37, routed)          0.464     9.231    number[4]_i_50_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.355 r  number[0]_i_129/O
                         net (fo=2, routed)           0.647    10.002    number[0]_i_129_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.398 r  number_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.398    number_reg[0]_i_166_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  number_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    10.515    number_reg[0]_i_149_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  number_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.009    10.641    number_reg[0]_i_121_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  number_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.758    number_reg[0]_i_82_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.875 r  number_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.875    number_reg[0]_i_39_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.094 r  number_reg[4]_i_47/O[0]
                         net (fo=3, routed)           0.446    11.539    number_reg[4]_i_47_n_7
    SLICE_X57Y27         LUT2 (Prop_lut2_I0_O)        0.295    11.834 r  number[0]_i_56/O
                         net (fo=1, routed)           0.661    12.495    number[0]_i_56_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.002 r  number_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.002    number_reg[0]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.336 r  number_reg[4]_i_12/O[1]
                         net (fo=3, routed)           1.056    14.392    number_reg[4]_i_12_n_6
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.695 r  number[4]_i_5/O
                         net (fo=2, routed)           0.653    15.348    number[4]_i_5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.855 r  number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.855    number_reg[4]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.168 r  number_reg[8]_i_2/O[3]
                         net (fo=5, routed)           0.644    16.812    number_reg[8]_i_2_n_4
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.306    17.118 r  number[27]_i_160/O
                         net (fo=1, routed)           0.000    17.118    number[27]_i_160_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.651 r  number_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    17.651    number_reg[27]_i_143_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.974 r  number_reg[27]_i_121/O[1]
                         net (fo=3, routed)           0.589    18.563    number_reg[27]_i_121_n_6
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.306    18.869 r  number[27]_i_149/O
                         net (fo=1, routed)           0.618    19.487    number[27]_i_149_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.883 r  number_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.883    number_reg[27]_i_126_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.000 r  number_reg[27]_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.000    number_reg[27]_i_95_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.117 r  number_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.117    number_reg[27]_i_50_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.234 r  number_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.234    number_reg[27]_i_20_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.391 r  number_reg[27]_i_6/CO[1]
                         net (fo=28, routed)          1.069    21.460    number_reg[27]_i_6_n_2
    SLICE_X60Y26         LUT6 (Prop_lut6_I4_O)        0.332    21.792 r  number[4]_i_1/O
                         net (fo=1, routed)           0.000    21.792    number10_in[4]
    SLICE_X60Y26         FDRE                                         r  number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  number_reg[4]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.081    15.150    number_reg[4]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -21.792    
  -------------------------------------------------------------------
                         slack                                 -6.642    

Slack (VIOLATED) :        -6.604ns  (required time - arrival time)
  Source:                 number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.563ns  (logic 7.810ns (47.153%)  route 8.753ns (52.847%))
  Logic Levels:           29  (CARRY4=21 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  number_reg[1]/Q
                         net (fo=30, routed)          0.605     6.263    number_reg_n_0_[1]
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.387 r  number[27]_i_120/O
                         net (fo=1, routed)           0.000     6.387    number[27]_i_120_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.919 r  number_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.919    number_reg[27]_i_81_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  number_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.033    number_reg[27]_i_37_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  number_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    number_reg[27]_i_14_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  number_reg[27]_i_4/CO[3]
                         net (fo=430, routed)         1.382     8.643    number4
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.767 r  number[4]_i_50/O
                         net (fo=37, routed)          0.464     9.231    number[4]_i_50_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.355 r  number[0]_i_129/O
                         net (fo=2, routed)           0.647    10.002    number[0]_i_129_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.398 r  number_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.398    number_reg[0]_i_166_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  number_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    10.515    number_reg[0]_i_149_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  number_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.009    10.641    number_reg[0]_i_121_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  number_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.758    number_reg[0]_i_82_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.875 r  number_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.875    number_reg[0]_i_39_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.094 r  number_reg[4]_i_47/O[0]
                         net (fo=3, routed)           0.446    11.539    number_reg[4]_i_47_n_7
    SLICE_X57Y27         LUT2 (Prop_lut2_I0_O)        0.295    11.834 r  number[0]_i_56/O
                         net (fo=1, routed)           0.661    12.495    number[0]_i_56_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.002 r  number_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.002    number_reg[0]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.336 r  number_reg[4]_i_12/O[1]
                         net (fo=3, routed)           1.056    14.392    number_reg[4]_i_12_n_6
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.695 r  number[4]_i_5/O
                         net (fo=2, routed)           0.653    15.348    number[4]_i_5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.855 r  number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.855    number_reg[4]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.168 r  number_reg[8]_i_2/O[3]
                         net (fo=5, routed)           0.644    16.812    number_reg[8]_i_2_n_4
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.306    17.118 r  number[27]_i_160/O
                         net (fo=1, routed)           0.000    17.118    number[27]_i_160_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.651 r  number_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    17.651    number_reg[27]_i_143_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.974 r  number_reg[27]_i_121/O[1]
                         net (fo=3, routed)           0.589    18.563    number_reg[27]_i_121_n_6
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.306    18.869 r  number[27]_i_149/O
                         net (fo=1, routed)           0.618    19.487    number[27]_i_149_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.883 r  number_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.883    number_reg[27]_i_126_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.000 r  number_reg[27]_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.000    number_reg[27]_i_95_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.117 r  number_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.117    number_reg[27]_i_50_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.234 r  number_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.234    number_reg[27]_i_20_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.391 r  number_reg[27]_i_6/CO[1]
                         net (fo=28, routed)          0.981    21.371    number_reg[27]_i_6_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.332    21.703 r  number[6]_i_1/O
                         net (fo=1, routed)           0.000    21.703    number10_in[6]
    SLICE_X61Y26         FDRE                                         r  number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  number_reg[6]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_D)        0.031    15.100    number_reg[6]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -21.703    
  -------------------------------------------------------------------
                         slack                                 -6.604    

Slack (VIOLATED) :        -6.600ns  (required time - arrival time)
  Source:                 number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.557ns  (logic 7.810ns (47.169%)  route 8.747ns (52.831%))
  Logic Levels:           29  (CARRY4=21 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  number_reg[1]/Q
                         net (fo=30, routed)          0.605     6.263    number_reg_n_0_[1]
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.387 r  number[27]_i_120/O
                         net (fo=1, routed)           0.000     6.387    number[27]_i_120_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.919 r  number_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.919    number_reg[27]_i_81_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  number_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.033    number_reg[27]_i_37_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  number_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    number_reg[27]_i_14_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  number_reg[27]_i_4/CO[3]
                         net (fo=430, routed)         1.382     8.643    number4
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.767 r  number[4]_i_50/O
                         net (fo=37, routed)          0.464     9.231    number[4]_i_50_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.355 r  number[0]_i_129/O
                         net (fo=2, routed)           0.647    10.002    number[0]_i_129_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.398 r  number_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.398    number_reg[0]_i_166_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  number_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    10.515    number_reg[0]_i_149_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  number_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.009    10.641    number_reg[0]_i_121_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  number_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.758    number_reg[0]_i_82_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.875 r  number_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.875    number_reg[0]_i_39_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.094 r  number_reg[4]_i_47/O[0]
                         net (fo=3, routed)           0.446    11.539    number_reg[4]_i_47_n_7
    SLICE_X57Y27         LUT2 (Prop_lut2_I0_O)        0.295    11.834 r  number[0]_i_56/O
                         net (fo=1, routed)           0.661    12.495    number[0]_i_56_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.002 r  number_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.002    number_reg[0]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.336 r  number_reg[4]_i_12/O[1]
                         net (fo=3, routed)           1.056    14.392    number_reg[4]_i_12_n_6
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.695 r  number[4]_i_5/O
                         net (fo=2, routed)           0.653    15.348    number[4]_i_5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.855 r  number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.855    number_reg[4]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.168 r  number_reg[8]_i_2/O[3]
                         net (fo=5, routed)           0.644    16.812    number_reg[8]_i_2_n_4
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.306    17.118 r  number[27]_i_160/O
                         net (fo=1, routed)           0.000    17.118    number[27]_i_160_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.651 r  number_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    17.651    number_reg[27]_i_143_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.974 r  number_reg[27]_i_121/O[1]
                         net (fo=3, routed)           0.589    18.563    number_reg[27]_i_121_n_6
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.306    18.869 r  number[27]_i_149/O
                         net (fo=1, routed)           0.618    19.487    number[27]_i_149_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.883 r  number_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.883    number_reg[27]_i_126_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.000 r  number_reg[27]_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.000    number_reg[27]_i_95_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.117 r  number_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.117    number_reg[27]_i_50_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.234 r  number_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.234    number_reg[27]_i_20_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.391 r  number_reg[27]_i_6/CO[1]
                         net (fo=28, routed)          0.975    21.366    number_reg[27]_i_6_n_2
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.332    21.698 r  number[0]_i_1/O
                         net (fo=1, routed)           0.000    21.698    number10_in[0]
    SLICE_X59Y25         FDRE                                         r  number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  number_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031    15.098    number_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -21.698    
  -------------------------------------------------------------------
                         slack                                 -6.600    

Slack (VIOLATED) :        -6.596ns  (required time - arrival time)
  Source:                 number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.555ns  (logic 7.810ns (47.177%)  route 8.745ns (52.823%))
  Logic Levels:           29  (CARRY4=21 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  number_reg[1]/Q
                         net (fo=30, routed)          0.605     6.263    number_reg_n_0_[1]
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.387 r  number[27]_i_120/O
                         net (fo=1, routed)           0.000     6.387    number[27]_i_120_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.919 r  number_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.919    number_reg[27]_i_81_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  number_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.033    number_reg[27]_i_37_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  number_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    number_reg[27]_i_14_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  number_reg[27]_i_4/CO[3]
                         net (fo=430, routed)         1.382     8.643    number4
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.767 r  number[4]_i_50/O
                         net (fo=37, routed)          0.464     9.231    number[4]_i_50_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.355 r  number[0]_i_129/O
                         net (fo=2, routed)           0.647    10.002    number[0]_i_129_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.398 r  number_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.398    number_reg[0]_i_166_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  number_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    10.515    number_reg[0]_i_149_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  number_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.009    10.641    number_reg[0]_i_121_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  number_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.758    number_reg[0]_i_82_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.875 r  number_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.875    number_reg[0]_i_39_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.094 r  number_reg[4]_i_47/O[0]
                         net (fo=3, routed)           0.446    11.539    number_reg[4]_i_47_n_7
    SLICE_X57Y27         LUT2 (Prop_lut2_I0_O)        0.295    11.834 r  number[0]_i_56/O
                         net (fo=1, routed)           0.661    12.495    number[0]_i_56_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.002 r  number_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.002    number_reg[0]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.336 r  number_reg[4]_i_12/O[1]
                         net (fo=3, routed)           1.056    14.392    number_reg[4]_i_12_n_6
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.695 r  number[4]_i_5/O
                         net (fo=2, routed)           0.653    15.348    number[4]_i_5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.855 r  number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.855    number_reg[4]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.168 r  number_reg[8]_i_2/O[3]
                         net (fo=5, routed)           0.644    16.812    number_reg[8]_i_2_n_4
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.306    17.118 r  number[27]_i_160/O
                         net (fo=1, routed)           0.000    17.118    number[27]_i_160_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.651 r  number_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    17.651    number_reg[27]_i_143_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.974 r  number_reg[27]_i_121/O[1]
                         net (fo=3, routed)           0.589    18.563    number_reg[27]_i_121_n_6
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.306    18.869 r  number[27]_i_149/O
                         net (fo=1, routed)           0.618    19.487    number[27]_i_149_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.883 r  number_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.883    number_reg[27]_i_126_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.000 r  number_reg[27]_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.000    number_reg[27]_i_95_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.117 r  number_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.117    number_reg[27]_i_50_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.234 r  number_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.234    number_reg[27]_i_20_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.391 r  number_reg[27]_i_6/CO[1]
                         net (fo=28, routed)          0.972    21.363    number_reg[27]_i_6_n_2
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.332    21.695 r  number[8]_i_1/O
                         net (fo=1, routed)           0.000    21.695    number10_in[8]
    SLICE_X61Y27         FDRE                                         r  number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  number_reg[8]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.029    15.099    number_reg[8]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -21.695    
  -------------------------------------------------------------------
                         slack                                 -6.596    

Slack (VIOLATED) :        -6.593ns  (required time - arrival time)
  Source:                 number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.554ns  (logic 7.810ns (47.179%)  route 8.744ns (52.821%))
  Logic Levels:           29  (CARRY4=21 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  number_reg[1]/Q
                         net (fo=30, routed)          0.605     6.263    number_reg_n_0_[1]
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.387 r  number[27]_i_120/O
                         net (fo=1, routed)           0.000     6.387    number[27]_i_120_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.919 r  number_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.919    number_reg[27]_i_81_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  number_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.033    number_reg[27]_i_37_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  number_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    number_reg[27]_i_14_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  number_reg[27]_i_4/CO[3]
                         net (fo=430, routed)         1.382     8.643    number4
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.767 r  number[4]_i_50/O
                         net (fo=37, routed)          0.464     9.231    number[4]_i_50_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.355 r  number[0]_i_129/O
                         net (fo=2, routed)           0.647    10.002    number[0]_i_129_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.398 r  number_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.398    number_reg[0]_i_166_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  number_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    10.515    number_reg[0]_i_149_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  number_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.009    10.641    number_reg[0]_i_121_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  number_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.758    number_reg[0]_i_82_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.875 r  number_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.875    number_reg[0]_i_39_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.094 r  number_reg[4]_i_47/O[0]
                         net (fo=3, routed)           0.446    11.539    number_reg[4]_i_47_n_7
    SLICE_X57Y27         LUT2 (Prop_lut2_I0_O)        0.295    11.834 r  number[0]_i_56/O
                         net (fo=1, routed)           0.661    12.495    number[0]_i_56_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.002 r  number_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.002    number_reg[0]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.336 r  number_reg[4]_i_12/O[1]
                         net (fo=3, routed)           1.056    14.392    number_reg[4]_i_12_n_6
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.695 r  number[4]_i_5/O
                         net (fo=2, routed)           0.653    15.348    number[4]_i_5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.855 r  number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.855    number_reg[4]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.168 r  number_reg[8]_i_2/O[3]
                         net (fo=5, routed)           0.644    16.812    number_reg[8]_i_2_n_4
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.306    17.118 r  number[27]_i_160/O
                         net (fo=1, routed)           0.000    17.118    number[27]_i_160_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.651 r  number_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    17.651    number_reg[27]_i_143_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.974 r  number_reg[27]_i_121/O[1]
                         net (fo=3, routed)           0.589    18.563    number_reg[27]_i_121_n_6
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.306    18.869 r  number[27]_i_149/O
                         net (fo=1, routed)           0.618    19.487    number[27]_i_149_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.883 r  number_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.883    number_reg[27]_i_126_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.000 r  number_reg[27]_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.000    number_reg[27]_i_95_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.117 r  number_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.117    number_reg[27]_i_50_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.234 r  number_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.234    number_reg[27]_i_20_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.391 r  number_reg[27]_i_6/CO[1]
                         net (fo=28, routed)          0.971    21.362    number_reg[27]_i_6_n_2
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.332    21.694 r  number[10]_i_1/O
                         net (fo=1, routed)           0.000    21.694    number10_in[10]
    SLICE_X61Y27         FDRE                                         r  number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  number_reg[10]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.031    15.101    number_reg[10]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -21.694    
  -------------------------------------------------------------------
                         slack                                 -6.593    

Slack (VIOLATED) :        -6.591ns  (required time - arrival time)
  Source:                 number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.552ns  (logic 7.810ns (47.186%)  route 8.742ns (52.814%))
  Logic Levels:           29  (CARRY4=21 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  number_reg[1]/Q
                         net (fo=30, routed)          0.605     6.263    number_reg_n_0_[1]
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.387 r  number[27]_i_120/O
                         net (fo=1, routed)           0.000     6.387    number[27]_i_120_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.919 r  number_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.919    number_reg[27]_i_81_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  number_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.033    number_reg[27]_i_37_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  number_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    number_reg[27]_i_14_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  number_reg[27]_i_4/CO[3]
                         net (fo=430, routed)         1.382     8.643    number4
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.767 r  number[4]_i_50/O
                         net (fo=37, routed)          0.464     9.231    number[4]_i_50_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.355 r  number[0]_i_129/O
                         net (fo=2, routed)           0.647    10.002    number[0]_i_129_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.398 r  number_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.398    number_reg[0]_i_166_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  number_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    10.515    number_reg[0]_i_149_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  number_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.009    10.641    number_reg[0]_i_121_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  number_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.758    number_reg[0]_i_82_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.875 r  number_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.875    number_reg[0]_i_39_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.094 r  number_reg[4]_i_47/O[0]
                         net (fo=3, routed)           0.446    11.539    number_reg[4]_i_47_n_7
    SLICE_X57Y27         LUT2 (Prop_lut2_I0_O)        0.295    11.834 r  number[0]_i_56/O
                         net (fo=1, routed)           0.661    12.495    number[0]_i_56_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.002 r  number_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.002    number_reg[0]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.336 r  number_reg[4]_i_12/O[1]
                         net (fo=3, routed)           1.056    14.392    number_reg[4]_i_12_n_6
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.695 r  number[4]_i_5/O
                         net (fo=2, routed)           0.653    15.348    number[4]_i_5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.855 r  number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.855    number_reg[4]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.168 r  number_reg[8]_i_2/O[3]
                         net (fo=5, routed)           0.644    16.812    number_reg[8]_i_2_n_4
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.306    17.118 r  number[27]_i_160/O
                         net (fo=1, routed)           0.000    17.118    number[27]_i_160_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.651 r  number_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    17.651    number_reg[27]_i_143_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.974 r  number_reg[27]_i_121/O[1]
                         net (fo=3, routed)           0.589    18.563    number_reg[27]_i_121_n_6
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.306    18.869 r  number[27]_i_149/O
                         net (fo=1, routed)           0.618    19.487    number[27]_i_149_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.883 r  number_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.883    number_reg[27]_i_126_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.000 r  number_reg[27]_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.000    number_reg[27]_i_95_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.117 r  number_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.117    number_reg[27]_i_50_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.234 r  number_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.234    number_reg[27]_i_20_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.391 r  number_reg[27]_i_6/CO[1]
                         net (fo=28, routed)          0.969    21.360    number_reg[27]_i_6_n_2
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.332    21.692 r  number[5]_i_1/O
                         net (fo=1, routed)           0.000    21.692    number10_in[5]
    SLICE_X61Y27         FDRE                                         r  number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  number_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.031    15.101    number_reg[5]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -21.692    
  -------------------------------------------------------------------
                         slack                                 -6.591    

Slack (VIOLATED) :        -6.563ns  (required time - arrival time)
  Source:                 number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.525ns  (logic 7.810ns (47.261%)  route 8.715ns (52.739%))
  Logic Levels:           29  (CARRY4=21 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  number_reg[1]/Q
                         net (fo=30, routed)          0.605     6.263    number_reg_n_0_[1]
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.387 r  number[27]_i_120/O
                         net (fo=1, routed)           0.000     6.387    number[27]_i_120_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.919 r  number_reg[27]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.919    number_reg[27]_i_81_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  number_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.033    number_reg[27]_i_37_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  number_reg[27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    number_reg[27]_i_14_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  number_reg[27]_i_4/CO[3]
                         net (fo=430, routed)         1.382     8.643    number4
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.767 r  number[4]_i_50/O
                         net (fo=37, routed)          0.464     9.231    number[4]_i_50_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.355 r  number[0]_i_129/O
                         net (fo=2, routed)           0.647    10.002    number[0]_i_129_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.398 r  number_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.398    number_reg[0]_i_166_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  number_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    10.515    number_reg[0]_i_149_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  number_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.009    10.641    number_reg[0]_i_121_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  number_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.758    number_reg[0]_i_82_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.875 r  number_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.875    number_reg[0]_i_39_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.094 r  number_reg[4]_i_47/O[0]
                         net (fo=3, routed)           0.446    11.539    number_reg[4]_i_47_n_7
    SLICE_X57Y27         LUT2 (Prop_lut2_I0_O)        0.295    11.834 r  number[0]_i_56/O
                         net (fo=1, routed)           0.661    12.495    number[0]_i_56_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.002 r  number_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.002    number_reg[0]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.336 r  number_reg[4]_i_12/O[1]
                         net (fo=3, routed)           1.056    14.392    number_reg[4]_i_12_n_6
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.695 r  number[4]_i_5/O
                         net (fo=2, routed)           0.653    15.348    number[4]_i_5_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.855 r  number_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.855    number_reg[4]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.168 r  number_reg[8]_i_2/O[3]
                         net (fo=5, routed)           0.644    16.812    number_reg[8]_i_2_n_4
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.306    17.118 r  number[27]_i_160/O
                         net (fo=1, routed)           0.000    17.118    number[27]_i_160_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.651 r  number_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    17.651    number_reg[27]_i_143_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.974 r  number_reg[27]_i_121/O[1]
                         net (fo=3, routed)           0.589    18.563    number_reg[27]_i_121_n_6
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.306    18.869 r  number[27]_i_149/O
                         net (fo=1, routed)           0.618    19.487    number[27]_i_149_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.883 r  number_reg[27]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.883    number_reg[27]_i_126_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.000 r  number_reg[27]_i_95/CO[3]
                         net (fo=1, routed)           0.000    20.000    number_reg[27]_i_95_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.117 r  number_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.117    number_reg[27]_i_50_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.234 r  number_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.234    number_reg[27]_i_20_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.391 r  number_reg[27]_i_6/CO[1]
                         net (fo=28, routed)          0.943    21.334    number_reg[27]_i_6_n_2
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.332    21.666 r  number[18]_i_1/O
                         net (fo=1, routed)           0.000    21.666    number10_in[18]
    SLICE_X61Y28         FDRE                                         r  number_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  number_reg[18]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y28         FDRE (Setup_fdre_C_D)        0.031    15.103    number_reg[18]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -21.666    
  -------------------------------------------------------------------
                         slack                                 -6.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  num1_reg[1]/Q
                         net (fo=1, routed)           0.112     1.725    num1_reg_n_0_[1]
    SLICE_X65Y16         FDRE                                         r  hex1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  hex1_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.066     1.553    hex1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  num1_reg[0]/Q
                         net (fo=1, routed)           0.116     1.751    num1_reg_n_0_[0]
    SLICE_X65Y16         FDRE                                         r  hex1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  hex1_reg[0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.070     1.557    hex1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mux/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    mux/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  mux/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  mux/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    mux/counter_reg_n_0_[10]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  mux/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    mux/counter_reg[8]_i_1_n_5
    SLICE_X64Y28         FDRE                                         r  mux/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    mux/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  mux/counter_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    mux/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mux/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.583     1.466    mux/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  mux/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  mux/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.745    mux/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  mux/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    mux/counter_reg[0]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  mux/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.851     1.978    mux/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  mux/counter_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    mux/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mux/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    mux/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  mux/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  mux/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    mux/counter_reg_n_0_[6]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  mux/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    mux/counter_reg[4]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  mux/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.980    mux/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  mux/counter_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    mux/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 mux/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    mux/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  mux/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  mux/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    mux/counter_reg_n_0_[10]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  mux/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    mux/counter_reg[8]_i_1_n_4
    SLICE_X64Y28         FDRE                                         r  mux/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    mux/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  mux/counter_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    mux/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 mux/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.583     1.466    mux/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  mux/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  mux/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.745    mux/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.891 r  mux/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    mux/counter_reg[0]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  mux/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.851     1.978    mux/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  mux/counter_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    mux/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 mux/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    mux/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  mux/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  mux/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    mux/counter_reg_n_0_[6]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  mux/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    mux/counter_reg[4]_i_1_n_4
    SLICE_X64Y27         FDRE                                         r  mux/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.980    mux/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  mux/counter_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    mux/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 mux/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.308%)  route 0.144ns (46.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    mux/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  mux/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  mux/counter_reg[15]/Q
                         net (fo=19, routed)          0.144     1.777    mux/counter_reg[15]
    SLICE_X64Y29         FDRE                                         r  mux/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    mux/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  mux/counter_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_R)         0.009     1.478    mux/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 mux/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.308%)  route 0.144ns (46.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    mux/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  mux/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  mux/counter_reg[15]/Q
                         net (fo=19, routed)          0.144     1.777    mux/counter_reg[15]
    SLICE_X64Y29         FDRE                                         r  mux/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    mux/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  mux/counter_reg[13]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_R)         0.009     1.478    mux/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   hex1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   hex1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   hex1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   hex1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   mux/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   mux/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   mux/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   num1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y28   number_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   number_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   number_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   number_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   number_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   number_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   mux/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   hex1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   mux/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   number_reg[15]/C



