{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368641859157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368641859157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 11:17:39 2013 " "Processing started: Wed May 15 11:17:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368641859157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368641859157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0-video-card -c de0-video-card " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0-video-card -c de0-video-card" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368641859157 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1368641859382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "line_buffer LINE_BUFFER Top.v(21) " "Verilog HDL Declaration information at Top.v(21): object \"line_buffer\" differs only in case from object \"LINE_BUFFER\" in the same scope" {  } { { "Top.v" "" { Text "C:/Users/fox/programming/eece444-video-card/de0-nano/Top.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368641859424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/fox/programming/eece444-video-card/de0-nano/Top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368641859425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368641859425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/fox/programming/eece444-video-card/de0-nano/Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368641859427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368641859427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FontRom.v(32) " "Verilog HDL warning at FontRom.v(32): extended using \"x\" or \"z\"" {  } { { "FontRom.v" "" { Text "C:/Users/fox/programming/eece444-video-card/de0-nano/FontRom.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1368641859428 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FontRom.v(24) " "Verilog HDL information at FontRom.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "FontRom.v" "" { Text "C:/Users/fox/programming/eece444-video-card/de0-nano/FontRom.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1368641859428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontrom.v 1 1 " "Found 1 design units, including 1 entities, in source file fontrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 FontRom " "Found entity 1: FontRom" {  } { { "FontRom.v" "" { Text "C:/Users/fox/programming/eece444-video-card/de0-nano/FontRom.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368641859428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368641859428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LineBuffer " "Found entity 1: LineBuffer" {  } { { "LineBuffer.v" "" { Text "C:/Users/fox/programming/eece444-video-card/de0-nano/LineBuffer.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368641859430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368641859430 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "line_buffer Top.v(66) " "Verilog HDL Procedural Assignment error at Top.v(66): object \"line_buffer\" on left-hand side of assignment must have a variable data type" {  } { { "Top.v" "" { Text "C:/Users/fox/programming/eece444-video-card/de0-nano/Top.v" 66 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1368641859430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fox/programming/eece444-video-card/de0-nano/output_files/de0-video-card.map.smsg " "Generated suppressed messages file C:/Users/fox/programming/eece444-video-card/de0-nano/output_files/de0-video-card.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1368641859447 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368641859476 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 15 11:17:39 2013 " "Processing ended: Wed May 15 11:17:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368641859476 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368641859476 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368641859476 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368641859476 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368641860039 ""}
