<Results/19_02_20_21.33.55/multi_tcp_bi_1_L/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7797
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9765.22 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6442.14 --|
|-- Mem Ch  2: Reads (MB/s):    62.35 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    23.21 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    62.35 --||-- NODE 1 Mem Read (MB/s) :  9765.22 --|
|-- NODE 0 Mem Write(MB/s) :    23.21 --||-- NODE 1 Mem Write(MB/s) :  6442.14 --|
|-- NODE 0 P. Write (T/s):      31158 --||-- NODE 1 P. Write (T/s):     159316 --|
|-- NODE 0 Memory (MB/s):       85.56 --||-- NODE 1 Memory (MB/s):    16207.37 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9827.57                --|
            |--                System Write Throughput(MB/s):       6465.35                --|
            |--               System Memory Throughput(MB/s):      16292.92                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 78d1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8100          84    4019 K  1802 K    528       0     636  
 1      55 M        12 K    18 M   130 M     54 M     0     615 K
-----------------------------------------------------------------------
 *      55 M        13 K    22 M   132 M     54 M     0     616 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.10        Core1: 174.63        
Core2: 24.94        Core3: 167.51        
Core4: 21.99        Core5: 171.29        
Core6: 21.87        Core7: 142.85        
Core8: 17.23        Core9: 79.01        
Core10: 20.93        Core11: 192.41        
Core12: 22.58        Core13: 198.32        
Core14: 24.14        Core15: 196.22        
Core16: 25.50        Core17: 146.59        
Core18: 19.06        Core19: 139.28        
Core20: 17.64        Core21: 152.33        
Core22: 26.81        Core23: 139.51        
Core24: 20.03        Core25: 141.71        
Core26: 21.58        Core27: 196.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.88
Socket1: 168.67
DDR read Latency(ns)
Socket0: 44027.89
Socket1: 228.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.37        Core1: 176.85        
Core2: 19.13        Core3: 168.98        
Core4: 21.93        Core5: 172.15        
Core6: 21.40        Core7: 140.30        
Core8: 19.55        Core9: 73.82        
Core10: 18.62        Core11: 192.08        
Core12: 20.61        Core13: 198.21        
Core14: 18.20        Core15: 197.53        
Core16: 23.85        Core17: 143.93        
Core18: 21.72        Core19: 136.91        
Core20: 10.41        Core21: 151.42        
Core22: 17.55        Core23: 146.12        
Core24: 21.46        Core25: 140.25        
Core26: 21.10        Core27: 197.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.32
Socket1: 168.83
DDR read Latency(ns)
Socket0: 44297.27
Socket1: 231.93
irq_total: 142647.916802457
cpu_total: 45.39
cpu_0: 1.60
cpu_1: 100.00
cpu_2: 0.60
cpu_3: 100.00
cpu_4: 1.00
cpu_5: 100.00
cpu_6: 0.40
cpu_7: 91.02
cpu_8: 0.40
cpu_9: 5.46
cpu_10: 0.27
cpu_11: 100.00
cpu_12: 0.33
cpu_13: 100.00
cpu_14: 0.27
cpu_15: 100.00
cpu_16: 0.20
cpu_17: 96.21
cpu_18: 3.26
cpu_19: 93.61
cpu_20: 1.53
cpu_21: 91.08
cpu_22: 0.93
cpu_23: 89.55
cpu_24: 0.93
cpu_25: 91.48
cpu_26: 0.67
cpu_27: 100.00
enp130s0f0_tx_packets: 208538
enp130s0f1_tx_packets: 205082
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 413620
enp130s0f0_rx_bytes: 1232050693
enp130s0f1_rx_bytes: 2133309298
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3365359991
enp130s0f0_rx_packets: 168578
enp130s0f1_rx_packets: 268295
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 436873
enp130s0f0_rx_bytes_phy: 1240303578
enp130s0f1_rx_bytes_phy: 2147331638
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3387635216
enp130s0f0_tx_bytes_phy: 1810825292
enp130s0f1_tx_bytes_phy: 1725788010
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3536613302
enp130s0f0_tx_packets_phy: 219254
enp130s0f1_tx_packets_phy: 224665
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 443919
enp130s0f0_rx_packets_phy: 168579
enp130s0f1_rx_packets_phy: 268288
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 436867
enp130s0f0_tx_bytes: 1809264208
enp130s0f1_tx_bytes: 1723682706
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3532946914


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.22        Core1: 178.00        
Core2: 24.76        Core3: 166.84        
Core4: 21.80        Core5: 169.65        
Core6: 21.41        Core7: 145.13        
Core8: 20.40        Core9: 74.25        
Core10: 17.84        Core11: 190.91        
Core12: 15.83        Core13: 196.87        
Core14: 21.16        Core15: 197.36        
Core16: 25.00        Core17: 147.53        
Core18: 16.16        Core19: 141.47        
Core20: 11.87        Core21: 151.53        
Core22: 17.71        Core23: 134.94        
Core24: 11.14        Core25: 145.02        
Core26: 18.04        Core27: 197.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.28
Socket1: 168.86
DDR read Latency(ns)
Socket0: 41755.60
Socket1: 228.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.71        Core1: 175.64        
Core2: 18.56        Core3: 166.19        
Core4: 21.00        Core5: 172.77        
Core6: 19.50        Core7: 131.81        
Core8: 21.47        Core9: 75.47        
Core10: 21.66        Core11: 190.36        
Core12: 12.93        Core13: 194.97        
Core14: 20.23        Core15: 195.18        
Core16: 19.85        Core17: 144.83        
Core18: 21.60        Core19: 138.94        
Core20: 19.24        Core21: 152.12        
Core22: 22.28        Core23: 144.55        
Core24: 20.65        Core25: 138.28        
Core26: 10.45        Core27: 196.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.56
Socket1: 167.29
DDR read Latency(ns)
Socket0: 44324.71
Socket1: 236.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.88        Core1: 178.16        
Core2: 21.43        Core3: 170.03        
Core4: 20.19        Core5: 173.49        
Core6: 22.47        Core7: 144.65        
Core8: 21.32        Core9: 75.56        
Core10: 17.90        Core11: 192.92        
Core12: 16.60        Core13: 196.53        
Core14: 20.67        Core15: 197.05        
Core16: 27.02        Core17: 145.26        
Core18: 24.14        Core19: 143.80        
Core20: 23.19        Core21: 149.63        
Core22: 20.37        Core23: 143.91        
Core24: 20.87        Core25: 141.23        
Core26: 10.60        Core27: 198.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.65
Socket1: 169.89
DDR read Latency(ns)
Socket0: 45699.12
Socket1: 236.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.98        Core1: 174.83        
Core2: 19.21        Core3: 166.78        
Core4: 22.60        Core5: 168.59        
Core6: 20.38        Core7: 143.14        
Core8: 21.48        Core9: 79.91        
Core10: 21.66        Core11: 190.81        
Core12: 24.39        Core13: 196.80        
Core14: 21.77        Core15: 196.26        
Core16: 26.93        Core17: 144.94        
Core18: 30.26        Core19: 141.77        
Core20: 24.75        Core21: 148.35        
Core22: 29.72        Core23: 135.94        
Core24: 25.32        Core25: 140.82        
Core26: 12.62        Core27: 196.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.48
Socket1: 167.63
DDR read Latency(ns)
Socket0: 45291.03
Socket1: 236.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31564
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14449174734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14449183482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7224595030; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7224595030; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7224679857; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7224679857; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6020574640; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4005596; Consumed Joules: 244.48; Watts: 40.72; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 688917; Consumed DRAM Joules: 10.54; DRAM Watts: 1.76
S1P0; QPIClocks: 14449245386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14449252058; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7224723243; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7224723243; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7224638087; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7224638087; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008014738; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7322452; Consumed Joules: 446.93; Watts: 74.44; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1734093; Consumed DRAM Joules: 26.53; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c86
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.38   0.02    0.88     148 K    987 K    0.85    0.36    0.00    0.00     8960       10        2     70
   1    1     0.03   0.03   1.20    1.20      31 M     37 M    0.15    0.22    0.09    0.11     1120     4047       17     55
   2    0     0.00   0.75   0.01    0.60      58 K    369 K    0.84    0.30    0.00    0.01     1736        3        0     69
   3    1     0.06   0.05   1.20    1.20      29 M     36 M    0.19    0.28    0.05    0.06     1456     4177        8     55
   4    0     0.00   0.64   0.00    0.60      26 K    224 K    0.88    0.31    0.00    0.01      336        1        0     69
   5    1     0.06   0.05   1.20    1.20      29 M     36 M    0.18    0.26    0.05    0.06     1792     3935        5     56
   6    0     0.00   0.59   0.00    0.60      26 K    221 K    0.88    0.24    0.00    0.01      112        0        0     69
   7    1     0.04   0.04   1.09    1.20      24 M     30 M    0.21    0.24    0.06    0.08     3080     4717        4     55
   8    0     0.00   0.67   0.01    0.61      47 K    351 K    0.87    0.26    0.00    0.01     1176        1        0     69
   9    1     0.03   0.39   0.07    0.60     906 K   2676 K    0.66    0.16    0.00    0.01      336      117       38     57
  10    0     0.00   0.52   0.00    0.60      12 K    117 K    0.90    0.21    0.00    0.01      336        1        0     68
  11    1     0.05   0.04   1.20    1.20      32 M     38 M    0.15    0.24    0.07    0.08     1568     2930       20     54
  12    0     0.00   0.45   0.00    0.60      35 K    272 K    0.87    0.14    0.00    0.02      672        0        1     70
  13    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.21    0.09    0.10     1736     2791       40     54
  14    0     0.00   0.67   0.00    0.60      16 K    146 K    0.89    0.21    0.00    0.01     1288        1        0     70
  15    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.22    0.09    0.11     2072     2923        4     54
  16    0     0.00   0.38   0.00    0.60      11 K    131 K    0.91    0.14    0.00    0.02      336        1        0     69
  17    1     0.08   0.07   1.16    1.20      24 M     31 M    0.21    0.28    0.03    0.04     3416     4893        7     55
  18    0     0.00   0.35   0.00    0.60      10 K    130 K    0.92    0.19    0.00    0.01      616        0        1     69
  19    1     0.05   0.05   1.13    1.20      24 M     30 M    0.21    0.26    0.05    0.06     2240     4537        9     56
  20    0     0.00   0.44   0.00    0.60      10 K    130 K    0.92    0.21    0.00    0.01     1064        2        0     70
  21    1     0.06   0.05   1.09    1.20      24 M     30 M    0.20    0.25    0.04    0.05     3696     4583       48     55
  22    0     0.00   0.39   0.00    0.60      10 K    126 K    0.92    0.20    0.00    0.01      112        0        0     71
  23    1     0.04   0.03   1.09    1.20      24 M     30 M    0.20    0.23    0.06    0.08     4816     5412       17     56
  24    0     0.09   1.78   0.05    1.09      52 K    925 K    0.94    0.58    0.00    0.00    10080        7        1     70
  25    1     0.05   0.05   1.10    1.20      23 M     29 M    0.20    0.27    0.05    0.06     4760     4864       47     55
  26    0     0.00   0.86   0.01    0.60      38 K    326 K    0.88    0.36    0.00    0.01     1512        3        0     69
  27    1     0.03   0.02   1.20    1.20      34 M     40 M    0.13    0.22    0.12    0.14      504     2784       40     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.27   0.01    0.81     505 K   4463 K    0.89    0.38    0.00    0.00    28336       30        3     61
 SKT    1     0.05   0.04   1.08    1.19     372 M    454 M    0.18    0.24    0.06    0.07    32592    52710      304     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     373 M    459 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7880 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.68 %

 C1 core residency: 6.73 %; C3 core residency: 0.28 %; C6 core residency: 47.31 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5058 M   5057 M   |    5%     5%   
 SKT    1     4967 M   4968 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.30     0.11     204.62       8.76         182.02
 SKT   1    49.02    32.34     375.66      22.19         401.65
---------------------------------------------------------------------------------------------------------------
       *    49.33    32.45     580.28      30.95         402.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/19_02_20_21.33.55/multi_tcp_bi_1_L/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e5d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9796.92 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6453.50 --|
|-- Mem Ch  2: Reads (MB/s):    70.19 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    23.07 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    70.19 --||-- NODE 1 Mem Read (MB/s) :  9796.92 --|
|-- NODE 0 Mem Write(MB/s) :    23.07 --||-- NODE 1 Mem Write(MB/s) :  6453.50 --|
|-- NODE 0 P. Write (T/s):      31228 --||-- NODE 1 P. Write (T/s):     161379 --|
|-- NODE 0 Memory (MB/s):       93.26 --||-- NODE 1 Memory (MB/s):    16250.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9867.11                --|
            |--                System Write Throughput(MB/s):       6476.57                --|
            |--               System Memory Throughput(MB/s):      16343.69                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f93
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8148          60    3861 K  3150 K    552     372     516  
 1      56 M        16 K    18 M   128 M     54 M     0     633 K
-----------------------------------------------------------------------
 *      56 M        17 K    21 M   132 M     54 M   372     634 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.10        Core1: 170.74        
Core2: 21.04        Core3: 170.59        
Core4: 22.16        Core5: 170.25        
Core6: 19.76        Core7: 138.78        
Core8: 19.88        Core9: 72.45        
Core10: 21.53        Core11: 197.71        
Core12: 21.18        Core13: 188.91        
Core14: 21.26        Core15: 195.41        
Core16: 23.11        Core17: 152.78        
Core18: 22.28        Core19: 135.30        
Core20: 21.75        Core21: 147.23        
Core22: 22.56        Core23: 133.15        
Core24: 10.44        Core25: 146.29        
Core26: 22.13        Core27: 183.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.97
Socket1: 166.02
DDR read Latency(ns)
Socket0: 36897.11
Socket1: 228.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.85        Core1: 171.81        
Core2: 18.90        Core3: 169.58        
Core4: 26.38        Core5: 171.68        
Core6: 19.67        Core7: 138.10        
Core8: 19.97        Core9: 72.79        
Core10: 21.20        Core11: 197.97        
Core12: 21.22        Core13: 187.72        
Core14: 20.53        Core15: 195.26        
Core16: 20.77        Core17: 149.91        
Core18: 22.85        Core19: 140.77        
Core20: 21.23        Core21: 144.44        
Core22: 20.04        Core23: 138.17        
Core24: 12.79        Core25: 144.81        
Core26: 10.93        Core27: 184.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.88
Socket1: 166.42
DDR read Latency(ns)
Socket0: 38511.88
Socket1: 232.36
irq_total: 145892.374381735
cpu_total: 45.26
cpu_0: 1.53
cpu_1: 100.00
cpu_2: 0.67
cpu_3: 100.00
cpu_4: 0.86
cpu_5: 100.00
cpu_6: 1.00
cpu_7: 94.54
cpu_8: 0.60
cpu_9: 16.50
cpu_10: 0.73
cpu_11: 100.00
cpu_12: 0.67
cpu_13: 100.00
cpu_14: 0.60
cpu_15: 100.00
cpu_16: 0.20
cpu_17: 84.50
cpu_18: 0.27
cpu_19: 89.49
cpu_20: 0.27
cpu_21: 86.69
cpu_22: 0.20
cpu_23: 96.27
cpu_24: 4.06
cpu_25: 85.96
cpu_26: 1.46
cpu_27: 100.00
enp130s0f0_rx_bytes_phy: 1194282264
enp130s0f1_rx_bytes_phy: 2221332350
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3415614614
enp130s0f0_tx_packets_phy: 219021
enp130s0f1_tx_packets_phy: 228717
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 447738
enp130s0f0_tx_packets: 209399
enp130s0f1_tx_packets: 209326
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 418725
enp130s0f0_tx_bytes_phy: 1819537130
enp130s0f1_tx_bytes_phy: 1748238736
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3567775866
enp130s0f0_rx_packets_phy: 162677
enp130s0f1_rx_packets_phy: 276850
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 439527
enp130s0f0_rx_packets: 162681
enp130s0f1_rx_packets: 276845
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 439526
enp130s0f0_tx_bytes: 1818071782
enp130s0f1_tx_bytes: 1746171756
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3564243538
enp130s0f0_rx_bytes: 1186651947
enp130s0f1_rx_bytes: 2206636794
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3393288741


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.79        Core1: 173.97        
Core2: 14.38        Core3: 169.21        
Core4: 20.78        Core5: 170.57        
Core6: 19.22        Core7: 133.09        
Core8: 21.61        Core9: 70.55        
Core10: 20.92        Core11: 197.46        
Core12: 21.51        Core13: 187.79        
Core14: 20.64        Core15: 195.43        
Core16: 22.11        Core17: 147.81        
Core18: 20.87        Core19: 134.70        
Core20: 21.00        Core21: 145.50        
Core22: 19.48        Core23: 136.55        
Core24: 10.00        Core25: 145.39        
Core26: 13.56        Core27: 184.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.39
Socket1: 165.41
DDR read Latency(ns)
Socket0: 37795.22
Socket1: 234.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.85        Core1: 174.81        
Core2: 22.87        Core3: 171.72        
Core4: 18.73        Core5: 172.73        
Core6: 20.82        Core7: 133.34        
Core8: 18.18        Core9: 70.10        
Core10: 20.92        Core11: 198.67        
Core12: 21.98        Core13: 188.23        
Core14: 20.53        Core15: 196.85        
Core16: 20.90        Core17: 150.14        
Core18: 25.11        Core19: 139.09        
Core20: 21.87        Core21: 149.41        
Core22: 23.40        Core23: 137.22        
Core24: 12.67        Core25: 146.54        
Core26: 10.59        Core27: 183.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.82
Socket1: 166.89
DDR read Latency(ns)
Socket0: 40133.13
Socket1: 233.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.73        Core1: 172.67        
Core2: 22.09        Core3: 173.32        
Core4: 21.63        Core5: 171.50        
Core6: 24.69        Core7: 133.56        
Core8: 25.40        Core9: 72.28        
Core10: 20.76        Core11: 196.79        
Core12: 21.13        Core13: 188.61        
Core14: 20.52        Core15: 195.81        
Core16: 23.06        Core17: 147.48        
Core18: 23.67        Core19: 141.80        
Core20: 22.64        Core21: 142.92        
Core22: 25.11        Core23: 133.76        
Core24: 24.72        Core25: 145.36        
Core26: 12.84        Core27: 182.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.91
Socket1: 165.72
DDR read Latency(ns)
Socket0: 40563.33
Socket1: 236.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.11        Core1: 177.37        
Core2: 19.96        Core3: 173.34        
Core4: 24.94        Core5: 174.37        
Core6: 21.87        Core7: 137.86        
Core8: 20.66        Core9: 76.10        
Core10: 21.24        Core11: 200.75        
Core12: 20.92        Core13: 191.45        
Core14: 20.85        Core15: 198.89        
Core16: 21.59        Core17: 150.09        
Core18: 22.58        Core19: 139.20        
Core20: 20.12        Core21: 145.96        
Core22: 20.47        Core23: 142.69        
Core24: 11.79        Core25: 145.23        
Core26: 24.10        Core27: 186.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.07
Socket1: 168.70
DDR read Latency(ns)
Socket0: 40320.02
Socket1: 236.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 828
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14432074322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14432082094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7216046906; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7216046906; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7216135746; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7216135746; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013474524; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4020826; Consumed Joules: 245.41; Watts: 40.84; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 689760; Consumed DRAM Joules: 10.55; DRAM Watts: 1.76
S1P0; QPIClocks: 14432164430; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14432175122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216179239; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216179239; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216096287; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216096287; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012811215; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7339840; Consumed Joules: 447.99; Watts: 74.55; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1729932; Consumed DRAM Joules: 26.47; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.32   0.02    0.87     159 K   1212 K    0.87    0.30    0.00    0.00     7448       11        2     70
   1    1     0.05   0.04   1.20    1.20      32 M     38 M    0.16    0.24    0.07    0.08     2688     4083       48     55
   2    0     0.03   1.61   0.02    0.92      41 K    494 K    0.92    0.48    0.00    0.00     4872        8        1     69
   3    1     0.05   0.04   1.20    1.20      30 M     37 M    0.17    0.25    0.06    0.08     2744     4059        3     55
   4    0     0.07   1.67   0.04    1.01      59 K    955 K    0.94    0.57    0.00    0.00     7560       12        2     70
   5    1     0.05   0.04   1.20    1.20      31 M     38 M    0.17    0.25    0.07    0.08     3080     4208       15     55
   6    0     0.00   0.73   0.01    0.60      28 K    275 K    0.90    0.32    0.00    0.01      840        1        1     69
   7    1     0.06   0.05   1.15    1.20      25 M     31 M    0.19    0.29    0.04    0.05     2968     4378        4     55
   8    0     0.00   0.69   0.01    0.60      27 K    248 K    0.89    0.32    0.00    0.01      784        3        0     68
   9    1     0.06   0.41   0.14    0.62    1615 K   2675 K    0.40    0.40    0.00    0.00      448      104        8     56
  10    0     0.00   0.69   0.01    0.60      29 K    294 K    0.90    0.31    0.00    0.01     1008        1        0     68
  11    1     0.02   0.02   1.20    1.20      36 M     42 M    0.13    0.20    0.14    0.17     1344     2998        2     54
  12    0     0.00   0.62   0.00    0.60      25 K    256 K    0.90    0.28    0.00    0.01      952        1        0     69
  13    1     0.05   0.04   1.20    1.20      33 M     39 M    0.16    0.24    0.06    0.07     2016     2516       58     54
  14    0     0.00   0.66   0.00    0.60      17 K    176 K    0.90    0.33    0.00    0.01     1008        2        0     70
  15    1     0.03   0.02   1.20    1.20      35 M     40 M    0.13    0.21    0.13    0.15     1232     3799        1     54
  16    0     0.00   0.57   0.00    0.60      43 K    414 K    0.90    0.16    0.00    0.02      392        1        0     70
  17    1     0.05   0.05   1.03    1.20      24 M     29 M    0.19    0.25    0.05    0.06     2408     4404       16     54
  18    0     0.01   0.55   0.01    0.60     106 K   1039 K    0.90    0.08    0.00    0.02     1624        3        0     70
  19    1     0.04   0.04   1.09    1.20      24 M     31 M    0.21    0.25    0.06    0.08     2576     4150        8     56
  20    0     0.00   0.46   0.01    0.60      52 K    529 K    0.90    0.10    0.00    0.02      280        1        0     70
  21    1     0.04   0.04   1.06    1.20      24 M     30 M    0.20    0.25    0.05    0.07     3752     4362       46     55
  22    0     0.00   0.35   0.00    0.60      15 K    190 K    0.92    0.15    0.00    0.02      560        1        0     70
  23    1     0.06   0.05   1.16    1.20      25 M     32 M    0.21    0.28    0.04    0.05     2968     4980        6     55
  24    0     0.00   0.45   0.00    0.60      49 K    205 K    0.76    0.30    0.00    0.01     2520        4        2     70
  25    1     0.05   0.05   1.06    1.20      23 M     29 M    0.20    0.27    0.04    0.06     3360     4401       22     55
  26    0     0.01   0.53   0.01    0.60     115 K   1090 K    0.89    0.09    0.00    0.02      616        1        1     69
  27    1     0.06   0.05   1.20    1.20      33 M     39 M    0.16    0.25    0.06    0.07     1624     2979        5     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.16   0.01    0.77     772 K   7384 K    0.90    0.31    0.00    0.00    30464       50        7     61
 SKT    1     0.05   0.04   1.08    1.19     382 M    464 M    0.18    0.25    0.06    0.07    33208    51421      242     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.18     383 M    471 M    0.19    0.25    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8521 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.82 %

 C1 core residency: 7.54 %; C3 core residency: 0.32 %; C6 core residency: 46.32 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5187 M   5192 M   |    5%     5%   
 SKT    1     5074 M   5073 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.37     0.13     209.83       8.96         191.94
 SKT   1    50.00    32.89     383.15      22.51         400.48
---------------------------------------------------------------------------------------------------------------
       *    50.37    33.02     592.98      31.47         401.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/19_02_20_21.33.55/multi_tcp_bi_1_L/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 68e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9783.94 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6454.00 --|
|-- Mem Ch  2: Reads (MB/s):    70.26 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    18.58 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    70.26 --||-- NODE 1 Mem Read (MB/s) :  9783.94 --|
|-- NODE 0 Mem Write(MB/s) :    18.58 --||-- NODE 1 Mem Write(MB/s) :  6454.00 --|
|-- NODE 0 P. Write (T/s):      31187 --||-- NODE 1 P. Write (T/s):     161078 --|
|-- NODE 0 Memory (MB/s):       88.84 --||-- NODE 1 Memory (MB/s):    16237.94 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9854.20                --|
            |--                System Write Throughput(MB/s):       6472.58                --|
            |--               System Memory Throughput(MB/s):      16326.79                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9276          12    2431 K  4802 K   3264       0     708  
 1      60 M        16 K    18 M   135 M     56 M    36     660 K
-----------------------------------------------------------------------
 *      60 M        16 K    20 M   140 M     56 M    36     660 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.14        Core1: 164.29        
Core2: 10.79        Core3: 164.05        
Core4: 19.29        Core5: 169.59        
Core6: 22.60        Core7: 139.27        
Core8: 21.62        Core9: 75.85        
Core10: 21.17        Core11: 192.17        
Core12: 20.34        Core13: 177.82        
Core14: 22.16        Core15: 192.12        
Core16: 18.92        Core17: 150.72        
Core18: 21.57        Core19: 130.05        
Core20: 22.13        Core21: 145.30        
Core22: 22.42        Core23: 122.74        
Core24: 19.65        Core25: 139.48        
Core26: 22.85        Core27: 182.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.19
Socket1: 161.41
DDR read Latency(ns)
Socket0: 38144.73
Socket1: 229.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.74        Core1: 169.35        
Core2: 13.90        Core3: 165.34        
Core4: 19.36        Core5: 173.09        
Core6: 17.06        Core7: 134.90        
Core8: 20.90        Core9: 73.59        
Core10: 22.68        Core11: 196.08        
Core12: 22.91        Core13: 180.17        
Core14: 19.07        Core15: 195.54        
Core16: 24.23        Core17: 151.87        
Core18: 22.28        Core19: 137.20        
Core20: 22.62        Core21: 148.03        
Core22: 22.38        Core23: 135.49        
Core24: 23.68        Core25: 142.70        
Core26: 22.97        Core27: 185.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 165.05
DDR read Latency(ns)
Socket0: 41204.93
Socket1: 236.11
irq_total: 149327.206672517
cpu_total: 44.73
cpu_0: 4.06
cpu_1: 100.00
cpu_2: 1.86
cpu_3: 100.00
cpu_4: 1.33
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 89.49
cpu_8: 1.20
cpu_9: 4.46
cpu_10: 0.60
cpu_11: 100.00
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 0.47
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 75.58
cpu_18: 0.40
cpu_19: 98.60
cpu_20: 0.20
cpu_21: 87.36
cpu_22: 0.27
cpu_23: 96.67
cpu_24: 0.73
cpu_25: 86.83
cpu_26: 0.40
cpu_27: 100.00
enp130s0f0_tx_bytes_phy: 1859414145
enp130s0f1_tx_bytes_phy: 1793448992
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3652863137
enp130s0f0_rx_bytes_phy: 1233438874
enp130s0f1_rx_bytes_phy: 2266131771
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3499570645
enp130s0f0_tx_packets: 214122
enp130s0f1_tx_packets: 214616
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 428738
enp130s0f0_tx_bytes: 1857871967
enp130s0f1_tx_bytes: 1791283187
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3649155154
enp130s0f0_rx_packets: 168269
enp130s0f1_rx_packets: 282841
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 451110
enp130s0f0_tx_packets_phy: 224519
enp130s0f1_tx_packets_phy: 234765
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 459284
enp130s0f0_rx_packets_phy: 168268
enp130s0f1_rx_packets_phy: 282845
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 451113
enp130s0f0_rx_bytes: 1225216775
enp130s0f1_rx_bytes: 2251193320
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3476410095


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.53        Core1: 165.15        
Core2: 17.38        Core3: 163.62        
Core4: 18.58        Core5: 168.48        
Core6: 19.58        Core7: 138.55        
Core8: 20.81        Core9: 73.50        
Core10: 21.01        Core11: 192.23        
Core12: 21.27        Core13: 175.74        
Core14: 21.01        Core15: 191.81        
Core16: 16.14        Core17: 149.96        
Core18: 19.65        Core19: 120.65        
Core20: 19.16        Core21: 143.55        
Core22: 21.96        Core23: 131.49        
Core24: 21.27        Core25: 141.26        
Core26: 20.83        Core27: 183.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.35
Socket1: 161.16
DDR read Latency(ns)
Socket0: 40370.94
Socket1: 235.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.71        Core1: 166.19        
Core2: 18.62        Core3: 164.80        
Core4: 23.28        Core5: 169.93        
Core6: 24.21        Core7: 138.83        
Core8: 24.70        Core9: 72.26        
Core10: 21.97        Core11: 193.76        
Core12: 21.07        Core13: 176.15        
Core14: 21.13        Core15: 192.56        
Core16: 24.06        Core17: 151.68        
Core18: 20.87        Core19: 128.09        
Core20: 24.35        Core21: 146.88        
Core22: 21.57        Core23: 133.81        
Core24: 23.70        Core25: 137.96        
Core26: 22.38        Core27: 184.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.24
Socket1: 162.58
DDR read Latency(ns)
Socket0: 43965.56
Socket1: 235.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.85        Core1: 165.71        
Core2: 20.27        Core3: 160.48        
Core4: 22.41        Core5: 169.29        
Core6: 10.03        Core7: 125.74        
Core8: 21.11        Core9: 77.70        
Core10: 21.06        Core11: 192.63        
Core12: 20.34        Core13: 177.42        
Core14: 20.87        Core15: 190.71        
Core16: 21.24        Core17: 148.58        
Core18: 24.92        Core19: 128.59        
Core20: 20.24        Core21: 145.67        
Core22: 22.24        Core23: 125.66        
Core24: 22.59        Core25: 141.17        
Core26: 20.88        Core27: 182.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.53
Socket1: 160.14
DDR read Latency(ns)
Socket0: 40364.72
Socket1: 234.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.63        Core1: 169.23        
Core2: 19.92        Core3: 163.95        
Core4: 23.48        Core5: 170.79        
Core6: 12.17        Core7: 132.43        
Core8: 21.24        Core9: 75.83        
Core10: 15.41        Core11: 194.28        
Core12: 20.65        Core13: 179.61        
Core14: 19.84        Core15: 193.98        
Core16: 18.54        Core17: 151.47        
Core18: 22.00        Core19: 131.20        
Core20: 25.20        Core21: 147.86        
Core22: 22.47        Core23: 132.27        
Core24: 22.78        Core25: 144.83        
Core26: 21.94        Core27: 186.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.68
Socket1: 163.75
DDR read Latency(ns)
Socket0: 40477.54
Socket1: 236.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds


Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2619
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14423057446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14423069326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211541077; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211541077; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211620858; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211620858; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009672046; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4026485; Consumed Joules: 245.76; Watts: 40.92; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 683324; Consumed DRAM Joules: 10.45; DRAM Watts: 1.74
S1P0; QPIClocks: 14423066614; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423076242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211631655; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211631655; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211550820; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211550820; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006635678; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7295983; Consumed Joules: 445.31; Watts: 74.14; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1727448; Consumed DRAM Joules: 26.43; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: b70
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   1.58   0.04    0.98     102 K   1068 K    0.90    0.46    0.00    0.00    11144       12        4     70
   1    1     0.05   0.04   1.20    1.20      32 M     38 M    0.17    0.26    0.07    0.08     2296     4215       30     55
   2    0     0.04   1.76   0.02    0.96      44 K    560 K    0.92    0.52    0.00    0.00     5432        6        2     69
   3    1     0.06   0.05   1.20    1.20      30 M     37 M    0.19    0.28    0.05    0.06     2800     3907       65     55
   4    0     0.00   0.61   0.01    0.60      37 K    359 K    0.90    0.23    0.00    0.01     1904        4        0     70
   5    1     0.04   0.03   1.20    1.20      33 M     39 M    0.16    0.23    0.09    0.11     4032     4549        1     55
   6    0     0.00   0.67   0.01    0.60      47 K    407 K    0.88    0.25    0.00    0.01      616        1        1     69
   7    1     0.04   0.04   1.09    1.20      24 M     31 M    0.23    0.25    0.06    0.08     2632     4345        8     55
   8    0     0.03   1.56   0.02    0.93      39 K    513 K    0.92    0.49    0.00    0.00     6272        7        2     65
   9    1     0.02   0.33   0.05    0.60     462 K   1185 K    0.61    0.11    0.00    0.01      280       92        8     56
  10    0     0.00   0.71   0.00    0.60      21 K    224 K    0.90    0.34    0.00    0.01      560        0        0     68
  11    1     0.03   0.02   1.20    1.20      37 M     42 M    0.13    0.20    0.15    0.17     1904     3278        5     54
  12    0     0.00   0.69   0.00    0.60      24 K    234 K    0.90    0.28    0.00    0.01      280        0        1     69
  13    1     0.07   0.06   1.20    1.20      32 M     39 M    0.16    0.28    0.05    0.06     1904     2624       43     53
  14    0     0.00   0.56   0.01    0.60      82 K    786 K    0.89    0.15    0.00    0.02      784        5        1     69
  15    1     0.03   0.02   1.20    1.20      36 M     41 M    0.13    0.21    0.13    0.15     2128     2995        1     54
  16    0     0.00   0.49   0.01    0.60     109 K   1107 K    0.90    0.11    0.00    0.02      168        4        0     70
  17    1     0.03   0.03   0.92    1.20      22 M     27 M    0.17    0.21    0.08    0.10     1624     4317       91     55
  18    0     0.01   0.56   0.01    0.60     105 K   1046 K    0.90    0.08    0.00    0.02     1568        2        1     70
  19    1     0.07   0.06   1.18    1.20      25 M     32 M    0.22    0.30    0.04    0.05     2800     4047       87     55
  20    0     0.00   0.44   0.00    0.60      62 K    421 K    0.85    0.12    0.00    0.02      952        3        2     70
  21    1     0.05   0.05   1.05    1.20      24 M     30 M    0.21    0.25    0.04    0.06     3024     4161       29     55
  22    0     0.00   0.40   0.00    0.60      17 K    210 K    0.92    0.20    0.00    0.01      504        1        0     70
  23    1     0.06   0.06   1.15    1.20      26 M     33 M    0.21    0.28    0.04    0.05     2800     4896        5     55
  24    0     0.00   0.41   0.00    0.60      20 K    236 K    0.91    0.13    0.00    0.02      952        1        1     71
  25    1     0.06   0.06   1.05    1.20      23 M     29 M    0.20    0.28    0.04    0.05     3304     4226       55     55
  26    0     0.00   0.43   0.00    0.60    9648      127 K    0.92    0.23    0.00    0.01      728        2        0     70
  27    1     0.05   0.04   1.20    1.20      33 M     39 M    0.15    0.26    0.06    0.07     1232     2568        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.17   0.01    0.76     725 K   7306 K    0.90    0.29    0.00    0.00    31864       48       15     61
 SKT    1     0.05   0.04   1.06    1.20     383 M    466 M    0.18    0.25    0.06    0.07    32760    50220      435     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.19     384 M    473 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8325 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.09 %

 C1 core residency: 7.21 %; C3 core residency: 0.47 %; C6 core residency: 47.23 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5109 M   5120 M   |    5%     5%   
 SKT    1     4997 M   4995 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.35     0.10     205.30       8.72         194.05
 SKT   1    48.91    32.30     373.68      22.06         401.99
---------------------------------------------------------------------------------------------------------------
       *    49.26    32.40     578.99      30.78         401.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
