
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075207395                       # Number of ticks simulated
final_tick                               400571921793                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183157                       # Simulator instruction rate (inst/s)
host_op_rate                                   246286                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  34512                       # Simulator tick rate (ticks/s)
host_mem_usage                               67383936                       # Number of bytes of host memory used
host_seconds                                 31154.64                       # Real time elapsed on the host
sim_insts                                  5706180526                       # Number of instructions simulated
sim_ops                                    7672958518                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         8576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        20096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        63616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        20096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        20224                       # Number of bytes read from this memory
system.physmem.bytes_read::total               187776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        80384                       # Number of bytes written to this memory
system.physmem.bytes_written::total             80384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           67                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          157                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          157                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          158                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1467                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             628                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  628                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3095217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7976136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1785702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18690348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2857123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     59166260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1785702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18690348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9285650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1785702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     18809394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               174641656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3095217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1785702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2857123                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1785702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1785702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19404628                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          74761391                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               74761391                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          74761391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3095217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7976136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1785702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18690348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2857123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     59166260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1785702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18690348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9285650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1785702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     18809394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              249403047                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210700                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172568                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21976                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86433                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21238                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2011492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1178644                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210700                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102011                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61076                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         49614                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124474                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2344735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.965367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2099929     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11230      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17824      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23875      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25128      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21391      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11493      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17591      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116274      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2344735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081716                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457116                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991100                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        70482                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244143                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38614                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34332                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444791                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38614                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1997089                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          13864                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43647                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238529                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12988                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1443053                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1734                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2014063                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6710376                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6710376                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          298829                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40473                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27284                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356987                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          331                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       177262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       431236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2344735                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578738                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1763287     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245344     10.46%     85.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122564      5.23%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86388      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69333      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28881      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18198      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9494      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1246      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2344735                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            310     12.74%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           889     36.52%     49.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1235     50.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141492     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20236      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123084      9.07%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72007      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356987                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.526283                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2434                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001794                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5061473                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1617232                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359421                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24616                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1466                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38614                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          10950                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1145                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439962                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136067                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72362                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25014                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1337090                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115703                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19896                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187691                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189544                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.518566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1335040                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334949                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767699                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2069552                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.517736                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370949                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209526                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22032                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2306121                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533555                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368658                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1794119     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257187     11.15%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93922      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44957      1.95%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42310      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22084      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16497      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8462      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26583      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2306121                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3719493                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2918561                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 233701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.578436                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.578436                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387832                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387832                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6016486                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1861091                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1338536                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          204358                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       167523                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21820                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        82300                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           77534                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20697                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1954599                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1167536                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             204358                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        98231                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               255200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          62902                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         94632                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           122092                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2345131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.609634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.961935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2089931     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           27094      1.16%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           31521      1.34%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           17202      0.73%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19516      0.83%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11247      0.48%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7634      0.33%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           20062      0.86%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          120924      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2345131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.079257                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.452808                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1938633                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       111175                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           252939                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2030                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40349                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33073                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          352                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1425180                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1948                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40349                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1942140                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15847                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        86464                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           251458                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8868                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1423281                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1726                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4375                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1980673                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6626104                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6626104                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1656218                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          324455                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          207                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            26289                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       136728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        73038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1709                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        16054                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1419100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1331114                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1937                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       198116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       462788                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2345131                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.567608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260682                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1785839     76.15%     76.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       223897      9.55%     85.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       121127      5.17%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        83746      3.57%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        73393      3.13%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        37439      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         9299      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5964      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4427      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2345131                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            327     10.70%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1409     46.11%     56.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1320     43.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1114821     83.75%     83.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20769      1.56%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          161      0.01%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       122986      9.24%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        72377      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1331114                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516249                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3056                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002296                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5012352                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1617614                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1306293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1334170                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3173                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27164                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2181                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           47                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40349                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11678                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1059                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1419468                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       136728                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        73038                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          207                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24744                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1309217                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       114873                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        21897                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              187213                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          182283                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             72340                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507756                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1306385                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1306293                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           777590                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2039823                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506622                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381205                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       972343                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1192823                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       226655                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21784                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2304782                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.517543                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.334936                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1817248     78.85%     78.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       226206      9.81%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        95227      4.13%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        56287      2.44%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        39183      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        25605      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13555      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10553      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        20918      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2304782                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       972343                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1192823                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                180421                       # Number of memory references committed
system.switch_cpus1.commit.loads               109564                       # Number of loads committed
system.switch_cpus1.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            170712                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1075379                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        24262                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        20918                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3703342                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2879307                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31876                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 233305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             972343                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1192823                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       972343                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.651776                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.651776                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377106                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377106                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5903132                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1816755                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1327256                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          230701                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       192242                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22716                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        89488                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           81990                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           24276                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1037                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1995809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1264909                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             230701                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       106266                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               262650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          64348                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         98426                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles         1064                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           125644                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2399395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.648373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.024270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2136745     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           15904      0.66%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20073      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           32188      1.34%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13097      0.55%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           17112      0.71%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           19858      0.83%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9352      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          135066      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2399395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089473                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490572                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1985183                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       111488                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           261356                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          159                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41203                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34792                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1545347                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41203                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1987667                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           6327                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        99146                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           258993                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6053                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1535470                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           845                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4118                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2145663                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7135256                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7135256                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1758080                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          387554                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          365                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            22327                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       145407                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          867                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16790                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1496949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1424007                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2005                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       204203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       432167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2399395                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.593486                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.317363                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1797663     74.92%     74.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       273366     11.39%     86.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       112124      4.67%     90.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        63540      2.65%     93.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        84605      3.53%     97.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27013      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        26402      1.10%     99.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        13580      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1102      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2399395                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10030     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1398     10.99%     89.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1290     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1199898     84.26%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19247      1.35%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       131012      9.20%     94.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73676      5.17%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1424007                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.552275                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              12718                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008931                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5262128                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1701539                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1384509                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1436725                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1128                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31142                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1414                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41203                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4728                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          643                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1497317                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       145407                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73996                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25850                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1397575                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       128258                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        26428                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              201910                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          196986                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             73652                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.542024                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1384543                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1384509                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           829205                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2229822                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.536957                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371870                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1022640                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1260033                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       237283                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22697                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2358192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534322                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.353454                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1824560     77.37%     77.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       270788     11.48%     88.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        98113      4.16%     93.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        48681      2.06%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44585      1.89%     96.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        18896      0.80%     97.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        18740      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8916      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24913      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2358192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1022640                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1260033                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                186847                       # Number of memory references committed
system.switch_cpus2.commit.loads               114265                       # Number of loads committed
system.switch_cpus2.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            182595                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1134450                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        26000                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24913                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3830582                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3035857                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 179041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1022640                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1260033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1022640                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.521353                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.521353                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.396613                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.396613                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6285732                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1937236                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1427064                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          192232                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       170387                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        16767                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       124594                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          119465                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           11823                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          565                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1992358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1088372                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             192232                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       131288                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               241564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          54484                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         49605                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           121843                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16358                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2321155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.529807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.783896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2079591     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           35889      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18962      0.82%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           34901      1.50%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           11767      0.51%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           32226      1.39%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5223      0.23%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9055      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           93541      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2321155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074554                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.422105                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1942611                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       100044                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           240946                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          274                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37279                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        19291                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1225734                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37279                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1948310                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          65408                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        18706                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           236287                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        15164                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1223113                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1002                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        13341                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1613399                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5552370                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5552370                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1283416                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          329967                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            28777                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       212992                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        36658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          198                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8320                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1214975                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1128944                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       233598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       491517                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2321155                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.486372                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.104415                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1825977     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       162438      7.00%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       157890      6.80%     92.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        95056      4.10%     96.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        50453      2.17%     98.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        13271      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        15401      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          367      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          302      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2321155                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2068     58.07%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           830     23.31%     81.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          663     18.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       890598     78.89%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         9230      0.82%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       192758     17.07%     96.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        36275      3.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1128944                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.437841                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3561                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003154                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4583699                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1448746                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1098425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1132505                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          976                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        45562                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1098                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37279                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          41443                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1833                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1215140                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           70                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       212992                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        36658                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        17712                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1112401                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       189478                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        16543                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              225746                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          168442                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             36268                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.431425                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1098809                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1098425                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           664065                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1474797                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.426004                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.450276                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       865165                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       979186                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       235999                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16501                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2283876                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.428739                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.294983                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1916872     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       145806      6.38%     90.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        92369      4.04%     94.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        28860      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        47584      2.08%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         9768      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6262      0.27%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5526      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        30829      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2283876                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       865165                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        979186                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                202987                       # Number of memory references committed
system.switch_cpus3.commit.loads               167427                       # Number of loads committed
system.switch_cpus3.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            150119                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           856764                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        12652                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        30829                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3468232                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2467685                       # The number of ROB writes
system.switch_cpus3.timesIdled                  44438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 257281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             865165                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               979186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       865165                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.980282                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.980282                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.335539                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.335539                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5156263                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1439975                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1286362                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2578166                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          178129                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       145308                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        19150                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        71832                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           67442                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           17622                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          827                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1723762                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1054177                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             178129                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        85064                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               215947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          60621                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        110641                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           107968                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        19116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2091109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.612936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.974001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1875162     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11315      0.54%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17987      0.86%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           27079      1.29%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           11438      0.55%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           13333      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           13797      0.66%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9992      0.48%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          111006      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2091109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.069091                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.408886                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1701303                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       133847                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           214225                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1319                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40410                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        28764                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1277292                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40410                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1705822                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          54835                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        64841                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           211089                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        14107                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1273833                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          777                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2783                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         1315                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1741383                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5938112                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5938112                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1424885                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          316311                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          298                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            40460                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       129752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        71324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3677                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        14138                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1269023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          301                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1180530                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1928                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       201154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       469446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2091109                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.564547                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.250629                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1587523     75.92%     75.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       204766      9.79%     85.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       112825      5.40%     91.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        74023      3.54%     94.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        67402      3.22%     97.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        20964      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        14993      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5245      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3368      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2091109                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            333     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1223     42.03%     53.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1354     46.53%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       971349     82.28%     82.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21725      1.84%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          130      0.01%     84.13% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.13% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       117607      9.96%     94.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        69719      5.91%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1180530                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.457895                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2910                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002465                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4457007                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1470557                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1158425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1183440                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         5550                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        28509                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         5066                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          935                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40410                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          43477                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1708                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1269328                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       129752                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        71324                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          168                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10185                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        11909                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        22094                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1163008                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       111258                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17522                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              180834                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          157669                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             69576                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.451099                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1158532                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1158425                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           685720                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1739650                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.449321                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.394171                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       854317                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1041983                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       228099                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          266                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        19455                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2050699                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.508111                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355818                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1628271     79.40%     79.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       201114      9.81%     89.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        83656      4.08%     93.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        42735      2.08%     95.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        31827      1.55%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18289      0.89%     97.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        11260      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9337      0.46%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24210      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2050699                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       854317                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1041983                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                167479                       # Number of memory references committed
system.switch_cpus4.commit.loads               101226                       # Number of loads committed
system.switch_cpus4.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            144792                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           941970                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        20331                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24210                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3296558                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2580784                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 487057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             854317                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1041983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       854317                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      3.017810                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                3.017810                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.331366                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.331366                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5279987                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1581937                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1210695                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           266                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          192571                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       170722                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        16791                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       124928                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          119797                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           11825                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          565                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1996767                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1090361                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             192571                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       131622                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               242018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          54579                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         50405                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           122098                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2326889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.529357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.783058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2084871     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           35990      1.55%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18976      0.82%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           35005      1.50%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11767      0.51%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           32329      1.39%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5232      0.22%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9060      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           93659      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2326889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074685                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.422877                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1945329                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       102531                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           241401                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          277                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         37350                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19291                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1227731                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         37350                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1951199                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          66704                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        19436                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           236635                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        15564                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1225129                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1001                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        13745                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1615776                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5561119                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5561119                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1285253                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          330507                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            29347                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       213584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        36662                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          199                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8320                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1216973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1130794                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       233988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       492411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2326889                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.485968                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.103850                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1830780     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       162816      7.00%     85.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       158124      6.80%     92.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        95336      4.10%     96.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        50487      2.17%     98.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        13272      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        15406      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          366      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          302      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2326889                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2069     58.07%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           831     23.32%     81.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          663     18.61%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       891902     78.87%     78.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9230      0.82%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       193300     17.09%     96.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        36279      3.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1130794                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.438558                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3563                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003151                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4593135                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1451134                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1100224                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1134357                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          976                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        45684                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1098                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         37350                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          41865                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1892                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1217138                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           72                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       213584                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        36662                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10054                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        17736                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1114246                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       190018                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        16548                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              226290                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          168744                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             36272                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.432140                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1100609                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1100224                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           665207                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1476281                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.426702                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.450596                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       866726                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       980747                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       236436                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16525                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2289539                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.428360                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294595                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1922033     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       145935      6.37%     90.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        92529      4.04%     94.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        28897      1.26%     95.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        47688      2.08%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         9766      0.43%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6261      0.27%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5525      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        30905      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2289539                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       866726                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        980747                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                203461                       # Number of memory references committed
system.switch_cpus5.commit.loads               167897                       # Number of loads committed
system.switch_cpus5.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            150377                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           858071                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12654                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        30905                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3475817                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2471752                       # The number of ROB writes
system.switch_cpus5.timesIdled                  44507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 251547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             866726                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               980747                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       866726                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.974915                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.974915                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.336144                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.336144                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5165198                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1442095                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1288846                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          210046                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       171995                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22354                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        85147                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           80472                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21202                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1024                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2015370                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1176242                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             210046                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       101674                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               244231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61995                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         52438                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           124980                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        22199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2351400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.614596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.961272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2107169     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11373      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17667      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           23703      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           25098      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           21141      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           11407      0.49%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           17930      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          115912      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2351400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081463                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.456184                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1994908                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        73345                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           243603                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          390                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39152                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34266                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1441827                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1250                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39152                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2000777                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          14197                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        46288                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           238133                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12849                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1440354                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1677                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2010442                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6696844                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6696844                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1709693                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          300747                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          350                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            40632                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       135831                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        72157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        27975                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1437348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1354365                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          308                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       178204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       433389                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2351400                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575982                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.263456                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1771056     75.32%     75.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       244529     10.40%     85.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       122519      5.21%     90.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        86697      3.69%     94.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        69240      2.94%     97.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        28377      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18298      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         9398      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1286      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2351400                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            315     12.91%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           898     36.80%     49.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1227     50.29%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1139568     84.14%     84.14% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20158      1.49%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       122673      9.06%     94.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        71798      5.30%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1354365                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.525266                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2440                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001802                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5062878                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1615919                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1331923                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1356805                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2677                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        24726                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1478                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39152                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          11227                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1177                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1437703                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       135831                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        72157                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          181                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12277                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13117                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25394                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1334126                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       115342                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20239                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              187121                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          188963                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             71779                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.517417                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1332017                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1331923                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           765940                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2064267                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.516562                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371047                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       996818                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1226510                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       211206                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22411                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2312248                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.530441                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.365217                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1801833     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       256471     11.09%     89.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        93687      4.05%     93.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        44713      1.93%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        41937      1.81%     96.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        22127      0.96%     97.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        16565      0.72%     98.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8567      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        26348      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2312248                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       996818                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1226510                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                181784                       # Number of memory references committed
system.switch_cpus6.commit.loads               111105                       # Number of loads committed
system.switch_cpus6.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            176833                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1105083                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25252                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        26348                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3723603                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2914591                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 227036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             996818                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1226510                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       996818                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.586667                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.586667                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.386598                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.386598                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6002267                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1856981                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1335591                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          192725                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       170876                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        16798                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       125082                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          119951                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           11825                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          565                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1998625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1091269                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             192725                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       131776                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               242229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          54614                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         50351                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           122209                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        16384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2328932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.529282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.782878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2086703     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           36042      1.55%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18981      0.82%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           35053      1.51%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11767      0.51%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           32377      1.39%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            5233      0.22%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9060      0.39%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           93716      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2328932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074745                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.423229                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1948841                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       100824                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           241613                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          275                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37378                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19291                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1228634                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37378                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1954540                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          67066                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        17821                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           236956                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        15170                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1226035                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1001                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        13349                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1616844                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5565050                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5565050                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1286117                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          330727                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            28788                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       213856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        36662                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          198                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8320                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1217884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1131651                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       234181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       492781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2328932                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.485910                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.103740                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1832528     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       162638      6.98%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       158550      6.81%     92.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        95354      4.09%     96.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        50505      2.17%     98.74% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        13282      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15406      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          367      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          302      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2328932                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2067     58.06%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           830     23.31%     81.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          663     18.62%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       892505     78.87%     78.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         9230      0.82%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       193554     17.10%     96.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        36279      3.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1131651                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.438890                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3560                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.003146                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4596889                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1452238                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1101063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1135211                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          976                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        45743                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1098                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37378                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          43087                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1837                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1218049                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           72                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       213856                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        36662                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        17742                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1115102                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       190271                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        16549                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              226543                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          168886                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             36272                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.432472                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1101446                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1101063                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           665729                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1477050                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.427027                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.450715                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       867457                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       981478                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       236630                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        16532                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2291554                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.428302                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.294639                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1923837     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       145987      6.37%     90.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        92594      4.04%     94.36% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        28902      1.26%     95.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        47728      2.08%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5         9771      0.43%     98.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         6262      0.27%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5526      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        30947      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2291554                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       867457                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        981478                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                203677                       # Number of memory references committed
system.switch_cpus7.commit.loads               168113                       # Number of loads committed
system.switch_cpus7.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            150500                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           858679                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12654                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        30947                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3478715                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2473617                       # The number of ROB writes
system.switch_cpus7.timesIdled                  44592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 249504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             867457                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               981478                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       867457                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.972408                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.972408                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.336428                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.336428                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5169340                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1443084                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1289985                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           164                       # number of misc regfile writes
system.l20.replacements                           107                       # number of replacements
system.l20.tagsinuse                      4094.651512                       # Cycle average of tags in use
system.l20.total_refs                          193957                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l20.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           90.022891                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    21.730389                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    41.418549                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3941.479683                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005305                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010112                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.962275                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          318                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l20.Writeback_hits::total                  105                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          321                       # number of demand (read+write) hits
system.l20.demand_hits::total                     323                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          321                       # number of overall hits
system.l20.overall_hits::total                    323                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           80                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           80                       # number of demand (read+write) misses
system.l20.demand_misses::total                   107                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           80                       # number of overall misses
system.l20.overall_misses::total                  107                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     36273979                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     41558942                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       77832921                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     36273979                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     41558942                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        77832921                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     36273979                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     41558942                       # number of overall miss cycles
system.l20.overall_miss_latency::total       77832921                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.201005                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199501                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199501                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519486.775000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 727410.476636                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519486.775000                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 727410.476636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519486.775000                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 727410.476636                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  57                       # number of writebacks
system.l20.writebacks::total                       57                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           80                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           80                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           80                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34332971                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     35812348                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     70145319                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34332971                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     35812348                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     70145319                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34332971                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     35812348                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     70145319                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1271591.518519                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447654.350000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 655563.728972                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1271591.518519                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447654.350000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 655563.728972                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1271591.518519                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447654.350000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 655563.728972                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           125                       # number of replacements
system.l21.tagsinuse                      4095.235905                       # Cycle average of tags in use
system.l21.total_refs                          261208                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l21.avg_refs                         61.882966                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          258.524542                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.761856                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    46.244984                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3776.704522                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.063116                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003360                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.011290                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.922047                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999813                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          372                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             222                       # number of Writeback hits
system.l21.Writeback_hits::total                  222                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          372                       # number of demand (read+write) hits
system.l21.demand_hits::total                     372                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          372                       # number of overall hits
system.l21.overall_hits::total                    372                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          110                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          110                       # number of demand (read+write) misses
system.l21.demand_misses::total                   124                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          110                       # number of overall misses
system.l21.overall_misses::total                  124                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5461141                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     55668986                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       61130127                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5461141                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     55668986                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        61130127                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5461141                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     55668986                       # number of overall miss cycles
system.l21.overall_miss_latency::total       61130127                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          482                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                496                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          222                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              222                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          482                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 496                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          482                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                496                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.228216                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.228216                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.228216                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 390081.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 506081.690909                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 492984.895161                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 390081.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 506081.690909                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 492984.895161                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 390081.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 506081.690909                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 492984.895161                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  80                       # number of writebacks
system.l21.writebacks::total                       80                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          110                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          110                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          110                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4449445                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     47725231                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     52174676                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4449445                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     47725231                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     52174676                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4449445                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     47725231                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     52174676                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.228216                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.228216                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.228216                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317817.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 433865.736364                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 420763.516129                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 317817.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 433865.736364                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 420763.516129                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 317817.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 433865.736364                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 420763.516129                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            93                       # number of replacements
system.l22.tagsinuse                      4095.752283                       # Cycle average of tags in use
system.l22.total_refs                          181606                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l22.avg_refs                         43.373776                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          135.584144                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.760539                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    33.495947                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3914.911652                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033102                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002871                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.008178                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.955789                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999940                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          322                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    324                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             108                       # number of Writeback hits
system.l22.Writeback_hits::total                  108                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          324                       # number of demand (read+write) hits
system.l22.demand_hits::total                     326                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          324                       # number of overall hits
system.l22.overall_hits::total                    326                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           67                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   93                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           67                       # number of demand (read+write) misses
system.l22.demand_misses::total                    93                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           67                       # number of overall misses
system.l22.overall_misses::total                   93                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     46298564                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     31960774                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       78259338                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     46298564                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     31960774                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        78259338                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     46298564                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     31960774                       # number of overall miss cycles
system.l22.overall_miss_latency::total       78259338                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          389                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                417                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          108                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              108                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          391                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 419                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          391                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                419                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.172237                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.223022                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.171355                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.221957                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.171355                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.221957                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst      1780714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 477026.477612                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 841498.258065                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst      1780714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 477026.477612                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 841498.258065                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst      1780714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 477026.477612                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 841498.258065                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  55                       # number of writebacks
system.l22.writebacks::total                       55                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           67                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              93                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           67                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               93                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           67                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              93                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     44431764                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     27150174                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     71581938                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     44431764                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     27150174                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     71581938                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     44431764                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     27150174                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     71581938                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.172237                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.223022                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.171355                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.221957                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.171355                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.221957                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst      1708914                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 405226.477612                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 769698.258065                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst      1708914                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 405226.477612                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 769698.258065                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst      1708914                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 405226.477612                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 769698.258065                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           172                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                           75602                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l23.avg_refs                         17.713683                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                  79                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.953407                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    76.618440                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3926.428153                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019287                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003407                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.018706                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.958601                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          344                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    344                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              70                       # number of Writeback hits
system.l23.Writeback_hits::total                   70                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          344                       # number of demand (read+write) hits
system.l23.demand_hits::total                     344                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          344                       # number of overall hits
system.l23.overall_hits::total                    344                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          157                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          157                       # number of demand (read+write) misses
system.l23.demand_misses::total                   172                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          157                       # number of overall misses
system.l23.overall_misses::total                  172                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5688852                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     69629229                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       75318081                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5688852                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     69629229                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        75318081                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5688852                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     69629229                       # number of overall miss cycles
system.l23.overall_miss_latency::total       75318081                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           15                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          501                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                516                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           70                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               70                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           15                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          501                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 516                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           15                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          501                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                516                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.313373                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.313373                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.333333                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.313373                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.333333                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 379256.800000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 443498.273885                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 437895.819767                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 379256.800000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 443498.273885                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 437895.819767                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 379256.800000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 443498.273885                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 437895.819767                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  24                       # number of writebacks
system.l23.writebacks::total                       24                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          157                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          157                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          157                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4611852                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     58349504                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     62961356                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4611852                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     58349504                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     62961356                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4611852                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     58349504                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     62961356                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.313373                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.313373                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.333333                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.313373                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 307456.800000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 371652.891720                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 366054.395349                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 307456.800000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 371652.891720                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 366054.395349                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 307456.800000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 371652.891720                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 366054.395349                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           520                       # number of replacements
system.l24.tagsinuse                      4089.965011                       # Cycle average of tags in use
system.l24.total_refs                          318727                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4611                       # Sample count of references to valid blocks.
system.l24.avg_refs                         69.123184                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          307.801589                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    16.607749                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   226.046614                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.inst                    1                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3538.509060                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.075147                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004055                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.055187                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.inst            0.000244                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.863894                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.998527                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          519                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    520                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             512                       # number of Writeback hits
system.l24.Writeback_hits::total                  512                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            4                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    4                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          523                       # number of demand (read+write) hits
system.l24.demand_hits::total                     524                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          523                       # number of overall hits
system.l24.overall_hits::total                    524                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           24                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          445                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  469                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data           52                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                 52                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           24                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          497                       # number of demand (read+write) misses
system.l24.demand_misses::total                   521                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           24                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          497                       # number of overall misses
system.l24.overall_misses::total                  521                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     20640948                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    242883800                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      263524748                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data     23217756                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total     23217756                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     20640948                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    266101556                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       286742504                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     20640948                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    266101556                       # number of overall miss cycles
system.l24.overall_miss_latency::total      286742504                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           25                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          964                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                989                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          512                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              512                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           56                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           25                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         1020                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                1045                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           25                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         1020                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               1045                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.461618                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.474216                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.928571                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.928571                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.487255                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.498565                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.487255                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.498565                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 860039.500000                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 545806.292135                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 561886.456290                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 446495.307692                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 446495.307692                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 860039.500000                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 535415.605634                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 550369.489443                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 860039.500000                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 535415.605634                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 550369.489443                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 307                       # number of writebacks
system.l24.writebacks::total                      307                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           24                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          445                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             469                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data           52                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total            52                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           24                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          497                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              521                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           24                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          497                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             521                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     18916454                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    210921014                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    229837468                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data     19483191                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total     19483191                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     18916454                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    230404205                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    249320659                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     18916454                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    230404205                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    249320659                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.461618                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.474216                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.928571                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.487255                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.498565                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.487255                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.498565                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 788185.583333                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 473979.806742                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 490058.567164                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 374676.750000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 374676.750000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 788185.583333                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 463589.949698                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 478542.531670                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 788185.583333                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 463589.949698                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 478542.531670                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           172                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                           75602                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l25.avg_refs                         17.713683                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks                  79                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.947576                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    76.642165                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3926.410259                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019287                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003405                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.018711                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.958596                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          344                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    344                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              70                       # number of Writeback hits
system.l25.Writeback_hits::total                   70                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          344                       # number of demand (read+write) hits
system.l25.demand_hits::total                     344                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          344                       # number of overall hits
system.l25.overall_hits::total                    344                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          157                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          157                       # number of demand (read+write) misses
system.l25.demand_misses::total                   172                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          157                       # number of overall misses
system.l25.overall_misses::total                  172                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      6791215                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     67431595                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       74222810                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      6791215                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     67431595                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        74222810                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      6791215                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     67431595                       # number of overall miss cycles
system.l25.overall_miss_latency::total       74222810                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           15                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          501                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                516                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           70                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               70                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           15                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          501                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 516                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           15                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          501                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                516                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.313373                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.313373                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.333333                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.313373                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.333333                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 452747.666667                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 429500.605096                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 431527.965116                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 452747.666667                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 429500.605096                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 431527.965116                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 452747.666667                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 429500.605096                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 431527.965116                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  24                       # number of writebacks
system.l25.writebacks::total                       24                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          157                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          157                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          157                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      5713479                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     56153229                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     61866708                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      5713479                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     56153229                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     61866708                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      5713479                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     56153229                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     61866708                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.313373                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.313373                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.333333                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.313373                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 380898.600000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 357663.878981                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 359690.162791                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 380898.600000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 357663.878981                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 359690.162791                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 380898.600000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 357663.878981                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 359690.162791                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           105                       # number of replacements
system.l26.tagsinuse                      4094.633597                       # Cycle average of tags in use
system.l26.total_refs                          193954                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4201                       # Sample count of references to valid blocks.
system.l26.avg_refs                         46.168531                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           90.003434                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    21.855660                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    40.212564                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3942.561939                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.021973                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005336                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.009818                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.962540                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999666                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          317                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    318                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             104                       # number of Writeback hits
system.l26.Writeback_hits::total                  104                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          320                       # number of demand (read+write) hits
system.l26.demand_hits::total                     321                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          320                       # number of overall hits
system.l26.overall_hits::total                    321                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           78                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  105                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           78                       # number of demand (read+write) misses
system.l26.demand_misses::total                   105                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           78                       # number of overall misses
system.l26.overall_misses::total                  105                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     26756619                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     35672718                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       62429337                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     26756619                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     35672718                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        62429337                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     26756619                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     35672718                       # number of overall miss cycles
system.l26.overall_miss_latency::total       62429337                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          395                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                423                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          104                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              104                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          398                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 426                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          398                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                426                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.197468                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.248227                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.195980                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.246479                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.195980                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.246479                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 990985.888889                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 457342.538462                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 594565.114286                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 990985.888889                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 457342.538462                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 594565.114286                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 990985.888889                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 457342.538462                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 594565.114286                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  57                       # number of writebacks
system.l26.writebacks::total                       57                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           78                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             105                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           78                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              105                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           78                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             105                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     24816936                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     30066518                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     54883454                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     24816936                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     30066518                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     54883454                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     24816936                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     30066518                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     54883454                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.197468                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.248227                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.195980                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.246479                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.195980                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.246479                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 919145.777778                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 385468.179487                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 522699.561905                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 919145.777778                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 385468.179487                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 522699.561905                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 919145.777778                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 385468.179487                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 522699.561905                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           173                       # number of replacements
system.l27.tagsinuse                             4096                       # Cycle average of tags in use
system.l27.total_refs                           75602                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4269                       # Sample count of references to valid blocks.
system.l27.avg_refs                         17.709534                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks                  79                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.949422                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    76.813012                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3926.237565                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019287                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003406                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.018753                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.958554                       # Average percentage of cache occupancy
system.l27.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          344                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    344                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              70                       # number of Writeback hits
system.l27.Writeback_hits::total                   70                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          344                       # number of demand (read+write) hits
system.l27.demand_hits::total                     344                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          344                       # number of overall hits
system.l27.overall_hits::total                    344                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          158                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          158                       # number of demand (read+write) misses
system.l27.demand_misses::total                   173                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          158                       # number of overall misses
system.l27.overall_misses::total                  173                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      7147320                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     67284782                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       74432102                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      7147320                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     67284782                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        74432102                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      7147320                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     67284782                       # number of overall miss cycles
system.l27.overall_miss_latency::total       74432102                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           15                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          502                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                517                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           70                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               70                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           15                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          502                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 517                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           15                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          502                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                517                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.314741                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.334623                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.314741                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.334623                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.314741                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.334623                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       476488                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 425853.050633                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 430243.364162                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       476488                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 425853.050633                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 430243.364162                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       476488                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 425853.050633                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 430243.364162                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  24                       # number of writebacks
system.l27.writebacks::total                       24                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          158                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          158                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              173                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          158                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             173                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      6070320                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     55934781                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     62005101                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      6070320                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     55934781                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     62005101                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      6070320                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     55934781                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     62005101                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.314741                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.334623                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.314741                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.334623                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.314741                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.334623                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       404688                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 354017.601266                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 358410.988439                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst       404688                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 354017.601266                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 358410.988439                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst       404688                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 354017.601266                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 358410.988439                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               497.982151                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132397                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488357.930556                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    22.982151                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798048                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124433                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124433                       # number of overall hits
system.cpu0.icache.overall_hits::total         124433                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.cpu0.icache.overall_misses::total           41                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     42091395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42091395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124474                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124474                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124474                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124474                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322462                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.721461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   142.990343                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   113.009657                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.558556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.441444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84750                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84750                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1275                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1275                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    235089328                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    235089328                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    236355934                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236355934                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    236355934                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236355934                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186727.027800                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186727.027800                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185377.203137                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185377.203137                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185377.203137                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185377.203137                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu0.dcache.writebacks::total              105                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          874                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     62901312                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     62901312                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     63093612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     63093612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     63093612                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     63093612                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158043.497487                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 158043.497487                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 157340.678304                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 157340.678304                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 157340.678304                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 157340.678304                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.760915                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750705803                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1513519.764113                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.760915                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022053                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794489                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       122073                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         122073                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       122073                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          122073                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       122073                       # number of overall hits
system.cpu1.icache.overall_hits::total         122073                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7023465                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7023465                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7023465                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7023465                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7023465                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7023465                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       122092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       122092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       122092                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       122092                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       122092                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       122092                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 369656.052632                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 369656.052632                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 369656.052632                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 369656.052632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 369656.052632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 369656.052632                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5577932                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5577932                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5577932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5577932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5577932                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5577932                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 398423.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 398423.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 398423.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 398423.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 398423.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 398423.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   482                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               118287110                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   738                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              160280.636856                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   159.941650                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    96.058350                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.624772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.375228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        84297                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          84297                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70426                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70426                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          165                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          160                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       154723                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          154723                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       154723                       # number of overall hits
system.cpu1.dcache.overall_hits::total         154723                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1649                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1649                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           84                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1733                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1733                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1733                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1733                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    352988366                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    352988366                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     44540828                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     44540828                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    397529194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    397529194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    397529194                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    397529194                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        85946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        85946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        70510                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        70510                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       156456                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       156456                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       156456                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       156456                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019186                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019186                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001191                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001191                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011077                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011077                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011077                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011077                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 214062.077623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 214062.077623                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 530247.952381                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 530247.952381                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 229387.878823                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 229387.878823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 229387.878823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 229387.878823                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       535907                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       535907                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu1.dcache.writebacks::total              222                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1167                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1167                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1251                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1251                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1251                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1251                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          482                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          482                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          482                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          482                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          482                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     80888546                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     80888546                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     80888546                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     80888546                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     80888546                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     80888546                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003081                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 167818.560166                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 167818.560166                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 167818.560166                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 167818.560166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 167818.560166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 167818.560166                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               467.004432                       # Cycle average of tags in use
system.cpu2.icache.total_refs               753574946                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1560196.575569                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.004432                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019238                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.748405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       125605                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         125605                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       125605                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          125605                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       125605                       # number of overall hits
system.cpu2.icache.overall_hits::total         125605                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     68728370                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     68728370                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     68728370                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     68728370                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     68728370                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     68728370                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       125643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       125643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       125643                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       125643                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       125643                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       125643                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000302                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000302                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000302                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000302                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000302                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000302                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1808641.315789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1808641.315789                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1808641.315789                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1808641.315789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1808641.315789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1808641.315789                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       737114                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       368557                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     46672797                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     46672797                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     46672797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     46672797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     46672797                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     46672797                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1666885.607143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1666885.607143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1666885.607143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1666885.607143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1666885.607143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1666885.607143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   391                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               109420634                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              169119.990726                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   141.432307                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   114.567693                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.552470                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.447530                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        98326                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          98326                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72216                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72216                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          182                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       170542                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          170542                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       170542                       # number of overall hits
system.cpu2.dcache.overall_hits::total         170542                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1004                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1004                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            7                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1011                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1011                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1011                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1011                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    139305706                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    139305706                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       564738                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       564738                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    139870444                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    139870444                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    139870444                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    139870444                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        99330                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        99330                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       171553                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       171553                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       171553                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       171553                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010108                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010108                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000097                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 138750.703187                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 138750.703187                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80676.857143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80676.857143                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 138348.609298                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138348.609298                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 138348.609298                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138348.609298                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu2.dcache.writebacks::total              108                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          615                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          615                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          620                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          620                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          389                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          391                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          391                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     53421373                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     53421373                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     53549573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     53549573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     53549573                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     53549573                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003916                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003916                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002279                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002279                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 137330.007712                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 137330.007712                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 136955.429668                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 136955.429668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 136955.429668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 136955.429668                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               539.952405                       # Cycle average of tags in use
system.cpu3.icache.total_refs               647138897                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1196190.197782                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.952405                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          526                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022360                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842949                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.865308                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       121825                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         121825                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       121825                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          121825                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       121825                       # number of overall hits
system.cpu3.icache.overall_hits::total         121825                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6497667                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6497667                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6497667                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6497667                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6497667                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6497667                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       121843                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       121843                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       121843                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       121843                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       121843                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       121843                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000148                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000148                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000148                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000148                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000148                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000148                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 360981.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 360981.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 360981.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 360981.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 360981.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 360981.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5813792                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5813792                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5813792                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5813792                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5813792                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5813792                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 387586.133333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 387586.133333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 387586.133333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 387586.133333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 387586.133333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 387586.133333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   501                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151384220                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   757                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              199979.154557                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   131.250699                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   124.749301                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.512698                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.487302                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       172037                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         172037                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35395                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35395                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           83                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           82                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       207432                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          207432                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       207432                       # number of overall hits
system.cpu3.dcache.overall_hits::total         207432                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1793                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1793                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1793                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1793                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1793                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1793                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    436581589                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    436581589                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    436581589                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    436581589                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    436581589                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    436581589                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       173830                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       173830                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        35395                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        35395                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       209225                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       209225                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       209225                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       209225                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010315                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010315                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008570                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008570                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008570                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008570                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 243492.241495                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 243492.241495                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 243492.241495                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 243492.241495                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 243492.241495                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 243492.241495                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu3.dcache.writebacks::total               70                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1292                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1292                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1292                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1292                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1292                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1292                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          501                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          501                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          501                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          501                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          501                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     93387196                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     93387196                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     93387196                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     93387196                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     93387196                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     93387196                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002882                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002882                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002395                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002395                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002395                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002395                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 186401.588822                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 186401.588822                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 186401.588822                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 186401.588822                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 186401.588822                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 186401.588822                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               507.129128                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753879069                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1463842.852427                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    17.129128                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.027451                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.812707                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       107932                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         107932                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       107932                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          107932                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       107932                       # number of overall hits
system.cpu4.icache.overall_hits::total         107932                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.cpu4.icache.overall_misses::total           36                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     34669734                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     34669734                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     34669734                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     34669734                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     34669734                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     34669734                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       107968                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       107968                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       107968                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       107968                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       107968                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       107968                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000333                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000333                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000333                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000333                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000333                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000333                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 963048.166667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 963048.166667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 963048.166667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 963048.166667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 963048.166667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 963048.166667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           25                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           25                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           25                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     20911319                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     20911319                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     20911319                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     20911319                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     20911319                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     20911319                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 836452.760000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 836452.760000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 836452.760000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 836452.760000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 836452.760000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 836452.760000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  1019                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               125609015                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1275                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              98516.874510                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   184.879400                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    71.120600                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.722185                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.277815                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        81726                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          81726                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        65426                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         65426                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          152                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          133                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          133                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       147152                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          147152                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       147152                       # number of overall hits
system.cpu4.dcache.overall_hits::total         147152                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2398                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2398                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          468                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          468                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2866                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2866                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2866                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2866                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    744582640                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    744582640                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    198718470                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    198718470                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    943301110                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    943301110                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    943301110                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    943301110                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        84124                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        84124                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        65894                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        65894                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       150018                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       150018                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       150018                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       150018                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.028506                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.028506                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.007102                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.007102                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.019104                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.019104                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.019104                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.019104                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 310501.517932                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 310501.517932                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 424612.115385                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 424612.115385                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 329135.069784                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 329135.069784                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 329135.069784                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 329135.069784                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          512                       # number of writebacks
system.cpu4.dcache.writebacks::total              512                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1434                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1434                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          412                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          412                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1846                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1846                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1846                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1846                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          964                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          964                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           56                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         1020                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         1020                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         1020                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         1020                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    280824161                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    280824161                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     23922622                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     23922622                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    304746783                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    304746783                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    304746783                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    304746783                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.011459                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.011459                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006799                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006799                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006799                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006799                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 291311.370332                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 291311.370332                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 427189.678571                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 427189.678571                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 298771.355882                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 298771.355882                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 298771.355882                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 298771.355882                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               539.946573                       # Cycle average of tags in use
system.cpu5.icache.total_refs               647139152                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1196190.669131                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.946573                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.022350                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.865299                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       122080                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         122080                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       122080                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          122080                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       122080                       # number of overall hits
system.cpu5.icache.overall_hits::total         122080                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8010318                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8010318                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8010318                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8010318                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8010318                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8010318                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       122098                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       122098                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       122098                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       122098                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       122098                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       122098                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000147                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000147                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 445017.666667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 445017.666667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 445017.666667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 445017.666667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 445017.666667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 445017.666667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6916328                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6916328                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6916328                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6916328                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6916328                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6916328                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 461088.533333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 461088.533333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 461088.533333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 461088.533333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 461088.533333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 461088.533333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   501                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               151384763                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   757                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              199979.871863                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   131.242463                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   124.757537                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.512666                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.487334                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       172576                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         172576                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        35399                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         35399                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           83                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           82                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       207975                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          207975                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       207975                       # number of overall hits
system.cpu5.dcache.overall_hits::total         207975                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1790                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1790                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1790                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1790                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1790                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1790                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    420633764                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    420633764                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    420633764                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    420633764                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    420633764                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    420633764                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       174366                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       174366                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        35399                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        35399                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       209765                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       209765                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       209765                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       209765                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010266                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010266                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008533                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008533                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008533                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008533                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 234990.929609                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 234990.929609                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 234990.929609                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 234990.929609                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 234990.929609                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 234990.929609                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu5.dcache.writebacks::total               70                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1289                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1289                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1289                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1289                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1289                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1289                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          501                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          501                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          501                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          501                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          501                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     91193133                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     91193133                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     91193133                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     91193133                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     91193133                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     91193133                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002873                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002873                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002388                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002388                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002388                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002388                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 182022.221557                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 182022.221557                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 182022.221557                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 182022.221557                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 182022.221557                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 182022.221557                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               497.481953                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750132908                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1491317.908549                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    22.481953                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.036029                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.797247                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       124944                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         124944                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       124944                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          124944                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       124944                       # number of overall hits
system.cpu6.icache.overall_hits::total         124944                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.cpu6.icache.overall_misses::total           36                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     32475568                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     32475568                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     32475568                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     32475568                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     32475568                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     32475568                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       124980                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       124980                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       124980                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       124980                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       124980                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       124980                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000288                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000288                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 902099.111111                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 902099.111111                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 902099.111111                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 902099.111111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 902099.111111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 902099.111111                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     27049526                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     27049526                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     27049526                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     27049526                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     27049526                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     27049526                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 966054.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 966054.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 966054.500000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 966054.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 966054.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 966054.500000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   398                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               113322224                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   654                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              173275.571865                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   142.878641                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   113.121359                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.558120                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.441880                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        84732                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          84732                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        70334                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         70334                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          171                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          170                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       155066                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          155066                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       155066                       # number of overall hits
system.cpu6.dcache.overall_hits::total         155066                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1261                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1261                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           16                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1277                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1277                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1277                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1277                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    216629126                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    216629126                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1239754                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1239754                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    217868880                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    217868880                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    217868880                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    217868880                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        85993                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        85993                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        70350                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        70350                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       156343                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       156343                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       156343                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       156343                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.014664                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014664                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000227                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008168                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008168                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008168                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008168                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 171791.535289                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 171791.535289                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77484.625000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77484.625000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 170609.929522                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 170609.929522                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 170609.929522                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 170609.929522                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu6.dcache.writebacks::total              104                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          866                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          879                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          879                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          879                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          879                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          395                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          398                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          398                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     56944244                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     56944244                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     57136544                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     57136544                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     57136544                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     57136544                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004593                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004593                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002546                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002546                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 144162.643038                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 144162.643038                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 143559.155779                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 143559.155779                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 143559.155779                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 143559.155779                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               539.948421                       # Cycle average of tags in use
system.cpu7.icache.total_refs               647139263                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1196190.874307                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.948421                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          526                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022353                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842949                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.865302                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       122191                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         122191                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       122191                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          122191                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       122191                       # number of overall hits
system.cpu7.icache.overall_hits::total         122191                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           18                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           18                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           18                       # number of overall misses
system.cpu7.icache.overall_misses::total           18                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8143647                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8143647                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8143647                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8143647                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8143647                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8143647                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       122209                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       122209                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       122209                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       122209                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       122209                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       122209                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000147                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000147                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 452424.833333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 452424.833333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 452424.833333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 452424.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 452424.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 452424.833333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7272200                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7272200                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7272200                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7272200                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7272200                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7272200                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 484813.333333                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 484813.333333                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 484813.333333                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 484813.333333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 484813.333333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 484813.333333                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   502                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151385004                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   758                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              199716.364116                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   131.329232                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   124.670768                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.513005                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.486995                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       172817                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         172817                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        35399                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         35399                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           83                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           82                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       208216                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          208216                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       208216                       # number of overall hits
system.cpu7.dcache.overall_hits::total         208216                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1799                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1799                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1799                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1799                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1799                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1799                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    417908148                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    417908148                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    417908148                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    417908148                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    417908148                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    417908148                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       174616                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       174616                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        35399                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        35399                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       210015                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       210015                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       210015                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       210015                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010303                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010303                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008566                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008566                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008566                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008566                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 232300.249027                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 232300.249027                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 232300.249027                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 232300.249027                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 232300.249027                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 232300.249027                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu7.dcache.writebacks::total               70                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1297                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1297                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1297                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1297                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1297                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1297                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          502                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          502                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          502                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          502                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          502                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          502                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     91049608                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     91049608                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     91049608                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     91049608                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     91049608                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     91049608                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002875                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002875                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002390                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002390                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002390                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002390                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 181373.721116                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 181373.721116                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 181373.721116                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 181373.721116                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 181373.721116                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 181373.721116                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
