DESIGN_NAME: decoder
VERILOG_FILES: dir::src/*.sv

"pdk::ihp-sg13g2":
    PL_TARGET_DENSITY_PCT: 45
    FP_SIZING: absolute
    DIE_AREA: [0, 0, 500, 75]

FP_PIN_ORDER_CFG: dir::pins.cfg
