$date
	Thu Feb 18 22:48:05 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module wb $end
$scope module my_tg $end
$var reg 1 ! s1 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 " s2 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 # s3 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var wire 1 $ a1 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 % i1 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 & i2 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 ' i3 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 ( i4 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 ) i5 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 * i6 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 + i7 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 , i8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1$
1%
#3
1$
1&
0%
1#
#6
1$
1'
0&
0#
1"
#11
1$
1(
0'
1#
#17
1)
0(
0#
0"
1!
#25
1$
1*
0)
1#
#34
1$
1+
0*
0#
1"
#44
1$
1,
0+
1#
#55
