// Seed: 2859925517
module module_0 (
    input  wor id_0,
    output wor id_1,
    input  tri id_2
);
  if (-1)
    initial begin : LABEL_0
      if (1) {id_0, id_0, -1 + (id_2) + -1 + 1 - -1'd0} = 1;
      else {id_2, -1, -1, 'd0} = {-1, id_0};
    end
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output logic id_4,
    output wire id_5,
    output supply1 id_6,
    output tri id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wand id_10,
    input supply0 id_11,
    input tri id_12
    , id_16,
    input tri id_13,
    output supply1 id_14
);
  logic id_17;
  wire id_18, id_19;
  initial id_16 = id_11;
  always @* id_4 <= 1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_12
  );
  assign modCall_1.id_1 = 0;
endmodule
