designs:
  - clock_port: clk
    clock_period: 10.0
    input_delay: 2.0
    output_delay: 2.0

  - clock_port: clk
    clock_period: 5.0
    input_delay: 1.0
    output_delay: 1.0
