{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656611244946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656611244947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 14:47:24 2022 " "Processing started: Thu Jun 30 14:47:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656611244947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656611244947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uc1 -c uc1 " "Command: quartus_sta uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656611244947 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656611245127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656611245463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656611245464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611245514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611245514 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "The Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1656611245744 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1656611245786 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611245786 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name de0_clk de0_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name de0_clk de0_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656611245791 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656611245791 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 72.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 72.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656611245791 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 144.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 144.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656611245791 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 216.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 216.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656611245791 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 288.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 288.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656611245791 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656611245791 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611245792 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656611245793 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MIR:MIR2\|ALUC_OUT\[0\] MIR:MIR2\|ALUC_OUT\[0\] " "create_clock -period 1.000 -name MIR:MIR2\|ALUC_OUT\[0\] MIR:MIR2\|ALUC_OUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656611245793 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nRST nRST " "create_clock -period 1.000 -name nRST nRST" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656611245793 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656611245793 ""}
{ "Warning" "WSTA_SCC_LOOP" "37 " "Found combinational loop of 37 nodes" { { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~15\|combout " "Node \"UC2\|HOLD~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~11\|dataa " "Node \"UC2\|HOLD~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~11\|combout " "Node \"UC2\|HOLD~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|dataa " "Node \"UC2\|HOLD~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|combout " "Node \"UC2\|HOLD~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|dataa " "Node \"UC2\|HOLD~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|combout " "Node \"UC2\|HOLD~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~15\|dataa " "Node \"UC2\|HOLD~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[1\]~5\|datac " "Node \"UC1\|Type_out\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[1\]~5\|combout " "Node \"UC1\|Type_out\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|datac " "Node \"UC2\|HOLD~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|combout " "Node \"UC2\|HOLD~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~15\|datab " "Node \"UC2\|HOLD~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[5\]~1\|datab " "Node \"UC1\|Type_out\[5\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[5\]~1\|combout " "Node \"UC1\|Type_out\[5\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~2\|datab " "Node \"UC2\|HOLD~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~2\|combout " "Node \"UC2\|HOLD~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|datab " "Node \"UC2\|HOLD~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|MR_OUT~0\|datab " "Node \"UC1\|MR_OUT~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|MR_OUT~0\|combout " "Node \"UC1\|MR_OUT~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~1\|datab " "Node \"UC2\|HOLD~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~1\|combout " "Node \"UC2\|HOLD~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|dataa " "Node \"UC2\|HOLD~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[4\]~1\|datac " "Node \"UC1\|SelC_out\[4\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[4\]~1\|combout " "Node \"UC1\|SelC_out\[4\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|datac " "Node \"UC2\|HOLD~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[1\]~4\|datab " "Node \"UC1\|SelC_out\[1\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[1\]~4\|combout " "Node \"UC1\|SelC_out\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|datab " "Node \"UC2\|HOLD~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[3\]~2\|datab " "Node \"UC1\|SelC_out\[3\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[3\]~2\|combout " "Node \"UC1\|SelC_out\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~12\|datab " "Node \"UC2\|HOLD~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~12\|combout " "Node \"UC2\|HOLD~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|datac " "Node \"UC2\|HOLD~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[2\]~3\|datac " "Node \"UC1\|SelC_out\[2\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[2\]~3\|combout " "Node \"UC1\|SelC_out\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~12\|dataa " "Node \"UC2\|HOLD~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656611245796 ""}  } { { "UC2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC2.v" 15 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 8 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 9 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1656611245796 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "Clock target rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 of clock rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1656611245804 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~11\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~11\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~12\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~12\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~12\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~12\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~13\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~13\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~4  from: dataa  to: combout " "Cell: UC2\|HOLD~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~4  from: datab  to: combout " "Cell: UC2\|HOLD~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~5  from: dataa  to: combout " "Cell: UC2\|HOLD~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~5  from: datab  to: combout " "Cell: UC2\|HOLD~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~6  from: datab  to: combout " "Cell: UC2\|HOLD~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~6  from: datac  to: combout " "Cell: UC2\|HOLD~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~7  from: datab  to: combout " "Cell: UC2\|HOLD~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~8  from: dataa  to: combout " "Cell: UC2\|HOLD~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~8  from: datad  to: combout " "Cell: UC2\|HOLD~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~9  from: datab  to: combout " "Cell: UC2\|HOLD~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datad  to: combout " "Cell: inst10\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: dataa  to: combout " "Cell: inst1\|WideOr0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: datab  to: combout " "Cell: inst1\|WideOr0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: datad  to: combout " "Cell: inst5\|Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: datac  to: combout " "Cell: inst8\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611245806 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656611245806 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1656611245810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656611245814 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656611245816 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656611245829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656611245976 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656611245976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.599 " "Worst-case setup slack is -14.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611245979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611245979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.599           -1050.292 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "  -14.599           -1050.292 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611245979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.342           -1171.544 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -14.342           -1171.544 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611245979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.115             -98.373 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -13.115             -98.373 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611245979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.881            -179.624 MIR:MIR2\|ALUC_OUT\[0\]  " "  -12.881            -179.624 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611245979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.023             -12.023 nRST  " "  -12.023             -12.023 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611245979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.723             -22.918 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -11.723             -22.918 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611245979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.005            -168.171 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -9.005            -168.171 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611245979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.294            -998.532 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -7.294            -998.532 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611245979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611245979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.228 " "Worst-case hold slack is -6.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.228            -515.610 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.228            -515.610 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.256              -2.823 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.256              -2.823 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -0.247 MIR:MIR2\|ALUC_OUT\[0\]  " "   -0.247              -0.247 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.448               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.533               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.699               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.060               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.867               0.000 nRST  " "    1.867               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611246009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.129 " "Worst-case recovery slack is -0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129             -58.981 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.129             -58.981 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.247               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.967               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.798               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "    5.798               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611246015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -7.539 " "Worst-case removal slack is -7.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.539             -82.929 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -7.539             -82.929 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597             -17.567 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.597             -17.567 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848             -13.556 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.848             -13.556 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467            -211.789 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.467            -211.789 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611246021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -726.996 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.174            -726.996 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 MIR:MIR2\|ALUC_OUT\[0\]  " "    0.397               0.000 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.834               0.000 de0_clk  " "    9.834               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.661               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.661               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.710               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.734               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.734               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.760               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.760               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.766               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.766               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611246026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611246026 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611246450 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611246450 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611246450 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611246450 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.448 ns " "Worst Case Available Settling Time: 8.448 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611246450 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611246450 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656611246450 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656611246462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656611246487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656611246974 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "Clock target rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 of clock rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1656611247064 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~11\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~11\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~12\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~12\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~12\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~12\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~13\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~13\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~4  from: dataa  to: combout " "Cell: UC2\|HOLD~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~4  from: datab  to: combout " "Cell: UC2\|HOLD~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~5  from: dataa  to: combout " "Cell: UC2\|HOLD~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~5  from: datab  to: combout " "Cell: UC2\|HOLD~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~6  from: datab  to: combout " "Cell: UC2\|HOLD~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~6  from: datac  to: combout " "Cell: UC2\|HOLD~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~7  from: datab  to: combout " "Cell: UC2\|HOLD~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~8  from: dataa  to: combout " "Cell: UC2\|HOLD~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~8  from: datad  to: combout " "Cell: UC2\|HOLD~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~9  from: datab  to: combout " "Cell: UC2\|HOLD~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datad  to: combout " "Cell: inst10\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: dataa  to: combout " "Cell: inst1\|WideOr0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: datab  to: combout " "Cell: inst1\|WideOr0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: datad  to: combout " "Cell: inst5\|Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: datac  to: combout " "Cell: inst8\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247065 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656611247065 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656611247071 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656611247115 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656611247115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.189 " "Worst-case setup slack is -13.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.189            -937.252 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "  -13.189            -937.252 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.840           -1044.976 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -12.840           -1044.976 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.689             -86.864 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -11.689             -86.864 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.545            -159.583 MIR:MIR2\|ALUC_OUT\[0\]  " "  -11.545            -159.583 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.751             -10.751 nRST  " "  -10.751             -10.751 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.448             -20.470 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -10.448             -20.470 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.918            -147.594 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -7.918            -147.594 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.433            -830.090 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -6.433            -830.090 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611247123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.593 " "Worst-case hold slack is -5.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.593            -453.815 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.593            -453.815 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308              -3.384 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.308              -3.384 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -0.234 MIR:MIR2\|ALUC_OUT\[0\]  " "   -0.234              -0.234 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.372               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.481               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.583               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.898               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.832               0.000 nRST  " "    1.832               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611247157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.006 " "Worst-case recovery slack is -0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -2.025 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.006              -2.025 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.345               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.012               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.269               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "    5.269               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611247168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -6.787 " "Worst-case removal slack is -6.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.787             -74.652 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.787             -74.652 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529             -16.814 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.529             -16.814 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836             -13.361 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.836             -13.361 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.479            -218.627 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.479            -218.627 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611247178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -649.767 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.174            -649.767 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 MIR:MIR2\|ALUC_OUT\[0\]  " "    0.413               0.000 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 de0_clk  " "    9.817               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.700               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.704               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.704               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.704               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.704               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.712               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.712               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.723               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.723               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611247187 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611247732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611247732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611247732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611247732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.143 ns " "Worst Case Available Settling Time: 9.143 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611247732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611247732 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656611247732 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656611247747 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "Clock target rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 of clock rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1656611247849 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~11\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~11\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~12\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~12\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~12\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~12\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~13\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~13\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~4  from: dataa  to: combout " "Cell: UC2\|HOLD~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~4  from: datab  to: combout " "Cell: UC2\|HOLD~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~5  from: dataa  to: combout " "Cell: UC2\|HOLD~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~5  from: datab  to: combout " "Cell: UC2\|HOLD~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~6  from: datab  to: combout " "Cell: UC2\|HOLD~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~6  from: datac  to: combout " "Cell: UC2\|HOLD~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~7  from: datab  to: combout " "Cell: UC2\|HOLD~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~8  from: dataa  to: combout " "Cell: UC2\|HOLD~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~8  from: datad  to: combout " "Cell: UC2\|HOLD~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~9  from: datab  to: combout " "Cell: UC2\|HOLD~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datad  to: combout " "Cell: inst10\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: dataa  to: combout " "Cell: inst1\|WideOr0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: datab  to: combout " "Cell: inst1\|WideOr0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: datad  to: combout " "Cell: inst5\|Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: datac  to: combout " "Cell: inst8\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656611247851 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656611247851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656611247856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656611247881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656611247881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.276 " "Worst-case setup slack is -8.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.276            -559.799 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.276            -559.799 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.868            -641.488 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.868            -641.488 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.138             -51.327 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -7.138             -51.327 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.074             -96.401 MIR:MIR2\|ALUC_OUT\[0\]  " "   -7.074             -96.401 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.481              -6.481 nRST  " "   -6.481              -6.481 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.399             -12.470 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.399             -12.470 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.792             -89.195 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.792             -89.195 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.831            -421.978 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -3.831            -421.978 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611247895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.691 " "Worst-case hold slack is -3.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.691            -270.962 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.691            -270.962 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383              -1.753 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.383              -1.753 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -0.271 MIR:MIR2\|ALUC_OUT\[0\]  " "   -0.265              -0.271 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.099               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.198               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.271               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.587               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 nRST  " "    0.996               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611247932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.237 " "Worst-case recovery slack is -0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237            -109.231 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.237            -109.231 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.399 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.026              -0.399 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.350               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.276               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "    3.276               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611247949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.833 " "Worst-case removal slack is -3.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.833             -42.158 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.833             -42.158 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891              -9.796 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.891              -9.796 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501              -8.008 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.501              -8.008 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287            -130.520 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.287            -130.520 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611247963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -370.928 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.000            -370.928 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 MIR:MIR2\|ALUC_OUT\[0\]  " "    0.326               0.000 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.584               0.000 de0_clk  " "    9.584               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.640               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.640               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.647               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.647               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.685               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.685               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.729               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.729               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.773               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.773               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656611247978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656611247978 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611248638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611248638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611248638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611248638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.624 ns " "Worst Case Available Settling Time: 11.624 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611248638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656611248638 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656611248638 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656611249211 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656611249214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 47 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656611249433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 14:47:29 2022 " "Processing ended: Thu Jun 30 14:47:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656611249433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656611249433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656611249433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656611249433 ""}
