// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn_top_cnn_top,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=10.071000,HLS_SYN_LAT=2439577,HLS_SYN_TPT=2439575,HLS_SYN_MEM=116,HLS_SYN_DSP=0,HLS_SYN_FF=13524,HLS_SYN_LUT=19564,HLS_VERSION=2025_1}" *)

module cnn_top (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER,
        m_axi_gmem6_AWVALID,
        m_axi_gmem6_AWREADY,
        m_axi_gmem6_AWADDR,
        m_axi_gmem6_AWID,
        m_axi_gmem6_AWLEN,
        m_axi_gmem6_AWSIZE,
        m_axi_gmem6_AWBURST,
        m_axi_gmem6_AWLOCK,
        m_axi_gmem6_AWCACHE,
        m_axi_gmem6_AWPROT,
        m_axi_gmem6_AWQOS,
        m_axi_gmem6_AWREGION,
        m_axi_gmem6_AWUSER,
        m_axi_gmem6_WVALID,
        m_axi_gmem6_WREADY,
        m_axi_gmem6_WDATA,
        m_axi_gmem6_WSTRB,
        m_axi_gmem6_WLAST,
        m_axi_gmem6_WID,
        m_axi_gmem6_WUSER,
        m_axi_gmem6_ARVALID,
        m_axi_gmem6_ARREADY,
        m_axi_gmem6_ARADDR,
        m_axi_gmem6_ARID,
        m_axi_gmem6_ARLEN,
        m_axi_gmem6_ARSIZE,
        m_axi_gmem6_ARBURST,
        m_axi_gmem6_ARLOCK,
        m_axi_gmem6_ARCACHE,
        m_axi_gmem6_ARPROT,
        m_axi_gmem6_ARQOS,
        m_axi_gmem6_ARREGION,
        m_axi_gmem6_ARUSER,
        m_axi_gmem6_RVALID,
        m_axi_gmem6_RREADY,
        m_axi_gmem6_RDATA,
        m_axi_gmem6_RLAST,
        m_axi_gmem6_RID,
        m_axi_gmem6_RUSER,
        m_axi_gmem6_RRESP,
        m_axi_gmem6_BVALID,
        m_axi_gmem6_BREADY,
        m_axi_gmem6_BRESP,
        m_axi_gmem6_BID,
        m_axi_gmem6_BUSER,
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM4_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM4_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM4_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_USER_VALUE = 0;
parameter    C_M_AXI_GMEM4_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM4_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM5_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM5_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM5_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_USER_VALUE = 0;
parameter    C_M_AXI_GMEM5_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM5_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM6_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM6_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM6_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM6_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_USER_VALUE = 0;
parameter    C_M_AXI_GMEM6_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM6_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM7_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM7_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM7_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM7_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_USER_VALUE = 0;
parameter    C_M_AXI_GMEM7_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM7_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM4_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM5_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM6_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM7_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_AWADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_AWID;
output  [7:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [C_M_AXI_GMEM4_AWUSER_WIDTH - 1:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_WDATA;
output  [C_M_AXI_GMEM4_WSTRB_WIDTH - 1:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_WID;
output  [C_M_AXI_GMEM4_WUSER_WIDTH - 1:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_ARADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_ARID;
output  [7:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [C_M_AXI_GMEM4_ARUSER_WIDTH - 1:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_RID;
input  [C_M_AXI_GMEM4_RUSER_WIDTH - 1:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_BID;
input  [C_M_AXI_GMEM4_BUSER_WIDTH - 1:0] m_axi_gmem4_BUSER;
output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_AWADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_AWID;
output  [7:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [C_M_AXI_GMEM5_AWUSER_WIDTH - 1:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_WDATA;
output  [C_M_AXI_GMEM5_WSTRB_WIDTH - 1:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_WID;
output  [C_M_AXI_GMEM5_WUSER_WIDTH - 1:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_ARADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_ARID;
output  [7:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [C_M_AXI_GMEM5_ARUSER_WIDTH - 1:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_RID;
input  [C_M_AXI_GMEM5_RUSER_WIDTH - 1:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_BID;
input  [C_M_AXI_GMEM5_BUSER_WIDTH - 1:0] m_axi_gmem5_BUSER;
output   m_axi_gmem6_AWVALID;
input   m_axi_gmem6_AWREADY;
output  [C_M_AXI_GMEM6_ADDR_WIDTH - 1:0] m_axi_gmem6_AWADDR;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_AWID;
output  [7:0] m_axi_gmem6_AWLEN;
output  [2:0] m_axi_gmem6_AWSIZE;
output  [1:0] m_axi_gmem6_AWBURST;
output  [1:0] m_axi_gmem6_AWLOCK;
output  [3:0] m_axi_gmem6_AWCACHE;
output  [2:0] m_axi_gmem6_AWPROT;
output  [3:0] m_axi_gmem6_AWQOS;
output  [3:0] m_axi_gmem6_AWREGION;
output  [C_M_AXI_GMEM6_AWUSER_WIDTH - 1:0] m_axi_gmem6_AWUSER;
output   m_axi_gmem6_WVALID;
input   m_axi_gmem6_WREADY;
output  [C_M_AXI_GMEM6_DATA_WIDTH - 1:0] m_axi_gmem6_WDATA;
output  [C_M_AXI_GMEM6_WSTRB_WIDTH - 1:0] m_axi_gmem6_WSTRB;
output   m_axi_gmem6_WLAST;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_WID;
output  [C_M_AXI_GMEM6_WUSER_WIDTH - 1:0] m_axi_gmem6_WUSER;
output   m_axi_gmem6_ARVALID;
input   m_axi_gmem6_ARREADY;
output  [C_M_AXI_GMEM6_ADDR_WIDTH - 1:0] m_axi_gmem6_ARADDR;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_ARID;
output  [7:0] m_axi_gmem6_ARLEN;
output  [2:0] m_axi_gmem6_ARSIZE;
output  [1:0] m_axi_gmem6_ARBURST;
output  [1:0] m_axi_gmem6_ARLOCK;
output  [3:0] m_axi_gmem6_ARCACHE;
output  [2:0] m_axi_gmem6_ARPROT;
output  [3:0] m_axi_gmem6_ARQOS;
output  [3:0] m_axi_gmem6_ARREGION;
output  [C_M_AXI_GMEM6_ARUSER_WIDTH - 1:0] m_axi_gmem6_ARUSER;
input   m_axi_gmem6_RVALID;
output   m_axi_gmem6_RREADY;
input  [C_M_AXI_GMEM6_DATA_WIDTH - 1:0] m_axi_gmem6_RDATA;
input   m_axi_gmem6_RLAST;
input  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_RID;
input  [C_M_AXI_GMEM6_RUSER_WIDTH - 1:0] m_axi_gmem6_RUSER;
input  [1:0] m_axi_gmem6_RRESP;
input   m_axi_gmem6_BVALID;
output   m_axi_gmem6_BREADY;
input  [1:0] m_axi_gmem6_BRESP;
input  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_BID;
input  [C_M_AXI_GMEM6_BUSER_WIDTH - 1:0] m_axi_gmem6_BUSER;
output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [C_M_AXI_GMEM7_ADDR_WIDTH - 1:0] m_axi_gmem7_AWADDR;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_AWID;
output  [7:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [C_M_AXI_GMEM7_AWUSER_WIDTH - 1:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [C_M_AXI_GMEM7_DATA_WIDTH - 1:0] m_axi_gmem7_WDATA;
output  [C_M_AXI_GMEM7_WSTRB_WIDTH - 1:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_WID;
output  [C_M_AXI_GMEM7_WUSER_WIDTH - 1:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [C_M_AXI_GMEM7_ADDR_WIDTH - 1:0] m_axi_gmem7_ARADDR;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_ARID;
output  [7:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [C_M_AXI_GMEM7_ARUSER_WIDTH - 1:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [C_M_AXI_GMEM7_DATA_WIDTH - 1:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_RID;
input  [C_M_AXI_GMEM7_RUSER_WIDTH - 1:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_BID;
input  [C_M_AXI_GMEM7_BUSER_WIDTH - 1:0] m_axi_gmem7_BUSER;

 reg    ap_rst_n_inv;
wire   [31:0] input_r;
wire   [31:0] output_r;
wire   [31:0] conv1_weights;
wire   [31:0] conv1_bias;
wire   [31:0] conv2_weights;
wire   [31:0] conv2_bias;
wire   [31:0] conv3_weights;
wire   [31:0] conv3_bias;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem0_0_AWREADY;
wire    gmem0_0_WREADY;
wire    gmem0_0_ARREADY;
wire    gmem0_0_RVALID;
wire   [15:0] gmem0_0_RDATA;
wire    gmem0_0_RLAST;
wire   [0:0] gmem0_0_RID;
wire   [10:0] gmem0_0_RFIFONUM;
wire   [0:0] gmem0_0_RUSER;
wire   [1:0] gmem0_0_RRESP;
wire    gmem0_0_BVALID;
wire    gmem1_0_AWREADY;
wire    gmem1_0_WREADY;
wire    gmem1_0_ARREADY;
wire    gmem1_0_RVALID;
wire   [15:0] gmem1_0_RDATA;
wire   [10:0] gmem1_0_RFIFONUM;
wire    gmem1_0_BVALID;
wire   [1:0] gmem1_0_BRESP;
wire   [0:0] gmem1_0_BID;
wire   [0:0] gmem1_0_BUSER;
wire    gmem2_0_AWREADY;
wire    gmem2_0_WREADY;
wire    gmem2_0_ARREADY;
wire    gmem2_0_RVALID;
wire   [15:0] gmem2_0_RDATA;
wire    gmem2_0_RLAST;
wire   [0:0] gmem2_0_RID;
wire   [10:0] gmem2_0_RFIFONUM;
wire   [0:0] gmem2_0_RUSER;
wire   [1:0] gmem2_0_RRESP;
wire    gmem2_0_BVALID;
wire    gmem3_0_AWREADY;
wire    gmem3_0_WREADY;
wire    gmem3_0_ARREADY;
wire    gmem3_0_RVALID;
wire   [15:0] gmem3_0_RDATA;
wire    gmem3_0_RLAST;
wire   [0:0] gmem3_0_RID;
wire   [10:0] gmem3_0_RFIFONUM;
wire   [0:0] gmem3_0_RUSER;
wire   [1:0] gmem3_0_RRESP;
wire    gmem3_0_BVALID;
wire    gmem4_0_AWREADY;
wire    gmem4_0_WREADY;
wire    gmem4_0_ARREADY;
wire    gmem4_0_RVALID;
wire   [15:0] gmem4_0_RDATA;
wire    gmem4_0_RLAST;
wire   [0:0] gmem4_0_RID;
wire   [10:0] gmem4_0_RFIFONUM;
wire   [0:0] gmem4_0_RUSER;
wire   [1:0] gmem4_0_RRESP;
wire    gmem4_0_BVALID;
wire    gmem5_0_AWREADY;
wire    gmem5_0_WREADY;
wire    gmem5_0_ARREADY;
wire    gmem5_0_RVALID;
wire   [15:0] gmem5_0_RDATA;
wire    gmem5_0_RLAST;
wire   [0:0] gmem5_0_RID;
wire   [10:0] gmem5_0_RFIFONUM;
wire   [0:0] gmem5_0_RUSER;
wire   [1:0] gmem5_0_RRESP;
wire    gmem5_0_BVALID;
wire    gmem6_0_AWREADY;
wire    gmem6_0_WREADY;
wire    gmem6_0_ARREADY;
wire    gmem6_0_RVALID;
wire   [15:0] gmem6_0_RDATA;
wire    gmem6_0_RLAST;
wire   [0:0] gmem6_0_RID;
wire   [10:0] gmem6_0_RFIFONUM;
wire   [0:0] gmem6_0_RUSER;
wire   [1:0] gmem6_0_RRESP;
wire    gmem6_0_BVALID;
wire    gmem7_0_AWREADY;
wire    gmem7_0_WREADY;
wire    gmem7_0_ARREADY;
wire    gmem7_0_RVALID;
wire   [15:0] gmem7_0_RDATA;
wire    gmem7_0_RLAST;
wire   [0:0] gmem7_0_RID;
wire   [10:0] gmem7_0_RFIFONUM;
wire   [0:0] gmem7_0_RUSER;
wire   [1:0] gmem7_0_RRESP;
wire    gmem7_0_BVALID;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [31:0] entry_proc_U0_output_r_c_din;
wire    entry_proc_U0_output_r_c_write;
wire    read_input_top_U0_ap_start;
wire    read_input_top_U0_ap_done;
wire    read_input_top_U0_ap_continue;
wire    read_input_top_U0_ap_idle;
wire    read_input_top_U0_ap_ready;
wire    read_input_top_U0_m_axi_gmem0_0_AWVALID;
wire   [31:0] read_input_top_U0_m_axi_gmem0_0_AWADDR;
wire   [0:0] read_input_top_U0_m_axi_gmem0_0_AWID;
wire   [31:0] read_input_top_U0_m_axi_gmem0_0_AWLEN;
wire   [2:0] read_input_top_U0_m_axi_gmem0_0_AWSIZE;
wire   [1:0] read_input_top_U0_m_axi_gmem0_0_AWBURST;
wire   [1:0] read_input_top_U0_m_axi_gmem0_0_AWLOCK;
wire   [3:0] read_input_top_U0_m_axi_gmem0_0_AWCACHE;
wire   [2:0] read_input_top_U0_m_axi_gmem0_0_AWPROT;
wire   [3:0] read_input_top_U0_m_axi_gmem0_0_AWQOS;
wire   [3:0] read_input_top_U0_m_axi_gmem0_0_AWREGION;
wire   [0:0] read_input_top_U0_m_axi_gmem0_0_AWUSER;
wire    read_input_top_U0_m_axi_gmem0_0_WVALID;
wire   [15:0] read_input_top_U0_m_axi_gmem0_0_WDATA;
wire   [1:0] read_input_top_U0_m_axi_gmem0_0_WSTRB;
wire    read_input_top_U0_m_axi_gmem0_0_WLAST;
wire   [0:0] read_input_top_U0_m_axi_gmem0_0_WID;
wire   [0:0] read_input_top_U0_m_axi_gmem0_0_WUSER;
wire    read_input_top_U0_m_axi_gmem0_0_ARVALID;
wire   [31:0] read_input_top_U0_m_axi_gmem0_0_ARADDR;
wire   [0:0] read_input_top_U0_m_axi_gmem0_0_ARID;
wire   [31:0] read_input_top_U0_m_axi_gmem0_0_ARLEN;
wire   [2:0] read_input_top_U0_m_axi_gmem0_0_ARSIZE;
wire   [1:0] read_input_top_U0_m_axi_gmem0_0_ARBURST;
wire   [1:0] read_input_top_U0_m_axi_gmem0_0_ARLOCK;
wire   [3:0] read_input_top_U0_m_axi_gmem0_0_ARCACHE;
wire   [2:0] read_input_top_U0_m_axi_gmem0_0_ARPROT;
wire   [3:0] read_input_top_U0_m_axi_gmem0_0_ARQOS;
wire   [3:0] read_input_top_U0_m_axi_gmem0_0_ARREGION;
wire   [0:0] read_input_top_U0_m_axi_gmem0_0_ARUSER;
wire    read_input_top_U0_m_axi_gmem0_0_RREADY;
wire    read_input_top_U0_m_axi_gmem0_0_BREADY;
wire   [15:0] read_input_top_U0_input_s_din;
wire    read_input_top_U0_input_s_write;
wire    compute_4_U0_ap_start;
wire    compute_4_U0_ap_done;
wire    compute_4_U0_ap_continue;
wire    compute_4_U0_ap_idle;
wire    compute_4_U0_ap_ready;
wire    compute_4_U0_m_axi_gmem2_0_AWVALID;
wire   [31:0] compute_4_U0_m_axi_gmem2_0_AWADDR;
wire   [0:0] compute_4_U0_m_axi_gmem2_0_AWID;
wire   [31:0] compute_4_U0_m_axi_gmem2_0_AWLEN;
wire   [2:0] compute_4_U0_m_axi_gmem2_0_AWSIZE;
wire   [1:0] compute_4_U0_m_axi_gmem2_0_AWBURST;
wire   [1:0] compute_4_U0_m_axi_gmem2_0_AWLOCK;
wire   [3:0] compute_4_U0_m_axi_gmem2_0_AWCACHE;
wire   [2:0] compute_4_U0_m_axi_gmem2_0_AWPROT;
wire   [3:0] compute_4_U0_m_axi_gmem2_0_AWQOS;
wire   [3:0] compute_4_U0_m_axi_gmem2_0_AWREGION;
wire   [0:0] compute_4_U0_m_axi_gmem2_0_AWUSER;
wire    compute_4_U0_m_axi_gmem2_0_WVALID;
wire   [15:0] compute_4_U0_m_axi_gmem2_0_WDATA;
wire   [1:0] compute_4_U0_m_axi_gmem2_0_WSTRB;
wire    compute_4_U0_m_axi_gmem2_0_WLAST;
wire   [0:0] compute_4_U0_m_axi_gmem2_0_WID;
wire   [0:0] compute_4_U0_m_axi_gmem2_0_WUSER;
wire    compute_4_U0_m_axi_gmem2_0_ARVALID;
wire   [31:0] compute_4_U0_m_axi_gmem2_0_ARADDR;
wire   [0:0] compute_4_U0_m_axi_gmem2_0_ARID;
wire   [31:0] compute_4_U0_m_axi_gmem2_0_ARLEN;
wire   [2:0] compute_4_U0_m_axi_gmem2_0_ARSIZE;
wire   [1:0] compute_4_U0_m_axi_gmem2_0_ARBURST;
wire   [1:0] compute_4_U0_m_axi_gmem2_0_ARLOCK;
wire   [3:0] compute_4_U0_m_axi_gmem2_0_ARCACHE;
wire   [2:0] compute_4_U0_m_axi_gmem2_0_ARPROT;
wire   [3:0] compute_4_U0_m_axi_gmem2_0_ARQOS;
wire   [3:0] compute_4_U0_m_axi_gmem2_0_ARREGION;
wire   [0:0] compute_4_U0_m_axi_gmem2_0_ARUSER;
wire    compute_4_U0_m_axi_gmem2_0_RREADY;
wire    compute_4_U0_m_axi_gmem2_0_BREADY;
wire    compute_4_U0_m_axi_gmem3_0_AWVALID;
wire   [31:0] compute_4_U0_m_axi_gmem3_0_AWADDR;
wire   [0:0] compute_4_U0_m_axi_gmem3_0_AWID;
wire   [31:0] compute_4_U0_m_axi_gmem3_0_AWLEN;
wire   [2:0] compute_4_U0_m_axi_gmem3_0_AWSIZE;
wire   [1:0] compute_4_U0_m_axi_gmem3_0_AWBURST;
wire   [1:0] compute_4_U0_m_axi_gmem3_0_AWLOCK;
wire   [3:0] compute_4_U0_m_axi_gmem3_0_AWCACHE;
wire   [2:0] compute_4_U0_m_axi_gmem3_0_AWPROT;
wire   [3:0] compute_4_U0_m_axi_gmem3_0_AWQOS;
wire   [3:0] compute_4_U0_m_axi_gmem3_0_AWREGION;
wire   [0:0] compute_4_U0_m_axi_gmem3_0_AWUSER;
wire    compute_4_U0_m_axi_gmem3_0_WVALID;
wire   [15:0] compute_4_U0_m_axi_gmem3_0_WDATA;
wire   [1:0] compute_4_U0_m_axi_gmem3_0_WSTRB;
wire    compute_4_U0_m_axi_gmem3_0_WLAST;
wire   [0:0] compute_4_U0_m_axi_gmem3_0_WID;
wire   [0:0] compute_4_U0_m_axi_gmem3_0_WUSER;
wire    compute_4_U0_m_axi_gmem3_0_ARVALID;
wire   [31:0] compute_4_U0_m_axi_gmem3_0_ARADDR;
wire   [0:0] compute_4_U0_m_axi_gmem3_0_ARID;
wire   [31:0] compute_4_U0_m_axi_gmem3_0_ARLEN;
wire   [2:0] compute_4_U0_m_axi_gmem3_0_ARSIZE;
wire   [1:0] compute_4_U0_m_axi_gmem3_0_ARBURST;
wire   [1:0] compute_4_U0_m_axi_gmem3_0_ARLOCK;
wire   [3:0] compute_4_U0_m_axi_gmem3_0_ARCACHE;
wire   [2:0] compute_4_U0_m_axi_gmem3_0_ARPROT;
wire   [3:0] compute_4_U0_m_axi_gmem3_0_ARQOS;
wire   [3:0] compute_4_U0_m_axi_gmem3_0_ARREGION;
wire   [0:0] compute_4_U0_m_axi_gmem3_0_ARUSER;
wire    compute_4_U0_m_axi_gmem3_0_RREADY;
wire    compute_4_U0_m_axi_gmem3_0_BREADY;
wire    compute_4_U0_input_s_read;
wire   [15:0] compute_4_U0_conv1_out_din;
wire    compute_4_U0_conv1_out_write;
wire    compute_3_U0_ap_start;
wire    compute_3_U0_ap_done;
wire    compute_3_U0_ap_continue;
wire    compute_3_U0_ap_idle;
wire    compute_3_U0_ap_ready;
wire    compute_3_U0_start_out;
wire    compute_3_U0_start_write;
wire    compute_3_U0_m_axi_gmem4_0_AWVALID;
wire   [31:0] compute_3_U0_m_axi_gmem4_0_AWADDR;
wire   [0:0] compute_3_U0_m_axi_gmem4_0_AWID;
wire   [31:0] compute_3_U0_m_axi_gmem4_0_AWLEN;
wire   [2:0] compute_3_U0_m_axi_gmem4_0_AWSIZE;
wire   [1:0] compute_3_U0_m_axi_gmem4_0_AWBURST;
wire   [1:0] compute_3_U0_m_axi_gmem4_0_AWLOCK;
wire   [3:0] compute_3_U0_m_axi_gmem4_0_AWCACHE;
wire   [2:0] compute_3_U0_m_axi_gmem4_0_AWPROT;
wire   [3:0] compute_3_U0_m_axi_gmem4_0_AWQOS;
wire   [3:0] compute_3_U0_m_axi_gmem4_0_AWREGION;
wire   [0:0] compute_3_U0_m_axi_gmem4_0_AWUSER;
wire    compute_3_U0_m_axi_gmem4_0_WVALID;
wire   [15:0] compute_3_U0_m_axi_gmem4_0_WDATA;
wire   [1:0] compute_3_U0_m_axi_gmem4_0_WSTRB;
wire    compute_3_U0_m_axi_gmem4_0_WLAST;
wire   [0:0] compute_3_U0_m_axi_gmem4_0_WID;
wire   [0:0] compute_3_U0_m_axi_gmem4_0_WUSER;
wire    compute_3_U0_m_axi_gmem4_0_ARVALID;
wire   [31:0] compute_3_U0_m_axi_gmem4_0_ARADDR;
wire   [0:0] compute_3_U0_m_axi_gmem4_0_ARID;
wire   [31:0] compute_3_U0_m_axi_gmem4_0_ARLEN;
wire   [2:0] compute_3_U0_m_axi_gmem4_0_ARSIZE;
wire   [1:0] compute_3_U0_m_axi_gmem4_0_ARBURST;
wire   [1:0] compute_3_U0_m_axi_gmem4_0_ARLOCK;
wire   [3:0] compute_3_U0_m_axi_gmem4_0_ARCACHE;
wire   [2:0] compute_3_U0_m_axi_gmem4_0_ARPROT;
wire   [3:0] compute_3_U0_m_axi_gmem4_0_ARQOS;
wire   [3:0] compute_3_U0_m_axi_gmem4_0_ARREGION;
wire   [0:0] compute_3_U0_m_axi_gmem4_0_ARUSER;
wire    compute_3_U0_m_axi_gmem4_0_RREADY;
wire    compute_3_U0_m_axi_gmem4_0_BREADY;
wire    compute_3_U0_m_axi_gmem5_0_AWVALID;
wire   [31:0] compute_3_U0_m_axi_gmem5_0_AWADDR;
wire   [0:0] compute_3_U0_m_axi_gmem5_0_AWID;
wire   [31:0] compute_3_U0_m_axi_gmem5_0_AWLEN;
wire   [2:0] compute_3_U0_m_axi_gmem5_0_AWSIZE;
wire   [1:0] compute_3_U0_m_axi_gmem5_0_AWBURST;
wire   [1:0] compute_3_U0_m_axi_gmem5_0_AWLOCK;
wire   [3:0] compute_3_U0_m_axi_gmem5_0_AWCACHE;
wire   [2:0] compute_3_U0_m_axi_gmem5_0_AWPROT;
wire   [3:0] compute_3_U0_m_axi_gmem5_0_AWQOS;
wire   [3:0] compute_3_U0_m_axi_gmem5_0_AWREGION;
wire   [0:0] compute_3_U0_m_axi_gmem5_0_AWUSER;
wire    compute_3_U0_m_axi_gmem5_0_WVALID;
wire   [15:0] compute_3_U0_m_axi_gmem5_0_WDATA;
wire   [1:0] compute_3_U0_m_axi_gmem5_0_WSTRB;
wire    compute_3_U0_m_axi_gmem5_0_WLAST;
wire   [0:0] compute_3_U0_m_axi_gmem5_0_WID;
wire   [0:0] compute_3_U0_m_axi_gmem5_0_WUSER;
wire    compute_3_U0_m_axi_gmem5_0_ARVALID;
wire   [31:0] compute_3_U0_m_axi_gmem5_0_ARADDR;
wire   [0:0] compute_3_U0_m_axi_gmem5_0_ARID;
wire   [31:0] compute_3_U0_m_axi_gmem5_0_ARLEN;
wire   [2:0] compute_3_U0_m_axi_gmem5_0_ARSIZE;
wire   [1:0] compute_3_U0_m_axi_gmem5_0_ARBURST;
wire   [1:0] compute_3_U0_m_axi_gmem5_0_ARLOCK;
wire   [3:0] compute_3_U0_m_axi_gmem5_0_ARCACHE;
wire   [2:0] compute_3_U0_m_axi_gmem5_0_ARPROT;
wire   [3:0] compute_3_U0_m_axi_gmem5_0_ARQOS;
wire   [3:0] compute_3_U0_m_axi_gmem5_0_ARREGION;
wire   [0:0] compute_3_U0_m_axi_gmem5_0_ARUSER;
wire    compute_3_U0_m_axi_gmem5_0_RREADY;
wire    compute_3_U0_m_axi_gmem5_0_BREADY;
wire    compute_3_U0_conv1_out_read;
wire   [15:0] compute_3_U0_conv2_out_din;
wire    compute_3_U0_conv2_out_write;
wire    compute_1_U0_ap_start;
wire    compute_1_U0_ap_done;
wire    compute_1_U0_ap_continue;
wire    compute_1_U0_ap_idle;
wire    compute_1_U0_ap_ready;
wire    compute_1_U0_conv2_out_read;
wire   [15:0] compute_1_U0_pool1_out_din;
wire    compute_1_U0_pool1_out_write;
wire   [31:0] compute_1_U0_pool1_out_num_data_valid;
wire   [31:0] compute_1_U0_pool1_out_fifo_cap;
wire    compute_2_U0_ap_start;
wire    compute_2_U0_ap_done;
wire    compute_2_U0_ap_continue;
wire    compute_2_U0_ap_idle;
wire    compute_2_U0_ap_ready;
wire    compute_2_U0_start_out;
wire    compute_2_U0_start_write;
wire    compute_2_U0_m_axi_gmem6_0_AWVALID;
wire   [31:0] compute_2_U0_m_axi_gmem6_0_AWADDR;
wire   [0:0] compute_2_U0_m_axi_gmem6_0_AWID;
wire   [31:0] compute_2_U0_m_axi_gmem6_0_AWLEN;
wire   [2:0] compute_2_U0_m_axi_gmem6_0_AWSIZE;
wire   [1:0] compute_2_U0_m_axi_gmem6_0_AWBURST;
wire   [1:0] compute_2_U0_m_axi_gmem6_0_AWLOCK;
wire   [3:0] compute_2_U0_m_axi_gmem6_0_AWCACHE;
wire   [2:0] compute_2_U0_m_axi_gmem6_0_AWPROT;
wire   [3:0] compute_2_U0_m_axi_gmem6_0_AWQOS;
wire   [3:0] compute_2_U0_m_axi_gmem6_0_AWREGION;
wire   [0:0] compute_2_U0_m_axi_gmem6_0_AWUSER;
wire    compute_2_U0_m_axi_gmem6_0_WVALID;
wire   [15:0] compute_2_U0_m_axi_gmem6_0_WDATA;
wire   [1:0] compute_2_U0_m_axi_gmem6_0_WSTRB;
wire    compute_2_U0_m_axi_gmem6_0_WLAST;
wire   [0:0] compute_2_U0_m_axi_gmem6_0_WID;
wire   [0:0] compute_2_U0_m_axi_gmem6_0_WUSER;
wire    compute_2_U0_m_axi_gmem6_0_ARVALID;
wire   [31:0] compute_2_U0_m_axi_gmem6_0_ARADDR;
wire   [0:0] compute_2_U0_m_axi_gmem6_0_ARID;
wire   [31:0] compute_2_U0_m_axi_gmem6_0_ARLEN;
wire   [2:0] compute_2_U0_m_axi_gmem6_0_ARSIZE;
wire   [1:0] compute_2_U0_m_axi_gmem6_0_ARBURST;
wire   [1:0] compute_2_U0_m_axi_gmem6_0_ARLOCK;
wire   [3:0] compute_2_U0_m_axi_gmem6_0_ARCACHE;
wire   [2:0] compute_2_U0_m_axi_gmem6_0_ARPROT;
wire   [3:0] compute_2_U0_m_axi_gmem6_0_ARQOS;
wire   [3:0] compute_2_U0_m_axi_gmem6_0_ARREGION;
wire   [0:0] compute_2_U0_m_axi_gmem6_0_ARUSER;
wire    compute_2_U0_m_axi_gmem6_0_RREADY;
wire    compute_2_U0_m_axi_gmem6_0_BREADY;
wire    compute_2_U0_m_axi_gmem7_0_AWVALID;
wire   [31:0] compute_2_U0_m_axi_gmem7_0_AWADDR;
wire   [0:0] compute_2_U0_m_axi_gmem7_0_AWID;
wire   [31:0] compute_2_U0_m_axi_gmem7_0_AWLEN;
wire   [2:0] compute_2_U0_m_axi_gmem7_0_AWSIZE;
wire   [1:0] compute_2_U0_m_axi_gmem7_0_AWBURST;
wire   [1:0] compute_2_U0_m_axi_gmem7_0_AWLOCK;
wire   [3:0] compute_2_U0_m_axi_gmem7_0_AWCACHE;
wire   [2:0] compute_2_U0_m_axi_gmem7_0_AWPROT;
wire   [3:0] compute_2_U0_m_axi_gmem7_0_AWQOS;
wire   [3:0] compute_2_U0_m_axi_gmem7_0_AWREGION;
wire   [0:0] compute_2_U0_m_axi_gmem7_0_AWUSER;
wire    compute_2_U0_m_axi_gmem7_0_WVALID;
wire   [15:0] compute_2_U0_m_axi_gmem7_0_WDATA;
wire   [1:0] compute_2_U0_m_axi_gmem7_0_WSTRB;
wire    compute_2_U0_m_axi_gmem7_0_WLAST;
wire   [0:0] compute_2_U0_m_axi_gmem7_0_WID;
wire   [0:0] compute_2_U0_m_axi_gmem7_0_WUSER;
wire    compute_2_U0_m_axi_gmem7_0_ARVALID;
wire   [31:0] compute_2_U0_m_axi_gmem7_0_ARADDR;
wire   [0:0] compute_2_U0_m_axi_gmem7_0_ARID;
wire   [31:0] compute_2_U0_m_axi_gmem7_0_ARLEN;
wire   [2:0] compute_2_U0_m_axi_gmem7_0_ARSIZE;
wire   [1:0] compute_2_U0_m_axi_gmem7_0_ARBURST;
wire   [1:0] compute_2_U0_m_axi_gmem7_0_ARLOCK;
wire   [3:0] compute_2_U0_m_axi_gmem7_0_ARCACHE;
wire   [2:0] compute_2_U0_m_axi_gmem7_0_ARPROT;
wire   [3:0] compute_2_U0_m_axi_gmem7_0_ARQOS;
wire   [3:0] compute_2_U0_m_axi_gmem7_0_ARREGION;
wire   [0:0] compute_2_U0_m_axi_gmem7_0_ARUSER;
wire    compute_2_U0_m_axi_gmem7_0_RREADY;
wire    compute_2_U0_m_axi_gmem7_0_BREADY;
wire    compute_2_U0_pool1_out_read;
wire   [15:0] compute_2_U0_conv3_out_din;
wire    compute_2_U0_conv3_out_write;
wire    compute_U0_ap_start;
wire    compute_U0_ap_done;
wire    compute_U0_ap_continue;
wire    compute_U0_ap_idle;
wire    compute_U0_ap_ready;
wire    compute_U0_conv3_out_read;
wire   [15:0] compute_U0_output_s_din;
wire    compute_U0_output_s_write;
wire   [31:0] compute_U0_output_s_num_data_valid;
wire   [31:0] compute_U0_output_s_fifo_cap;
wire    Block_entry_gmem1_wr_proc_U0_ap_start;
wire    Block_entry_gmem1_wr_proc_U0_ap_done;
wire    Block_entry_gmem1_wr_proc_U0_ap_continue;
wire    Block_entry_gmem1_wr_proc_U0_ap_idle;
wire    Block_entry_gmem1_wr_proc_U0_ap_ready;
wire    Block_entry_gmem1_wr_proc_U0_output_r_read;
wire    Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWVALID;
wire   [31:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWADDR;
wire   [0:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWID;
wire   [31:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWLEN;
wire   [2:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWSIZE;
wire   [1:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWBURST;
wire   [1:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWLOCK;
wire   [3:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWCACHE;
wire   [2:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWPROT;
wire   [3:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWQOS;
wire   [3:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWREGION;
wire   [0:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWUSER;
wire    Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WVALID;
wire   [15:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WDATA;
wire   [1:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WSTRB;
wire    Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WLAST;
wire   [0:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WID;
wire   [0:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WUSER;
wire    Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARVALID;
wire   [31:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARADDR;
wire   [0:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARID;
wire   [31:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARLEN;
wire   [2:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARSIZE;
wire   [1:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARBURST;
wire   [1:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARLOCK;
wire   [3:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARCACHE;
wire   [2:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARPROT;
wire   [3:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARQOS;
wire   [3:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARREGION;
wire   [0:0] Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARUSER;
wire    Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_RREADY;
wire    Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_BREADY;
wire    Block_entry_gmem1_wr_proc_U0_output_s_read;
wire    output_r_c_full_n;
wire   [31:0] output_r_c_dout;
wire    output_r_c_empty_n;
wire   [3:0] output_r_c_num_data_valid;
wire   [3:0] output_r_c_fifo_cap;
wire    input_s_full_n;
wire   [15:0] input_s_dout;
wire    input_s_empty_n;
wire   [8:0] input_s_num_data_valid;
wire   [8:0] input_s_fifo_cap;
wire    conv1_out_full_n;
wire   [15:0] conv1_out_dout;
wire    conv1_out_empty_n;
wire   [13:0] conv1_out_num_data_valid;
wire   [13:0] conv1_out_fifo_cap;
wire    conv2_out_full_n;
wire   [15:0] conv2_out_dout;
wire    conv2_out_empty_n;
wire   [13:0] conv2_out_num_data_valid;
wire   [13:0] conv2_out_fifo_cap;
wire    pool1_out_full_n;
wire   [15:0] pool1_out_dout;
wire    pool1_out_empty_n;
wire   [11:0] pool1_out_num_data_valid;
wire   [11:0] pool1_out_fifo_cap;
wire    conv3_out_full_n;
wire   [15:0] conv3_out_dout;
wire    conv3_out_empty_n;
wire   [11:0] conv3_out_num_data_valid;
wire   [11:0] conv3_out_fifo_cap;
wire    output_s_full_n;
wire   [15:0] output_s_dout;
wire    output_s_empty_n;
wire   [9:0] output_s_num_data_valid;
wire   [9:0] output_s_fifo_cap;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_read_input_top_U0_ap_ready;
wire    ap_sync_read_input_top_U0_ap_ready;
reg    ap_sync_reg_compute_4_U0_ap_ready;
wire    ap_sync_compute_4_U0_ap_ready;
reg    ap_sync_reg_compute_3_U0_ap_ready;
wire    ap_sync_compute_3_U0_ap_ready;
reg    ap_sync_reg_compute_2_U0_ap_ready;
wire    ap_sync_compute_2_U0_ap_ready;
wire   [0:0] start_for_Block_entry_gmem1_wr_proc_U0_din;
wire    start_for_Block_entry_gmem1_wr_proc_U0_full_n;
wire   [0:0] start_for_Block_entry_gmem1_wr_proc_U0_dout;
wire    start_for_Block_entry_gmem1_wr_proc_U0_empty_n;
wire   [0:0] start_for_compute_1_U0_din;
wire    start_for_compute_1_U0_full_n;
wire   [0:0] start_for_compute_1_U0_dout;
wire    start_for_compute_1_U0_empty_n;
wire   [0:0] start_for_compute_U0_din;
wire    start_for_compute_U0_full_n;
wire   [0:0] start_for_compute_U0_dout;
wire    start_for_compute_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_input_top_U0_ap_ready = 1'b0;
#0 ap_sync_reg_compute_4_U0_ap_ready = 1'b0;
#0 ap_sync_reg_compute_3_U0_ap_ready = 1'b0;
#0 ap_sync_reg_compute_2_U0_ap_ready = 1'b0;
end

cnn_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r(input_r),
    .output_r(output_r),
    .conv1_weights(conv1_weights),
    .conv1_bias(conv1_bias),
    .conv2_weights(conv2_weights),
    .conv2_bias(conv2_bias),
    .conv3_weights(conv3_weights),
    .conv3_bias(conv3_bias),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

cnn_top_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 32 ),
    .MAX_WRITE_BURST_LENGTH( 32 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 11 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(read_input_top_U0_m_axi_gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(read_input_top_U0_m_axi_gmem0_0_ARADDR),
    .I_CH0_ARLEN(read_input_top_U0_m_axi_gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(read_input_top_U0_m_axi_gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(32'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(16'd0),
    .I_CH0_WSTRB(2'd0),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

cnn_top_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 4 ),
    .MAX_READ_BURST_LENGTH( 32 ),
    .MAX_WRITE_BURST_LENGTH( 32 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 11 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 0 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(1'b0),
    .I_CH0_ARREADY(gmem1_0_ARREADY),
    .I_CH0_ARADDR(32'd0),
    .I_CH0_ARLEN(32'd0),
    .I_CH0_RVALID(gmem1_0_RVALID),
    .I_CH0_RREADY(1'b0),
    .I_CH0_RDATA(gmem1_0_RDATA),
    .I_CH0_RFIFONUM(gmem1_0_RFIFONUM),
    .I_CH0_AWVALID(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWVALID),
    .I_CH0_AWREADY(gmem1_0_AWREADY),
    .I_CH0_AWADDR(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWADDR),
    .I_CH0_AWLEN(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWLEN),
    .I_CH0_WVALID(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WVALID),
    .I_CH0_WREADY(gmem1_0_WREADY),
    .I_CH0_WDATA(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WDATA),
    .I_CH0_WSTRB(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WSTRB),
    .I_CH0_BVALID(gmem1_0_BVALID),
    .I_CH0_BREADY(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_BREADY)
);

cnn_top_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 32 ),
    .MAX_WRITE_BURST_LENGTH( 32 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 11 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(compute_4_U0_m_axi_gmem2_0_ARVALID),
    .I_CH0_ARREADY(gmem2_0_ARREADY),
    .I_CH0_ARADDR(compute_4_U0_m_axi_gmem2_0_ARADDR),
    .I_CH0_ARLEN(compute_4_U0_m_axi_gmem2_0_ARLEN),
    .I_CH0_RVALID(gmem2_0_RVALID),
    .I_CH0_RREADY(compute_4_U0_m_axi_gmem2_0_RREADY),
    .I_CH0_RDATA(gmem2_0_RDATA),
    .I_CH0_RFIFONUM(gmem2_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem2_0_AWREADY),
    .I_CH0_AWADDR(32'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem2_0_WREADY),
    .I_CH0_WDATA(16'd0),
    .I_CH0_WSTRB(2'd0),
    .I_CH0_BVALID(gmem2_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

cnn_top_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 32 ),
    .MAX_WRITE_BURST_LENGTH( 32 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 11 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(compute_4_U0_m_axi_gmem3_0_ARVALID),
    .I_CH0_ARREADY(gmem3_0_ARREADY),
    .I_CH0_ARADDR(compute_4_U0_m_axi_gmem3_0_ARADDR),
    .I_CH0_ARLEN(compute_4_U0_m_axi_gmem3_0_ARLEN),
    .I_CH0_RVALID(gmem3_0_RVALID),
    .I_CH0_RREADY(compute_4_U0_m_axi_gmem3_0_RREADY),
    .I_CH0_RDATA(gmem3_0_RDATA),
    .I_CH0_RFIFONUM(gmem3_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem3_0_AWREADY),
    .I_CH0_AWADDR(32'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem3_0_WREADY),
    .I_CH0_WDATA(16'd0),
    .I_CH0_WSTRB(2'd0),
    .I_CH0_BVALID(gmem3_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

cnn_top_gmem4_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 32 ),
    .MAX_WRITE_BURST_LENGTH( 32 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM4_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM4_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM4_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM4_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM4_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM4_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM4_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM4_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM4_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM4_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM4_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 11 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem4_m_axi_U(
    .AWVALID(m_axi_gmem4_AWVALID),
    .AWREADY(m_axi_gmem4_AWREADY),
    .AWADDR(m_axi_gmem4_AWADDR),
    .AWID(m_axi_gmem4_AWID),
    .AWLEN(m_axi_gmem4_AWLEN),
    .AWSIZE(m_axi_gmem4_AWSIZE),
    .AWBURST(m_axi_gmem4_AWBURST),
    .AWLOCK(m_axi_gmem4_AWLOCK),
    .AWCACHE(m_axi_gmem4_AWCACHE),
    .AWPROT(m_axi_gmem4_AWPROT),
    .AWQOS(m_axi_gmem4_AWQOS),
    .AWREGION(m_axi_gmem4_AWREGION),
    .AWUSER(m_axi_gmem4_AWUSER),
    .WVALID(m_axi_gmem4_WVALID),
    .WREADY(m_axi_gmem4_WREADY),
    .WDATA(m_axi_gmem4_WDATA),
    .WSTRB(m_axi_gmem4_WSTRB),
    .WLAST(m_axi_gmem4_WLAST),
    .WID(m_axi_gmem4_WID),
    .WUSER(m_axi_gmem4_WUSER),
    .ARVALID(m_axi_gmem4_ARVALID),
    .ARREADY(m_axi_gmem4_ARREADY),
    .ARADDR(m_axi_gmem4_ARADDR),
    .ARID(m_axi_gmem4_ARID),
    .ARLEN(m_axi_gmem4_ARLEN),
    .ARSIZE(m_axi_gmem4_ARSIZE),
    .ARBURST(m_axi_gmem4_ARBURST),
    .ARLOCK(m_axi_gmem4_ARLOCK),
    .ARCACHE(m_axi_gmem4_ARCACHE),
    .ARPROT(m_axi_gmem4_ARPROT),
    .ARQOS(m_axi_gmem4_ARQOS),
    .ARREGION(m_axi_gmem4_ARREGION),
    .ARUSER(m_axi_gmem4_ARUSER),
    .RVALID(m_axi_gmem4_RVALID),
    .RREADY(m_axi_gmem4_RREADY),
    .RDATA(m_axi_gmem4_RDATA),
    .RLAST(m_axi_gmem4_RLAST),
    .RID(m_axi_gmem4_RID),
    .RUSER(m_axi_gmem4_RUSER),
    .RRESP(m_axi_gmem4_RRESP),
    .BVALID(m_axi_gmem4_BVALID),
    .BREADY(m_axi_gmem4_BREADY),
    .BRESP(m_axi_gmem4_BRESP),
    .BID(m_axi_gmem4_BID),
    .BUSER(m_axi_gmem4_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(compute_3_U0_m_axi_gmem4_0_ARVALID),
    .I_CH0_ARREADY(gmem4_0_ARREADY),
    .I_CH0_ARADDR(compute_3_U0_m_axi_gmem4_0_ARADDR),
    .I_CH0_ARLEN(compute_3_U0_m_axi_gmem4_0_ARLEN),
    .I_CH0_RVALID(gmem4_0_RVALID),
    .I_CH0_RREADY(compute_3_U0_m_axi_gmem4_0_RREADY),
    .I_CH0_RDATA(gmem4_0_RDATA),
    .I_CH0_RFIFONUM(gmem4_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem4_0_AWREADY),
    .I_CH0_AWADDR(32'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem4_0_WREADY),
    .I_CH0_WDATA(16'd0),
    .I_CH0_WSTRB(2'd0),
    .I_CH0_BVALID(gmem4_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

cnn_top_gmem5_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 32 ),
    .MAX_WRITE_BURST_LENGTH( 32 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM5_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM5_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM5_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM5_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM5_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM5_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM5_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM5_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM5_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM5_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM5_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 11 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem5_m_axi_U(
    .AWVALID(m_axi_gmem5_AWVALID),
    .AWREADY(m_axi_gmem5_AWREADY),
    .AWADDR(m_axi_gmem5_AWADDR),
    .AWID(m_axi_gmem5_AWID),
    .AWLEN(m_axi_gmem5_AWLEN),
    .AWSIZE(m_axi_gmem5_AWSIZE),
    .AWBURST(m_axi_gmem5_AWBURST),
    .AWLOCK(m_axi_gmem5_AWLOCK),
    .AWCACHE(m_axi_gmem5_AWCACHE),
    .AWPROT(m_axi_gmem5_AWPROT),
    .AWQOS(m_axi_gmem5_AWQOS),
    .AWREGION(m_axi_gmem5_AWREGION),
    .AWUSER(m_axi_gmem5_AWUSER),
    .WVALID(m_axi_gmem5_WVALID),
    .WREADY(m_axi_gmem5_WREADY),
    .WDATA(m_axi_gmem5_WDATA),
    .WSTRB(m_axi_gmem5_WSTRB),
    .WLAST(m_axi_gmem5_WLAST),
    .WID(m_axi_gmem5_WID),
    .WUSER(m_axi_gmem5_WUSER),
    .ARVALID(m_axi_gmem5_ARVALID),
    .ARREADY(m_axi_gmem5_ARREADY),
    .ARADDR(m_axi_gmem5_ARADDR),
    .ARID(m_axi_gmem5_ARID),
    .ARLEN(m_axi_gmem5_ARLEN),
    .ARSIZE(m_axi_gmem5_ARSIZE),
    .ARBURST(m_axi_gmem5_ARBURST),
    .ARLOCK(m_axi_gmem5_ARLOCK),
    .ARCACHE(m_axi_gmem5_ARCACHE),
    .ARPROT(m_axi_gmem5_ARPROT),
    .ARQOS(m_axi_gmem5_ARQOS),
    .ARREGION(m_axi_gmem5_ARREGION),
    .ARUSER(m_axi_gmem5_ARUSER),
    .RVALID(m_axi_gmem5_RVALID),
    .RREADY(m_axi_gmem5_RREADY),
    .RDATA(m_axi_gmem5_RDATA),
    .RLAST(m_axi_gmem5_RLAST),
    .RID(m_axi_gmem5_RID),
    .RUSER(m_axi_gmem5_RUSER),
    .RRESP(m_axi_gmem5_RRESP),
    .BVALID(m_axi_gmem5_BVALID),
    .BREADY(m_axi_gmem5_BREADY),
    .BRESP(m_axi_gmem5_BRESP),
    .BID(m_axi_gmem5_BID),
    .BUSER(m_axi_gmem5_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(compute_3_U0_m_axi_gmem5_0_ARVALID),
    .I_CH0_ARREADY(gmem5_0_ARREADY),
    .I_CH0_ARADDR(compute_3_U0_m_axi_gmem5_0_ARADDR),
    .I_CH0_ARLEN(compute_3_U0_m_axi_gmem5_0_ARLEN),
    .I_CH0_RVALID(gmem5_0_RVALID),
    .I_CH0_RREADY(compute_3_U0_m_axi_gmem5_0_RREADY),
    .I_CH0_RDATA(gmem5_0_RDATA),
    .I_CH0_RFIFONUM(gmem5_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem5_0_AWREADY),
    .I_CH0_AWADDR(32'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem5_0_WREADY),
    .I_CH0_WDATA(16'd0),
    .I_CH0_WSTRB(2'd0),
    .I_CH0_BVALID(gmem5_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

cnn_top_gmem6_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 32 ),
    .MAX_WRITE_BURST_LENGTH( 32 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM6_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM6_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM6_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM6_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM6_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM6_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM6_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM6_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM6_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM6_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM6_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 11 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem6_m_axi_U(
    .AWVALID(m_axi_gmem6_AWVALID),
    .AWREADY(m_axi_gmem6_AWREADY),
    .AWADDR(m_axi_gmem6_AWADDR),
    .AWID(m_axi_gmem6_AWID),
    .AWLEN(m_axi_gmem6_AWLEN),
    .AWSIZE(m_axi_gmem6_AWSIZE),
    .AWBURST(m_axi_gmem6_AWBURST),
    .AWLOCK(m_axi_gmem6_AWLOCK),
    .AWCACHE(m_axi_gmem6_AWCACHE),
    .AWPROT(m_axi_gmem6_AWPROT),
    .AWQOS(m_axi_gmem6_AWQOS),
    .AWREGION(m_axi_gmem6_AWREGION),
    .AWUSER(m_axi_gmem6_AWUSER),
    .WVALID(m_axi_gmem6_WVALID),
    .WREADY(m_axi_gmem6_WREADY),
    .WDATA(m_axi_gmem6_WDATA),
    .WSTRB(m_axi_gmem6_WSTRB),
    .WLAST(m_axi_gmem6_WLAST),
    .WID(m_axi_gmem6_WID),
    .WUSER(m_axi_gmem6_WUSER),
    .ARVALID(m_axi_gmem6_ARVALID),
    .ARREADY(m_axi_gmem6_ARREADY),
    .ARADDR(m_axi_gmem6_ARADDR),
    .ARID(m_axi_gmem6_ARID),
    .ARLEN(m_axi_gmem6_ARLEN),
    .ARSIZE(m_axi_gmem6_ARSIZE),
    .ARBURST(m_axi_gmem6_ARBURST),
    .ARLOCK(m_axi_gmem6_ARLOCK),
    .ARCACHE(m_axi_gmem6_ARCACHE),
    .ARPROT(m_axi_gmem6_ARPROT),
    .ARQOS(m_axi_gmem6_ARQOS),
    .ARREGION(m_axi_gmem6_ARREGION),
    .ARUSER(m_axi_gmem6_ARUSER),
    .RVALID(m_axi_gmem6_RVALID),
    .RREADY(m_axi_gmem6_RREADY),
    .RDATA(m_axi_gmem6_RDATA),
    .RLAST(m_axi_gmem6_RLAST),
    .RID(m_axi_gmem6_RID),
    .RUSER(m_axi_gmem6_RUSER),
    .RRESP(m_axi_gmem6_RRESP),
    .BVALID(m_axi_gmem6_BVALID),
    .BREADY(m_axi_gmem6_BREADY),
    .BRESP(m_axi_gmem6_BRESP),
    .BID(m_axi_gmem6_BID),
    .BUSER(m_axi_gmem6_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(compute_2_U0_m_axi_gmem6_0_ARVALID),
    .I_CH0_ARREADY(gmem6_0_ARREADY),
    .I_CH0_ARADDR(compute_2_U0_m_axi_gmem6_0_ARADDR),
    .I_CH0_ARLEN(compute_2_U0_m_axi_gmem6_0_ARLEN),
    .I_CH0_RVALID(gmem6_0_RVALID),
    .I_CH0_RREADY(compute_2_U0_m_axi_gmem6_0_RREADY),
    .I_CH0_RDATA(gmem6_0_RDATA),
    .I_CH0_RFIFONUM(gmem6_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem6_0_AWREADY),
    .I_CH0_AWADDR(32'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem6_0_WREADY),
    .I_CH0_WDATA(16'd0),
    .I_CH0_WSTRB(2'd0),
    .I_CH0_BVALID(gmem6_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

cnn_top_gmem7_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 32 ),
    .MAX_WRITE_BURST_LENGTH( 32 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM7_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM7_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM7_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM7_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM7_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM7_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM7_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM7_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM7_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM7_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM7_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 11 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem7_m_axi_U(
    .AWVALID(m_axi_gmem7_AWVALID),
    .AWREADY(m_axi_gmem7_AWREADY),
    .AWADDR(m_axi_gmem7_AWADDR),
    .AWID(m_axi_gmem7_AWID),
    .AWLEN(m_axi_gmem7_AWLEN),
    .AWSIZE(m_axi_gmem7_AWSIZE),
    .AWBURST(m_axi_gmem7_AWBURST),
    .AWLOCK(m_axi_gmem7_AWLOCK),
    .AWCACHE(m_axi_gmem7_AWCACHE),
    .AWPROT(m_axi_gmem7_AWPROT),
    .AWQOS(m_axi_gmem7_AWQOS),
    .AWREGION(m_axi_gmem7_AWREGION),
    .AWUSER(m_axi_gmem7_AWUSER),
    .WVALID(m_axi_gmem7_WVALID),
    .WREADY(m_axi_gmem7_WREADY),
    .WDATA(m_axi_gmem7_WDATA),
    .WSTRB(m_axi_gmem7_WSTRB),
    .WLAST(m_axi_gmem7_WLAST),
    .WID(m_axi_gmem7_WID),
    .WUSER(m_axi_gmem7_WUSER),
    .ARVALID(m_axi_gmem7_ARVALID),
    .ARREADY(m_axi_gmem7_ARREADY),
    .ARADDR(m_axi_gmem7_ARADDR),
    .ARID(m_axi_gmem7_ARID),
    .ARLEN(m_axi_gmem7_ARLEN),
    .ARSIZE(m_axi_gmem7_ARSIZE),
    .ARBURST(m_axi_gmem7_ARBURST),
    .ARLOCK(m_axi_gmem7_ARLOCK),
    .ARCACHE(m_axi_gmem7_ARCACHE),
    .ARPROT(m_axi_gmem7_ARPROT),
    .ARQOS(m_axi_gmem7_ARQOS),
    .ARREGION(m_axi_gmem7_ARREGION),
    .ARUSER(m_axi_gmem7_ARUSER),
    .RVALID(m_axi_gmem7_RVALID),
    .RREADY(m_axi_gmem7_RREADY),
    .RDATA(m_axi_gmem7_RDATA),
    .RLAST(m_axi_gmem7_RLAST),
    .RID(m_axi_gmem7_RID),
    .RUSER(m_axi_gmem7_RUSER),
    .RRESP(m_axi_gmem7_RRESP),
    .BVALID(m_axi_gmem7_BVALID),
    .BREADY(m_axi_gmem7_BREADY),
    .BRESP(m_axi_gmem7_BRESP),
    .BID(m_axi_gmem7_BID),
    .BUSER(m_axi_gmem7_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(compute_2_U0_m_axi_gmem7_0_ARVALID),
    .I_CH0_ARREADY(gmem7_0_ARREADY),
    .I_CH0_ARADDR(compute_2_U0_m_axi_gmem7_0_ARADDR),
    .I_CH0_ARLEN(compute_2_U0_m_axi_gmem7_0_ARLEN),
    .I_CH0_RVALID(gmem7_0_RVALID),
    .I_CH0_RREADY(compute_2_U0_m_axi_gmem7_0_RREADY),
    .I_CH0_RDATA(gmem7_0_RDATA),
    .I_CH0_RFIFONUM(gmem7_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem7_0_AWREADY),
    .I_CH0_AWADDR(32'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem7_0_WREADY),
    .I_CH0_WDATA(16'd0),
    .I_CH0_WSTRB(2'd0),
    .I_CH0_BVALID(gmem7_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

cnn_top_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(start_for_Block_entry_gmem1_wr_proc_U0_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .output_r(output_r),
    .output_r_c_din(entry_proc_U0_output_r_c_din),
    .output_r_c_full_n(output_r_c_full_n),
    .output_r_c_write(entry_proc_U0_output_r_c_write),
    .output_r_c_num_data_valid(output_r_c_num_data_valid),
    .output_r_c_fifo_cap(output_r_c_fifo_cap)
);

cnn_top_read_input_top read_input_top_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(read_input_top_U0_ap_start),
    .ap_done(read_input_top_U0_ap_done),
    .ap_continue(read_input_top_U0_ap_continue),
    .ap_idle(read_input_top_U0_ap_idle),
    .ap_ready(read_input_top_U0_ap_ready),
    .m_axi_gmem0_0_AWVALID(read_input_top_U0_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(read_input_top_U0_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(read_input_top_U0_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(read_input_top_U0_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(read_input_top_U0_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(read_input_top_U0_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(read_input_top_U0_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(read_input_top_U0_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(read_input_top_U0_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(read_input_top_U0_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(read_input_top_U0_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(read_input_top_U0_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(read_input_top_U0_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(read_input_top_U0_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(read_input_top_U0_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(read_input_top_U0_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(read_input_top_U0_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(read_input_top_U0_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(read_input_top_U0_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(read_input_top_U0_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(read_input_top_U0_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(read_input_top_U0_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(read_input_top_U0_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(read_input_top_U0_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(read_input_top_U0_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(read_input_top_U0_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(read_input_top_U0_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(read_input_top_U0_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(read_input_top_U0_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(read_input_top_U0_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(read_input_top_U0_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(gmem0_0_RLAST),
    .m_axi_gmem0_0_RID(gmem0_0_RID),
    .m_axi_gmem0_0_RFIFONUM(gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(gmem0_0_RUSER),
    .m_axi_gmem0_0_RRESP(gmem0_0_RRESP),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(read_input_top_U0_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .input_r(input_r),
    .input_s_din(read_input_top_U0_input_s_din),
    .input_s_full_n(input_s_full_n),
    .input_s_write(read_input_top_U0_input_s_write),
    .input_s_num_data_valid(input_s_num_data_valid),
    .input_s_fifo_cap(input_s_fifo_cap)
);

cnn_top_compute_4 compute_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(compute_4_U0_ap_start),
    .ap_done(compute_4_U0_ap_done),
    .ap_continue(compute_4_U0_ap_continue),
    .ap_idle(compute_4_U0_ap_idle),
    .ap_ready(compute_4_U0_ap_ready),
    .m_axi_gmem2_0_AWVALID(compute_4_U0_m_axi_gmem2_0_AWVALID),
    .m_axi_gmem2_0_AWREADY(1'b0),
    .m_axi_gmem2_0_AWADDR(compute_4_U0_m_axi_gmem2_0_AWADDR),
    .m_axi_gmem2_0_AWID(compute_4_U0_m_axi_gmem2_0_AWID),
    .m_axi_gmem2_0_AWLEN(compute_4_U0_m_axi_gmem2_0_AWLEN),
    .m_axi_gmem2_0_AWSIZE(compute_4_U0_m_axi_gmem2_0_AWSIZE),
    .m_axi_gmem2_0_AWBURST(compute_4_U0_m_axi_gmem2_0_AWBURST),
    .m_axi_gmem2_0_AWLOCK(compute_4_U0_m_axi_gmem2_0_AWLOCK),
    .m_axi_gmem2_0_AWCACHE(compute_4_U0_m_axi_gmem2_0_AWCACHE),
    .m_axi_gmem2_0_AWPROT(compute_4_U0_m_axi_gmem2_0_AWPROT),
    .m_axi_gmem2_0_AWQOS(compute_4_U0_m_axi_gmem2_0_AWQOS),
    .m_axi_gmem2_0_AWREGION(compute_4_U0_m_axi_gmem2_0_AWREGION),
    .m_axi_gmem2_0_AWUSER(compute_4_U0_m_axi_gmem2_0_AWUSER),
    .m_axi_gmem2_0_WVALID(compute_4_U0_m_axi_gmem2_0_WVALID),
    .m_axi_gmem2_0_WREADY(1'b0),
    .m_axi_gmem2_0_WDATA(compute_4_U0_m_axi_gmem2_0_WDATA),
    .m_axi_gmem2_0_WSTRB(compute_4_U0_m_axi_gmem2_0_WSTRB),
    .m_axi_gmem2_0_WLAST(compute_4_U0_m_axi_gmem2_0_WLAST),
    .m_axi_gmem2_0_WID(compute_4_U0_m_axi_gmem2_0_WID),
    .m_axi_gmem2_0_WUSER(compute_4_U0_m_axi_gmem2_0_WUSER),
    .m_axi_gmem2_0_ARVALID(compute_4_U0_m_axi_gmem2_0_ARVALID),
    .m_axi_gmem2_0_ARREADY(gmem2_0_ARREADY),
    .m_axi_gmem2_0_ARADDR(compute_4_U0_m_axi_gmem2_0_ARADDR),
    .m_axi_gmem2_0_ARID(compute_4_U0_m_axi_gmem2_0_ARID),
    .m_axi_gmem2_0_ARLEN(compute_4_U0_m_axi_gmem2_0_ARLEN),
    .m_axi_gmem2_0_ARSIZE(compute_4_U0_m_axi_gmem2_0_ARSIZE),
    .m_axi_gmem2_0_ARBURST(compute_4_U0_m_axi_gmem2_0_ARBURST),
    .m_axi_gmem2_0_ARLOCK(compute_4_U0_m_axi_gmem2_0_ARLOCK),
    .m_axi_gmem2_0_ARCACHE(compute_4_U0_m_axi_gmem2_0_ARCACHE),
    .m_axi_gmem2_0_ARPROT(compute_4_U0_m_axi_gmem2_0_ARPROT),
    .m_axi_gmem2_0_ARQOS(compute_4_U0_m_axi_gmem2_0_ARQOS),
    .m_axi_gmem2_0_ARREGION(compute_4_U0_m_axi_gmem2_0_ARREGION),
    .m_axi_gmem2_0_ARUSER(compute_4_U0_m_axi_gmem2_0_ARUSER),
    .m_axi_gmem2_0_RVALID(gmem2_0_RVALID),
    .m_axi_gmem2_0_RREADY(compute_4_U0_m_axi_gmem2_0_RREADY),
    .m_axi_gmem2_0_RDATA(gmem2_0_RDATA),
    .m_axi_gmem2_0_RLAST(gmem2_0_RLAST),
    .m_axi_gmem2_0_RID(gmem2_0_RID),
    .m_axi_gmem2_0_RFIFONUM(gmem2_0_RFIFONUM),
    .m_axi_gmem2_0_RUSER(gmem2_0_RUSER),
    .m_axi_gmem2_0_RRESP(gmem2_0_RRESP),
    .m_axi_gmem2_0_BVALID(1'b0),
    .m_axi_gmem2_0_BREADY(compute_4_U0_m_axi_gmem2_0_BREADY),
    .m_axi_gmem2_0_BRESP(2'd0),
    .m_axi_gmem2_0_BID(1'd0),
    .m_axi_gmem2_0_BUSER(1'd0),
    .this_weights(conv1_weights),
    .m_axi_gmem3_0_AWVALID(compute_4_U0_m_axi_gmem3_0_AWVALID),
    .m_axi_gmem3_0_AWREADY(1'b0),
    .m_axi_gmem3_0_AWADDR(compute_4_U0_m_axi_gmem3_0_AWADDR),
    .m_axi_gmem3_0_AWID(compute_4_U0_m_axi_gmem3_0_AWID),
    .m_axi_gmem3_0_AWLEN(compute_4_U0_m_axi_gmem3_0_AWLEN),
    .m_axi_gmem3_0_AWSIZE(compute_4_U0_m_axi_gmem3_0_AWSIZE),
    .m_axi_gmem3_0_AWBURST(compute_4_U0_m_axi_gmem3_0_AWBURST),
    .m_axi_gmem3_0_AWLOCK(compute_4_U0_m_axi_gmem3_0_AWLOCK),
    .m_axi_gmem3_0_AWCACHE(compute_4_U0_m_axi_gmem3_0_AWCACHE),
    .m_axi_gmem3_0_AWPROT(compute_4_U0_m_axi_gmem3_0_AWPROT),
    .m_axi_gmem3_0_AWQOS(compute_4_U0_m_axi_gmem3_0_AWQOS),
    .m_axi_gmem3_0_AWREGION(compute_4_U0_m_axi_gmem3_0_AWREGION),
    .m_axi_gmem3_0_AWUSER(compute_4_U0_m_axi_gmem3_0_AWUSER),
    .m_axi_gmem3_0_WVALID(compute_4_U0_m_axi_gmem3_0_WVALID),
    .m_axi_gmem3_0_WREADY(1'b0),
    .m_axi_gmem3_0_WDATA(compute_4_U0_m_axi_gmem3_0_WDATA),
    .m_axi_gmem3_0_WSTRB(compute_4_U0_m_axi_gmem3_0_WSTRB),
    .m_axi_gmem3_0_WLAST(compute_4_U0_m_axi_gmem3_0_WLAST),
    .m_axi_gmem3_0_WID(compute_4_U0_m_axi_gmem3_0_WID),
    .m_axi_gmem3_0_WUSER(compute_4_U0_m_axi_gmem3_0_WUSER),
    .m_axi_gmem3_0_ARVALID(compute_4_U0_m_axi_gmem3_0_ARVALID),
    .m_axi_gmem3_0_ARREADY(gmem3_0_ARREADY),
    .m_axi_gmem3_0_ARADDR(compute_4_U0_m_axi_gmem3_0_ARADDR),
    .m_axi_gmem3_0_ARID(compute_4_U0_m_axi_gmem3_0_ARID),
    .m_axi_gmem3_0_ARLEN(compute_4_U0_m_axi_gmem3_0_ARLEN),
    .m_axi_gmem3_0_ARSIZE(compute_4_U0_m_axi_gmem3_0_ARSIZE),
    .m_axi_gmem3_0_ARBURST(compute_4_U0_m_axi_gmem3_0_ARBURST),
    .m_axi_gmem3_0_ARLOCK(compute_4_U0_m_axi_gmem3_0_ARLOCK),
    .m_axi_gmem3_0_ARCACHE(compute_4_U0_m_axi_gmem3_0_ARCACHE),
    .m_axi_gmem3_0_ARPROT(compute_4_U0_m_axi_gmem3_0_ARPROT),
    .m_axi_gmem3_0_ARQOS(compute_4_U0_m_axi_gmem3_0_ARQOS),
    .m_axi_gmem3_0_ARREGION(compute_4_U0_m_axi_gmem3_0_ARREGION),
    .m_axi_gmem3_0_ARUSER(compute_4_U0_m_axi_gmem3_0_ARUSER),
    .m_axi_gmem3_0_RVALID(gmem3_0_RVALID),
    .m_axi_gmem3_0_RREADY(compute_4_U0_m_axi_gmem3_0_RREADY),
    .m_axi_gmem3_0_RDATA(gmem3_0_RDATA),
    .m_axi_gmem3_0_RLAST(gmem3_0_RLAST),
    .m_axi_gmem3_0_RID(gmem3_0_RID),
    .m_axi_gmem3_0_RFIFONUM(gmem3_0_RFIFONUM),
    .m_axi_gmem3_0_RUSER(gmem3_0_RUSER),
    .m_axi_gmem3_0_RRESP(gmem3_0_RRESP),
    .m_axi_gmem3_0_BVALID(1'b0),
    .m_axi_gmem3_0_BREADY(compute_4_U0_m_axi_gmem3_0_BREADY),
    .m_axi_gmem3_0_BRESP(2'd0),
    .m_axi_gmem3_0_BID(1'd0),
    .m_axi_gmem3_0_BUSER(1'd0),
    .this_bias(conv1_bias),
    .input_s_dout(input_s_dout),
    .input_s_empty_n(input_s_empty_n),
    .input_s_read(compute_4_U0_input_s_read),
    .input_s_num_data_valid(input_s_num_data_valid),
    .input_s_fifo_cap(input_s_fifo_cap),
    .conv1_out_din(compute_4_U0_conv1_out_din),
    .conv1_out_full_n(conv1_out_full_n),
    .conv1_out_write(compute_4_U0_conv1_out_write),
    .conv1_out_num_data_valid(conv1_out_num_data_valid),
    .conv1_out_fifo_cap(conv1_out_fifo_cap)
);

cnn_top_compute_3 compute_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(compute_3_U0_ap_start),
    .start_full_n(start_for_compute_1_U0_full_n),
    .ap_done(compute_3_U0_ap_done),
    .ap_continue(compute_3_U0_ap_continue),
    .ap_idle(compute_3_U0_ap_idle),
    .ap_ready(compute_3_U0_ap_ready),
    .start_out(compute_3_U0_start_out),
    .start_write(compute_3_U0_start_write),
    .m_axi_gmem4_0_AWVALID(compute_3_U0_m_axi_gmem4_0_AWVALID),
    .m_axi_gmem4_0_AWREADY(1'b0),
    .m_axi_gmem4_0_AWADDR(compute_3_U0_m_axi_gmem4_0_AWADDR),
    .m_axi_gmem4_0_AWID(compute_3_U0_m_axi_gmem4_0_AWID),
    .m_axi_gmem4_0_AWLEN(compute_3_U0_m_axi_gmem4_0_AWLEN),
    .m_axi_gmem4_0_AWSIZE(compute_3_U0_m_axi_gmem4_0_AWSIZE),
    .m_axi_gmem4_0_AWBURST(compute_3_U0_m_axi_gmem4_0_AWBURST),
    .m_axi_gmem4_0_AWLOCK(compute_3_U0_m_axi_gmem4_0_AWLOCK),
    .m_axi_gmem4_0_AWCACHE(compute_3_U0_m_axi_gmem4_0_AWCACHE),
    .m_axi_gmem4_0_AWPROT(compute_3_U0_m_axi_gmem4_0_AWPROT),
    .m_axi_gmem4_0_AWQOS(compute_3_U0_m_axi_gmem4_0_AWQOS),
    .m_axi_gmem4_0_AWREGION(compute_3_U0_m_axi_gmem4_0_AWREGION),
    .m_axi_gmem4_0_AWUSER(compute_3_U0_m_axi_gmem4_0_AWUSER),
    .m_axi_gmem4_0_WVALID(compute_3_U0_m_axi_gmem4_0_WVALID),
    .m_axi_gmem4_0_WREADY(1'b0),
    .m_axi_gmem4_0_WDATA(compute_3_U0_m_axi_gmem4_0_WDATA),
    .m_axi_gmem4_0_WSTRB(compute_3_U0_m_axi_gmem4_0_WSTRB),
    .m_axi_gmem4_0_WLAST(compute_3_U0_m_axi_gmem4_0_WLAST),
    .m_axi_gmem4_0_WID(compute_3_U0_m_axi_gmem4_0_WID),
    .m_axi_gmem4_0_WUSER(compute_3_U0_m_axi_gmem4_0_WUSER),
    .m_axi_gmem4_0_ARVALID(compute_3_U0_m_axi_gmem4_0_ARVALID),
    .m_axi_gmem4_0_ARREADY(gmem4_0_ARREADY),
    .m_axi_gmem4_0_ARADDR(compute_3_U0_m_axi_gmem4_0_ARADDR),
    .m_axi_gmem4_0_ARID(compute_3_U0_m_axi_gmem4_0_ARID),
    .m_axi_gmem4_0_ARLEN(compute_3_U0_m_axi_gmem4_0_ARLEN),
    .m_axi_gmem4_0_ARSIZE(compute_3_U0_m_axi_gmem4_0_ARSIZE),
    .m_axi_gmem4_0_ARBURST(compute_3_U0_m_axi_gmem4_0_ARBURST),
    .m_axi_gmem4_0_ARLOCK(compute_3_U0_m_axi_gmem4_0_ARLOCK),
    .m_axi_gmem4_0_ARCACHE(compute_3_U0_m_axi_gmem4_0_ARCACHE),
    .m_axi_gmem4_0_ARPROT(compute_3_U0_m_axi_gmem4_0_ARPROT),
    .m_axi_gmem4_0_ARQOS(compute_3_U0_m_axi_gmem4_0_ARQOS),
    .m_axi_gmem4_0_ARREGION(compute_3_U0_m_axi_gmem4_0_ARREGION),
    .m_axi_gmem4_0_ARUSER(compute_3_U0_m_axi_gmem4_0_ARUSER),
    .m_axi_gmem4_0_RVALID(gmem4_0_RVALID),
    .m_axi_gmem4_0_RREADY(compute_3_U0_m_axi_gmem4_0_RREADY),
    .m_axi_gmem4_0_RDATA(gmem4_0_RDATA),
    .m_axi_gmem4_0_RLAST(gmem4_0_RLAST),
    .m_axi_gmem4_0_RID(gmem4_0_RID),
    .m_axi_gmem4_0_RFIFONUM(gmem4_0_RFIFONUM),
    .m_axi_gmem4_0_RUSER(gmem4_0_RUSER),
    .m_axi_gmem4_0_RRESP(gmem4_0_RRESP),
    .m_axi_gmem4_0_BVALID(1'b0),
    .m_axi_gmem4_0_BREADY(compute_3_U0_m_axi_gmem4_0_BREADY),
    .m_axi_gmem4_0_BRESP(2'd0),
    .m_axi_gmem4_0_BID(1'd0),
    .m_axi_gmem4_0_BUSER(1'd0),
    .this_weights(conv2_weights),
    .m_axi_gmem5_0_AWVALID(compute_3_U0_m_axi_gmem5_0_AWVALID),
    .m_axi_gmem5_0_AWREADY(1'b0),
    .m_axi_gmem5_0_AWADDR(compute_3_U0_m_axi_gmem5_0_AWADDR),
    .m_axi_gmem5_0_AWID(compute_3_U0_m_axi_gmem5_0_AWID),
    .m_axi_gmem5_0_AWLEN(compute_3_U0_m_axi_gmem5_0_AWLEN),
    .m_axi_gmem5_0_AWSIZE(compute_3_U0_m_axi_gmem5_0_AWSIZE),
    .m_axi_gmem5_0_AWBURST(compute_3_U0_m_axi_gmem5_0_AWBURST),
    .m_axi_gmem5_0_AWLOCK(compute_3_U0_m_axi_gmem5_0_AWLOCK),
    .m_axi_gmem5_0_AWCACHE(compute_3_U0_m_axi_gmem5_0_AWCACHE),
    .m_axi_gmem5_0_AWPROT(compute_3_U0_m_axi_gmem5_0_AWPROT),
    .m_axi_gmem5_0_AWQOS(compute_3_U0_m_axi_gmem5_0_AWQOS),
    .m_axi_gmem5_0_AWREGION(compute_3_U0_m_axi_gmem5_0_AWREGION),
    .m_axi_gmem5_0_AWUSER(compute_3_U0_m_axi_gmem5_0_AWUSER),
    .m_axi_gmem5_0_WVALID(compute_3_U0_m_axi_gmem5_0_WVALID),
    .m_axi_gmem5_0_WREADY(1'b0),
    .m_axi_gmem5_0_WDATA(compute_3_U0_m_axi_gmem5_0_WDATA),
    .m_axi_gmem5_0_WSTRB(compute_3_U0_m_axi_gmem5_0_WSTRB),
    .m_axi_gmem5_0_WLAST(compute_3_U0_m_axi_gmem5_0_WLAST),
    .m_axi_gmem5_0_WID(compute_3_U0_m_axi_gmem5_0_WID),
    .m_axi_gmem5_0_WUSER(compute_3_U0_m_axi_gmem5_0_WUSER),
    .m_axi_gmem5_0_ARVALID(compute_3_U0_m_axi_gmem5_0_ARVALID),
    .m_axi_gmem5_0_ARREADY(gmem5_0_ARREADY),
    .m_axi_gmem5_0_ARADDR(compute_3_U0_m_axi_gmem5_0_ARADDR),
    .m_axi_gmem5_0_ARID(compute_3_U0_m_axi_gmem5_0_ARID),
    .m_axi_gmem5_0_ARLEN(compute_3_U0_m_axi_gmem5_0_ARLEN),
    .m_axi_gmem5_0_ARSIZE(compute_3_U0_m_axi_gmem5_0_ARSIZE),
    .m_axi_gmem5_0_ARBURST(compute_3_U0_m_axi_gmem5_0_ARBURST),
    .m_axi_gmem5_0_ARLOCK(compute_3_U0_m_axi_gmem5_0_ARLOCK),
    .m_axi_gmem5_0_ARCACHE(compute_3_U0_m_axi_gmem5_0_ARCACHE),
    .m_axi_gmem5_0_ARPROT(compute_3_U0_m_axi_gmem5_0_ARPROT),
    .m_axi_gmem5_0_ARQOS(compute_3_U0_m_axi_gmem5_0_ARQOS),
    .m_axi_gmem5_0_ARREGION(compute_3_U0_m_axi_gmem5_0_ARREGION),
    .m_axi_gmem5_0_ARUSER(compute_3_U0_m_axi_gmem5_0_ARUSER),
    .m_axi_gmem5_0_RVALID(gmem5_0_RVALID),
    .m_axi_gmem5_0_RREADY(compute_3_U0_m_axi_gmem5_0_RREADY),
    .m_axi_gmem5_0_RDATA(gmem5_0_RDATA),
    .m_axi_gmem5_0_RLAST(gmem5_0_RLAST),
    .m_axi_gmem5_0_RID(gmem5_0_RID),
    .m_axi_gmem5_0_RFIFONUM(gmem5_0_RFIFONUM),
    .m_axi_gmem5_0_RUSER(gmem5_0_RUSER),
    .m_axi_gmem5_0_RRESP(gmem5_0_RRESP),
    .m_axi_gmem5_0_BVALID(1'b0),
    .m_axi_gmem5_0_BREADY(compute_3_U0_m_axi_gmem5_0_BREADY),
    .m_axi_gmem5_0_BRESP(2'd0),
    .m_axi_gmem5_0_BID(1'd0),
    .m_axi_gmem5_0_BUSER(1'd0),
    .this_bias(conv2_bias),
    .conv1_out_dout(conv1_out_dout),
    .conv1_out_empty_n(conv1_out_empty_n),
    .conv1_out_read(compute_3_U0_conv1_out_read),
    .conv1_out_num_data_valid(conv1_out_num_data_valid),
    .conv1_out_fifo_cap(conv1_out_fifo_cap),
    .conv2_out_din(compute_3_U0_conv2_out_din),
    .conv2_out_full_n(conv2_out_full_n),
    .conv2_out_write(compute_3_U0_conv2_out_write),
    .conv2_out_num_data_valid(conv2_out_num_data_valid),
    .conv2_out_fifo_cap(conv2_out_fifo_cap)
);

cnn_top_compute_1 compute_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(compute_1_U0_ap_start),
    .ap_done(compute_1_U0_ap_done),
    .ap_continue(compute_1_U0_ap_continue),
    .ap_idle(compute_1_U0_ap_idle),
    .ap_ready(compute_1_U0_ap_ready),
    .conv2_out_dout(conv2_out_dout),
    .conv2_out_empty_n(conv2_out_empty_n),
    .conv2_out_read(compute_1_U0_conv2_out_read),
    .conv2_out_num_data_valid(conv2_out_num_data_valid),
    .conv2_out_fifo_cap(conv2_out_fifo_cap),
    .pool1_out_din(compute_1_U0_pool1_out_din),
    .pool1_out_full_n(pool1_out_full_n),
    .pool1_out_write(compute_1_U0_pool1_out_write),
    .pool1_out_num_data_valid(compute_1_U0_pool1_out_num_data_valid),
    .pool1_out_fifo_cap(compute_1_U0_pool1_out_fifo_cap)
);

cnn_top_compute_2 compute_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(compute_2_U0_ap_start),
    .start_full_n(start_for_compute_U0_full_n),
    .ap_done(compute_2_U0_ap_done),
    .ap_continue(compute_2_U0_ap_continue),
    .ap_idle(compute_2_U0_ap_idle),
    .ap_ready(compute_2_U0_ap_ready),
    .start_out(compute_2_U0_start_out),
    .start_write(compute_2_U0_start_write),
    .m_axi_gmem6_0_AWVALID(compute_2_U0_m_axi_gmem6_0_AWVALID),
    .m_axi_gmem6_0_AWREADY(1'b0),
    .m_axi_gmem6_0_AWADDR(compute_2_U0_m_axi_gmem6_0_AWADDR),
    .m_axi_gmem6_0_AWID(compute_2_U0_m_axi_gmem6_0_AWID),
    .m_axi_gmem6_0_AWLEN(compute_2_U0_m_axi_gmem6_0_AWLEN),
    .m_axi_gmem6_0_AWSIZE(compute_2_U0_m_axi_gmem6_0_AWSIZE),
    .m_axi_gmem6_0_AWBURST(compute_2_U0_m_axi_gmem6_0_AWBURST),
    .m_axi_gmem6_0_AWLOCK(compute_2_U0_m_axi_gmem6_0_AWLOCK),
    .m_axi_gmem6_0_AWCACHE(compute_2_U0_m_axi_gmem6_0_AWCACHE),
    .m_axi_gmem6_0_AWPROT(compute_2_U0_m_axi_gmem6_0_AWPROT),
    .m_axi_gmem6_0_AWQOS(compute_2_U0_m_axi_gmem6_0_AWQOS),
    .m_axi_gmem6_0_AWREGION(compute_2_U0_m_axi_gmem6_0_AWREGION),
    .m_axi_gmem6_0_AWUSER(compute_2_U0_m_axi_gmem6_0_AWUSER),
    .m_axi_gmem6_0_WVALID(compute_2_U0_m_axi_gmem6_0_WVALID),
    .m_axi_gmem6_0_WREADY(1'b0),
    .m_axi_gmem6_0_WDATA(compute_2_U0_m_axi_gmem6_0_WDATA),
    .m_axi_gmem6_0_WSTRB(compute_2_U0_m_axi_gmem6_0_WSTRB),
    .m_axi_gmem6_0_WLAST(compute_2_U0_m_axi_gmem6_0_WLAST),
    .m_axi_gmem6_0_WID(compute_2_U0_m_axi_gmem6_0_WID),
    .m_axi_gmem6_0_WUSER(compute_2_U0_m_axi_gmem6_0_WUSER),
    .m_axi_gmem6_0_ARVALID(compute_2_U0_m_axi_gmem6_0_ARVALID),
    .m_axi_gmem6_0_ARREADY(gmem6_0_ARREADY),
    .m_axi_gmem6_0_ARADDR(compute_2_U0_m_axi_gmem6_0_ARADDR),
    .m_axi_gmem6_0_ARID(compute_2_U0_m_axi_gmem6_0_ARID),
    .m_axi_gmem6_0_ARLEN(compute_2_U0_m_axi_gmem6_0_ARLEN),
    .m_axi_gmem6_0_ARSIZE(compute_2_U0_m_axi_gmem6_0_ARSIZE),
    .m_axi_gmem6_0_ARBURST(compute_2_U0_m_axi_gmem6_0_ARBURST),
    .m_axi_gmem6_0_ARLOCK(compute_2_U0_m_axi_gmem6_0_ARLOCK),
    .m_axi_gmem6_0_ARCACHE(compute_2_U0_m_axi_gmem6_0_ARCACHE),
    .m_axi_gmem6_0_ARPROT(compute_2_U0_m_axi_gmem6_0_ARPROT),
    .m_axi_gmem6_0_ARQOS(compute_2_U0_m_axi_gmem6_0_ARQOS),
    .m_axi_gmem6_0_ARREGION(compute_2_U0_m_axi_gmem6_0_ARREGION),
    .m_axi_gmem6_0_ARUSER(compute_2_U0_m_axi_gmem6_0_ARUSER),
    .m_axi_gmem6_0_RVALID(gmem6_0_RVALID),
    .m_axi_gmem6_0_RREADY(compute_2_U0_m_axi_gmem6_0_RREADY),
    .m_axi_gmem6_0_RDATA(gmem6_0_RDATA),
    .m_axi_gmem6_0_RLAST(gmem6_0_RLAST),
    .m_axi_gmem6_0_RID(gmem6_0_RID),
    .m_axi_gmem6_0_RFIFONUM(gmem6_0_RFIFONUM),
    .m_axi_gmem6_0_RUSER(gmem6_0_RUSER),
    .m_axi_gmem6_0_RRESP(gmem6_0_RRESP),
    .m_axi_gmem6_0_BVALID(1'b0),
    .m_axi_gmem6_0_BREADY(compute_2_U0_m_axi_gmem6_0_BREADY),
    .m_axi_gmem6_0_BRESP(2'd0),
    .m_axi_gmem6_0_BID(1'd0),
    .m_axi_gmem6_0_BUSER(1'd0),
    .this_weights(conv3_weights),
    .m_axi_gmem7_0_AWVALID(compute_2_U0_m_axi_gmem7_0_AWVALID),
    .m_axi_gmem7_0_AWREADY(1'b0),
    .m_axi_gmem7_0_AWADDR(compute_2_U0_m_axi_gmem7_0_AWADDR),
    .m_axi_gmem7_0_AWID(compute_2_U0_m_axi_gmem7_0_AWID),
    .m_axi_gmem7_0_AWLEN(compute_2_U0_m_axi_gmem7_0_AWLEN),
    .m_axi_gmem7_0_AWSIZE(compute_2_U0_m_axi_gmem7_0_AWSIZE),
    .m_axi_gmem7_0_AWBURST(compute_2_U0_m_axi_gmem7_0_AWBURST),
    .m_axi_gmem7_0_AWLOCK(compute_2_U0_m_axi_gmem7_0_AWLOCK),
    .m_axi_gmem7_0_AWCACHE(compute_2_U0_m_axi_gmem7_0_AWCACHE),
    .m_axi_gmem7_0_AWPROT(compute_2_U0_m_axi_gmem7_0_AWPROT),
    .m_axi_gmem7_0_AWQOS(compute_2_U0_m_axi_gmem7_0_AWQOS),
    .m_axi_gmem7_0_AWREGION(compute_2_U0_m_axi_gmem7_0_AWREGION),
    .m_axi_gmem7_0_AWUSER(compute_2_U0_m_axi_gmem7_0_AWUSER),
    .m_axi_gmem7_0_WVALID(compute_2_U0_m_axi_gmem7_0_WVALID),
    .m_axi_gmem7_0_WREADY(1'b0),
    .m_axi_gmem7_0_WDATA(compute_2_U0_m_axi_gmem7_0_WDATA),
    .m_axi_gmem7_0_WSTRB(compute_2_U0_m_axi_gmem7_0_WSTRB),
    .m_axi_gmem7_0_WLAST(compute_2_U0_m_axi_gmem7_0_WLAST),
    .m_axi_gmem7_0_WID(compute_2_U0_m_axi_gmem7_0_WID),
    .m_axi_gmem7_0_WUSER(compute_2_U0_m_axi_gmem7_0_WUSER),
    .m_axi_gmem7_0_ARVALID(compute_2_U0_m_axi_gmem7_0_ARVALID),
    .m_axi_gmem7_0_ARREADY(gmem7_0_ARREADY),
    .m_axi_gmem7_0_ARADDR(compute_2_U0_m_axi_gmem7_0_ARADDR),
    .m_axi_gmem7_0_ARID(compute_2_U0_m_axi_gmem7_0_ARID),
    .m_axi_gmem7_0_ARLEN(compute_2_U0_m_axi_gmem7_0_ARLEN),
    .m_axi_gmem7_0_ARSIZE(compute_2_U0_m_axi_gmem7_0_ARSIZE),
    .m_axi_gmem7_0_ARBURST(compute_2_U0_m_axi_gmem7_0_ARBURST),
    .m_axi_gmem7_0_ARLOCK(compute_2_U0_m_axi_gmem7_0_ARLOCK),
    .m_axi_gmem7_0_ARCACHE(compute_2_U0_m_axi_gmem7_0_ARCACHE),
    .m_axi_gmem7_0_ARPROT(compute_2_U0_m_axi_gmem7_0_ARPROT),
    .m_axi_gmem7_0_ARQOS(compute_2_U0_m_axi_gmem7_0_ARQOS),
    .m_axi_gmem7_0_ARREGION(compute_2_U0_m_axi_gmem7_0_ARREGION),
    .m_axi_gmem7_0_ARUSER(compute_2_U0_m_axi_gmem7_0_ARUSER),
    .m_axi_gmem7_0_RVALID(gmem7_0_RVALID),
    .m_axi_gmem7_0_RREADY(compute_2_U0_m_axi_gmem7_0_RREADY),
    .m_axi_gmem7_0_RDATA(gmem7_0_RDATA),
    .m_axi_gmem7_0_RLAST(gmem7_0_RLAST),
    .m_axi_gmem7_0_RID(gmem7_0_RID),
    .m_axi_gmem7_0_RFIFONUM(gmem7_0_RFIFONUM),
    .m_axi_gmem7_0_RUSER(gmem7_0_RUSER),
    .m_axi_gmem7_0_RRESP(gmem7_0_RRESP),
    .m_axi_gmem7_0_BVALID(1'b0),
    .m_axi_gmem7_0_BREADY(compute_2_U0_m_axi_gmem7_0_BREADY),
    .m_axi_gmem7_0_BRESP(2'd0),
    .m_axi_gmem7_0_BID(1'd0),
    .m_axi_gmem7_0_BUSER(1'd0),
    .this_bias(conv3_bias),
    .pool1_out_dout(pool1_out_dout),
    .pool1_out_empty_n(pool1_out_empty_n),
    .pool1_out_read(compute_2_U0_pool1_out_read),
    .pool1_out_num_data_valid(pool1_out_num_data_valid),
    .pool1_out_fifo_cap(pool1_out_fifo_cap),
    .conv3_out_din(compute_2_U0_conv3_out_din),
    .conv3_out_full_n(conv3_out_full_n),
    .conv3_out_write(compute_2_U0_conv3_out_write),
    .conv3_out_num_data_valid(conv3_out_num_data_valid),
    .conv3_out_fifo_cap(conv3_out_fifo_cap)
);

cnn_top_compute compute_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(compute_U0_ap_start),
    .ap_done(compute_U0_ap_done),
    .ap_continue(compute_U0_ap_continue),
    .ap_idle(compute_U0_ap_idle),
    .ap_ready(compute_U0_ap_ready),
    .conv3_out_dout(conv3_out_dout),
    .conv3_out_empty_n(conv3_out_empty_n),
    .conv3_out_read(compute_U0_conv3_out_read),
    .conv3_out_num_data_valid(conv3_out_num_data_valid),
    .conv3_out_fifo_cap(conv3_out_fifo_cap),
    .output_s_din(compute_U0_output_s_din),
    .output_s_full_n(output_s_full_n),
    .output_s_write(compute_U0_output_s_write),
    .output_s_num_data_valid(compute_U0_output_s_num_data_valid),
    .output_s_fifo_cap(compute_U0_output_s_fifo_cap)
);

cnn_top_Block_entry_gmem1_wr_proc Block_entry_gmem1_wr_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_gmem1_wr_proc_U0_ap_start),
    .ap_done(Block_entry_gmem1_wr_proc_U0_ap_done),
    .ap_continue(Block_entry_gmem1_wr_proc_U0_ap_continue),
    .ap_idle(Block_entry_gmem1_wr_proc_U0_ap_idle),
    .ap_ready(Block_entry_gmem1_wr_proc_U0_ap_ready),
    .output_r_dout(output_r_c_dout),
    .output_r_empty_n(output_r_c_empty_n),
    .output_r_read(Block_entry_gmem1_wr_proc_U0_output_r_read),
    .output_r_num_data_valid(output_r_c_num_data_valid),
    .output_r_fifo_cap(output_r_c_fifo_cap),
    .m_axi_gmem1_0_AWVALID(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(gmem1_0_AWREADY),
    .m_axi_gmem1_0_AWADDR(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(gmem1_0_WREADY),
    .m_axi_gmem1_0_WDATA(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(1'b0),
    .m_axi_gmem1_0_ARADDR(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(1'b0),
    .m_axi_gmem1_0_RREADY(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(16'd0),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(11'd0),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(gmem1_0_BVALID),
    .m_axi_gmem1_0_BREADY(Block_entry_gmem1_wr_proc_U0_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(gmem1_0_BRESP),
    .m_axi_gmem1_0_BID(gmem1_0_BID),
    .m_axi_gmem1_0_BUSER(gmem1_0_BUSER),
    .output_s_dout(output_s_dout),
    .output_s_empty_n(output_s_empty_n),
    .output_s_read(Block_entry_gmem1_wr_proc_U0_output_s_read),
    .output_s_num_data_valid(output_s_num_data_valid),
    .output_s_fifo_cap(output_s_fifo_cap)
);

cnn_top_fifo_w32_d8_S output_r_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_output_r_c_din),
    .if_full_n(output_r_c_full_n),
    .if_write(entry_proc_U0_output_r_c_write),
    .if_dout(output_r_c_dout),
    .if_empty_n(output_r_c_empty_n),
    .if_read(Block_entry_gmem1_wr_proc_U0_output_r_read),
    .if_num_data_valid(output_r_c_num_data_valid),
    .if_fifo_cap(output_r_c_fifo_cap)
);

cnn_top_fifo_w16_d256_A input_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_input_top_U0_input_s_din),
    .if_full_n(input_s_full_n),
    .if_write(read_input_top_U0_input_s_write),
    .if_dout(input_s_dout),
    .if_empty_n(input_s_empty_n),
    .if_read(compute_4_U0_input_s_read),
    .if_num_data_valid(input_s_num_data_valid),
    .if_fifo_cap(input_s_fifo_cap)
);

cnn_top_fifo_w16_d8192_A conv1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_4_U0_conv1_out_din),
    .if_full_n(conv1_out_full_n),
    .if_write(compute_4_U0_conv1_out_write),
    .if_dout(conv1_out_dout),
    .if_empty_n(conv1_out_empty_n),
    .if_read(compute_3_U0_conv1_out_read),
    .if_num_data_valid(conv1_out_num_data_valid),
    .if_fifo_cap(conv1_out_fifo_cap)
);

cnn_top_fifo_w16_d8192_A conv2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_3_U0_conv2_out_din),
    .if_full_n(conv2_out_full_n),
    .if_write(compute_3_U0_conv2_out_write),
    .if_dout(conv2_out_dout),
    .if_empty_n(conv2_out_empty_n),
    .if_read(compute_1_U0_conv2_out_read),
    .if_num_data_valid(conv2_out_num_data_valid),
    .if_fifo_cap(conv2_out_fifo_cap)
);

cnn_top_fifo_w16_d2048_A pool1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_1_U0_pool1_out_din),
    .if_full_n(pool1_out_full_n),
    .if_write(compute_1_U0_pool1_out_write),
    .if_dout(pool1_out_dout),
    .if_empty_n(pool1_out_empty_n),
    .if_read(compute_2_U0_pool1_out_read),
    .if_num_data_valid(pool1_out_num_data_valid),
    .if_fifo_cap(pool1_out_fifo_cap)
);

cnn_top_fifo_w16_d2048_A conv3_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_2_U0_conv3_out_din),
    .if_full_n(conv3_out_full_n),
    .if_write(compute_2_U0_conv3_out_write),
    .if_dout(conv3_out_dout),
    .if_empty_n(conv3_out_empty_n),
    .if_read(compute_U0_conv3_out_read),
    .if_num_data_valid(conv3_out_num_data_valid),
    .if_fifo_cap(conv3_out_fifo_cap)
);

cnn_top_fifo_w16_d512_A output_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_U0_output_s_din),
    .if_full_n(output_s_full_n),
    .if_write(compute_U0_output_s_write),
    .if_dout(output_s_dout),
    .if_empty_n(output_s_empty_n),
    .if_read(Block_entry_gmem1_wr_proc_U0_output_s_read),
    .if_num_data_valid(output_s_num_data_valid),
    .if_fifo_cap(output_s_fifo_cap)
);

cnn_top_start_for_Block_entry_gmem1_wr_proc_U0 start_for_Block_entry_gmem1_wr_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_entry_gmem1_wr_proc_U0_din),
    .if_full_n(start_for_Block_entry_gmem1_wr_proc_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_Block_entry_gmem1_wr_proc_U0_dout),
    .if_empty_n(start_for_Block_entry_gmem1_wr_proc_U0_empty_n),
    .if_read(Block_entry_gmem1_wr_proc_U0_ap_ready)
);

cnn_top_start_for_compute_1_U0 start_for_compute_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_compute_1_U0_din),
    .if_full_n(start_for_compute_1_U0_full_n),
    .if_write(compute_3_U0_start_write),
    .if_dout(start_for_compute_1_U0_dout),
    .if_empty_n(start_for_compute_1_U0_empty_n),
    .if_read(compute_1_U0_ap_ready)
);

cnn_top_start_for_compute_U0 start_for_compute_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_compute_U0_din),
    .if_full_n(start_for_compute_U0_full_n),
    .if_write(compute_2_U0_start_write),
    .if_dout(start_for_compute_U0_dout),
    .if_empty_n(start_for_compute_U0_empty_n),
    .if_read(compute_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_compute_2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_compute_2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_compute_2_U0_ap_ready <= ap_sync_compute_2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_compute_3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_compute_3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_compute_3_U0_ap_ready <= ap_sync_compute_3_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_compute_4_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_compute_4_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_compute_4_U0_ap_ready <= ap_sync_compute_4_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_read_input_top_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_input_top_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_input_top_U0_ap_ready <= ap_sync_read_input_top_U0_ap_ready;
        end
    end
end

assign Block_entry_gmem1_wr_proc_U0_ap_continue = 1'b1;

assign Block_entry_gmem1_wr_proc_U0_ap_start = start_for_Block_entry_gmem1_wr_proc_U0_empty_n;

assign ap_done = Block_entry_gmem1_wr_proc_U0_ap_done;

assign ap_idle = (read_input_top_U0_ap_idle & entry_proc_U0_ap_idle & compute_U0_ap_idle & compute_4_U0_ap_idle & compute_3_U0_ap_idle & compute_2_U0_ap_idle & compute_1_U0_ap_idle & Block_entry_gmem1_wr_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_compute_2_U0_ap_ready = (compute_2_U0_ap_ready | ap_sync_reg_compute_2_U0_ap_ready);

assign ap_sync_compute_3_U0_ap_ready = (compute_3_U0_ap_ready | ap_sync_reg_compute_3_U0_ap_ready);

assign ap_sync_compute_4_U0_ap_ready = (compute_4_U0_ap_ready | ap_sync_reg_compute_4_U0_ap_ready);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_read_input_top_U0_ap_ready = (read_input_top_U0_ap_ready | ap_sync_reg_read_input_top_U0_ap_ready);

assign ap_sync_ready = (ap_sync_read_input_top_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready & ap_sync_compute_4_U0_ap_ready & ap_sync_compute_3_U0_ap_ready & ap_sync_compute_2_U0_ap_ready);

assign compute_1_U0_ap_continue = 1'b1;

assign compute_1_U0_ap_start = start_for_compute_1_U0_empty_n;

assign compute_1_U0_pool1_out_fifo_cap = pool1_out_fifo_cap;

assign compute_1_U0_pool1_out_num_data_valid = pool1_out_num_data_valid;

assign compute_2_U0_ap_continue = 1'b1;

assign compute_2_U0_ap_start = ((ap_sync_reg_compute_2_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign compute_3_U0_ap_continue = 1'b1;

assign compute_3_U0_ap_start = ((ap_sync_reg_compute_3_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign compute_4_U0_ap_continue = 1'b1;

assign compute_4_U0_ap_start = ((ap_sync_reg_compute_4_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign compute_U0_ap_continue = 1'b1;

assign compute_U0_ap_start = start_for_compute_U0_empty_n;

assign compute_U0_output_s_fifo_cap = output_s_fifo_cap;

assign compute_U0_output_s_num_data_valid = output_s_num_data_valid;

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign gmem0_0_RID = 1'd0;

assign gmem0_0_RLAST = 1'b0;

assign gmem0_0_RRESP = 2'd0;

assign gmem0_0_RUSER = 1'd0;

assign gmem1_0_BID = 1'd0;

assign gmem1_0_BRESP = 2'd0;

assign gmem1_0_BUSER = 1'd0;

assign gmem2_0_RID = 1'd0;

assign gmem2_0_RLAST = 1'b0;

assign gmem2_0_RRESP = 2'd0;

assign gmem2_0_RUSER = 1'd0;

assign gmem3_0_RID = 1'd0;

assign gmem3_0_RLAST = 1'b0;

assign gmem3_0_RRESP = 2'd0;

assign gmem3_0_RUSER = 1'd0;

assign gmem4_0_RID = 1'd0;

assign gmem4_0_RLAST = 1'b0;

assign gmem4_0_RRESP = 2'd0;

assign gmem4_0_RUSER = 1'd0;

assign gmem5_0_RID = 1'd0;

assign gmem5_0_RLAST = 1'b0;

assign gmem5_0_RRESP = 2'd0;

assign gmem5_0_RUSER = 1'd0;

assign gmem6_0_RID = 1'd0;

assign gmem6_0_RLAST = 1'b0;

assign gmem6_0_RRESP = 2'd0;

assign gmem6_0_RUSER = 1'd0;

assign gmem7_0_RID = 1'd0;

assign gmem7_0_RLAST = 1'b0;

assign gmem7_0_RRESP = 2'd0;

assign gmem7_0_RUSER = 1'd0;

assign read_input_top_U0_ap_continue = 1'b1;

assign read_input_top_U0_ap_start = ((ap_sync_reg_read_input_top_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign start_for_Block_entry_gmem1_wr_proc_U0_din = 1'b1;

assign start_for_compute_1_U0_din = 1'b1;

assign start_for_compute_U0_din = 1'b1;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "cnn_top_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //cnn_top

