/* Copyright Statement:
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws. The information contained herein is
 * confidential and proprietary to MediaTek Inc. and/or its licensors. Without
 * the prior written permission of MediaTek inc. and/or its licensors, any
 * reproduction, modification, use or disclosure of MediaTek Software, and
 * information contained herein, in whole or in part, shall be strictly
 * prohibited.
 *
 * MediaTek Inc. (C) 2016. All rights reserved.
 *
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
 * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER
 * ON AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL
 * WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR
 * NONINFRINGEMENT. NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH
 * RESPECT TO THE SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY,
 * INCORPORATED IN, OR SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES
 * TO LOOK ONLY TO SUCH THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO.
 * RECEIVER EXPRESSLY ACKNOWLEDGES THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO
 * OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES CONTAINED IN MEDIATEK
 * SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE
 * RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S
 * ENTIRE AND CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE
 * RELEASED HEREUNDER WILL BE, AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE
 * MEDIATEK SOFTWARE AT ISSUE, OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE
 * CHARGE PAID BY RECEIVER TO MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 * The following software/firmware and/or related documentation ("MediaTek
 * Software") have been modified by MediaTek Inc. All revisions are subject to
 * any receiver's applicable license agreements with MediaTek Inc.
 */
#ifndef __REG_6335__
#define __REG_6335__

#define PMIC_REG_BASE (0x0000)

#define STRUP_CON0           ((UINT32)(PMIC_REG_BASE+0x0000))
#define STRUP_CON1           ((UINT32)(PMIC_REG_BASE+0x0002))
#define STRUP_CON2           ((UINT32)(PMIC_REG_BASE+0x0004))
#define STRUP_CON3           ((UINT32)(PMIC_REG_BASE+0x0006))
#define STRUP_CON4           ((UINT32)(PMIC_REG_BASE+0x0008))
#define STRUP_CON5           ((UINT32)(PMIC_REG_BASE+0x000A))
#define STRUP_CON6           ((UINT32)(PMIC_REG_BASE+0x000C))
#define STRUP_CON7           ((UINT32)(PMIC_REG_BASE+0x000E))
#define STRUP_CON8           ((UINT32)(PMIC_REG_BASE+0x0010))
#define STRUP_CON9           ((UINT32)(PMIC_REG_BASE+0x0012))
#define STRUP_CON10          ((UINT32)(PMIC_REG_BASE+0x0014))
#define STRUP_CON11          ((UINT32)(PMIC_REG_BASE+0x0016))
#define STRUP_CON12          ((UINT32)(PMIC_REG_BASE+0x0018))
#define STRUP_CON13          ((UINT32)(PMIC_REG_BASE+0x001A))
#define STRUP_CON14          ((UINT32)(PMIC_REG_BASE+0x001C))
#define STRUP_CON15          ((UINT32)(PMIC_REG_BASE+0x001E))
#define STRUP_CON16          ((UINT32)(PMIC_REG_BASE+0x0020))
#define STRUP_CON17          ((UINT32)(PMIC_REG_BASE+0x0022))
#define STRUP_CON18          ((UINT32)(PMIC_REG_BASE+0x0024))
#define STRUP_CON19          ((UINT32)(PMIC_REG_BASE+0x0026))
#define STRUP_CON20          ((UINT32)(PMIC_REG_BASE+0x0028))
#define STRUP_ANA_CON0       ((UINT32)(PMIC_REG_BASE+0x002A))
#define STRUP_ANA_CON1       ((UINT32)(PMIC_REG_BASE+0x002C))
#define PPCCTL0              ((UINT32)(PMIC_REG_BASE+0x002E))
#define PPCCTL1              ((UINT32)(PMIC_REG_BASE+0x0030))
#define PPCCTL2              ((UINT32)(PMIC_REG_BASE+0x0032))
#define PPCCFG0              ((UINT32)(PMIC_REG_BASE+0x0034))
#define PPCTST0              ((UINT32)(PMIC_REG_BASE+0x0036))
#define PPCRSV0              ((UINT32)(PMIC_REG_BASE+0x0038))
#define BWDTCTL0             ((UINT32)(PMIC_REG_BASE+0x003A))
#define CPSWKEY              ((UINT32)(PMIC_REG_BASE+0x003C))
#define CPSCFG0              ((UINT32)(PMIC_REG_BASE+0x003E))
#define CPSCFG1              ((UINT32)(PMIC_REG_BASE+0x0040))
#define CPSPSA0              ((UINT32)(PMIC_REG_BASE+0x0042))
#define CPSPSA1              ((UINT32)(PMIC_REG_BASE+0x0044))
#define CPSPSA2              ((UINT32)(PMIC_REG_BASE+0x0046))
#define CPSPSA3              ((UINT32)(PMIC_REG_BASE+0x0048))
#define CPSPSA4              ((UINT32)(PMIC_REG_BASE+0x004A))
#define CPSPSA5              ((UINT32)(PMIC_REG_BASE+0x004C))
#define CPSPSA6              ((UINT32)(PMIC_REG_BASE+0x004E))
#define CPSPSA7              ((UINT32)(PMIC_REG_BASE+0x0050))
#define CPSPSA8              ((UINT32)(PMIC_REG_BASE+0x0052))
#define CPSPSA9              ((UINT32)(PMIC_REG_BASE+0x0054))
#define CPSPSA10             ((UINT32)(PMIC_REG_BASE+0x0056))
#define CPSDSA0              ((UINT32)(PMIC_REG_BASE+0x0058))
#define CPSDSA1              ((UINT32)(PMIC_REG_BASE+0x005A))
#define CPSDSA2              ((UINT32)(PMIC_REG_BASE+0x005C))
#define CPSDSA3              ((UINT32)(PMIC_REG_BASE+0x005E))
#define CPSDSA4              ((UINT32)(PMIC_REG_BASE+0x0060))
#define CPSDSA5              ((UINT32)(PMIC_REG_BASE+0x0062))
#define CPSDSA6              ((UINT32)(PMIC_REG_BASE+0x0064))
#define CPSDSA7              ((UINT32)(PMIC_REG_BASE+0x0066))
#define CPSDSA8              ((UINT32)(PMIC_REG_BASE+0x0068))
#define CPSDSA9              ((UINT32)(PMIC_REG_BASE+0x006A))
#define CPSDSA10             ((UINT32)(PMIC_REG_BASE+0x006C))
#define PORFLAG              ((UINT32)(PMIC_REG_BASE+0x006E))
#define PONSTS               ((UINT32)(PMIC_REG_BASE+0x0070))
#define POFFSTS              ((UINT32)(PMIC_REG_BASE+0x0072))
#define PSTSCTL              ((UINT32)(PMIC_REG_BASE+0x0074))
#define HWCID                ((UINT32)(PMIC_REG_BASE+0x0200))
#define SWCID                ((UINT32)(PMIC_REG_BASE+0x0202))
#define TOP_CON              ((UINT32)(PMIC_REG_BASE+0x0204))
#define TEST_OUT             ((UINT32)(PMIC_REG_BASE+0x0206))
#define TEST_CON0            ((UINT32)(PMIC_REG_BASE+0x0208))
#define TEST_CON1            ((UINT32)(PMIC_REG_BASE+0x020A))
#define TESTMODE_SW          ((UINT32)(PMIC_REG_BASE+0x020C))
#define PGDEBSTATUS0         ((UINT32)(PMIC_REG_BASE+0x020E))
#define PGDEBSTATU1          ((UINT32)(PMIC_REG_BASE+0x0210))
#define PGSTATUS0            ((UINT32)(PMIC_REG_BASE+0x0212))
#define PGSTATUS1            ((UINT32)(PMIC_REG_BASE+0x0214))
#define PSOCSTATUS           ((UINT32)(PMIC_REG_BASE+0x0216))
#define THERMALSTATUS        ((UINT32)(PMIC_REG_BASE+0x0218))
#define TOPSTATUS            ((UINT32)(PMIC_REG_BASE+0x021A))
#define TDSEL_CON            ((UINT32)(PMIC_REG_BASE+0x021C))
#define RDSEL_CON            ((UINT32)(PMIC_REG_BASE+0x021E))
#define SMT_CON0             ((UINT32)(PMIC_REG_BASE+0x0220))
#define SMT_CON1             ((UINT32)(PMIC_REG_BASE+0x0222))
#define DRV_CON0             ((UINT32)(PMIC_REG_BASE+0x0224))
#define DRV_CON1             ((UINT32)(PMIC_REG_BASE+0x0226))
#define DRV_CON2             ((UINT32)(PMIC_REG_BASE+0x0228))
#define FILTER_CON0          ((UINT32)(PMIC_REG_BASE+0x022A))
#define TOP_STATUS           ((UINT32)(PMIC_REG_BASE+0x022C))
#define TOP_STATUS_SET       ((UINT32)(PMIC_REG_BASE+0x022E))
#define TOP_STATUS_CLR       ((UINT32)(PMIC_REG_BASE+0x0230))
#define TOP_SPI_CON0         ((UINT32)(PMIC_REG_BASE+0x0232))
#define TOP_SPI_CON1         ((UINT32)(PMIC_REG_BASE+0x0234))
#define TOP_CKPDN_CON0       ((UINT32)(PMIC_REG_BASE+0x0400))
#define TOP_CKPDN_CON0_SET   ((UINT32)(PMIC_REG_BASE+0x0402))
#define TOP_CKPDN_CON0_CLR   ((UINT32)(PMIC_REG_BASE+0x0404))
#define TOP_CKPDN_CON1       ((UINT32)(PMIC_REG_BASE+0x0406))
#define TOP_CKPDN_CON1_SET   ((UINT32)(PMIC_REG_BASE+0x0408))
#define TOP_CKPDN_CON1_CLR   ((UINT32)(PMIC_REG_BASE+0x040A))
#define TOP_CKPDN_CON2       ((UINT32)(PMIC_REG_BASE+0x040C))
#define TOP_CKPDN_CON2_SET   ((UINT32)(PMIC_REG_BASE+0x040E))
#define TOP_CKPDN_CON2_CLR   ((UINT32)(PMIC_REG_BASE+0x0410))
#define TOP_CKPDN_CON3       ((UINT32)(PMIC_REG_BASE+0x0412))
#define TOP_CKPDN_CON3_SET   ((UINT32)(PMIC_REG_BASE+0x0414))
#define TOP_CKPDN_CON3_CLR   ((UINT32)(PMIC_REG_BASE+0x0416))
#define TOP_CKSEL_CON0       ((UINT32)(PMIC_REG_BASE+0x0418))
#define TOP_CKSEL_CON0_SET   ((UINT32)(PMIC_REG_BASE+0x041A))
#define TOP_CKSEL_CON0_CLR   ((UINT32)(PMIC_REG_BASE+0x041C))
#define TOP_CKSEL_CON2       ((UINT32)(PMIC_REG_BASE+0x041E))
#define TOP_CKSEL_CON2_SET   ((UINT32)(PMIC_REG_BASE+0x0420))
#define TOP_CKSEL_CON2_CLR   ((UINT32)(PMIC_REG_BASE+0x0422))
#define TOP_CKDIVSEL_CON0    ((UINT32)(PMIC_REG_BASE+0x0424))
#define TOP_CKDIVSEL_CON0_SET ((UINT32)(PMIC_REG_BASE+0x0426))
#define TOP_CKDIVSEL_CON0_CLR ((UINT32)(PMIC_REG_BASE+0x0428))
#define TOP_CKHWEN_CON0      ((UINT32)(PMIC_REG_BASE+0x042A))
#define TOP_CKHWEN_CON0_SET  ((UINT32)(PMIC_REG_BASE+0x042C))
#define TOP_CKHWEN_CON0_CLR  ((UINT32)(PMIC_REG_BASE+0x042E))
#define TOP_CKHWEN_CON1      ((UINT32)(PMIC_REG_BASE+0x0430))
#define TOP_CKHWEN_CON1_SET  ((UINT32)(PMIC_REG_BASE+0x0432))
#define TOP_CKHWEN_CON1_CLR  ((UINT32)(PMIC_REG_BASE+0x0434))
#define TOP_BUCK_ANACK_FREQ_SEL_CON0 ((UINT32)(PMIC_REG_BASE+0x0436))
#define TOP_BUCK_ANACK_FREQ_SEL_CON0_SET ((UINT32)(PMIC_REG_BASE+0x0438))
#define TOP_BUCK_ANACK_FREQ_SEL_CON0_CLR ((UINT32)(PMIC_REG_BASE+0x043A))
#define TOP_CKTST_CON0       ((UINT32)(PMIC_REG_BASE+0x043C))
#define TOP_CKTST_CON1       ((UINT32)(PMIC_REG_BASE+0x043E))
#define TOP_CLKSQ            ((UINT32)(PMIC_REG_BASE+0x0440))
#define TOP_CLKSQ_SET        ((UINT32)(PMIC_REG_BASE+0x0442))
#define TOP_CLKSQ_CLR        ((UINT32)(PMIC_REG_BASE+0x0444))
#define TOP_CLKSQ_RTC        ((UINT32)(PMIC_REG_BASE+0x0446))
#define TOP_CLKSQ_RTC_SET    ((UINT32)(PMIC_REG_BASE+0x0448))
#define TOP_CLKSQ_RTC_CLR    ((UINT32)(PMIC_REG_BASE+0x044A))
#define TOP_CLK_TRIM         ((UINT32)(PMIC_REG_BASE+0x044C))
#define TOP_CLK_CON0         ((UINT32)(PMIC_REG_BASE+0x044E))
#define TOP_CLK_CON0_SET     ((UINT32)(PMIC_REG_BASE+0x0450))
#define TOP_CLK_CON0_CLR     ((UINT32)(PMIC_REG_BASE+0x0452))
#define TOP_CLK_CON1         ((UINT32)(PMIC_REG_BASE+0x0454))
#define TOP_CLK_CON1_SET     ((UINT32)(PMIC_REG_BASE+0x0456))
#define TOP_CLK_CON1_CLR     ((UINT32)(PMIC_REG_BASE+0x0458))
#define TOP_CLK_CON2         ((UINT32)(PMIC_REG_BASE+0x045A))
#define TOP_RST_CON0         ((UINT32)(PMIC_REG_BASE+0x0600))
#define TOP_RST_CON0_SET     ((UINT32)(PMIC_REG_BASE+0x0602))
#define TOP_RST_CON0_CLR     ((UINT32)(PMIC_REG_BASE+0x0604))
#define TOP_RST_CON1         ((UINT32)(PMIC_REG_BASE+0x0606))
#define TOP_RST_CON1_SET     ((UINT32)(PMIC_REG_BASE+0x0608))
#define TOP_RST_CON1_CLR     ((UINT32)(PMIC_REG_BASE+0x060A))
#define TOP_RST_CON2         ((UINT32)(PMIC_REG_BASE+0x060C))
#define TOP_RST_MISC         ((UINT32)(PMIC_REG_BASE+0x060E))
#define TOP_RST_MISC_SET     ((UINT32)(PMIC_REG_BASE+0x0610))
#define TOP_RST_MISC_CLR     ((UINT32)(PMIC_REG_BASE+0x0612))
#define TOP_RST_STATUS       ((UINT32)(PMIC_REG_BASE+0x0614))
#define TOP_RST_STATUS_SET   ((UINT32)(PMIC_REG_BASE+0x0616))
#define TOP_RST_STATUS_CLR   ((UINT32)(PMIC_REG_BASE+0x0618))
#define TOP_RST_RSV_CON0     ((UINT32)(PMIC_REG_BASE+0x061A))
#define TOP_RST_RSV_CON1     ((UINT32)(PMIC_REG_BASE+0x061C))
#define INT_CON0             ((UINT32)(PMIC_REG_BASE+0x0800))
#define INT_CON0_SET         ((UINT32)(PMIC_REG_BASE+0x0802))
#define INT_CON0_CLR         ((UINT32)(PMIC_REG_BASE+0x0804))
#define INT_CON1             ((UINT32)(PMIC_REG_BASE+0x0806))
#define INT_CON1_SET         ((UINT32)(PMIC_REG_BASE+0x0808))
#define INT_CON1_CLR         ((UINT32)(PMIC_REG_BASE+0x080A))
#define INT_CON2             ((UINT32)(PMIC_REG_BASE+0x080C))
#define INT_CON2_SET         ((UINT32)(PMIC_REG_BASE+0x080E))
#define INT_CON2_CLR         ((UINT32)(PMIC_REG_BASE+0x0810))
#define INT_CON3             ((UINT32)(PMIC_REG_BASE+0x0812))
#define INT_CON3_SET         ((UINT32)(PMIC_REG_BASE+0x0814))
#define INT_CON3_CLR         ((UINT32)(PMIC_REG_BASE+0x0816))
#define INT_CON4             ((UINT32)(PMIC_REG_BASE+0x0818))
#define INT_CON4_SET         ((UINT32)(PMIC_REG_BASE+0x081A))
#define INT_CON4_CLR         ((UINT32)(PMIC_REG_BASE+0x081C))
#define INT_CON5             ((UINT32)(PMIC_REG_BASE+0x081E))
#define INT_CON5_SET         ((UINT32)(PMIC_REG_BASE+0x0820))
#define INT_CON5_CLR         ((UINT32)(PMIC_REG_BASE+0x0822))
#define INT_MASK_CON0        ((UINT32)(PMIC_REG_BASE+0x0824))
#define INT_MASK_CON0_SET    ((UINT32)(PMIC_REG_BASE+0x0826))
#define INT_MASK_CON0_CLR    ((UINT32)(PMIC_REG_BASE+0x0828))
#define INT_MASK_CON1        ((UINT32)(PMIC_REG_BASE+0x082A))
#define INT_MASK_CON1_SET    ((UINT32)(PMIC_REG_BASE+0x082C))
#define INT_MASK_CON1_CLR    ((UINT32)(PMIC_REG_BASE+0x082E))
#define INT_MASK_CON2        ((UINT32)(PMIC_REG_BASE+0x0830))
#define INT_MASK_CON2_SET    ((UINT32)(PMIC_REG_BASE+0x0832))
#define INT_MASK_CON2_CLR    ((UINT32)(PMIC_REG_BASE+0x0834))
#define INT_MASK_CON3        ((UINT32)(PMIC_REG_BASE+0x0836))
#define INT_MASK_CON3_SET    ((UINT32)(PMIC_REG_BASE+0x0838))
#define INT_MASK_CON3_CLR    ((UINT32)(PMIC_REG_BASE+0x083A))
#define INT_MASK_CON4        ((UINT32)(PMIC_REG_BASE+0x083C))
#define INT_MASK_CON4_SET    ((UINT32)(PMIC_REG_BASE+0x083E))
#define INT_MASK_CON4_CLR    ((UINT32)(PMIC_REG_BASE+0x0840))
#define INT_MASK_CON5        ((UINT32)(PMIC_REG_BASE+0x0842))
#define INT_MASK_CON5_SET    ((UINT32)(PMIC_REG_BASE+0x0844))
#define INT_MASK_CON5_CLR    ((UINT32)(PMIC_REG_BASE+0x0846))
#define INT_STATUS0          ((UINT32)(PMIC_REG_BASE+0x0848))
#define INT_STATUS1          ((UINT32)(PMIC_REG_BASE+0x084A))
#define INT_STATUS2          ((UINT32)(PMIC_REG_BASE+0x084C))
#define INT_STATUS3          ((UINT32)(PMIC_REG_BASE+0x084E))
#define INT_STATUS4          ((UINT32)(PMIC_REG_BASE+0x0850))
#define INT_STATUS5          ((UINT32)(PMIC_REG_BASE+0x0852))
#define INT_RAW_STATUS0      ((UINT32)(PMIC_REG_BASE+0x0854))
#define INT_RAW_STATUS1      ((UINT32)(PMIC_REG_BASE+0x0856))
#define INT_RAW_STATUS2      ((UINT32)(PMIC_REG_BASE+0x0858))
#define INT_RAW_STATUS3      ((UINT32)(PMIC_REG_BASE+0x085A))
#define INT_RAW_STATUS4      ((UINT32)(PMIC_REG_BASE+0x085C))
#define INT_RAW_STATUS5      ((UINT32)(PMIC_REG_BASE+0x085E))
#define INT_MISC_CON         ((UINT32)(PMIC_REG_BASE+0x0860))
#define INT_MISC_CON_SET     ((UINT32)(PMIC_REG_BASE+0x0862))
#define INT_MISC_CON_CLR     ((UINT32)(PMIC_REG_BASE+0x0864))
#define FQMTR_CON0           ((UINT32)(PMIC_REG_BASE+0x0A00))
#define FQMTR_CON1           ((UINT32)(PMIC_REG_BASE+0x0A02))
#define FQMTR_CON2           ((UINT32)(PMIC_REG_BASE+0x0A04))
#define RG_SPI_CON0          ((UINT32)(PMIC_REG_BASE+0x0C00))
#define DEW_DIO_EN           ((UINT32)(PMIC_REG_BASE+0x0C02))
#define DEW_READ_TEST        ((UINT32)(PMIC_REG_BASE+0x0C04))
#define DEW_WRITE_TEST       ((UINT32)(PMIC_REG_BASE+0x0C06))
#define DEW_CRC_SWRST        ((UINT32)(PMIC_REG_BASE+0x0C08))
#define DEW_CRC_EN           ((UINT32)(PMIC_REG_BASE+0x0C0A))
#define DEW_CRC_VAL          ((UINT32)(PMIC_REG_BASE+0x0C0C))
#define DEW_DBG_MON_SEL      ((UINT32)(PMIC_REG_BASE+0x0C0E))
#define DEW_CIPHER_KEY_SEL   ((UINT32)(PMIC_REG_BASE+0x0C10))
#define DEW_CIPHER_IV_SEL    ((UINT32)(PMIC_REG_BASE+0x0C12))
#define DEW_CIPHER_EN        ((UINT32)(PMIC_REG_BASE+0x0C14))
#define DEW_CIPHER_RDY       ((UINT32)(PMIC_REG_BASE+0x0C16))
#define DEW_CIPHER_MODE      ((UINT32)(PMIC_REG_BASE+0x0C18))
#define DEW_CIPHER_SWRST     ((UINT32)(PMIC_REG_BASE+0x0C1A))
#define DEW_RDDMY_NO         ((UINT32)(PMIC_REG_BASE+0x0C1C))
#define INT_TYPE_CON0        ((UINT32)(PMIC_REG_BASE+0x0C1E))
#define INT_TYPE_CON0_SET    ((UINT32)(PMIC_REG_BASE+0x0C20))
#define INT_TYPE_CON0_CLR    ((UINT32)(PMIC_REG_BASE+0x0C22))
#define INT_TYPE_CON1        ((UINT32)(PMIC_REG_BASE+0x0C24))
#define INT_TYPE_CON1_SET    ((UINT32)(PMIC_REG_BASE+0x0C26))
#define INT_TYPE_CON1_CLR    ((UINT32)(PMIC_REG_BASE+0x0C28))
#define INT_TYPE_CON2        ((UINT32)(PMIC_REG_BASE+0x0C2A))
#define INT_TYPE_CON2_SET    ((UINT32)(PMIC_REG_BASE+0x0C2C))
#define INT_TYPE_CON2_CLR    ((UINT32)(PMIC_REG_BASE+0x0C2E))
#define INT_TYPE_CON3        ((UINT32)(PMIC_REG_BASE+0x0C30))
#define INT_TYPE_CON3_SET    ((UINT32)(PMIC_REG_BASE+0x0C32))
#define INT_TYPE_CON3_CLR    ((UINT32)(PMIC_REG_BASE+0x0C34))
#define INT_TYPE_CON4        ((UINT32)(PMIC_REG_BASE+0x0C36))
#define INT_TYPE_CON4_SET    ((UINT32)(PMIC_REG_BASE+0x0C38))
#define INT_TYPE_CON4_CLR    ((UINT32)(PMIC_REG_BASE+0x0C3A))
#define INT_TYPE_CON5        ((UINT32)(PMIC_REG_BASE+0x0C3C))
#define INT_TYPE_CON5_SET    ((UINT32)(PMIC_REG_BASE+0x0C3E))
#define INT_TYPE_CON5_CLR    ((UINT32)(PMIC_REG_BASE+0x0C40))
#define INT_STA              ((UINT32)(PMIC_REG_BASE+0x0C42))
#define RG_SPI_CON1          ((UINT32)(PMIC_REG_BASE+0x0C44))
#define RG_SPI_CON2          ((UINT32)(PMIC_REG_BASE+0x0C46))
#define BUCK_ALL_CON0        ((UINT32)(PMIC_REG_BASE+0x0E00))
#define BUCK_STB_CON         ((UINT32)(PMIC_REG_BASE+0x0E02))
#define BUCK_SLP_CON0        ((UINT32)(PMIC_REG_BASE+0x0E04))
#define BUCK_SLP_CON1        ((UINT32)(PMIC_REG_BASE+0x0E06))
#define BUCK_SLP_CON2        ((UINT32)(PMIC_REG_BASE+0x0E08))
#define BUCK_OC_CON0         ((UINT32)(PMIC_REG_BASE+0x0E0A))
#define BUCK_OC_CON1         ((UINT32)(PMIC_REG_BASE+0x0E0C))
#define BUCK_K_CON0          ((UINT32)(PMIC_REG_BASE+0x0E0E))
#define BUCK_K_CON1          ((UINT32)(PMIC_REG_BASE+0x0E10))
#define BUCK_K_CON2          ((UINT32)(PMIC_REG_BASE+0x0E12))
#define BUCK_K_CON3          ((UINT32)(PMIC_REG_BASE+0x0E14))
#define BUCK_VCORE_SSHUB_CON ((UINT32)(PMIC_REG_BASE+0x0E16))
#define BUCK_VCORE_CON0      ((UINT32)(PMIC_REG_BASE+0x0E18))
#define BUCK_VCORE_CON1      ((UINT32)(PMIC_REG_BASE+0x0E1A))
#define BUCK_VCORE_CON2      ((UINT32)(PMIC_REG_BASE+0x0E1C))
#define BUCK_VCORE_CFG0      ((UINT32)(PMIC_REG_BASE+0x0E1E))
#define BUCK_VCORE_CFG1      ((UINT32)(PMIC_REG_BASE+0x0E20))
#define BUCK_VCORE_OP_EN     ((UINT32)(PMIC_REG_BASE+0x0E22))
#define BUCK_VCORE_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x0E24))
#define BUCK_VCORE_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x0E26))
#define BUCK_VCORE_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x0E28))
#define BUCK_VCORE_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x0E2A))
#define BUCK_VCORE_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x0E2C))
#define BUCK_VCORE_SP_CON    ((UINT32)(PMIC_REG_BASE+0x0E2E))
#define BUCK_VCORE_SP_CFG    ((UINT32)(PMIC_REG_BASE+0x0E30))
#define BUCK_VCORE_OC_CFG    ((UINT32)(PMIC_REG_BASE+0x0E32))
#define BUCK_VCORE_DBG0      ((UINT32)(PMIC_REG_BASE+0x0E34))
#define BUCK_VCORE_DBG1      ((UINT32)(PMIC_REG_BASE+0x0E36))
#define BUCK_VCORE_DBG2      ((UINT32)(PMIC_REG_BASE+0x0E38))
#define BUCK_VDRAM_CON0      ((UINT32)(PMIC_REG_BASE+0x0E3A))
#define BUCK_VDRAM_CON1      ((UINT32)(PMIC_REG_BASE+0x0E3C))
#define BUCK_VDRAM_CON2      ((UINT32)(PMIC_REG_BASE+0x0E3E))
#define BUCK_VDRAM_CFG0      ((UINT32)(PMIC_REG_BASE+0x0E40))
#define BUCK_VDRAM_CFG1      ((UINT32)(PMIC_REG_BASE+0x0E42))
#define BUCK_VDRAM_OP_EN     ((UINT32)(PMIC_REG_BASE+0x0E44))
#define BUCK_VDRAM_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x0E46))
#define BUCK_VDRAM_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x0E48))
#define BUCK_VDRAM_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x0E4A))
#define BUCK_VDRAM_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x0E4C))
#define BUCK_VDRAM_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x0E4E))
#define BUCK_VDRAM_SP_CON    ((UINT32)(PMIC_REG_BASE+0x0E50))
#define BUCK_VDRAM_SP_CFG    ((UINT32)(PMIC_REG_BASE+0x0E52))
#define BUCK_VDRAM_OC_CFG    ((UINT32)(PMIC_REG_BASE+0x0E54))
#define BUCK_VDRAM_DBG0      ((UINT32)(PMIC_REG_BASE+0x0E56))
#define BUCK_VDRAM_DBG1      ((UINT32)(PMIC_REG_BASE+0x0E58))
#define BUCK_VDRAM_DBG2      ((UINT32)(PMIC_REG_BASE+0x0E5A))
#define BUCK_VMD1_CON0       ((UINT32)(PMIC_REG_BASE+0x0E5C))
#define BUCK_VMD1_CON1       ((UINT32)(PMIC_REG_BASE+0x0E5E))
#define BUCK_VMD1_CON2       ((UINT32)(PMIC_REG_BASE+0x0E60))
#define BUCK_VMD1_CFG0       ((UINT32)(PMIC_REG_BASE+0x0E62))
#define BUCK_VMD1_CFG1       ((UINT32)(PMIC_REG_BASE+0x0E64))
#define BUCK_VMD1_OP_EN      ((UINT32)(PMIC_REG_BASE+0x0E66))
#define BUCK_VMD1_OP_EN_SET  ((UINT32)(PMIC_REG_BASE+0x0E68))
#define BUCK_VMD1_OP_EN_CLR  ((UINT32)(PMIC_REG_BASE+0x0E6A))
#define BUCK_VMD1_OP_CFG     ((UINT32)(PMIC_REG_BASE+0x0E6C))
#define BUCK_VMD1_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x0E6E))
#define BUCK_VMD1_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x0E70))
#define BUCK_VMD1_SP_CON     ((UINT32)(PMIC_REG_BASE+0x0E72))
#define BUCK_VMD1_SP_CFG     ((UINT32)(PMIC_REG_BASE+0x0E74))
#define BUCK_VMD1_OC_CFG     ((UINT32)(PMIC_REG_BASE+0x0E76))
#define BUCK_VMD1_DBG0       ((UINT32)(PMIC_REG_BASE+0x0E78))
#define BUCK_VMD1_DBG1       ((UINT32)(PMIC_REG_BASE+0x0E7A))
#define BUCK_VMD1_DBG2       ((UINT32)(PMIC_REG_BASE+0x0E7C))
#define BUCK_VMODEM_CON0     ((UINT32)(PMIC_REG_BASE+0x0E7E))
#define BUCK_VMODEM_CON1     ((UINT32)(PMIC_REG_BASE+0x0E80))
#define BUCK_VMODEM_CON2     ((UINT32)(PMIC_REG_BASE+0x0E82))
#define BUCK_VMODEM_CFG0     ((UINT32)(PMIC_REG_BASE+0x0E84))
#define BUCK_VMODEM_CFG1     ((UINT32)(PMIC_REG_BASE+0x0E86))
#define BUCK_VMODEM_OP_EN    ((UINT32)(PMIC_REG_BASE+0x0E88))
#define BUCK_VMODEM_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x0E8A))
#define BUCK_VMODEM_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x0E8C))
#define BUCK_VMODEM_OP_CFG   ((UINT32)(PMIC_REG_BASE+0x0E8E))
#define BUCK_VMODEM_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x0E90))
#define BUCK_VMODEM_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x0E92))
#define BUCK_VMODEM_SP_CON   ((UINT32)(PMIC_REG_BASE+0x0E94))
#define BUCK_VMODEM_SP_CFG   ((UINT32)(PMIC_REG_BASE+0x0E96))
#define BUCK_VMODEM_OC_CFG   ((UINT32)(PMIC_REG_BASE+0x0E98))
#define BUCK_VMODEM_DBG0     ((UINT32)(PMIC_REG_BASE+0x0E9A))
#define BUCK_VMODEM_DBG1     ((UINT32)(PMIC_REG_BASE+0x0E9C))
#define BUCK_VMODEM_DBG2     ((UINT32)(PMIC_REG_BASE+0x0E9E))
#define BUCK_VS1_CON0        ((UINT32)(PMIC_REG_BASE+0x0EA0))
#define BUCK_VS1_CON1        ((UINT32)(PMIC_REG_BASE+0x0EA2))
#define BUCK_VS1_CON2        ((UINT32)(PMIC_REG_BASE+0x0EA4))
#define BUCK_VS1_CFG0        ((UINT32)(PMIC_REG_BASE+0x0EA6))
#define BUCK_VS1_CFG1        ((UINT32)(PMIC_REG_BASE+0x0EA8))
#define BUCK_VS1_OP_EN       ((UINT32)(PMIC_REG_BASE+0x0EAA))
#define BUCK_VS1_OP_EN_SET   ((UINT32)(PMIC_REG_BASE+0x0EAC))
#define BUCK_VS1_OP_EN_CLR   ((UINT32)(PMIC_REG_BASE+0x0EAE))
#define BUCK_VS1_OP_CFG      ((UINT32)(PMIC_REG_BASE+0x0EB0))
#define BUCK_VS1_OP_CFG_SET  ((UINT32)(PMIC_REG_BASE+0x0EB2))
#define BUCK_VS1_OP_CFG_CLR  ((UINT32)(PMIC_REG_BASE+0x0EB4))
#define BUCK_VS1_SP_CON      ((UINT32)(PMIC_REG_BASE+0x0EB6))
#define BUCK_VS1_SP_CFG      ((UINT32)(PMIC_REG_BASE+0x0EB8))
#define BUCK_VS1_OC_CFG      ((UINT32)(PMIC_REG_BASE+0x0EBA))
#define BUCK_VS1_DBG0        ((UINT32)(PMIC_REG_BASE+0x0EBC))
#define BUCK_VS1_DBG1        ((UINT32)(PMIC_REG_BASE+0x0EBE))
#define BUCK_VS1_DBG2        ((UINT32)(PMIC_REG_BASE+0x0EC0))
#define BUCK_VS2_CON0        ((UINT32)(PMIC_REG_BASE+0x0EC2))
#define BUCK_VS2_CON1        ((UINT32)(PMIC_REG_BASE+0x0EC4))
#define BUCK_VS2_CON2        ((UINT32)(PMIC_REG_BASE+0x0EC6))
#define BUCK_VS2_CFG0        ((UINT32)(PMIC_REG_BASE+0x0EC8))
#define BUCK_VS2_CFG1        ((UINT32)(PMIC_REG_BASE+0x0ECA))
#define BUCK_VS2_OP_EN       ((UINT32)(PMIC_REG_BASE+0x0ECC))
#define BUCK_VS2_OP_EN_SET   ((UINT32)(PMIC_REG_BASE+0x0ECE))
#define BUCK_VS2_OP_EN_CLR   ((UINT32)(PMIC_REG_BASE+0x0ED0))
#define BUCK_VS2_OP_CFG      ((UINT32)(PMIC_REG_BASE+0x0ED2))
#define BUCK_VS2_OP_CFG_SET  ((UINT32)(PMIC_REG_BASE+0x0ED4))
#define BUCK_VS2_OP_CFG_CLR  ((UINT32)(PMIC_REG_BASE+0x0ED6))
#define BUCK_VS2_SP_CON      ((UINT32)(PMIC_REG_BASE+0x0ED8))
#define BUCK_VS2_SP_CFG      ((UINT32)(PMIC_REG_BASE+0x0EDA))
#define BUCK_VS2_OC_CFG      ((UINT32)(PMIC_REG_BASE+0x0EDC))
#define BUCK_VS2_DBG0        ((UINT32)(PMIC_REG_BASE+0x0EDE))
#define BUCK_VS2_DBG1        ((UINT32)(PMIC_REG_BASE+0x0EE0))
#define BUCK_VS2_DBG2        ((UINT32)(PMIC_REG_BASE+0x0EE2))
#define BUCK_VPA1_CON0       ((UINT32)(PMIC_REG_BASE+0x0EE4))
#define BUCK_VPA1_CON1       ((UINT32)(PMIC_REG_BASE+0x0EE6))
#define BUCK_VPA1_CFG0       ((UINT32)(PMIC_REG_BASE+0x0EE8))
#define BUCK_VPA1_CFG1       ((UINT32)(PMIC_REG_BASE+0x0EEA))
#define BUCK_VPA1_CFG2       ((UINT32)(PMIC_REG_BASE+0x0EEC))
#define BUCK_VPA1_OC_CFG     ((UINT32)(PMIC_REG_BASE+0x0EEE))
#define BUCK_VPA1_DBG0       ((UINT32)(PMIC_REG_BASE+0x0EF0))
#define BUCK_VPA1_DBG1       ((UINT32)(PMIC_REG_BASE+0x0EF2))
#define BUCK_VPA1_DBG2       ((UINT32)(PMIC_REG_BASE+0x0EF4))
#define BUCK_VPA1_DLC_CON0   ((UINT32)(PMIC_REG_BASE+0x0EF6))
#define BUCK_VPA1_DLC_CON1   ((UINT32)(PMIC_REG_BASE+0x0EF8))
#define BUCK_VPA1_DLC_CON2   ((UINT32)(PMIC_REG_BASE+0x0EFA))
#define BUCK_VPA1_MSFG_CON0  ((UINT32)(PMIC_REG_BASE+0x0EFC))
#define BUCK_VPA1_MSFG_CON1  ((UINT32)(PMIC_REG_BASE+0x0EFE))
#define BUCK_VPA1_MSFG_RRATE0 ((UINT32)(PMIC_REG_BASE+0x0F00))
#define BUCK_VPA1_MSFG_RRATE1 ((UINT32)(PMIC_REG_BASE+0x0F02))
#define BUCK_VPA1_MSFG_RTHD0 ((UINT32)(PMIC_REG_BASE+0x0F04))
#define BUCK_VPA1_MSFG_RTHD1 ((UINT32)(PMIC_REG_BASE+0x0F06))
#define BUCK_VPA1_MSFG_RTHD2 ((UINT32)(PMIC_REG_BASE+0x0F08))
#define BUCK_VPA1_MSFG_FRATE0 ((UINT32)(PMIC_REG_BASE+0x0F0A))
#define BUCK_VPA1_MSFG_FRATE1 ((UINT32)(PMIC_REG_BASE+0x0F0C))
#define BUCK_VPA1_MSFG_FTHD0 ((UINT32)(PMIC_REG_BASE+0x0F0E))
#define BUCK_VPA1_MSFG_FTHD1 ((UINT32)(PMIC_REG_BASE+0x0F10))
#define BUCK_VPA1_MSFG_FTHD2 ((UINT32)(PMIC_REG_BASE+0x0F12))
#define BUCK_VPA2_CON0       ((UINT32)(PMIC_REG_BASE+0x0F14))
#define BUCK_VPA2_CON1       ((UINT32)(PMIC_REG_BASE+0x0F16))
#define BUCK_VPA2_CFG0       ((UINT32)(PMIC_REG_BASE+0x0F18))
#define BUCK_VPA2_CFG1       ((UINT32)(PMIC_REG_BASE+0x0F1A))
#define BUCK_VPA2_CFG2       ((UINT32)(PMIC_REG_BASE+0x0F1C))
#define BUCK_VPA2_OC_CFG     ((UINT32)(PMIC_REG_BASE+0x0F1E))
#define BUCK_VPA2_DBG0       ((UINT32)(PMIC_REG_BASE+0x0F20))
#define BUCK_VPA2_DBG1       ((UINT32)(PMIC_REG_BASE+0x0F22))
#define BUCK_VPA2_DBG2       ((UINT32)(PMIC_REG_BASE+0x0F24))
#define BUCK_VPA2_DLC_CON0   ((UINT32)(PMIC_REG_BASE+0x0F26))
#define BUCK_VPA2_DLC_CON1   ((UINT32)(PMIC_REG_BASE+0x0F28))
#define BUCK_VPA2_DLC_CON2   ((UINT32)(PMIC_REG_BASE+0x0F2A))
#define BUCK_VPA2_MSFG_CON0  ((UINT32)(PMIC_REG_BASE+0x0F2C))
#define BUCK_VPA2_MSFG_CON1  ((UINT32)(PMIC_REG_BASE+0x0F2E))
#define BUCK_VPA2_MSFG_RRATE0 ((UINT32)(PMIC_REG_BASE+0x0F30))
#define BUCK_VPA2_MSFG_RRATE1 ((UINT32)(PMIC_REG_BASE+0x0F32))
#define BUCK_VPA2_MSFG_RTHD0 ((UINT32)(PMIC_REG_BASE+0x0F34))
#define BUCK_VPA2_MSFG_RTHD1 ((UINT32)(PMIC_REG_BASE+0x0F36))
#define BUCK_VPA2_MSFG_RTHD2 ((UINT32)(PMIC_REG_BASE+0x0F38))
#define BUCK_VPA2_MSFG_FRATE0 ((UINT32)(PMIC_REG_BASE+0x0F3A))
#define BUCK_VPA2_MSFG_FRATE1 ((UINT32)(PMIC_REG_BASE+0x0F3C))
#define BUCK_VPA2_MSFG_FTHD0 ((UINT32)(PMIC_REG_BASE+0x0F3E))
#define BUCK_VPA2_MSFG_FTHD1 ((UINT32)(PMIC_REG_BASE+0x0F40))
#define BUCK_VPA2_MSFG_FTHD2 ((UINT32)(PMIC_REG_BASE+0x0F42))
#define SMPS_ANA_CON0        ((UINT32)(PMIC_REG_BASE+0x0F44))
#define SMPS_ANA_CON1        ((UINT32)(PMIC_REG_BASE+0x0F46))
#define SMPS_ANA_CON2        ((UINT32)(PMIC_REG_BASE+0x0F48))
#define SMPS_ANA_CON3        ((UINT32)(PMIC_REG_BASE+0x0F4A))
#define SMPS_ANA_CON4        ((UINT32)(PMIC_REG_BASE+0x0F4C))
#define SMPS_ANA_CON5        ((UINT32)(PMIC_REG_BASE+0x0F4E))
#define SMPS_ANA_CON6        ((UINT32)(PMIC_REG_BASE+0x0F50))
#define SMPS_ANA_CON7        ((UINT32)(PMIC_REG_BASE+0x0F52))
#define SMPS_ANA_CON8        ((UINT32)(PMIC_REG_BASE+0x0F54))
#define SMPS_ANA_CON9        ((UINT32)(PMIC_REG_BASE+0x0F56))
#define SMPS_ANA_CON10       ((UINT32)(PMIC_REG_BASE+0x0F58))
#define SMPS_ANA_CON11       ((UINT32)(PMIC_REG_BASE+0x0F5A))
#define SMPS_ANA_CON12       ((UINT32)(PMIC_REG_BASE+0x0F5C))
#define SMPS_ANA_CON13       ((UINT32)(PMIC_REG_BASE+0x0F5E))
#define SMPS_ANA_CON14       ((UINT32)(PMIC_REG_BASE+0x0F60))
#define SMPS_ANA_CON15       ((UINT32)(PMIC_REG_BASE+0x0F62))
#define VCORE_ANA_CON0       ((UINT32)(PMIC_REG_BASE+0x0F64))
#define VCORE_ANA_CON1       ((UINT32)(PMIC_REG_BASE+0x0F66))
#define VCORE_ANA_CON2       ((UINT32)(PMIC_REG_BASE+0x0F68))
#define VCORE_ANA_CON3       ((UINT32)(PMIC_REG_BASE+0x0F6A))
#define VCORE_ANA_CON4       ((UINT32)(PMIC_REG_BASE+0x0F6C))
#define VCORE_ANA_CON5       ((UINT32)(PMIC_REG_BASE+0x0F6E))
#define VCORE_ANA_CON6       ((UINT32)(PMIC_REG_BASE+0x0F70))
#define VCORE_ANA_CON7       ((UINT32)(PMIC_REG_BASE+0x0F72))
#define VCORE_ANA_CON8       ((UINT32)(PMIC_REG_BASE+0x0F74))
#define VCORE_ANA_CON9       ((UINT32)(PMIC_REG_BASE+0x0F76))
#define VDRAM_ANA_CON0       ((UINT32)(PMIC_REG_BASE+0x0F78))
#define VDRAM_ANA_CON1       ((UINT32)(PMIC_REG_BASE+0x0F7A))
#define VDRAM_ANA_CON2       ((UINT32)(PMIC_REG_BASE+0x0F7C))
#define VDRAM_ANA_CON3       ((UINT32)(PMIC_REG_BASE+0x0F7E))
#define VDRAM_ANA_CON4       ((UINT32)(PMIC_REG_BASE+0x0F80))
#define VDRAM_ANA_CON5       ((UINT32)(PMIC_REG_BASE+0x0F82))
#define VDRAM_ANA_CON6       ((UINT32)(PMIC_REG_BASE+0x0F84))
#define VDRAM_ANA_CON7       ((UINT32)(PMIC_REG_BASE+0x0F86))
#define VDRAM_ANA_CON8       ((UINT32)(PMIC_REG_BASE+0x0F88))
#define VDRAM_ANA_CON9       ((UINT32)(PMIC_REG_BASE+0x0F8A))
#define VMODEM_ANA_CON0      ((UINT32)(PMIC_REG_BASE+0x0F8C))
#define VMODEM_ANA_CON1      ((UINT32)(PMIC_REG_BASE+0x0F8E))
#define VMODEM_ANA_CON2      ((UINT32)(PMIC_REG_BASE+0x0F90))
#define VMODEM_ANA_CON3      ((UINT32)(PMIC_REG_BASE+0x0F92))
#define VMODEM_ANA_CON4      ((UINT32)(PMIC_REG_BASE+0x0F94))
#define VMODEM_ANA_CON5      ((UINT32)(PMIC_REG_BASE+0x0F96))
#define VMODEM_ANA_CON6      ((UINT32)(PMIC_REG_BASE+0x0F98))
#define VMODEM_ANA_CON7      ((UINT32)(PMIC_REG_BASE+0x0F9A))
#define VMODEM_ANA_CON8      ((UINT32)(PMIC_REG_BASE+0x0F9C))
#define VMODEM_ANA_CON9      ((UINT32)(PMIC_REG_BASE+0x0F9E))
#define VMD1_ANA_CON0        ((UINT32)(PMIC_REG_BASE+0x0FA0))
#define VMD1_ANA_CON1        ((UINT32)(PMIC_REG_BASE+0x0FA2))
#define VMD1_ANA_CON2        ((UINT32)(PMIC_REG_BASE+0x0FA4))
#define VMD1_ANA_CON3        ((UINT32)(PMIC_REG_BASE+0x0FA6))
#define VMD1_ANA_CON4        ((UINT32)(PMIC_REG_BASE+0x0FA8))
#define VMD1_ANA_CON5        ((UINT32)(PMIC_REG_BASE+0x0FAA))
#define VMD1_ANA_CON6        ((UINT32)(PMIC_REG_BASE+0x0FAC))
#define VMD1_ANA_CON7        ((UINT32)(PMIC_REG_BASE+0x0FAE))
#define VMD1_ANA_CON8        ((UINT32)(PMIC_REG_BASE+0x0FB0))
#define VMD1_ANA_CON9        ((UINT32)(PMIC_REG_BASE+0x0FB2))
#define VS1_ANA_CON0         ((UINT32)(PMIC_REG_BASE+0x0FB4))
#define VS1_ANA_CON1         ((UINT32)(PMIC_REG_BASE+0x0FB6))
#define VS1_ANA_CON2         ((UINT32)(PMIC_REG_BASE+0x0FB8))
#define VS1_ANA_CON3         ((UINT32)(PMIC_REG_BASE+0x0FBA))
#define VS1_ANA_CON4         ((UINT32)(PMIC_REG_BASE+0x0FBC))
#define VS1_ANA_CON5         ((UINT32)(PMIC_REG_BASE+0x0FBE))
#define VS1_ANA_CON6         ((UINT32)(PMIC_REG_BASE+0x0FC0))
#define VS1_ANA_CON7         ((UINT32)(PMIC_REG_BASE+0x0FC2))
#define VS1_ANA_CON8         ((UINT32)(PMIC_REG_BASE+0x0FC4))
#define VS1_ANA_CON9         ((UINT32)(PMIC_REG_BASE+0x0FC6))
#define VS2_ANA_CON0         ((UINT32)(PMIC_REG_BASE+0x0FC8))
#define VS2_ANA_CON1         ((UINT32)(PMIC_REG_BASE+0x0FCA))
#define VS2_ANA_CON2         ((UINT32)(PMIC_REG_BASE+0x0FCC))
#define VS2_ANA_CON3         ((UINT32)(PMIC_REG_BASE+0x0FCE))
#define VS2_ANA_CON4         ((UINT32)(PMIC_REG_BASE+0x0FD0))
#define VS2_ANA_CON5         ((UINT32)(PMIC_REG_BASE+0x0FD2))
#define VS2_ANA_CON6         ((UINT32)(PMIC_REG_BASE+0x0FD4))
#define VS2_ANA_CON7         ((UINT32)(PMIC_REG_BASE+0x0FD6))
#define VS2_ANA_CON8         ((UINT32)(PMIC_REG_BASE+0x0FD8))
#define VS2_ANA_CON9         ((UINT32)(PMIC_REG_BASE+0x0FDA))
#define VPA1_ANA_CON0        ((UINT32)(PMIC_REG_BASE+0x0FDC))
#define VPA1_ANA_CON1        ((UINT32)(PMIC_REG_BASE+0x0FDE))
#define VPA1_ANA_CON2        ((UINT32)(PMIC_REG_BASE+0x0FE0))
#define VPA1_ANA_CON3        ((UINT32)(PMIC_REG_BASE+0x0FE2))
#define VPA1_ANA_CON4        ((UINT32)(PMIC_REG_BASE+0x0FE4))
#define VPA1_ANA_CON5        ((UINT32)(PMIC_REG_BASE+0x0FE6))
#define VPA2_ANA_CON0        ((UINT32)(PMIC_REG_BASE+0x0FE8))
#define VPA2_ANA_CON1        ((UINT32)(PMIC_REG_BASE+0x0FEA))
#define VPA2_ANA_CON2        ((UINT32)(PMIC_REG_BASE+0x0FEC))
#define VPA2_ANA_CON3        ((UINT32)(PMIC_REG_BASE+0x0FEE))
#define VPA2_ANA_CON4        ((UINT32)(PMIC_REG_BASE+0x0FF0))
#define VPA2_ANA_CON5        ((UINT32)(PMIC_REG_BASE+0x0FF2))
#define WDTDBG_CON0          ((UINT32)(PMIC_REG_BASE+0x1000))
#define WDTDBG_MON0          ((UINT32)(PMIC_REG_BASE+0x1002))
#define WDTDBG_MON1          ((UINT32)(PMIC_REG_BASE+0x1004))
#define WDTDBG_MON2          ((UINT32)(PMIC_REG_BASE+0x1006))
#define WDTDBG_MON3          ((UINT32)(PMIC_REG_BASE+0x1008))
#define WDTDBG_MON4          ((UINT32)(PMIC_REG_BASE+0x100A))
#define WDTDBG_MON5          ((UINT32)(PMIC_REG_BASE+0x100C))
#define WDTDBG_MON6          ((UINT32)(PMIC_REG_BASE+0x100E))
#define ISINKA_ANA_CON_0     ((UINT32)(PMIC_REG_BASE+0x1200))
#define ISINKB_ANA_CON_0     ((UINT32)(PMIC_REG_BASE+0x1202))
#define ISINK0_CON0          ((UINT32)(PMIC_REG_BASE+0x1204))
#define ISINK0_CON1          ((UINT32)(PMIC_REG_BASE+0x1206))
#define ISINK0_CON2          ((UINT32)(PMIC_REG_BASE+0x1208))
#define ISINK0_CON3          ((UINT32)(PMIC_REG_BASE+0x120A))
#define ISINK1_CON0          ((UINT32)(PMIC_REG_BASE+0x120C))
#define ISINK1_CON1          ((UINT32)(PMIC_REG_BASE+0x120E))
#define ISINK1_CON2          ((UINT32)(PMIC_REG_BASE+0x1210))
#define ISINK1_CON3          ((UINT32)(PMIC_REG_BASE+0x1212))
#define ISINK2_CON0          ((UINT32)(PMIC_REG_BASE+0x1214))
#define ISINK2_CON1          ((UINT32)(PMIC_REG_BASE+0x1216))
#define ISINK2_CON2          ((UINT32)(PMIC_REG_BASE+0x1218))
#define ISINK2_CON3          ((UINT32)(PMIC_REG_BASE+0x121A))
#define ISINK3_CON0          ((UINT32)(PMIC_REG_BASE+0x121C))
#define ISINK3_CON1          ((UINT32)(PMIC_REG_BASE+0x121E))
#define ISINK3_CON2          ((UINT32)(PMIC_REG_BASE+0x1220))
#define ISINK3_CON3          ((UINT32)(PMIC_REG_BASE+0x1222))
#define ISINK_ANA1           ((UINT32)(PMIC_REG_BASE+0x1224))
#define ISINK_PHASE_DLY      ((UINT32)(PMIC_REG_BASE+0x1226))
#define ISINK_SFSTR          ((UINT32)(PMIC_REG_BASE+0x1228))
#define ISINK_EN_CTRL        ((UINT32)(PMIC_REG_BASE+0x122A))
#define ISINK_MODE_CTRL      ((UINT32)(PMIC_REG_BASE+0x122C))
#define ISINK_ANA_CON0       ((UINT32)(PMIC_REG_BASE+0x122E))
#define ISINK4_CON1          ((UINT32)(PMIC_REG_BASE+0x1230))
#define ISINK5_CON1          ((UINT32)(PMIC_REG_BASE+0x1232))
#define ISINK6_CON1          ((UINT32)(PMIC_REG_BASE+0x1234))
#define ISINK7_CON1          ((UINT32)(PMIC_REG_BASE+0x1236))
#define ISINK_ANA1_SMPL      ((UINT32)(PMIC_REG_BASE+0x1238))
#define ISINK_PHASE_DLY_SMPL ((UINT32)(PMIC_REG_BASE+0x123A))
#define ISINK_EN_CTRL_SMPL   ((UINT32)(PMIC_REG_BASE+0x123C))
#define LDO_VIO28_CON0       ((UINT32)(PMIC_REG_BASE+0x1400))
#define LDO_VIO28_OP_EN      ((UINT32)(PMIC_REG_BASE+0x1402))
#define LDO_VIO28_OP_EN_SET  ((UINT32)(PMIC_REG_BASE+0x1404))
#define LDO_VIO28_OP_EN_CLR  ((UINT32)(PMIC_REG_BASE+0x1406))
#define LDO_VIO28_OP_CFG     ((UINT32)(PMIC_REG_BASE+0x1408))
#define LDO_VIO28_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x140A))
#define LDO_VIO28_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x140C))
#define LDO_VIO28_CON1       ((UINT32)(PMIC_REG_BASE+0x140E))
#define LDO_VIO28_CON2       ((UINT32)(PMIC_REG_BASE+0x1410))
#define LDO_VIO28_CON3       ((UINT32)(PMIC_REG_BASE+0x1412))
#define LDO_VIO18_CON0       ((UINT32)(PMIC_REG_BASE+0x1414))
#define LDO_VIO18_OP_EN      ((UINT32)(PMIC_REG_BASE+0x1416))
#define LDO_VIO18_OP_EN_SET  ((UINT32)(PMIC_REG_BASE+0x1418))
#define LDO_VIO18_OP_EN_CLR  ((UINT32)(PMIC_REG_BASE+0x141A))
#define LDO_VIO18_OP_CFG     ((UINT32)(PMIC_REG_BASE+0x141C))
#define LDO_VIO18_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x141E))
#define LDO_VIO18_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x1420))
#define LDO_VIO18_CON1       ((UINT32)(PMIC_REG_BASE+0x1422))
#define LDO_VIO18_CON2       ((UINT32)(PMIC_REG_BASE+0x1424))
#define LDO_VIO18_CON3       ((UINT32)(PMIC_REG_BASE+0x1426))
#define LDO_VUFS18_CON0      ((UINT32)(PMIC_REG_BASE+0x1428))
#define LDO_VUFS18_OP_EN     ((UINT32)(PMIC_REG_BASE+0x142A))
#define LDO_VUFS18_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x142C))
#define LDO_VUFS18_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x142E))
#define LDO_VUFS18_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x1430))
#define LDO_VUFS18_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x1432))
#define LDO_VUFS18_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x1434))
#define LDO_VUFS18_CON1      ((UINT32)(PMIC_REG_BASE+0x1436))
#define LDO_VUFS18_CON2      ((UINT32)(PMIC_REG_BASE+0x1438))
#define LDO_VUFS18_CON3      ((UINT32)(PMIC_REG_BASE+0x143A))
#define LDO_VA10_CON0        ((UINT32)(PMIC_REG_BASE+0x143C))
#define LDO_VA10_OP_EN       ((UINT32)(PMIC_REG_BASE+0x143E))
#define LDO_VA10_OP_EN_SET   ((UINT32)(PMIC_REG_BASE+0x1440))
#define LDO_VA10_OP_EN_CLR   ((UINT32)(PMIC_REG_BASE+0x1442))
#define LDO_VA10_OP_CFG      ((UINT32)(PMIC_REG_BASE+0x1444))
#define LDO_VA10_OP_CFG_SET  ((UINT32)(PMIC_REG_BASE+0x1446))
#define LDO_VA10_OP_CFG_CLR  ((UINT32)(PMIC_REG_BASE+0x1448))
#define LDO_VA10_CON1        ((UINT32)(PMIC_REG_BASE+0x144A))
#define LDO_VA10_CON2        ((UINT32)(PMIC_REG_BASE+0x144C))
#define LDO_VA10_CON3        ((UINT32)(PMIC_REG_BASE+0x144E))
#define LDO_VA12_CON0        ((UINT32)(PMIC_REG_BASE+0x1450))
#define LDO_VA12_OP_EN       ((UINT32)(PMIC_REG_BASE+0x1452))
#define LDO_VA12_OP_EN_SET   ((UINT32)(PMIC_REG_BASE+0x1454))
#define LDO_VA12_OP_EN_CLR   ((UINT32)(PMIC_REG_BASE+0x1456))
#define LDO_VA12_OP_CFG      ((UINT32)(PMIC_REG_BASE+0x1458))
#define LDO_VA12_OP_CFG_SET  ((UINT32)(PMIC_REG_BASE+0x145A))
#define LDO_VA12_OP_CFG_CLR  ((UINT32)(PMIC_REG_BASE+0x145C))
#define LDO_VA12_CON1        ((UINT32)(PMIC_REG_BASE+0x145E))
#define LDO_VA12_CON2        ((UINT32)(PMIC_REG_BASE+0x1460))
#define LDO_VA12_CON3        ((UINT32)(PMIC_REG_BASE+0x1462))
#define LDO_VA18_CON0        ((UINT32)(PMIC_REG_BASE+0x1464))
#define LDO_VA18_OP_EN       ((UINT32)(PMIC_REG_BASE+0x1466))
#define LDO_VA18_OP_EN_SET   ((UINT32)(PMIC_REG_BASE+0x1468))
#define LDO_VA18_OP_EN_CLR   ((UINT32)(PMIC_REG_BASE+0x146A))
#define LDO_VA18_OP_CFG      ((UINT32)(PMIC_REG_BASE+0x146C))
#define LDO_VA18_OP_CFG_SET  ((UINT32)(PMIC_REG_BASE+0x146E))
#define LDO_VA18_OP_CFG_CLR  ((UINT32)(PMIC_REG_BASE+0x1470))
#define LDO_VA18_CON1        ((UINT32)(PMIC_REG_BASE+0x1472))
#define LDO_VA18_CON2        ((UINT32)(PMIC_REG_BASE+0x1474))
#define LDO_VUSB33_CON0      ((UINT32)(PMIC_REG_BASE+0x1476))
#define LDO_VUSB33_OP_EN     ((UINT32)(PMIC_REG_BASE+0x1478))
#define LDO_VUSB33_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x147A))
#define LDO_VUSB33_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x147C))
#define LDO_VUSB33_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x147E))
#define LDO_VUSB33_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x1480))
#define LDO_VUSB33_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x1482))
#define LDO_VUSB33_CON1      ((UINT32)(PMIC_REG_BASE+0x1484))
#define LDO_VUSB33_CON2      ((UINT32)(PMIC_REG_BASE+0x1486))
#define LDO_VEMC_CON0        ((UINT32)(PMIC_REG_BASE+0x1488))
#define LDO_VEMC_OP_EN       ((UINT32)(PMIC_REG_BASE+0x148A))
#define LDO_VEMC_OP_EN_SET   ((UINT32)(PMIC_REG_BASE+0x148C))
#define LDO_VEMC_OP_EN_CLR   ((UINT32)(PMIC_REG_BASE+0x148E))
#define LDO_VEMC_OP_CFG      ((UINT32)(PMIC_REG_BASE+0x1490))
#define LDO_VEMC_OP_CFG_SET  ((UINT32)(PMIC_REG_BASE+0x1492))
#define LDO_VEMC_OP_CFG_CLR  ((UINT32)(PMIC_REG_BASE+0x1494))
#define LDO_VEMC_CON1        ((UINT32)(PMIC_REG_BASE+0x1496))
#define LDO_VEMC_CON2        ((UINT32)(PMIC_REG_BASE+0x1498))
#define LDO_VEMC_CON3        ((UINT32)(PMIC_REG_BASE+0x149A))
#define LDO_VXO22_CON0       ((UINT32)(PMIC_REG_BASE+0x149C))
#define LDO_VXO22_OP_EN      ((UINT32)(PMIC_REG_BASE+0x149E))
#define LDO_VXO22_OP_EN_SET  ((UINT32)(PMIC_REG_BASE+0x14A0))
#define LDO_VXO22_OP_EN_CLR  ((UINT32)(PMIC_REG_BASE+0x14A2))
#define LDO_VXO22_OP_CFG     ((UINT32)(PMIC_REG_BASE+0x14A4))
#define LDO_VXO22_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x14A6))
#define LDO_VXO22_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x14A8))
#define LDO_VXO22_CON1       ((UINT32)(PMIC_REG_BASE+0x14AA))
#define LDO_VXO22_CON2       ((UINT32)(PMIC_REG_BASE+0x14AC))
#define LDO_VEFUSE_CON0      ((UINT32)(PMIC_REG_BASE+0x14AE))
#define LDO_VEFUSE_OP_EN     ((UINT32)(PMIC_REG_BASE+0x14B0))
#define LDO_VEFUSE_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x14B2))
#define LDO_VEFUSE_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x14B4))
#define LDO_VEFUSE_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x14B6))
#define LDO_VEFUSE_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x14B8))
#define LDO_VEFUSE_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x14BA))
#define LDO_VEFUSE_CON1      ((UINT32)(PMIC_REG_BASE+0x14BC))
#define LDO_VEFUSE_CON2      ((UINT32)(PMIC_REG_BASE+0x14BE))
#define LDO_VEFUSE_CON3      ((UINT32)(PMIC_REG_BASE+0x14C0))
#define LDO_VSIM1_CON0       ((UINT32)(PMIC_REG_BASE+0x14C2))
#define LDO_VSIM1_OP_EN      ((UINT32)(PMIC_REG_BASE+0x14C4))
#define LDO_VSIM1_OP_EN_SET  ((UINT32)(PMIC_REG_BASE+0x14C6))
#define LDO_VSIM1_OP_EN_CLR  ((UINT32)(PMIC_REG_BASE+0x14C8))
#define LDO_VSIM1_OP_CFG     ((UINT32)(PMIC_REG_BASE+0x14CA))
#define LDO_VSIM1_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x14CC))
#define LDO_VSIM1_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x14CE))
#define LDO_VSIM1_CON1       ((UINT32)(PMIC_REG_BASE+0x14D0))
#define LDO_VSIM1_CON2       ((UINT32)(PMIC_REG_BASE+0x14D2))
#define LDO_VSIM1_CON3       ((UINT32)(PMIC_REG_BASE+0x14D4))
#define LDO_VSIM2_CON0       ((UINT32)(PMIC_REG_BASE+0x14D6))
#define LDO_VSIM2_OP_EN      ((UINT32)(PMIC_REG_BASE+0x14D8))
#define LDO_VSIM2_OP_EN_SET  ((UINT32)(PMIC_REG_BASE+0x14DA))
#define LDO_VSIM2_OP_EN_CLR  ((UINT32)(PMIC_REG_BASE+0x14DC))
#define LDO_VSIM2_OP_CFG     ((UINT32)(PMIC_REG_BASE+0x14DE))
#define LDO_VSIM2_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x14E0))
#define LDO_VSIM2_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x14E2))
#define LDO_VSIM2_CON1       ((UINT32)(PMIC_REG_BASE+0x14E4))
#define LDO_VSIM2_CON2       ((UINT32)(PMIC_REG_BASE+0x14E6))
#define LDO_VSIM2_CON3       ((UINT32)(PMIC_REG_BASE+0x14E8))
#define LDO_VCAMAF_CON0      ((UINT32)(PMIC_REG_BASE+0x14EA))
#define LDO_VCAMAF_OP_EN     ((UINT32)(PMIC_REG_BASE+0x14EC))
#define LDO_VCAMAF_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x14EE))
#define LDO_VCAMAF_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x14F0))
#define LDO_VCAMAF_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x14F2))
#define LDO_VCAMAF_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x14F4))
#define LDO_VCAMAF_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x14F6))
#define LDO_VCAMAF_CON1      ((UINT32)(PMIC_REG_BASE+0x14F8))
#define LDO_VCAMAF_CON2      ((UINT32)(PMIC_REG_BASE+0x14FA))
#define LDO_VCAMAF_CON3      ((UINT32)(PMIC_REG_BASE+0x14FC))
#define LDO_VTOUCH_CON0      ((UINT32)(PMIC_REG_BASE+0x14FE))
#define LDO_VTOUCH_OP_EN     ((UINT32)(PMIC_REG_BASE+0x1500))
#define LDO_VTOUCH_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x1502))
#define LDO_VTOUCH_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x1504))
#define LDO_VTOUCH_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x1506))
#define LDO_VTOUCH_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x1508))
#define LDO_VTOUCH_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x150A))
#define LDO_VTOUCH_CON1      ((UINT32)(PMIC_REG_BASE+0x150C))
#define LDO_VTOUCH_CON2      ((UINT32)(PMIC_REG_BASE+0x150E))
#define LDO_VTOUCH_CON3      ((UINT32)(PMIC_REG_BASE+0x1510))
#define LDO_VCAMD1_CON0      ((UINT32)(PMIC_REG_BASE+0x1512))
#define LDO_VCAMD1_OP_EN     ((UINT32)(PMIC_REG_BASE+0x1514))
#define LDO_VCAMD1_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x1516))
#define LDO_VCAMD1_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x1518))
#define LDO_VCAMD1_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x151A))
#define LDO_VCAMD1_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x151C))
#define LDO_VCAMD1_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x151E))
#define LDO_VCAMD1_CON1      ((UINT32)(PMIC_REG_BASE+0x1520))
#define LDO_VCAMD1_CON2      ((UINT32)(PMIC_REG_BASE+0x1522))
#define LDO_VCAMD1_CON3      ((UINT32)(PMIC_REG_BASE+0x1524))
#define LDO_VCAMD2_CON0      ((UINT32)(PMIC_REG_BASE+0x1526))
#define LDO_VCAMD2_OP_EN     ((UINT32)(PMIC_REG_BASE+0x1528))
#define LDO_VCAMD2_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x152A))
#define LDO_VCAMD2_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x152C))
#define LDO_VCAMD2_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x152E))
#define LDO_VCAMD2_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x1530))
#define LDO_VCAMD2_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x1532))
#define LDO_VCAMD2_CON1      ((UINT32)(PMIC_REG_BASE+0x1534))
#define LDO_VCAMD2_CON2      ((UINT32)(PMIC_REG_BASE+0x1536))
#define LDO_VCAMD2_CON3      ((UINT32)(PMIC_REG_BASE+0x1538))
#define LDO_VCAMIO_CON0      ((UINT32)(PMIC_REG_BASE+0x153A))
#define LDO_VCAMIO_OP_EN     ((UINT32)(PMIC_REG_BASE+0x153C))
#define LDO_VCAMIO_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x153E))
#define LDO_VCAMIO_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x1540))
#define LDO_VCAMIO_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x1542))
#define LDO_VCAMIO_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x1544))
#define LDO_VCAMIO_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x1546))
#define LDO_VCAMIO_CON1      ((UINT32)(PMIC_REG_BASE+0x1548))
#define LDO_VCAMIO_CON2      ((UINT32)(PMIC_REG_BASE+0x154A))
#define LDO_VCAMIO_CON3      ((UINT32)(PMIC_REG_BASE+0x154C))
#define LDO_VMIPI_CON0       ((UINT32)(PMIC_REG_BASE+0x154E))
#define LDO_VMIPI_OP_EN      ((UINT32)(PMIC_REG_BASE+0x1550))
#define LDO_VMIPI_OP_EN_SET  ((UINT32)(PMIC_REG_BASE+0x1552))
#define LDO_VMIPI_OP_EN_CLR  ((UINT32)(PMIC_REG_BASE+0x1554))
#define LDO_VMIPI_OP_CFG     ((UINT32)(PMIC_REG_BASE+0x1556))
#define LDO_VMIPI_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x1558))
#define LDO_VMIPI_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x155A))
#define LDO_VMIPI_CON1       ((UINT32)(PMIC_REG_BASE+0x155C))
#define LDO_VMIPI_CON2       ((UINT32)(PMIC_REG_BASE+0x155E))
#define LDO_VMIPI_CON3       ((UINT32)(PMIC_REG_BASE+0x1560))
#define LDO_VGP3_CON0        ((UINT32)(PMIC_REG_BASE+0x1562))
#define LDO_VGP3_OP_EN       ((UINT32)(PMIC_REG_BASE+0x1564))
#define LDO_VGP3_OP_EN_SET   ((UINT32)(PMIC_REG_BASE+0x1566))
#define LDO_VGP3_OP_EN_CLR   ((UINT32)(PMIC_REG_BASE+0x1568))
#define LDO_VGP3_OP_CFG      ((UINT32)(PMIC_REG_BASE+0x156A))
#define LDO_VGP3_OP_CFG_SET  ((UINT32)(PMIC_REG_BASE+0x156C))
#define LDO_VGP3_OP_CFG_CLR  ((UINT32)(PMIC_REG_BASE+0x156E))
#define LDO_VGP3_CON1        ((UINT32)(PMIC_REG_BASE+0x1570))
#define LDO_VGP3_CON2        ((UINT32)(PMIC_REG_BASE+0x1572))
#define LDO_VGP3_CON3        ((UINT32)(PMIC_REG_BASE+0x1574))
#define LDO_VCN33_CON0_BT    ((UINT32)(PMIC_REG_BASE+0x1576))
#define LDO_VCN33_OP_EN_BT   ((UINT32)(PMIC_REG_BASE+0x1578))
#define LDO_VCN33_OP_EN_BT_SET ((UINT32)(PMIC_REG_BASE+0x157A))
#define LDO_VCN33_OP_EN_BT_CLR ((UINT32)(PMIC_REG_BASE+0x157C))
#define LDO_VCN33_OP_CFG_BT  ((UINT32)(PMIC_REG_BASE+0x157E))
#define LDO_VCN33_OP_CFG_BT_SET ((UINT32)(PMIC_REG_BASE+0x1580))
#define LDO_VCN33_OP_CFG_BT_CLR ((UINT32)(PMIC_REG_BASE+0x1582))
#define LDO_VCN33_CON0_WIFI  ((UINT32)(PMIC_REG_BASE+0x1584))
#define LDO_VCN33_OP_EN_WIFI ((UINT32)(PMIC_REG_BASE+0x1586))
#define LDO_VCN33_OP_EN_WIFI_SET ((UINT32)(PMIC_REG_BASE+0x1588))
#define LDO_VCN33_OP_EN_WIFI_CLR ((UINT32)(PMIC_REG_BASE+0x158A))
#define LDO_VCN33_OP_CFG_WIFI ((UINT32)(PMIC_REG_BASE+0x158C))
#define LDO_VCN33_OP_CFG_WIFI_SET ((UINT32)(PMIC_REG_BASE+0x158E))
#define LDO_VCN33_OP_CFG_WIFI_CLR ((UINT32)(PMIC_REG_BASE+0x1590))
#define LDO_VCN33_CON1       ((UINT32)(PMIC_REG_BASE+0x1592))
#define LDO_VCN33_CON2       ((UINT32)(PMIC_REG_BASE+0x1594))
#define LDO_VCN33_CON3       ((UINT32)(PMIC_REG_BASE+0x1596))
#define LDO_VCN18_CON0_BT    ((UINT32)(PMIC_REG_BASE+0x1598))
#define LDO_VCN18_OP_EN_BT   ((UINT32)(PMIC_REG_BASE+0x159A))
#define LDO_VCN18_OP_EN_BT_SET ((UINT32)(PMIC_REG_BASE+0x159C))
#define LDO_VCN18_OP_EN_BT_CLR ((UINT32)(PMIC_REG_BASE+0x159E))
#define LDO_VCN18_OP_CFG_BT  ((UINT32)(PMIC_REG_BASE+0x15A0))
#define LDO_VCN18_OP_CFG_BT_SET ((UINT32)(PMIC_REG_BASE+0x15A2))
#define LDO_VCN18_OP_CFG_BT_CLR ((UINT32)(PMIC_REG_BASE+0x15A4))
#define LDO_VCN18_CON0_WIFI  ((UINT32)(PMIC_REG_BASE+0x15A6))
#define LDO_VCN18_OP_EN_WIFI ((UINT32)(PMIC_REG_BASE+0x15A8))
#define LDO_VCN18_OP_EN_WIFI_SET ((UINT32)(PMIC_REG_BASE+0x15AA))
#define LDO_VCN18_OP_EN_WIFI_CLR ((UINT32)(PMIC_REG_BASE+0x15AC))
#define LDO_VCN18_OP_CFG_WIFI ((UINT32)(PMIC_REG_BASE+0x15AE))
#define LDO_VCN18_OP_CFG_WIFI_SET ((UINT32)(PMIC_REG_BASE+0x15B0))
#define LDO_VCN18_OP_CFG_WIFI_CLR ((UINT32)(PMIC_REG_BASE+0x15B2))
#define LDO_VCN18_CON1       ((UINT32)(PMIC_REG_BASE+0x15B4))
#define LDO_VCN18_CON2       ((UINT32)(PMIC_REG_BASE+0x15B6))
#define LDO_VCN18_CON3       ((UINT32)(PMIC_REG_BASE+0x15B8))
#define LDO_VCN28_CON0       ((UINT32)(PMIC_REG_BASE+0x15BA))
#define LDO_VCN28_OP_EN      ((UINT32)(PMIC_REG_BASE+0x15BC))
#define LDO_VCN28_OP_EN_SET  ((UINT32)(PMIC_REG_BASE+0x15BE))
#define LDO_VCN28_OP_EN_CLR  ((UINT32)(PMIC_REG_BASE+0x15C0))
#define LDO_VCN28_OP_CFG     ((UINT32)(PMIC_REG_BASE+0x15C2))
#define LDO_VCN28_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x15C4))
#define LDO_VCN28_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x15C6))
#define LDO_VCN28_CON1       ((UINT32)(PMIC_REG_BASE+0x15C8))
#define LDO_VCN28_CON2       ((UINT32)(PMIC_REG_BASE+0x15CA))
#define LDO_VIBR_CON0        ((UINT32)(PMIC_REG_BASE+0x15CC))
#define LDO_VIBR_OP_EN       ((UINT32)(PMIC_REG_BASE+0x15CE))
#define LDO_VIBR_OP_EN_SET   ((UINT32)(PMIC_REG_BASE+0x15D0))
#define LDO_VIBR_OP_EN_CLR   ((UINT32)(PMIC_REG_BASE+0x15D2))
#define LDO_VIBR_OP_CFG      ((UINT32)(PMIC_REG_BASE+0x15D4))
#define LDO_VIBR_OP_CFG_SET  ((UINT32)(PMIC_REG_BASE+0x15D6))
#define LDO_VIBR_OP_CFG_CLR  ((UINT32)(PMIC_REG_BASE+0x15D8))
#define LDO_VIBR_CON1        ((UINT32)(PMIC_REG_BASE+0x15DA))
#define LDO_VIBR_CON2        ((UINT32)(PMIC_REG_BASE+0x15DC))
#define LDO_VBIF28_CON0      ((UINT32)(PMIC_REG_BASE+0x15DE))
#define LDO_VBIF28_OP_EN     ((UINT32)(PMIC_REG_BASE+0x15E0))
#define LDO_VBIF28_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x15E2))
#define LDO_VBIF28_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x15E4))
#define LDO_VBIF28_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x15E6))
#define LDO_VBIF28_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x15E8))
#define LDO_VBIF28_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x15EA))
#define LDO_VBIF28_CON1      ((UINT32)(PMIC_REG_BASE+0x15EC))
#define LDO_VBIF28_CON2      ((UINT32)(PMIC_REG_BASE+0x15EE))
#define LDO_VFE28_CON0       ((UINT32)(PMIC_REG_BASE+0x1600))
#define LDO_VFE28_OP_EN      ((UINT32)(PMIC_REG_BASE+0x1602))
#define LDO_VFE28_OP_EN_SET  ((UINT32)(PMIC_REG_BASE+0x1604))
#define LDO_VFE28_OP_EN_CLR  ((UINT32)(PMIC_REG_BASE+0x1606))
#define LDO_VFE28_OP_CFG     ((UINT32)(PMIC_REG_BASE+0x1608))
#define LDO_VFE28_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x160A))
#define LDO_VFE28_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x160C))
#define LDO_VFE28_CON1       ((UINT32)(PMIC_REG_BASE+0x160E))
#define LDO_VFE28_CON2       ((UINT32)(PMIC_REG_BASE+0x1610))
#define LDO_VMCH_CON0        ((UINT32)(PMIC_REG_BASE+0x1612))
#define LDO_VMCH_OP_EN       ((UINT32)(PMIC_REG_BASE+0x1614))
#define LDO_VMCH_OP_EN_SET   ((UINT32)(PMIC_REG_BASE+0x1616))
#define LDO_VMCH_OP_EN_CLR   ((UINT32)(PMIC_REG_BASE+0x1618))
#define LDO_VMCH_OP_CFG      ((UINT32)(PMIC_REG_BASE+0x161A))
#define LDO_VMCH_OP_CFG_SET  ((UINT32)(PMIC_REG_BASE+0x161C))
#define LDO_VMCH_OP_CFG_CLR  ((UINT32)(PMIC_REG_BASE+0x161E))
#define LDO_VMCH_CON1        ((UINT32)(PMIC_REG_BASE+0x1620))
#define LDO_VMCH_CON2        ((UINT32)(PMIC_REG_BASE+0x1622))
#define LDO_VMCH_CON3        ((UINT32)(PMIC_REG_BASE+0x1624))
#define LDO_VMC_CON0         ((UINT32)(PMIC_REG_BASE+0x1626))
#define LDO_VMC_OP_EN        ((UINT32)(PMIC_REG_BASE+0x1628))
#define LDO_VMC_OP_EN_SET    ((UINT32)(PMIC_REG_BASE+0x162A))
#define LDO_VMC_OP_EN_CLR    ((UINT32)(PMIC_REG_BASE+0x162C))
#define LDO_VMC_OP_CFG       ((UINT32)(PMIC_REG_BASE+0x162E))
#define LDO_VMC_OP_CFG_SET   ((UINT32)(PMIC_REG_BASE+0x1630))
#define LDO_VMC_OP_CFG_CLR   ((UINT32)(PMIC_REG_BASE+0x1632))
#define LDO_VMC_CON1         ((UINT32)(PMIC_REG_BASE+0x1634))
#define LDO_VMC_CON2         ((UINT32)(PMIC_REG_BASE+0x1636))
#define LDO_VMC_CON3         ((UINT32)(PMIC_REG_BASE+0x1638))
#define LDO_VRF18_1_CON0     ((UINT32)(PMIC_REG_BASE+0x163A))
#define LDO_VRF18_1_OP_EN    ((UINT32)(PMIC_REG_BASE+0x163C))
#define LDO_VRF18_1_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x163E))
#define LDO_VRF18_1_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x1640))
#define LDO_VRF18_1_OP_CFG   ((UINT32)(PMIC_REG_BASE+0x1642))
#define LDO_VRF18_1_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x1644))
#define LDO_VRF18_1_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x1646))
#define LDO_VRF18_1_CON1     ((UINT32)(PMIC_REG_BASE+0x1648))
#define LDO_VRF18_1_CON2     ((UINT32)(PMIC_REG_BASE+0x164A))
#define LDO_VRF18_1_CON3     ((UINT32)(PMIC_REG_BASE+0x164C))
#define LDO_VRF18_2_CON0     ((UINT32)(PMIC_REG_BASE+0x164E))
#define LDO_VRF18_2_OP_EN    ((UINT32)(PMIC_REG_BASE+0x1650))
#define LDO_VRF18_2_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x1652))
#define LDO_VRF18_2_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x1654))
#define LDO_VRF18_2_OP_CFG   ((UINT32)(PMIC_REG_BASE+0x1656))
#define LDO_VRF18_2_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x1658))
#define LDO_VRF18_2_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x165A))
#define LDO_VRF18_2_CON1     ((UINT32)(PMIC_REG_BASE+0x165C))
#define LDO_VRF18_2_CON2     ((UINT32)(PMIC_REG_BASE+0x165E))
#define LDO_VRF18_2_CON3     ((UINT32)(PMIC_REG_BASE+0x1660))
#define LDO_VRF12_CON0       ((UINT32)(PMIC_REG_BASE+0x1662))
#define LDO_VRF12_OP_EN      ((UINT32)(PMIC_REG_BASE+0x1664))
#define LDO_VRF12_OP_EN_SET  ((UINT32)(PMIC_REG_BASE+0x1666))
#define LDO_VRF12_OP_EN_CLR  ((UINT32)(PMIC_REG_BASE+0x1668))
#define LDO_VRF12_OP_CFG     ((UINT32)(PMIC_REG_BASE+0x166A))
#define LDO_VRF12_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x166C))
#define LDO_VRF12_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x166E))
#define LDO_VRF12_CON1       ((UINT32)(PMIC_REG_BASE+0x1670))
#define LDO_VRF12_CON2       ((UINT32)(PMIC_REG_BASE+0x1672))
#define LDO_VRF12_CON3       ((UINT32)(PMIC_REG_BASE+0x1674))
#define LDO_VCAMA1_CON0      ((UINT32)(PMIC_REG_BASE+0x1676))
#define LDO_VCAMA1_OP_EN     ((UINT32)(PMIC_REG_BASE+0x1678))
#define LDO_VCAMA1_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x167A))
#define LDO_VCAMA1_CON1      ((UINT32)(PMIC_REG_BASE+0x167C))
#define LDO_VCAMA1_CON2      ((UINT32)(PMIC_REG_BASE+0x167E))
#define LDO_VCAMA2_CON0      ((UINT32)(PMIC_REG_BASE+0x1680))
#define LDO_VCAMA2_OP_EN     ((UINT32)(PMIC_REG_BASE+0x1682))
#define LDO_VCAMA2_OP_CFG    ((UINT32)(PMIC_REG_BASE+0x1684))
#define LDO_VCAMA2_CON1      ((UINT32)(PMIC_REG_BASE+0x1686))
#define LDO_VCAMA2_CON2      ((UINT32)(PMIC_REG_BASE+0x1688))
#define LDO_K_CON0           ((UINT32)(PMIC_REG_BASE+0x168A))
#define LDO_K_CON1           ((UINT32)(PMIC_REG_BASE+0x168C))
#define LDO_K_CON2           ((UINT32)(PMIC_REG_BASE+0x168E))
#define LDO_OCFB0            ((UINT32)(PMIC_REG_BASE+0x1690))
#define VRTC_CON0            ((UINT32)(PMIC_REG_BASE+0x1692))
#define LDO_RSV_CON0         ((UINT32)(PMIC_REG_BASE+0x1694))
#define LDO_RSV_CON1         ((UINT32)(PMIC_REG_BASE+0x1696))
#define LDO_VSRAM_DVFS1_CON0 ((UINT32)(PMIC_REG_BASE+0x1698))
#define LDO_VSRAM_DVFS1_CON1 ((UINT32)(PMIC_REG_BASE+0x169A))
#define LDO_VSRAM_DVFS1_CON2 ((UINT32)(PMIC_REG_BASE+0x169C))
#define LDO_VSRAM_DVFS1_CFG0 ((UINT32)(PMIC_REG_BASE+0x169E))
#define LDO_VSRAM_DVFS1_CFG1 ((UINT32)(PMIC_REG_BASE+0x16A0))
#define LDO_VSRAM_DVFS1_OP_EN ((UINT32)(PMIC_REG_BASE+0x16A2))
#define LDO_VSRAM_DVFS1_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x16A4))
#define LDO_VSRAM_DVFS1_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x16A6))
#define LDO_VSRAM_DVFS1_OP_CFG ((UINT32)(PMIC_REG_BASE+0x16A8))
#define LDO_VSRAM_DVFS1_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x16AA))
#define LDO_VSRAM_DVFS1_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x16AC))
#define LDO_VSRAM_DVFS1_CON3 ((UINT32)(PMIC_REG_BASE+0x16AE))
#define LDO_VSRAM_DVFS1_CON4 ((UINT32)(PMIC_REG_BASE+0x16B0))
#define LDO_VSRAM_DVFS1_CON5 ((UINT32)(PMIC_REG_BASE+0x16B2))
#define LDO_VSRAM_DVFS1_DBG0 ((UINT32)(PMIC_REG_BASE+0x16B4))
#define LDO_VSRAM_DVFS1_DBG1 ((UINT32)(PMIC_REG_BASE+0x16B6))
#define LDO_VSRAM_DVFS2_CON0 ((UINT32)(PMIC_REG_BASE+0x16B8))
#define LDO_VSRAM_DVFS2_CON1 ((UINT32)(PMIC_REG_BASE+0x16BA))
#define LDO_VSRAM_DVFS2_CON2 ((UINT32)(PMIC_REG_BASE+0x16BC))
#define LDO_VSRAM_DVFS2_CFG0 ((UINT32)(PMIC_REG_BASE+0x16BE))
#define LDO_VSRAM_DVFS2_CFG1 ((UINT32)(PMIC_REG_BASE+0x16C0))
#define LDO_VSRAM_DVFS2_OP_EN ((UINT32)(PMIC_REG_BASE+0x16C2))
#define LDO_VSRAM_DVFS2_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x16C4))
#define LDO_VSRAM_DVFS2_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x16C6))
#define LDO_VSRAM_DVFS2_OP_CFG ((UINT32)(PMIC_REG_BASE+0x16C8))
#define LDO_VSRAM_DVFS2_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x16CA))
#define LDO_VSRAM_DVFS2_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x16CC))
#define LDO_VSRAM_DVFS2_CON3 ((UINT32)(PMIC_REG_BASE+0x16CE))
#define LDO_VSRAM_DVFS2_CON4 ((UINT32)(PMIC_REG_BASE+0x16D0))
#define LDO_VSRAM_DVFS2_CON5 ((UINT32)(PMIC_REG_BASE+0x16D2))
#define LDO_VSRAM_DVFS2_DBG0 ((UINT32)(PMIC_REG_BASE+0x16D4))
#define LDO_VSRAM_DVFS2_DBG1 ((UINT32)(PMIC_REG_BASE+0x16D6))
#define LDO_VSRAM_VCORE_CON0 ((UINT32)(PMIC_REG_BASE+0x16D8))
#define LDO_VSRAM_VCORE_CON1 ((UINT32)(PMIC_REG_BASE+0x16DA))
#define LDO_VSRAM_VCORE_CON2 ((UINT32)(PMIC_REG_BASE+0x16DC))
#define LDO_VSRAM_VCORE_CFG0 ((UINT32)(PMIC_REG_BASE+0x16DE))
#define LDO_VSRAM_VCORE_CFG1 ((UINT32)(PMIC_REG_BASE+0x16E0))
#define LDO_VSRAM_VCORE_OP_EN ((UINT32)(PMIC_REG_BASE+0x16E2))
#define LDO_VSRAM_VCORE_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x16E4))
#define LDO_VSRAM_VCORE_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x16E6))
#define LDO_VSRAM_VCORE_OP_CFG ((UINT32)(PMIC_REG_BASE+0x16E8))
#define LDO_VSRAM_VCORE_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x16EA))
#define LDO_VSRAM_VCORE_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x16EC))
#define LDO_VSRAM_VCORE_CON3 ((UINT32)(PMIC_REG_BASE+0x16EE))
#define LDO_VSRAM_VCORE_CON4 ((UINT32)(PMIC_REG_BASE+0x16F0))
#define LDO_VSRAM_VCORE_CON5 ((UINT32)(PMIC_REG_BASE+0x16F2))
#define LDO_VSRAM_VCORE_DBG0 ((UINT32)(PMIC_REG_BASE+0x16F4))
#define LDO_VSRAM_VCORE_DBG1 ((UINT32)(PMIC_REG_BASE+0x16F6))
#define LDO_VSRAM_VGPU_CON0  ((UINT32)(PMIC_REG_BASE+0x16F8))
#define LDO_VSRAM_VGPU_CON1  ((UINT32)(PMIC_REG_BASE+0x16FA))
#define LDO_VSRAM_VGPU_CON2  ((UINT32)(PMIC_REG_BASE+0x16FC))
#define LDO_VSRAM_VGPU_CFG0  ((UINT32)(PMIC_REG_BASE+0x16FE))
#define LDO_VSRAM_VGPU_CFG1  ((UINT32)(PMIC_REG_BASE+0x1700))
#define LDO_VSRAM_VGPU_OP_EN ((UINT32)(PMIC_REG_BASE+0x1702))
#define LDO_VSRAM_VGPU_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x1704))
#define LDO_VSRAM_VGPU_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x1706))
#define LDO_VSRAM_VGPU_OP_CFG ((UINT32)(PMIC_REG_BASE+0x1708))
#define LDO_VSRAM_VGPU_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x170A))
#define LDO_VSRAM_VGPU_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x170C))
#define LDO_VSRAM_VGPU_CON3  ((UINT32)(PMIC_REG_BASE+0x170E))
#define LDO_VSRAM_VGPU_CON4  ((UINT32)(PMIC_REG_BASE+0x1710))
#define LDO_VSRAM_VGPU_CON5  ((UINT32)(PMIC_REG_BASE+0x1712))
#define LDO_VSRAM_VGPU_DBG0  ((UINT32)(PMIC_REG_BASE+0x1714))
#define LDO_VSRAM_VGPU_DBG1  ((UINT32)(PMIC_REG_BASE+0x1716))
#define LDO_VSRAM_VMD_CON0   ((UINT32)(PMIC_REG_BASE+0x1718))
#define LDO_VSRAM_VMD_CON1   ((UINT32)(PMIC_REG_BASE+0x171A))
#define LDO_VSRAM_VMD_CON2   ((UINT32)(PMIC_REG_BASE+0x171C))
#define LDO_VSRAM_VMD_CFG0   ((UINT32)(PMIC_REG_BASE+0x171E))
#define LDO_VSRAM_VMD_CFG1   ((UINT32)(PMIC_REG_BASE+0x1720))
#define LDO_VSRAM_VMD_OP_EN  ((UINT32)(PMIC_REG_BASE+0x1722))
#define LDO_VSRAM_VMD_OP_EN_SET ((UINT32)(PMIC_REG_BASE+0x1724))
#define LDO_VSRAM_VMD_OP_EN_CLR ((UINT32)(PMIC_REG_BASE+0x1726))
#define LDO_VSRAM_VMD_OP_CFG ((UINT32)(PMIC_REG_BASE+0x1728))
#define LDO_VSRAM_VMD_OP_CFG_SET ((UINT32)(PMIC_REG_BASE+0x172A))
#define LDO_VSRAM_VMD_OP_CFG_CLR ((UINT32)(PMIC_REG_BASE+0x172C))
#define LDO_VSRAM_VMD_CON3   ((UINT32)(PMIC_REG_BASE+0x172E))
#define LDO_VSRAM_VMD_CON4   ((UINT32)(PMIC_REG_BASE+0x1730))
#define LDO_VSRAM_VMD_CON5   ((UINT32)(PMIC_REG_BASE+0x1732))
#define LDO_VSRAM_VMD_DBG0   ((UINT32)(PMIC_REG_BASE+0x1734))
#define LDO_VSRAM_VMD_DBG1   ((UINT32)(PMIC_REG_BASE+0x1736))
#define LDO_TRACKING_CON0    ((UINT32)(PMIC_REG_BASE+0x1738))
#define LDO_TRACKING_CON1    ((UINT32)(PMIC_REG_BASE+0x173A))
#define LDO_TRACKING_CON2    ((UINT32)(PMIC_REG_BASE+0x173C))
#define LDO_TRACKING_CON3    ((UINT32)(PMIC_REG_BASE+0x173E))
#define LDO_DCM              ((UINT32)(PMIC_REG_BASE+0x1740))
#define LDO_VIO28_CG0        ((UINT32)(PMIC_REG_BASE+0x1742))
#define LDO_VIO18_CG0        ((UINT32)(PMIC_REG_BASE+0x1744))
#define LDO_VUFS18_CG0       ((UINT32)(PMIC_REG_BASE+0x1746))
#define LDO_VA10_CG0         ((UINT32)(PMIC_REG_BASE+0x1748))
#define LDO_VA12_CG0         ((UINT32)(PMIC_REG_BASE+0x174A))
#define LDO_VSRAM_DVFS1_CG0  ((UINT32)(PMIC_REG_BASE+0x174C))
#define LDO_VSRAM_DVFS2_CG0  ((UINT32)(PMIC_REG_BASE+0x174E))
#define LDO_VSRAM_VCORE_CG0  ((UINT32)(PMIC_REG_BASE+0x1750))
#define LDO_VSRAM_VGPU_CG0   ((UINT32)(PMIC_REG_BASE+0x1752))
#define LDO_VSRAM_VMD_CG0    ((UINT32)(PMIC_REG_BASE+0x1754))
#define LDO_VA18_CG0         ((UINT32)(PMIC_REG_BASE+0x1756))
#define LDO_VUSB33_CG0       ((UINT32)(PMIC_REG_BASE+0x1758))
#define LDO_VEMC_CG0         ((UINT32)(PMIC_REG_BASE+0x175A))
#define LDO_VXO22_CG0        ((UINT32)(PMIC_REG_BASE+0x175C))
#define LDO_VEFUSE_CG0       ((UINT32)(PMIC_REG_BASE+0x175E))
#define LDO_VSIM1_CG0        ((UINT32)(PMIC_REG_BASE+0x1760))
#define LDO_VSIM2_CG0        ((UINT32)(PMIC_REG_BASE+0x1762))
#define LDO_VCAMAF_CG0       ((UINT32)(PMIC_REG_BASE+0x1764))
#define LDO_VTOUCH_CG0       ((UINT32)(PMIC_REG_BASE+0x1766))
#define LDO_VCAMD1_CG0       ((UINT32)(PMIC_REG_BASE+0x1768))
#define LDO_VCAMD2_CG0       ((UINT32)(PMIC_REG_BASE+0x176A))
#define LDO_VCAMIO_CG0       ((UINT32)(PMIC_REG_BASE+0x176C))
#define LDO_VMIPI_CG0        ((UINT32)(PMIC_REG_BASE+0x176E))
#define LDO_VGP3_CG0         ((UINT32)(PMIC_REG_BASE+0x1770))
#define LDO_VCN33_CG0        ((UINT32)(PMIC_REG_BASE+0x1772))
#define LDO_VCN18_CG0        ((UINT32)(PMIC_REG_BASE+0x1774))
#define LDO_VCN28_CG0        ((UINT32)(PMIC_REG_BASE+0x1776))
#define LDO_VIBR_CG0         ((UINT32)(PMIC_REG_BASE+0x1778))
#define LDO_VBIF28_CG0       ((UINT32)(PMIC_REG_BASE+0x177A))
#define LDO_VFE28_CG0        ((UINT32)(PMIC_REG_BASE+0x177C))
#define LDO_VMCH_CG0         ((UINT32)(PMIC_REG_BASE+0x177E))
#define LDO_VMC_CG0          ((UINT32)(PMIC_REG_BASE+0x1780))
#define LDO_VRF18_1_CG0      ((UINT32)(PMIC_REG_BASE+0x1782))
#define LDO_VRF18_2_CG0      ((UINT32)(PMIC_REG_BASE+0x1784))
#define LDO_VRF12_CG0        ((UINT32)(PMIC_REG_BASE+0x1786))
#define LDO_VCAMA1_CG0       ((UINT32)(PMIC_REG_BASE+0x1788))
#define LDO_VCAMA2_CG0       ((UINT32)(PMIC_REG_BASE+0x178A))
#define LDO_VSRAM_DVFS1_SP   ((UINT32)(PMIC_REG_BASE+0x178C))
#define LDO_VSRAM_DVFS2_SP   ((UINT32)(PMIC_REG_BASE+0x178E))
#define LDO_VSRAM_VGPU_SP    ((UINT32)(PMIC_REG_BASE+0x1790))
#define LDO_VSRAM_VMD_SP     ((UINT32)(PMIC_REG_BASE+0x1792))
#define LDO_VSRAM_VCORE_SP   ((UINT32)(PMIC_REG_BASE+0x1794))
#define LDO_VSRAM_VCORE_SSHUB ((UINT32)(PMIC_REG_BASE+0x1796))
#define ALDO_1_ANA_CON0      ((UINT32)(PMIC_REG_BASE+0x1800))
#define ALDO_1_ANA_CON1      ((UINT32)(PMIC_REG_BASE+0x1802))
#define ALDO_1_ANA_CON2      ((UINT32)(PMIC_REG_BASE+0x1804))
#define ALDO_1_ANA_CON3      ((UINT32)(PMIC_REG_BASE+0x1806))
#define ALDO_1_ANA_CON4      ((UINT32)(PMIC_REG_BASE+0x1808))
#define ALDO_2_ANA_CON0      ((UINT32)(PMIC_REG_BASE+0x180A))
#define ALDO_2_ANA_CON1      ((UINT32)(PMIC_REG_BASE+0x180C))
#define ALDO_2_ANA_CON2      ((UINT32)(PMIC_REG_BASE+0x180E))
#define ALDO_2_ANA_CON3      ((UINT32)(PMIC_REG_BASE+0x1810))
#define ALDO_2_ANA_CON4      ((UINT32)(PMIC_REG_BASE+0x1812))
#define DLDO_ANA_CON0        ((UINT32)(PMIC_REG_BASE+0x1814))
#define DLDO_ANA_CON1        ((UINT32)(PMIC_REG_BASE+0x1816))
#define DLDO_ANA_CON2        ((UINT32)(PMIC_REG_BASE+0x1818))
#define DLDO_ANA_CON3        ((UINT32)(PMIC_REG_BASE+0x181A))
#define DLDO_ANA_CON4        ((UINT32)(PMIC_REG_BASE+0x181C))
#define DLDO_ANA_CON5        ((UINT32)(PMIC_REG_BASE+0x181E))
#define DLDO_ANA_CON6        ((UINT32)(PMIC_REG_BASE+0x1820))
#define DLDO_ANA_CON7        ((UINT32)(PMIC_REG_BASE+0x1822))
#define DLDO_ANA_CON8        ((UINT32)(PMIC_REG_BASE+0x1824))
#define DLDO_ANA_CON9        ((UINT32)(PMIC_REG_BASE+0x1826))
#define DLDO_ANA_CON10       ((UINT32)(PMIC_REG_BASE+0x1828))
#define DLDO_ANA_CON11       ((UINT32)(PMIC_REG_BASE+0x182A))
#define DLDO_ANA_CON12       ((UINT32)(PMIC_REG_BASE+0x182C))
#define DLDO_ANA_CON13       ((UINT32)(PMIC_REG_BASE+0x182E))
#define DLDO_ANA_CON14       ((UINT32)(PMIC_REG_BASE+0x1830))
#define DLDO_ANA_CON15       ((UINT32)(PMIC_REG_BASE+0x1832))
#define DLDO_ANA_CON16       ((UINT32)(PMIC_REG_BASE+0x1834))
#define DLDO_ANA_CON17       ((UINT32)(PMIC_REG_BASE+0x1836))
#define SLDO14_ANA_CON0      ((UINT32)(PMIC_REG_BASE+0x1838))
#define SLDO14_ANA_CON1      ((UINT32)(PMIC_REG_BASE+0x183A))
#define SLDO14_ANA_CON2      ((UINT32)(PMIC_REG_BASE+0x183C))
#define SLDO14_ANA_CON3      ((UINT32)(PMIC_REG_BASE+0x183E))
#define SLDO14_ANA_CON4      ((UINT32)(PMIC_REG_BASE+0x1840))
#define SLDO14_ANA_CON5      ((UINT32)(PMIC_REG_BASE+0x1842))
#define SLDO14_ANA_CON6      ((UINT32)(PMIC_REG_BASE+0x1844))
#define SLDO14_ANA_CON7      ((UINT32)(PMIC_REG_BASE+0x1846))
#define SLDO14_ANA_CON8      ((UINT32)(PMIC_REG_BASE+0x1848))
#define SLDO14_ANA_CON9      ((UINT32)(PMIC_REG_BASE+0x184A))
#define SLDO14_ANA_CON10     ((UINT32)(PMIC_REG_BASE+0x184C))
#define SLDO14_ANA_CON11     ((UINT32)(PMIC_REG_BASE+0x184E))
#define SLDO14_ANA_CON12     ((UINT32)(PMIC_REG_BASE+0x1850))
#define SLDO14_ANA_CON13     ((UINT32)(PMIC_REG_BASE+0x1852))
#define SLDO20_ANA_CON0      ((UINT32)(PMIC_REG_BASE+0x1854))
#define SLDO20_ANA_CON1      ((UINT32)(PMIC_REG_BASE+0x1856))
#define SLDO20_ANA_CON2      ((UINT32)(PMIC_REG_BASE+0x1858))
#define SLDO20_ANA_CON3      ((UINT32)(PMIC_REG_BASE+0x185A))
#define SLDO20_ANA_CON4      ((UINT32)(PMIC_REG_BASE+0x185C))
#define SLDO20_ANA_CON5      ((UINT32)(PMIC_REG_BASE+0x185E))
#define SLDO20_ANA_CON6      ((UINT32)(PMIC_REG_BASE+0x1860))
#define SLDO20_ANA_CON7      ((UINT32)(PMIC_REG_BASE+0x1862))
#define SLDO20_ANA_CON8      ((UINT32)(PMIC_REG_BASE+0x1864))
#define SLDO20_ANA_CON9      ((UINT32)(PMIC_REG_BASE+0x1866))
#define SLDO20_ANA_CON10     ((UINT32)(PMIC_REG_BASE+0x1868))
#define SLDO20_ANA_CON11     ((UINT32)(PMIC_REG_BASE+0x186A))
#define SLDO20_ANA_CON12     ((UINT32)(PMIC_REG_BASE+0x186C))
#define BIF_CON0             ((UINT32)(PMIC_REG_BASE+0x1A00))
#define BIF_CON1             ((UINT32)(PMIC_REG_BASE+0x1A02))
#define BIF_CON2             ((UINT32)(PMIC_REG_BASE+0x1A04))
#define BIF_CON3             ((UINT32)(PMIC_REG_BASE+0x1A06))
#define BIF_CON4             ((UINT32)(PMIC_REG_BASE+0x1A08))
#define BIF_CON5             ((UINT32)(PMIC_REG_BASE+0x1A0A))
#define BIF_CON6             ((UINT32)(PMIC_REG_BASE+0x1A0C))
#define BIF_CON7             ((UINT32)(PMIC_REG_BASE+0x1A0E))
#define BIF_CON8             ((UINT32)(PMIC_REG_BASE+0x1A10))
#define BIF_CON9             ((UINT32)(PMIC_REG_BASE+0x1A12))
#define BIF_CON10            ((UINT32)(PMIC_REG_BASE+0x1A14))
#define BIF_CON11            ((UINT32)(PMIC_REG_BASE+0x1A16))
#define BIF_CON12            ((UINT32)(PMIC_REG_BASE+0x1A18))
#define BIF_CON13            ((UINT32)(PMIC_REG_BASE+0x1A1A))
#define BIF_CON14            ((UINT32)(PMIC_REG_BASE+0x1A1C))
#define BIF_CON15            ((UINT32)(PMIC_REG_BASE+0x1A1E))
#define BIF_CON16            ((UINT32)(PMIC_REG_BASE+0x1A20))
#define BIF_CON17            ((UINT32)(PMIC_REG_BASE+0x1A22))
#define BIF_CON18            ((UINT32)(PMIC_REG_BASE+0x1A24))
#define BIF_CON19            ((UINT32)(PMIC_REG_BASE+0x1A26))
#define BIF_CON20            ((UINT32)(PMIC_REG_BASE+0x1A28))
#define BIF_CON21            ((UINT32)(PMIC_REG_BASE+0x1A2A))
#define BIF_CON22            ((UINT32)(PMIC_REG_BASE+0x1A2C))
#define BIF_CON23            ((UINT32)(PMIC_REG_BASE+0x1A2E))
#define BIF_CON24            ((UINT32)(PMIC_REG_BASE+0x1A30))
#define BIF_CON25            ((UINT32)(PMIC_REG_BASE+0x1A32))
#define BIF_CON26            ((UINT32)(PMIC_REG_BASE+0x1A34))
#define BIF_CON27            ((UINT32)(PMIC_REG_BASE+0x1A36))
#define BIF_CON28            ((UINT32)(PMIC_REG_BASE+0x1A38))
#define BIF_CON29            ((UINT32)(PMIC_REG_BASE+0x1A3A))
#define BIF_CON30            ((UINT32)(PMIC_REG_BASE+0x1A3C))
#define BIF_CON31            ((UINT32)(PMIC_REG_BASE+0x1A3E))
#define BIF_CON32            ((UINT32)(PMIC_REG_BASE+0x1A40))
#define BIF_CON33            ((UINT32)(PMIC_REG_BASE+0x1A42))
#define BIF_CON34            ((UINT32)(PMIC_REG_BASE+0x1A44))
#define BIF_CON35            ((UINT32)(PMIC_REG_BASE+0x1A46))
#define BIF_CON36            ((UINT32)(PMIC_REG_BASE+0x1A48))
#define BIF_CON37            ((UINT32)(PMIC_REG_BASE+0x1A4A))
#define BIF_CON38            ((UINT32)(PMIC_REG_BASE+0x1A4C))
#define BIF_CON39            ((UINT32)(PMIC_REG_BASE+0x1A4E))
#define BIF_BAT_CON0         ((UINT32)(PMIC_REG_BASE+0x1A50))
#define BIF_BAT_CON1         ((UINT32)(PMIC_REG_BASE+0x1A52))
#define BIF_BAT_CON2         ((UINT32)(PMIC_REG_BASE+0x1A54))
#define BIF_BAT_CON3         ((UINT32)(PMIC_REG_BASE+0x1A56))
#define BIF_ANA_CON0         ((UINT32)(PMIC_REG_BASE+0x1A58))
#define OTP_CON0             ((UINT32)(PMIC_REG_BASE+0x1C00))
#define OTP_CON1             ((UINT32)(PMIC_REG_BASE+0x1C02))
#define OTP_CON2             ((UINT32)(PMIC_REG_BASE+0x1C04))
#define OTP_CON3             ((UINT32)(PMIC_REG_BASE+0x1C06))
#define OTP_CON4             ((UINT32)(PMIC_REG_BASE+0x1C08))
#define OTP_CON5             ((UINT32)(PMIC_REG_BASE+0x1C0A))
#define OTP_CON6             ((UINT32)(PMIC_REG_BASE+0x1C0C))
#define OTP_CON7             ((UINT32)(PMIC_REG_BASE+0x1C0E))
#define OTP_CON8             ((UINT32)(PMIC_REG_BASE+0x1C10))
#define OTP_CON9             ((UINT32)(PMIC_REG_BASE+0x1C12))
#define OTP_CON10            ((UINT32)(PMIC_REG_BASE+0x1C14))
#define OTP_CON11            ((UINT32)(PMIC_REG_BASE+0x1C16))
#define OTP_CON12            ((UINT32)(PMIC_REG_BASE+0x1C18))
#define OTP_CON13            ((UINT32)(PMIC_REG_BASE+0x1C1A))
#define OTP_CON14            ((UINT32)(PMIC_REG_BASE+0x1C1C))
#define OTP_DOUT_0_15        ((UINT32)(PMIC_REG_BASE+0x1C1E))
#define OTP_DOUT_16_31       ((UINT32)(PMIC_REG_BASE+0x1C20))
#define OTP_DOUT_32_47       ((UINT32)(PMIC_REG_BASE+0x1C22))
#define OTP_DOUT_48_63       ((UINT32)(PMIC_REG_BASE+0x1C24))
#define OTP_DOUT_64_79       ((UINT32)(PMIC_REG_BASE+0x1C26))
#define OTP_DOUT_80_95       ((UINT32)(PMIC_REG_BASE+0x1C28))
#define OTP_DOUT_96_111      ((UINT32)(PMIC_REG_BASE+0x1C2A))
#define OTP_DOUT_112_127     ((UINT32)(PMIC_REG_BASE+0x1C2C))
#define OTP_DOUT_128_143     ((UINT32)(PMIC_REG_BASE+0x1C2E))
#define OTP_DOUT_144_159     ((UINT32)(PMIC_REG_BASE+0x1C30))
#define OTP_DOUT_160_175     ((UINT32)(PMIC_REG_BASE+0x1C32))
#define OTP_DOUT_176_191     ((UINT32)(PMIC_REG_BASE+0x1C34))
#define OTP_DOUT_192_207     ((UINT32)(PMIC_REG_BASE+0x1C36))
#define OTP_DOUT_208_223     ((UINT32)(PMIC_REG_BASE+0x1C38))
#define OTP_DOUT_224_239     ((UINT32)(PMIC_REG_BASE+0x1C3A))
#define OTP_DOUT_240_255     ((UINT32)(PMIC_REG_BASE+0x1C3C))
#define OTP_DOUT_256_271     ((UINT32)(PMIC_REG_BASE+0x1C3E))
#define OTP_DOUT_272_287     ((UINT32)(PMIC_REG_BASE+0x1C40))
#define OTP_DOUT_288_303     ((UINT32)(PMIC_REG_BASE+0x1C42))
#define OTP_DOUT_304_319     ((UINT32)(PMIC_REG_BASE+0x1C44))
#define OTP_DOUT_320_335     ((UINT32)(PMIC_REG_BASE+0x1C46))
#define OTP_DOUT_336_351     ((UINT32)(PMIC_REG_BASE+0x1C48))
#define OTP_DOUT_352_367     ((UINT32)(PMIC_REG_BASE+0x1C4A))
#define OTP_DOUT_368_383     ((UINT32)(PMIC_REG_BASE+0x1C4C))
#define OTP_DOUT_384_399     ((UINT32)(PMIC_REG_BASE+0x1C4E))
#define OTP_DOUT_400_415     ((UINT32)(PMIC_REG_BASE+0x1C50))
#define OTP_DOUT_416_431     ((UINT32)(PMIC_REG_BASE+0x1C52))
#define OTP_DOUT_432_447     ((UINT32)(PMIC_REG_BASE+0x1C54))
#define OTP_DOUT_448_463     ((UINT32)(PMIC_REG_BASE+0x1C56))
#define OTP_DOUT_464_479     ((UINT32)(PMIC_REG_BASE+0x1C58))
#define OTP_DOUT_480_495     ((UINT32)(PMIC_REG_BASE+0x1C5A))
#define OTP_DOUT_496_511     ((UINT32)(PMIC_REG_BASE+0x1C5C))
#define OTP_DOUT_512_527     ((UINT32)(PMIC_REG_BASE+0x1C5E))
#define OTP_DOUT_528_543     ((UINT32)(PMIC_REG_BASE+0x1C60))
#define OTP_DOUT_544_559     ((UINT32)(PMIC_REG_BASE+0x1C62))
#define OTP_DOUT_560_575     ((UINT32)(PMIC_REG_BASE+0x1C64))
#define OTP_DOUT_576_591     ((UINT32)(PMIC_REG_BASE+0x1C66))
#define OTP_DOUT_592_607     ((UINT32)(PMIC_REG_BASE+0x1C68))
#define OTP_DOUT_608_623     ((UINT32)(PMIC_REG_BASE+0x1C6A))
#define OTP_DOUT_624_639     ((UINT32)(PMIC_REG_BASE+0x1C6C))
#define OTP_DOUT_640_655     ((UINT32)(PMIC_REG_BASE+0x1C6E))
#define OTP_DOUT_656_671     ((UINT32)(PMIC_REG_BASE+0x1C70))
#define OTP_DOUT_672_687     ((UINT32)(PMIC_REG_BASE+0x1C72))
#define OTP_DOUT_688_703     ((UINT32)(PMIC_REG_BASE+0x1C74))
#define OTP_DOUT_704_719     ((UINT32)(PMIC_REG_BASE+0x1C76))
#define OTP_DOUT_720_735     ((UINT32)(PMIC_REG_BASE+0x1C78))
#define OTP_DOUT_736_751     ((UINT32)(PMIC_REG_BASE+0x1C7A))
#define OTP_DOUT_752_767     ((UINT32)(PMIC_REG_BASE+0x1C7C))
#define OTP_DOUT_768_783     ((UINT32)(PMIC_REG_BASE+0x1C7E))
#define OTP_DOUT_784_799     ((UINT32)(PMIC_REG_BASE+0x1C80))
#define OTP_DOUT_800_815     ((UINT32)(PMIC_REG_BASE+0x1C82))
#define OTP_DOUT_816_831     ((UINT32)(PMIC_REG_BASE+0x1C84))
#define OTP_DOUT_832_847     ((UINT32)(PMIC_REG_BASE+0x1C86))
#define OTP_DOUT_848_863     ((UINT32)(PMIC_REG_BASE+0x1C88))
#define OTP_DOUT_864_879     ((UINT32)(PMIC_REG_BASE+0x1C8A))
#define OTP_DOUT_880_895     ((UINT32)(PMIC_REG_BASE+0x1C8C))
#define OTP_DOUT_896_911     ((UINT32)(PMIC_REG_BASE+0x1C8E))
#define OTP_DOUT_912_927     ((UINT32)(PMIC_REG_BASE+0x1C90))
#define OTP_DOUT_928_943     ((UINT32)(PMIC_REG_BASE+0x1C92))
#define OTP_DOUT_944_959     ((UINT32)(PMIC_REG_BASE+0x1C94))
#define OTP_DOUT_960_975     ((UINT32)(PMIC_REG_BASE+0x1C96))
#define OTP_DOUT_976_991     ((UINT32)(PMIC_REG_BASE+0x1C98))
#define OTP_DOUT_992_1007    ((UINT32)(PMIC_REG_BASE+0x1C9A))
#define OTP_DOUT_1008_1023   ((UINT32)(PMIC_REG_BASE+0x1C9C))
#define OTP_VAL_0_15         ((UINT32)(PMIC_REG_BASE+0x1C9E))
#define OTP_VAL_16_31        ((UINT32)(PMIC_REG_BASE+0x1CA0))
#define OTP_VAL_32_47        ((UINT32)(PMIC_REG_BASE+0x1CA2))
#define OTP_VAL_48_63        ((UINT32)(PMIC_REG_BASE+0x1CA4))
#define OTP_VAL_64_79        ((UINT32)(PMIC_REG_BASE+0x1CA6))
#define OTP_VAL_80_95        ((UINT32)(PMIC_REG_BASE+0x1CA8))
#define OTP_VAL_96_111       ((UINT32)(PMIC_REG_BASE+0x1CAA))
#define OTP_VAL_112_127      ((UINT32)(PMIC_REG_BASE+0x1CAC))
#define OTP_VAL_128_143      ((UINT32)(PMIC_REG_BASE+0x1CAE))
#define OTP_VAL_144_159      ((UINT32)(PMIC_REG_BASE+0x1CB0))
#define OTP_VAL_160_175      ((UINT32)(PMIC_REG_BASE+0x1CB2))
#define OTP_VAL_176_191      ((UINT32)(PMIC_REG_BASE+0x1CB4))
#define OTP_VAL_192_207      ((UINT32)(PMIC_REG_BASE+0x1CB6))
#define OTP_VAL_208_223      ((UINT32)(PMIC_REG_BASE+0x1CB8))
#define OTP_VAL_224_239      ((UINT32)(PMIC_REG_BASE+0x1CBA))
#define OTP_VAL_240_255      ((UINT32)(PMIC_REG_BASE+0x1CBC))
#define OTP_VAL_256_271      ((UINT32)(PMIC_REG_BASE+0x1CBE))
#define OTP_VAL_272_287      ((UINT32)(PMIC_REG_BASE+0x1CC0))
#define OTP_VAL_288_303      ((UINT32)(PMIC_REG_BASE+0x1CC2))
#define OTP_VAL_304_319      ((UINT32)(PMIC_REG_BASE+0x1CC4))
#define OTP_VAL_320_335      ((UINT32)(PMIC_REG_BASE+0x1CC6))
#define OTP_VAL_336_351      ((UINT32)(PMIC_REG_BASE+0x1CC8))
#define OTP_VAL_352_367      ((UINT32)(PMIC_REG_BASE+0x1CCA))
#define OTP_VAL_368_383      ((UINT32)(PMIC_REG_BASE+0x1CCC))
#define OTP_VAL_384_399      ((UINT32)(PMIC_REG_BASE+0x1CCE))
#define OTP_VAL_400_415      ((UINT32)(PMIC_REG_BASE+0x1CD0))
#define OTP_VAL_416_431      ((UINT32)(PMIC_REG_BASE+0x1CD2))
#define OTP_VAL_432_447      ((UINT32)(PMIC_REG_BASE+0x1CD4))
#define OTP_VAL_448_463      ((UINT32)(PMIC_REG_BASE+0x1CD6))
#define OTP_VAL_464_479      ((UINT32)(PMIC_REG_BASE+0x1CD8))
#define OTP_VAL_480_495      ((UINT32)(PMIC_REG_BASE+0x1CDA))
#define OTP_VAL_496_511      ((UINT32)(PMIC_REG_BASE+0x1CDC))
#define OTP_VAL_512_527      ((UINT32)(PMIC_REG_BASE+0x1CDE))
#define OTP_VAL_528_543      ((UINT32)(PMIC_REG_BASE+0x1CE0))
#define OTP_VAL_544_559      ((UINT32)(PMIC_REG_BASE+0x1CE2))
#define OTP_VAL_560_575      ((UINT32)(PMIC_REG_BASE+0x1CE4))
#define OTP_VAL_576_591      ((UINT32)(PMIC_REG_BASE+0x1CE6))
#define OTP_VAL_592_607      ((UINT32)(PMIC_REG_BASE+0x1CE8))
#define OTP_VAL_608_623      ((UINT32)(PMIC_REG_BASE+0x1CEA))
#define OTP_VAL_624_639      ((UINT32)(PMIC_REG_BASE+0x1CEC))
#define OTP_VAL_640_655      ((UINT32)(PMIC_REG_BASE+0x1CEE))
#define OTP_VAL_656_671      ((UINT32)(PMIC_REG_BASE+0x1CF0))
#define OTP_VAL_672_687      ((UINT32)(PMIC_REG_BASE+0x1CF2))
#define OTP_VAL_688_703      ((UINT32)(PMIC_REG_BASE+0x1CF4))
#define OTP_VAL_704_719      ((UINT32)(PMIC_REG_BASE+0x1CF6))
#define OTP_VAL_720_735      ((UINT32)(PMIC_REG_BASE+0x1CF8))
#define OTP_VAL_736_751      ((UINT32)(PMIC_REG_BASE+0x1CFA))
#define OTP_VAL_752_767      ((UINT32)(PMIC_REG_BASE+0x1CFC))
#define OTP_VAL_768_783      ((UINT32)(PMIC_REG_BASE+0x1CFE))
#define OTP_VAL_784_799      ((UINT32)(PMIC_REG_BASE+0x1D00))
#define OTP_VAL_800_815      ((UINT32)(PMIC_REG_BASE+0x1D02))
#define OTP_VAL_816_831      ((UINT32)(PMIC_REG_BASE+0x1D04))
#define OTP_VAL_832_847      ((UINT32)(PMIC_REG_BASE+0x1D06))
#define OTP_VAL_848_863      ((UINT32)(PMIC_REG_BASE+0x1D08))
#define OTP_VAL_864_879      ((UINT32)(PMIC_REG_BASE+0x1D0A))
#define OTP_VAL_880_895      ((UINT32)(PMIC_REG_BASE+0x1D0C))
#define OTP_VAL_896_911      ((UINT32)(PMIC_REG_BASE+0x1D0E))
#define OTP_VAL_912_927      ((UINT32)(PMIC_REG_BASE+0x1D10))
#define OTP_VAL_928_943      ((UINT32)(PMIC_REG_BASE+0x1D12))
#define OTP_VAL_944_959      ((UINT32)(PMIC_REG_BASE+0x1D14))
#define OTP_VAL_960_975      ((UINT32)(PMIC_REG_BASE+0x1D16))
#define OTP_VAL_976_991      ((UINT32)(PMIC_REG_BASE+0x1D18))
#define OTP_VAL_992_1007     ((UINT32)(PMIC_REG_BASE+0x1D1A))
#define OTP_VAL_1008_1023    ((UINT32)(PMIC_REG_BASE+0x1D1C))
#define RTC_MIX_CON0         ((UINT32)(PMIC_REG_BASE+0x1E00))
#define RTC_MIX_CON1         ((UINT32)(PMIC_REG_BASE+0x1E02))
#define RTC_MIX_CON2         ((UINT32)(PMIC_REG_BASE+0x1E04))
#define FGADC_CON0           ((UINT32)(PMIC_REG_BASE+0x2000))
#define FGADC_CON1           ((UINT32)(PMIC_REG_BASE+0x2002))
#define FGADC_CON2           ((UINT32)(PMIC_REG_BASE+0x2004))
#define FGADC_CON3           ((UINT32)(PMIC_REG_BASE+0x2006))
#define FGADC_CON4           ((UINT32)(PMIC_REG_BASE+0x2008))
#define FGADC_RST_CON0       ((UINT32)(PMIC_REG_BASE+0x200A))
#define FGADC_R_CON0         ((UINT32)(PMIC_REG_BASE+0x200C))
#define FGADC_CUR_CON0       ((UINT32)(PMIC_REG_BASE+0x200E))
#define FGADC_CUR_CON1       ((UINT32)(PMIC_REG_BASE+0x2010))
#define FGADC_CUR_CON2       ((UINT32)(PMIC_REG_BASE+0x2012))
#define FGADC_CUR_CON3       ((UINT32)(PMIC_REG_BASE+0x2014))
#define FGADC_CAR_CON0       ((UINT32)(PMIC_REG_BASE+0x2016))
#define FGADC_CAR_CON1       ((UINT32)(PMIC_REG_BASE+0x2018))
#define FGADC_CAR_CON2       ((UINT32)(PMIC_REG_BASE+0x201A))
#define FGADC_CAR_CON3       ((UINT32)(PMIC_REG_BASE+0x201C))
#define FGADC_CAR_CON4       ((UINT32)(PMIC_REG_BASE+0x201E))
#define FGADC_CAR_CON5       ((UINT32)(PMIC_REG_BASE+0x2020))
#define FGADC_CAR_CON6       ((UINT32)(PMIC_REG_BASE+0x2022))
#define FGADC_CAR_CON7       ((UINT32)(PMIC_REG_BASE+0x2024))
#define FGADC_CAR_CON8       ((UINT32)(PMIC_REG_BASE+0x2026))
#define FGADC_CAR_CON9       ((UINT32)(PMIC_REG_BASE+0x2028))
#define FGADC_NCAR_CON0      ((UINT32)(PMIC_REG_BASE+0x202A))
#define FGADC_NCAR_CON1      ((UINT32)(PMIC_REG_BASE+0x202C))
#define FGADC_NCAR_CON2      ((UINT32)(PMIC_REG_BASE+0x202E))
#define FGADC_NCAR_CON3      ((UINT32)(PMIC_REG_BASE+0x2030))
#define FGADC_IAVG_CON0      ((UINT32)(PMIC_REG_BASE+0x2032))
#define FGADC_IAVG_CON1      ((UINT32)(PMIC_REG_BASE+0x2034))
#define FGADC_IAVG_CON2      ((UINT32)(PMIC_REG_BASE+0x2036))
#define FGADC_IAVG_CON3      ((UINT32)(PMIC_REG_BASE+0x2038))
#define FGADC_IAVG_CON4      ((UINT32)(PMIC_REG_BASE+0x203A))
#define FGADC_IAVG_CON5      ((UINT32)(PMIC_REG_BASE+0x203C))
#define FGADC_NTER_CON0      ((UINT32)(PMIC_REG_BASE+0x203E))
#define FGADC_NTER_CON1      ((UINT32)(PMIC_REG_BASE+0x2040))
#define FGADC_NTER_CON2      ((UINT32)(PMIC_REG_BASE+0x2042))
#define FGADC_NTER_CON3      ((UINT32)(PMIC_REG_BASE+0x2044))
#define FGADC_OFFSET_CON0    ((UINT32)(PMIC_REG_BASE+0x2046))
#define FGADC_OFFSET_CON1    ((UINT32)(PMIC_REG_BASE+0x2048))
#define FGADC_GAIN_CON0      ((UINT32)(PMIC_REG_BASE+0x204A))
#define FGADC_SON_CON0       ((UINT32)(PMIC_REG_BASE+0x204C))
#define FGADC_SON_CON1       ((UINT32)(PMIC_REG_BASE+0x204E))
#define FGADC_SON_CON2       ((UINT32)(PMIC_REG_BASE+0x2050))
#define FGADC_SON_CON3       ((UINT32)(PMIC_REG_BASE+0x2052))
#define FGADC_SOFF_CON0      ((UINT32)(PMIC_REG_BASE+0x2054))
#define FGADC_SOFF_CON1      ((UINT32)(PMIC_REG_BASE+0x2056))
#define FGADC_SOFF_CON2      ((UINT32)(PMIC_REG_BASE+0x2058))
#define FGADC_SOFF_CON3      ((UINT32)(PMIC_REG_BASE+0x205A))
#define FGADC_SOFF_CON4      ((UINT32)(PMIC_REG_BASE+0x205C))
#define FGADC_PWR_CON0       ((UINT32)(PMIC_REG_BASE+0x205E))
#define FGADC_PWR_CON1       ((UINT32)(PMIC_REG_BASE+0x2060))
#define FGADC_ZCV_CON0       ((UINT32)(PMIC_REG_BASE+0x2062))
#define FGADC_ZCV_CON1       ((UINT32)(PMIC_REG_BASE+0x2064))
#define FGADC_ZCV_CON2       ((UINT32)(PMIC_REG_BASE+0x2066))
#define FGADC_ZCV_CON3       ((UINT32)(PMIC_REG_BASE+0x2068))
#define FGADC_ZCV_CON4       ((UINT32)(PMIC_REG_BASE+0x206A))
#define FGADC_ZCV_CON5       ((UINT32)(PMIC_REG_BASE+0x206C))
#define FGADC_ANA_CON0       ((UINT32)(PMIC_REG_BASE+0x206E))
#define FGADC_ANA_CON1       ((UINT32)(PMIC_REG_BASE+0x2070))
#define FGADC_TEST_CON0      ((UINT32)(PMIC_REG_BASE+0x2072))
#define FGADC_RSV_CON0       ((UINT32)(PMIC_REG_BASE+0x2074))
#define FGADC_RSV_CON1       ((UINT32)(PMIC_REG_BASE+0x2076))
#define FGADC_RSV_CON2       ((UINT32)(PMIC_REG_BASE+0x2078))
#define FGADC_RSV_CON3       ((UINT32)(PMIC_REG_BASE+0x207A))
#define SYSTEM_INFO_CON0     ((UINT32)(PMIC_REG_BASE+0x207C))
#define SYSTEM_INFO_CON1     ((UINT32)(PMIC_REG_BASE+0x207E))
#define SYSTEM_INFO_CON2     ((UINT32)(PMIC_REG_BASE+0x2080))
#define SYSTEM_INFO_CON3     ((UINT32)(PMIC_REG_BASE+0x2082))
#define SYSTEM_INFO_CON4     ((UINT32)(PMIC_REG_BASE+0x2084))
#define FGADC_EFUSE_CON0     ((UINT32)(PMIC_REG_BASE+0x2086))
#define DCXO_CW00            ((UINT32)(PMIC_REG_BASE+0x2200))
#define DCXO_CW00_SET        ((UINT32)(PMIC_REG_BASE+0x2202))
#define DCXO_CW00_CLR        ((UINT32)(PMIC_REG_BASE+0x2204))
#define DCXO_CW01            ((UINT32)(PMIC_REG_BASE+0x2206))
#define DCXO_CW02            ((UINT32)(PMIC_REG_BASE+0x2208))
#define DCXO_CW03            ((UINT32)(PMIC_REG_BASE+0x220A))
#define DCXO_CW04            ((UINT32)(PMIC_REG_BASE+0x220C))
#define DCXO_CW05            ((UINT32)(PMIC_REG_BASE+0x220E))
#define DCXO_CW06            ((UINT32)(PMIC_REG_BASE+0x2210))
#define DCXO_CW07            ((UINT32)(PMIC_REG_BASE+0x2212))
#define DCXO_CW08            ((UINT32)(PMIC_REG_BASE+0x2214))
#define DCXO_CW09            ((UINT32)(PMIC_REG_BASE+0x2216))
#define DCXO_CW10            ((UINT32)(PMIC_REG_BASE+0x2218))
#define DCXO_CW11            ((UINT32)(PMIC_REG_BASE+0x221A))
#define DCXO_CW11_SET        ((UINT32)(PMIC_REG_BASE+0x221C))
#define DCXO_CW11_CLR        ((UINT32)(PMIC_REG_BASE+0x221E))
#define DCXO_CW12            ((UINT32)(PMIC_REG_BASE+0x2220))
#define DCXO_CW13            ((UINT32)(PMIC_REG_BASE+0x2222))
#define DCXO_CW14            ((UINT32)(PMIC_REG_BASE+0x2224))
#define DCXO_CW15            ((UINT32)(PMIC_REG_BASE+0x2226))
#define DCXO_CW16            ((UINT32)(PMIC_REG_BASE+0x2228))
#define DCXO_CW17            ((UINT32)(PMIC_REG_BASE+0x222A))
#define DCXO_CW18            ((UINT32)(PMIC_REG_BASE+0x222C))
#define DCXO_CW19            ((UINT32)(PMIC_REG_BASE+0x222E))
#define AUXADC_ADC0          ((UINT32)(PMIC_REG_BASE+0x2400))
#define AUXADC_ADC1          ((UINT32)(PMIC_REG_BASE+0x2402))
#define AUXADC_ADC2          ((UINT32)(PMIC_REG_BASE+0x2404))
#define AUXADC_ADC3          ((UINT32)(PMIC_REG_BASE+0x2406))
#define AUXADC_ADC4          ((UINT32)(PMIC_REG_BASE+0x2408))
#define AUXADC_ADC5          ((UINT32)(PMIC_REG_BASE+0x240A))
#define AUXADC_ADC6          ((UINT32)(PMIC_REG_BASE+0x240C))
#define AUXADC_ADC7          ((UINT32)(PMIC_REG_BASE+0x240E))
#define AUXADC_ADC8          ((UINT32)(PMIC_REG_BASE+0x2410))
#define AUXADC_ADC9          ((UINT32)(PMIC_REG_BASE+0x2412))
#define AUXADC_ADC10         ((UINT32)(PMIC_REG_BASE+0x2414))
#define AUXADC_ADC11         ((UINT32)(PMIC_REG_BASE+0x2416))
#define AUXADC_ADC12         ((UINT32)(PMIC_REG_BASE+0x2418))
#define AUXADC_ADC13         ((UINT32)(PMIC_REG_BASE+0x241A))
#define AUXADC_ADC14         ((UINT32)(PMIC_REG_BASE+0x241C))
#define AUXADC_ADC15         ((UINT32)(PMIC_REG_BASE+0x241E))
#define AUXADC_ADC16         ((UINT32)(PMIC_REG_BASE+0x2420))
#define AUXADC_ADC17         ((UINT32)(PMIC_REG_BASE+0x2422))
#define AUXADC_ADC18         ((UINT32)(PMIC_REG_BASE+0x2424))
#define AUXADC_ADC19         ((UINT32)(PMIC_REG_BASE+0x2426))
#define AUXADC_ADC20         ((UINT32)(PMIC_REG_BASE+0x2428))
#define AUXADC_ADC21         ((UINT32)(PMIC_REG_BASE+0x242A))
#define AUXADC_ADC22         ((UINT32)(PMIC_REG_BASE+0x242C))
#define AUXADC_ADC23         ((UINT32)(PMIC_REG_BASE+0x242E))
#define AUXADC_ADC24         ((UINT32)(PMIC_REG_BASE+0x2430))
#define AUXADC_ADC25         ((UINT32)(PMIC_REG_BASE+0x2432))
#define AUXADC_ADC26         ((UINT32)(PMIC_REG_BASE+0x2434))
#define AUXADC_ADC27         ((UINT32)(PMIC_REG_BASE+0x2436))
#define AUXADC_ADC28         ((UINT32)(PMIC_REG_BASE+0x2438))
#define AUXADC_ADC29         ((UINT32)(PMIC_REG_BASE+0x243A))
#define AUXADC_ADC30         ((UINT32)(PMIC_REG_BASE+0x243C))
#define AUXADC_ADC31         ((UINT32)(PMIC_REG_BASE+0x243E))
#define AUXADC_ADC32         ((UINT32)(PMIC_REG_BASE+0x2440))
#define AUXADC_ADC33         ((UINT32)(PMIC_REG_BASE+0x2442))
#define AUXADC_ADC34         ((UINT32)(PMIC_REG_BASE+0x2444))
#define AUXADC_ADC35         ((UINT32)(PMIC_REG_BASE+0x2446))
#define AUXADC_ADC36         ((UINT32)(PMIC_REG_BASE+0x2448))
#define AUXADC_ADC37         ((UINT32)(PMIC_REG_BASE+0x244A))
#define AUXADC_ADC38         ((UINT32)(PMIC_REG_BASE+0x244C))
#define AUXADC_ADC39         ((UINT32)(PMIC_REG_BASE+0x244E))
#define AUXADC_ADC40         ((UINT32)(PMIC_REG_BASE+0x2450))
#define AUXADC_ADC41         ((UINT32)(PMIC_REG_BASE+0x2452))
#define AUXADC_ADC42         ((UINT32)(PMIC_REG_BASE+0x2454))
#define AUXADC_BUF0          ((UINT32)(PMIC_REG_BASE+0x2456))
#define AUXADC_BUF1          ((UINT32)(PMIC_REG_BASE+0x2458))
#define AUXADC_BUF2          ((UINT32)(PMIC_REG_BASE+0x245A))
#define AUXADC_BUF3          ((UINT32)(PMIC_REG_BASE+0x245C))
#define AUXADC_BUF4          ((UINT32)(PMIC_REG_BASE+0x245E))
#define AUXADC_BUF5          ((UINT32)(PMIC_REG_BASE+0x2460))
#define AUXADC_BUF6          ((UINT32)(PMIC_REG_BASE+0x2462))
#define AUXADC_BUF7          ((UINT32)(PMIC_REG_BASE+0x2464))
#define AUXADC_BUF8          ((UINT32)(PMIC_REG_BASE+0x2466))
#define AUXADC_BUF9          ((UINT32)(PMIC_REG_BASE+0x2468))
#define AUXADC_BUF10         ((UINT32)(PMIC_REG_BASE+0x246A))
#define AUXADC_BUF11         ((UINT32)(PMIC_REG_BASE+0x246C))
#define AUXADC_BUF12         ((UINT32)(PMIC_REG_BASE+0x246E))
#define AUXADC_BUF13         ((UINT32)(PMIC_REG_BASE+0x2470))
#define AUXADC_BUF14         ((UINT32)(PMIC_REG_BASE+0x2472))
#define AUXADC_BUF15         ((UINT32)(PMIC_REG_BASE+0x2474))
#define AUXADC_BUF16         ((UINT32)(PMIC_REG_BASE+0x2476))
#define AUXADC_BUF17         ((UINT32)(PMIC_REG_BASE+0x2478))
#define AUXADC_BUF18         ((UINT32)(PMIC_REG_BASE+0x247A))
#define AUXADC_BUF19         ((UINT32)(PMIC_REG_BASE+0x247C))
#define AUXADC_BUF20         ((UINT32)(PMIC_REG_BASE+0x247E))
#define AUXADC_BUF21         ((UINT32)(PMIC_REG_BASE+0x2480))
#define AUXADC_BUF22         ((UINT32)(PMIC_REG_BASE+0x2482))
#define AUXADC_BUF23         ((UINT32)(PMIC_REG_BASE+0x2484))
#define AUXADC_BUF24         ((UINT32)(PMIC_REG_BASE+0x2486))
#define AUXADC_BUF25         ((UINT32)(PMIC_REG_BASE+0x2488))
#define AUXADC_BUF26         ((UINT32)(PMIC_REG_BASE+0x248A))
#define AUXADC_BUF27         ((UINT32)(PMIC_REG_BASE+0x248C))
#define AUXADC_BUF28         ((UINT32)(PMIC_REG_BASE+0x248E))
#define AUXADC_BUF29         ((UINT32)(PMIC_REG_BASE+0x2490))
#define AUXADC_BUF30         ((UINT32)(PMIC_REG_BASE+0x2492))
#define AUXADC_BUF31         ((UINT32)(PMIC_REG_BASE+0x2494))
#define AUXADC_STA0          ((UINT32)(PMIC_REG_BASE+0x2496))
#define AUXADC_STA1          ((UINT32)(PMIC_REG_BASE+0x2498))
#define AUXADC_STA2          ((UINT32)(PMIC_REG_BASE+0x249A))
#define AUXADC_RQST0         ((UINT32)(PMIC_REG_BASE+0x249C))
#define AUXADC_RQST0_SET     ((UINT32)(PMIC_REG_BASE+0x249E))
#define AUXADC_RQST0_CLR     ((UINT32)(PMIC_REG_BASE+0x24A0))
#define AUXADC_RQST1         ((UINT32)(PMIC_REG_BASE+0x24A2))
#define AUXADC_RQST1_SET     ((UINT32)(PMIC_REG_BASE+0x24A4))
#define AUXADC_RQST1_CLR     ((UINT32)(PMIC_REG_BASE+0x24A6))
#define AUXADC_CON0          ((UINT32)(PMIC_REG_BASE+0x24A8))
#define AUXADC_CON0_SET      ((UINT32)(PMIC_REG_BASE+0x24AA))
#define AUXADC_CON0_CLR      ((UINT32)(PMIC_REG_BASE+0x24AC))
#define AUXADC_CON1          ((UINT32)(PMIC_REG_BASE+0x24AE))
#define AUXADC_CON2          ((UINT32)(PMIC_REG_BASE+0x24B0))
#define AUXADC_CON3          ((UINT32)(PMIC_REG_BASE+0x24B2))
#define AUXADC_CON4          ((UINT32)(PMIC_REG_BASE+0x24B4))
#define AUXADC_CON5          ((UINT32)(PMIC_REG_BASE+0x24B6))
#define AUXADC_CON6          ((UINT32)(PMIC_REG_BASE+0x24B8))
#define AUXADC_CON7          ((UINT32)(PMIC_REG_BASE+0x24BA))
#define AUXADC_CON8          ((UINT32)(PMIC_REG_BASE+0x24BC))
#define AUXADC_CON9          ((UINT32)(PMIC_REG_BASE+0x24BE))
#define AUXADC_CON10         ((UINT32)(PMIC_REG_BASE+0x24C0))
#define AUXADC_CON11         ((UINT32)(PMIC_REG_BASE+0x24C2))
#define AUXADC_CON12         ((UINT32)(PMIC_REG_BASE+0x24C4))
#define AUXADC_CON13         ((UINT32)(PMIC_REG_BASE+0x24C6))
#define AUXADC_CON14         ((UINT32)(PMIC_REG_BASE+0x24C8))
#define AUXADC_CON15         ((UINT32)(PMIC_REG_BASE+0x24CA))
#define AUXADC_CON16         ((UINT32)(PMIC_REG_BASE+0x24CC))
#define AUXADC_CON17         ((UINT32)(PMIC_REG_BASE+0x24CE))
#define AUXADC_CON18         ((UINT32)(PMIC_REG_BASE+0x24D0))
#define AUXADC_CON19         ((UINT32)(PMIC_REG_BASE+0x24D2))
#define AUXADC_CON20         ((UINT32)(PMIC_REG_BASE+0x24D4))
#define AUXADC_CON21         ((UINT32)(PMIC_REG_BASE+0x24D6))
#define AUXADC_CON22         ((UINT32)(PMIC_REG_BASE+0x24D8))
#define AUXADC_AUTORPT0      ((UINT32)(PMIC_REG_BASE+0x24DA))
#define AUXADC_LBAT0         ((UINT32)(PMIC_REG_BASE+0x24DC))
#define AUXADC_LBAT1         ((UINT32)(PMIC_REG_BASE+0x24DE))
#define AUXADC_LBAT2         ((UINT32)(PMIC_REG_BASE+0x24E0))
#define AUXADC_LBAT3         ((UINT32)(PMIC_REG_BASE+0x24E2))
#define AUXADC_LBAT4         ((UINT32)(PMIC_REG_BASE+0x24E4))
#define AUXADC_LBAT5         ((UINT32)(PMIC_REG_BASE+0x24E6))
#define AUXADC_LBAT6         ((UINT32)(PMIC_REG_BASE+0x24E8))
#define AUXADC_ACCDET        ((UINT32)(PMIC_REG_BASE+0x24EA))
#define AUXADC_THR0          ((UINT32)(PMIC_REG_BASE+0x24EC))
#define AUXADC_THR1          ((UINT32)(PMIC_REG_BASE+0x24EE))
#define AUXADC_THR2          ((UINT32)(PMIC_REG_BASE+0x24F0))
#define AUXADC_THR3          ((UINT32)(PMIC_REG_BASE+0x24F2))
#define AUXADC_THR4          ((UINT32)(PMIC_REG_BASE+0x24F4))
#define AUXADC_THR5          ((UINT32)(PMIC_REG_BASE+0x24F6))
#define AUXADC_THR6          ((UINT32)(PMIC_REG_BASE+0x24F8))
#define AUXADC_EFUSE0        ((UINT32)(PMIC_REG_BASE+0x24FA))
#define AUXADC_EFUSE1        ((UINT32)(PMIC_REG_BASE+0x24FC))
#define AUXADC_EFUSE2        ((UINT32)(PMIC_REG_BASE+0x24FE))
#define AUXADC_EFUSE3        ((UINT32)(PMIC_REG_BASE+0x2500))
#define AUXADC_EFUSE4        ((UINT32)(PMIC_REG_BASE+0x2502))
#define AUXADC_EFUSE5        ((UINT32)(PMIC_REG_BASE+0x2504))
#define AUXADC_DBG0          ((UINT32)(PMIC_REG_BASE+0x2506))
#define AUXADC_IMP0          ((UINT32)(PMIC_REG_BASE+0x2508))
#define AUXADC_IMP1          ((UINT32)(PMIC_REG_BASE+0x250A))
#define AUXADC_BAT_TEMP_0    ((UINT32)(PMIC_REG_BASE+0x250C))
#define AUXADC_BAT_TEMP_1    ((UINT32)(PMIC_REG_BASE+0x250E))
#define AUXADC_BAT_TEMP_2    ((UINT32)(PMIC_REG_BASE+0x2510))
#define AUXADC_BAT_TEMP_3    ((UINT32)(PMIC_REG_BASE+0x2512))
#define AUXADC_BAT_TEMP_4    ((UINT32)(PMIC_REG_BASE+0x2514))
#define AUXADC_BAT_TEMP_5    ((UINT32)(PMIC_REG_BASE+0x2516))
#define AUXADC_BAT_TEMP_6    ((UINT32)(PMIC_REG_BASE+0x2518))
#define AUXADC_BAT_TEMP_7    ((UINT32)(PMIC_REG_BASE+0x251A))
#define AUXADC_LBAT2_1       ((UINT32)(PMIC_REG_BASE+0x251C))
#define AUXADC_LBAT2_2       ((UINT32)(PMIC_REG_BASE+0x251E))
#define AUXADC_LBAT2_3       ((UINT32)(PMIC_REG_BASE+0x2520))
#define AUXADC_LBAT2_4       ((UINT32)(PMIC_REG_BASE+0x2522))
#define AUXADC_LBAT2_5       ((UINT32)(PMIC_REG_BASE+0x2524))
#define AUXADC_LBAT2_6       ((UINT32)(PMIC_REG_BASE+0x2526))
#define AUXADC_LBAT2_7       ((UINT32)(PMIC_REG_BASE+0x2528))
#define AUXADC_MDBG_0        ((UINT32)(PMIC_REG_BASE+0x252A))
#define AUXADC_MDBG_1        ((UINT32)(PMIC_REG_BASE+0x252C))
#define AUXADC_MDBG_2        ((UINT32)(PMIC_REG_BASE+0x252E))
#define AUXADC_MDRT_0        ((UINT32)(PMIC_REG_BASE+0x2530))
#define AUXADC_MDRT_1        ((UINT32)(PMIC_REG_BASE+0x2532))
#define AUXADC_MDRT_2        ((UINT32)(PMIC_REG_BASE+0x2534))
#define AUXADC_MDRT_3        ((UINT32)(PMIC_REG_BASE+0x2536))
#define AUXADC_MDRT_4        ((UINT32)(PMIC_REG_BASE+0x2538))
#define AUXADC_JEITA_0       ((UINT32)(PMIC_REG_BASE+0x253A))
#define AUXADC_JEITA_1       ((UINT32)(PMIC_REG_BASE+0x253C))
#define AUXADC_JEITA_2       ((UINT32)(PMIC_REG_BASE+0x253E))
#define AUXADC_JEITA_3       ((UINT32)(PMIC_REG_BASE+0x2540))
#define AUXADC_JEITA_4       ((UINT32)(PMIC_REG_BASE+0x2542))
#define AUXADC_JEITA_5       ((UINT32)(PMIC_REG_BASE+0x2544))
#define AUXADC_DCXO_MDRT_0   ((UINT32)(PMIC_REG_BASE+0x2546))
#define AUXADC_DCXO_MDRT_1   ((UINT32)(PMIC_REG_BASE+0x2548))
#define AUXADC_DCXO_MDRT_2   ((UINT32)(PMIC_REG_BASE+0x254A))
#define AUXADC_NAG_0         ((UINT32)(PMIC_REG_BASE+0x254C))
#define AUXADC_NAG_1         ((UINT32)(PMIC_REG_BASE+0x254E))
#define AUXADC_NAG_2         ((UINT32)(PMIC_REG_BASE+0x2550))
#define AUXADC_NAG_3         ((UINT32)(PMIC_REG_BASE+0x2552))
#define AUXADC_NAG_4         ((UINT32)(PMIC_REG_BASE+0x2554))
#define AUXADC_NAG_5         ((UINT32)(PMIC_REG_BASE+0x2556))
#define AUXADC_NAG_6         ((UINT32)(PMIC_REG_BASE+0x2558))
#define AUXADC_NAG_7         ((UINT32)(PMIC_REG_BASE+0x255A))
#define AUXADC_NAG_8         ((UINT32)(PMIC_REG_BASE+0x255C))
#define AUXADC_EFUSE_1       ((UINT32)(PMIC_REG_BASE+0x255E))
#define AUXADC_EFUSE_2       ((UINT32)(PMIC_REG_BASE+0x2560))
#define AUXADC_EFUSE_3       ((UINT32)(PMIC_REG_BASE+0x2562))
#define AUXADC_EFUSE_4       ((UINT32)(PMIC_REG_BASE+0x2564))
#define AUXADC_RSV_1         ((UINT32)(PMIC_REG_BASE+0x2566))
#define AUXADC_ANA_0         ((UINT32)(PMIC_REG_BASE+0x2568))
#define CHR_CON0             ((UINT32)(PMIC_REG_BASE+0x2600))
#define CHR_CON1             ((UINT32)(PMIC_REG_BASE+0x2602))
#define CHR_CON2             ((UINT32)(PMIC_REG_BASE+0x2604))
#define CHR_CON3             ((UINT32)(PMIC_REG_BASE+0x2606))
#define CHR_CON4             ((UINT32)(PMIC_REG_BASE+0x2608))
#define CHR_CON5             ((UINT32)(PMIC_REG_BASE+0x260A))
#define CHR_CON7             ((UINT32)(PMIC_REG_BASE+0x260C))
#define CHR_CON10            ((UINT32)(PMIC_REG_BASE+0x260E))
#define CHR_CON14            ((UINT32)(PMIC_REG_BASE+0x2610))
#define CHR_CON16            ((UINT32)(PMIC_REG_BASE+0x2612))
#define CHR_CON17            ((UINT32)(PMIC_REG_BASE+0x2614))
#define CHR_CON18            ((UINT32)(PMIC_REG_BASE+0x2616))
#define CHR_CON19            ((UINT32)(PMIC_REG_BASE+0x2618))
#define BATON_CON0           ((UINT32)(PMIC_REG_BASE+0x261A))
#define CHR_CON26            ((UINT32)(PMIC_REG_BASE+0x261C))
#define CHR_CON27            ((UINT32)(PMIC_REG_BASE+0x261E))
#define CHR_CON29            ((UINT32)(PMIC_REG_BASE+0x2620))
#define CHR_CON44            ((UINT32)(PMIC_REG_BASE+0x2622))
#define CHR_CON48            ((UINT32)(PMIC_REG_BASE+0x2624))
#define EOSC_CALI_CON0       ((UINT32)(PMIC_REG_BASE+0x2800))
#define EOSC_CALI_CON1       ((UINT32)(PMIC_REG_BASE+0x2802))
#define VRTC_PWM_CON0        ((UINT32)(PMIC_REG_BASE+0x2A00))
#define GPIO_DIR0            ((UINT32)(PMIC_REG_BASE+0x2C00))
#define GPIO_DIR0_SET        ((UINT32)(PMIC_REG_BASE+0x2C02))
#define GPIO_DIR0_CLR        ((UINT32)(PMIC_REG_BASE+0x2C04))
#define GPIO_PULLEN0         ((UINT32)(PMIC_REG_BASE+0x2C06))
#define GPIO_PULLEN0_SET     ((UINT32)(PMIC_REG_BASE+0x2C08))
#define GPIO_PULLEN0_CLR     ((UINT32)(PMIC_REG_BASE+0x2C0A))
#define GPIO_PULLSEL0        ((UINT32)(PMIC_REG_BASE+0x2C0C))
#define GPIO_PULLSEL0_SET    ((UINT32)(PMIC_REG_BASE+0x2C0E))
#define GPIO_PULLSEL0_CLR    ((UINT32)(PMIC_REG_BASE+0x2C10))
#define GPIO_DINV0           ((UINT32)(PMIC_REG_BASE+0x2C12))
#define GPIO_DINV0_SET       ((UINT32)(PMIC_REG_BASE+0x2C14))
#define GPIO_DINV0_CLR       ((UINT32)(PMIC_REG_BASE+0x2C16))
#define GPIO_DOUT0           ((UINT32)(PMIC_REG_BASE+0x2C18))
#define GPIO_DOUT0_SET       ((UINT32)(PMIC_REG_BASE+0x2C1A))
#define GPIO_DOUT0_CLR       ((UINT32)(PMIC_REG_BASE+0x2C1C))
#define GPIO_PI0             ((UINT32)(PMIC_REG_BASE+0x2C1E))
#define GPIO_POE0            ((UINT32)(PMIC_REG_BASE+0x2C20))
#define GPIO_MODE0           ((UINT32)(PMIC_REG_BASE+0x2C22))
#define GPIO_MODE0_SET       ((UINT32)(PMIC_REG_BASE+0x2C24))
#define GPIO_MODE0_CLR       ((UINT32)(PMIC_REG_BASE+0x2C26))
#define GPIO_MODE1           ((UINT32)(PMIC_REG_BASE+0x2C28))
#define GPIO_MODE1_SET       ((UINT32)(PMIC_REG_BASE+0x2C2A))
#define GPIO_MODE1_CLR       ((UINT32)(PMIC_REG_BASE+0x2C2C))
#define GPIO_RSV             ((UINT32)(PMIC_REG_BASE+0x2C2E))

#endif /*__REG_6335__*/
