// Autogenerated using stratification.
requires "x86-configuration.k"

module ROLL-R32-ONE
  imports X86-CONFIGURATION

  rule <k>
    execinstr (roll $0x1, R2:R32,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
 "CF" |-> (extractMInt(addMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64))), concatenateMInt(mi(32, 0), extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64))), 0, 1))), 0, 1) )

 "OF" |-> ((#ifMInt ( ( eqMInt(extractMInt(getParentValue(R2, RSMap), 32, 33), extractMInt(getParentValue(R2, RSMap), 32, 33))  andBool   notBool  ( eqMInt(extractMInt(getParentValue(R2, RSMap), 32, 33), extractMInt(addMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64))), concatenateMInt(mi(32, 0), extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64))), 0, 1))), 1, 2)) )  )  ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)  )

convToRegKeys(R2) |-> (concatenateMInt(mi(32, 0), extractMInt(addMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64))), concatenateMInt(mi(32, 0), extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 32, 64))), 0, 1))), 1, 33)) )


)

    </regstate>
endmodule

module ROLL-R32-ONE-SEMANTICS
  imports ROLL-R32-ONE
endmodule
/*
TargetInstr:
roll $0x1, %ebx
RWSet:
maybe read:{ %ebx }
must read:{ %ebx }
maybe write:{ %rbx %cf %of }
must write:{ %rbx %cf %of }
maybe undef:{ }
must undef:{ }
required flags:{ }

Circuit:
circuit:xorl %eax, %eax  #  1     0    2      OPC=xorl_r32_r32
circuit:movl %ebx, %esp  #  2     0x2  2      OPC=movl_r32_r32
circuit:rcll $0x1, %esp  #  3     0x4  2      OPC=rcll_r32_one
circuit:rcll $0x1, %ebx  #  4     0x6  2      OPC=rcll_r32_one
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

roll $0x1, %ebx

  maybe read:      { %ebx }
  must read:       { %ebx }
  maybe write:     { %rbx %cf %of }
  must write:      { %rbx %cf %of }
  maybe undef:     { }
  must undef:      { }
  required flags:  { }

Circuits:

%rbx   : (concat <0x0|32> (plus (if (== (plus (concat <0x0|1> <%rbx|64>[31:0]) (concat <0x0|1> <%rbx|64>[31:0]))[32:32] <0x1|1>) then (plus (concat <0x0|1> <%rbx|64>[31:0]) <0x1|33>) else (concat <0x0|1> <%rbx|64>[31:0])) (concat <0x0|1> <%rbx|64>[31:0]))[31:0])

%cf    : (== (plus (if (== (plus (concat <0x0|1> <%rbx|64>[31:0]) (concat <0x0|1> <%rbx|64>[31:0]))[32:32] <0x1|1>) then (plus (concat <0x0|1> <%rbx|64>[31:0]) <0x1|33>) else (concat <0x0|1> <%rbx|64>[31:0])) (concat <0x0|1> <%rbx|64>[31:0]))[32:32] <0x1|1>)
%of    : (and (== (== <%rbx|64>[31:31] <0x1|1>) (== <%rbx|64>[31:31] <0x1|1>)) (not (== (== <%rbx|64>[31:31] <0x1|1>) (== (plus (if (== (plus (concat <0x0|1> <%rbx|64>[31:0]) (concat <0x0|1> <%rbx|64>[31:0]))[32:32] <0x1|1>) then (plus (concat <0x0|1> <%rbx|64>[31:0]) <0x1|33>) else (concat <0x0|1> <%rbx|64>[31:0])) (concat <0x0|1> <%rbx|64>[31:0]))[31:31] <0x1|1>))))

sigfpe  : <sigfpe>
sigbus  : <sigbus>
sigsegv : <sigsegv>

*/