# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do path_plan_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/github/iterative_path_plan {E:/github/iterative_path_plan/path_plan.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:48 on Jan 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/github/iterative_path_plan" E:/github/iterative_path_plan/path_plan.v 
# -- Compiling module path_plan
# ** Error: E:/github/iterative_path_plan/path_plan.v(11): Single value range allowed only in SystemVerilog.
# ** Error: E:/github/iterative_path_plan/path_plan.v(12): Single value range allowed only in SystemVerilog.
# ** Error: E:/github/iterative_path_plan/path_plan.v(15): Single value range allowed only in SystemVerilog.
# ** Error: E:/github/iterative_path_plan/path_plan.v(18): Single value range allowed only in SystemVerilog.
# End time: 17:16:48 on Jan 24,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./path_plan_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/github/iterative_path_plan {E:/github/iterative_path_plan/path_plan.v}"
