<stg><name>D_drain_IO_L1_out_wrapper_6_2_x0</name>


<trans_list>

<trans id="143" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="2" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="icmp_ln890_647" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="icmp_ln890_647" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="9" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
<literal name="icmp_ln890_650" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="11" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
<literal name="icmp_ln890_650" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="11" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_650" val="1"/>
</and_exp><and_exp><literal name="icmp_ln890_647" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_652" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_652" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="14" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="15" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="18" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0199, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_6_x0167, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0199, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_6_x0167, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="64">
<![CDATA[
:6 %local_D_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_D_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:7 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln10591 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln10591"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_split_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %data_split_V_addr_33 = getelementptr i32 %data_split_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_split_V_addr_33"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %data_split_V_addr_34 = getelementptr i32 %data_split_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_addr_34"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %data_split_V_addr_35 = getelementptr i32 %data_split_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_addr_35"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln10594 = br void

]]></Node>
<StgValue><ssdm name="br_ln10594"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten8 = phi i5 0, void, i5 %add_ln890_36, void %.loopexit421

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %c1_V = phi i3 0, void, i3 %add_ln691_757, void %.loopexit421

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %add_ln890_36 = add i5 %indvar_flatten8, i5 1

]]></Node>
<StgValue><ssdm name="add_ln890_36"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln890 = icmp_eq  i5 %indvar_flatten8, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln890 = br i1 %icmp_ln890, void %.split24, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_6_2_x0_loop_1_D_drain_IO_L1_out_wrapper_6_2_x0_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split24:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split24:2 %icmp_ln89059 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln89059"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split24:3 %select_ln10594 = select i1 %icmp_ln89059, i3 0, i3 %c1_V

]]></Node>
<StgValue><ssdm name="select_ln10594"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:4 %specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_512

]]></Node>
<StgValue><ssdm name="specloopname_ln1461"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split24:5 %ret_112 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln10594, i3 0

]]></Node>
<StgValue><ssdm name="ret_112"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split24:6 %ret = or i6 %ret_112, i6 6

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split24:7 %icmp_ln890_647 = icmp_ult  i6 %ret, i6 42

]]></Node>
<StgValue><ssdm name="icmp_ln890_647"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split24:8 %br_ln10596 = br i1 %icmp_ln890_647, void %.loopexit421, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln10596"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="icmp_ln890_647" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln10602 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln10602"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0">
<![CDATA[
:0 %ret_ln10661 = ret

]]></Node>
<StgValue><ssdm name="ret_ln10661"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten = phi i8 %add_ln890, void %.preheader6, i8 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6.preheader:1 %c7_V = phi i4 %select_ln890_4, void %.preheader6, i4 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6.preheader:2 %c8_V = phi i5 %add_ln691_756, void %.preheader6, i5 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:3 %add_ln890 = add i8 %indvar_flatten, i8 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:4 %icmp_ln890_648 = icmp_eq  i8 %indvar_flatten, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_648"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:5 %br_ln890 = br i1 %icmp_ln890_648, void %.preheader6, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:0 %add_ln691 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3 %icmp_ln890_649 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_649"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6:4 %select_ln890 = select i1 %icmp_ln890_649, i5 0, i5 %c8_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:5 %select_ln890_4 = select i1 %icmp_ln890_649, i4 %add_ln691, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln890_4"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader6:6 %tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_4, i32 2

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="4">
<![CDATA[
.preheader6:7 %trunc_ln890 = trunc i4 %select_ln890_4

]]></Node>
<StgValue><ssdm name="trunc_ln890"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader6:9 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_256

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="6">
<![CDATA[
.preheader6:10 %zext_ln10612 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln10612"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:11 %local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10612

]]></Node>
<StgValue><ssdm name="local_D_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="5">
<![CDATA[
.preheader6:15 %out_data_V = load i5 %local_D_V_addr

]]></Node>
<StgValue><ssdm name="out_data_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="5">
<![CDATA[
.preheader6:15 %out_data_V = load i5 %local_D_V_addr

]]></Node>
<StgValue><ssdm name="out_data_V"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="128">
<![CDATA[
.preheader6:16 %trunc_ln674 = trunc i128 %out_data_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
.preheader6:17 %store_ln10614 = store i32 %trunc_ln674, i2 %data_split_V_addr_35

]]></Node>
<StgValue><ssdm name="store_ln10614"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:18 %p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
.preheader6:19 %store_ln10614 = store i32 %p_Result_1, i2 %data_split_V_addr_34

]]></Node>
<StgValue><ssdm name="store_ln10614"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:20 %p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:22 %p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
.preheader6:21 %store_ln10614 = store i32 %p_Result_2, i2 %data_split_V_addr_33

]]></Node>
<StgValue><ssdm name="store_ln10614"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
.preheader6:23 %store_ln10614 = store i32 %p_Result_3, i2 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln10614"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="2">
<![CDATA[
.preheader6:8 %zext_ln890 = zext i2 %trunc_ln890

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:14 %tmp_258 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_6_x0167

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:24 %data_split_V_addr_36 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="data_split_V_addr_36"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader6:25 %store_ln10622 = store i32 %tmp_258, i2 %data_split_V_addr_36

]]></Node>
<StgValue><ssdm name="store_ln10622"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6:26 %v2_V = load i2 %data_split_V_addr_35

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6:27 %v2_V_1639 = load i2 %data_split_V_addr_34

]]></Node>
<StgValue><ssdm name="v2_V_1639"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:32 %add_ln691_756 = add i5 %select_ln890, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_756"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6:26 %v2_V = load i2 %data_split_V_addr_35

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6:27 %v2_V_1639 = load i2 %data_split_V_addr_34

]]></Node>
<StgValue><ssdm name="v2_V_1639"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6:28 %v2_V_1640 = load i2 %data_split_V_addr_33

]]></Node>
<StgValue><ssdm name="v2_V_1640"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6:29 %v1_V = load i2 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_6_2_x0_loop_3_D_drain_IO_L1_out_wrapper_6_2_x0_loop_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:12 %specpipeline_ln10604 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln10604"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:13 %specloopname_ln10604 = specloopname void @_ssdm_op_SpecLoopName, void @empty_496

]]></Node>
<StgValue><ssdm name="specloopname_ln10604"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6:28 %v2_V_1640 = load i2 %data_split_V_addr_33

]]></Node>
<StgValue><ssdm name="v2_V_1640"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6:29 %v1_V = load i2 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader6:30 %p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1640, i32 %v2_V_1639, i32 %v2_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="128" op_1_bw="5" op_2_bw="0">
<![CDATA[
.preheader6:31 %store_ln10624 = store i128 %p_Result_s, i5 %local_D_V_addr

]]></Node>
<StgValue><ssdm name="store_ln10624"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:33 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln890 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:0 %c4_V = phi i3 %add_ln691_760, void %.loopexit, i3 2, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:1 %icmp_ln890_650 = icmp_eq  i3 %c4_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_650"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:3 %br_ln10628 = br i1 %icmp_ln890_650, void %.split20, void %.loopexit421.loopexit

]]></Node>
<StgValue><ssdm name="br_ln10628"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
<literal name="icmp_ln890_650" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_816

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
<literal name="icmp_ln890_650" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split20:1 %icmp_ln870 = icmp_eq  i3 %c4_V, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
<literal name="icmp_ln890_650" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split20:2 %br_ln10630 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln10630"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
<literal name="icmp_ln890_650" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln890 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
<literal name="icmp_ln890_650" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0 %br_ln890 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_647" val="1"/>
<literal name="icmp_ln890_650" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.loopexit421.loopexit:0 %br_ln0 = br void %.loopexit421

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_650" val="1"/>
</and_exp><and_exp><literal name="icmp_ln890_647" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit421:0 %add_ln691_757 = add i3 %select_ln10594, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_757"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_650" val="1"/>
</and_exp><and_exp><literal name="icmp_ln890_647" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.loopexit421:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0 %c5_V_8 = phi i5 %add_ln691_759, void %.split14, i5 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_8"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1 %add_ln691_759 = add i5 %c5_V_8, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_759"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2 %icmp_ln890_652 = icmp_eq  i5 %c5_V_8, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_652"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln10645 = br i1 %icmp_ln890_652, void %.split14, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln10645"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="112" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split14:2 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_read"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split14:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0199, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_read

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split14:0 %specpipeline_ln10645 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln10645"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:1 %specloopname_ln10645 = specloopname void @_ssdm_op_SpecLoopName, void @empty_800

]]></Node>
<StgValue><ssdm name="specloopname_ln10645"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split14:4 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_read_1"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split14:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0199, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_read_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.split14:6 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit64:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:0 %add_ln691_760 = add i3 %c4_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_760"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:0 %c5_V = phi i5 %add_ln691_758, void %.split18, i5 0, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1 %add_ln691_758 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_758"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:2 %icmp_ln890_651 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_651"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4 %br_ln10631 = br i1 %icmp_ln890_651, void %.split18, void %.loopexit.loopexit64

]]></Node>
<StgValue><ssdm name="br_ln10631"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split18:0 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="6">
<![CDATA[
.split18:1 %zext_ln10638 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln10638"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:2 %local_D_V_addr_8 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10638

]]></Node>
<StgValue><ssdm name="local_D_V_addr_8"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split18:3 %or_ln10638 = or i6 %tmp, i6 1

]]></Node>
<StgValue><ssdm name="or_ln10638"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split18:4 %tmp_54 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln10638

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:5 %local_D_V_addr_9 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="local_D_V_addr_9"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="128" op_0_bw="5">
<![CDATA[
.split18:8 %local_D_V_load = load i5 %local_D_V_addr_8

]]></Node>
<StgValue><ssdm name="local_D_V_load"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="128" op_0_bw="5">
<![CDATA[
.split18:10 %local_D_V_load_1 = load i5 %local_D_V_addr_9

]]></Node>
<StgValue><ssdm name="local_D_V_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="136" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="128" op_0_bw="5">
<![CDATA[
.split18:8 %local_D_V_load = load i5 %local_D_V_addr_8

]]></Node>
<StgValue><ssdm name="local_D_V_load"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split18:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0199, i128 %local_D_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="128" op_0_bw="5">
<![CDATA[
.split18:10 %local_D_V_load_1 = load i5 %local_D_V_addr_9

]]></Node>
<StgValue><ssdm name="local_D_V_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split18:6 %specpipeline_ln10631 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln10631"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:7 %specloopname_ln10631 = specloopname void @_ssdm_op_SpecLoopName, void @empty_501

]]></Node>
<StgValue><ssdm name="specloopname_ln10631"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split18:11 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0199, i128 %local_D_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_651" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.split18:12 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
