INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Facun/Desktop/University_Projects/VHDL_Mini_Projects/Exercises_Guide_Chapter_6/Guia_6_First_Example/Guia_6_First_Example.srcs/sources_1/new/myAnd2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myAnd2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Facun/Desktop/University_Projects/VHDL_Mini_Projects/Exercises_Guide_Chapter_6/Guia_6_First_Example/Guia_6_First_Example.srcs/sim_1/imports/Test_Bench_Files/myAnd2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myAnd2_tb'
