$date
	Wed Nov 26 17:12:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! q [3:0] $end
$var wire 8 " out [7:0] $end
$var wire 8 # R2 [7:0] $end
$var wire 8 $ R1 [7:0] $end
$var reg 1 % clk $end
$var reg 8 & in [7:0] $end
$var reg 1 ' rst $end
$scope module ex $end
$var wire 1 % clk $end
$var wire 8 ( in [7:0] $end
$var wire 1 ' rst $end
$var reg 8 ) R1 [7:0] $end
$var reg 8 * R2 [7:0] $end
$var reg 8 + out [7:0] $end
$var reg 4 , q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 ,
bx +
bx *
bx )
bx (
1'
bx &
1%
bx $
bx #
bx "
b1000 !
$end
#5
0%
#10
b0 !
b0 ,
1%
0'
#15
0%
#20
b1 !
b1 ,
b1011 $
b1011 )
1%
b1011 &
b1011 (
#25
0%
#30
b10110 $
b10110 )
b1011 #
b1011 *
b10 !
b10 ,
1%
b10110 &
b10110 (
#35
0%
#40
b11 !
b11 ,
b100001 $
b100001 )
b10110 #
b10110 *
b1011 "
b1011 +
1%
b100001 &
b100001 (
#45
0%
#50
b101100 "
b101100 +
b10110 $
b10110 )
b100001 #
b100001 *
b100 !
b100 ,
1%
b101100 &
b101100 (
#55
0%
#60
b101 !
b101 ,
b100001 #
b100001 *
b110111 $
b110111 )
b10110 "
b10110 +
1%
b110111 &
b110111 (
#65
0%
#70
b1000010 $
b1000010 )
b110111 #
b110111 *
b100001 "
b100001 +
b110 !
b110 ,
1%
b1000010 &
b1000010 (
#75
0%
#80
b111 !
b111 ,
b1001101 $
b1001101 )
b1000010 #
b1000010 *
b110111 "
b110111 +
1%
b1001101 &
b1001101 (
#85
0%
#90
b1000010 #
b1000010 *
b1011000 $
b1011000 )
b1001101 "
b1001101 +
b1000 !
b1000 ,
1%
b1011000 &
b1011000 (
#95
0%
#100
b0 !
b0 ,
b1000010 #
b1000010 *
b1100011 $
b1100011 )
b1011000 "
b1011000 +
1%
b1100011 &
b1100011 (
#105
0%
#110
b1011 $
b1011 )
b1100011 #
b1100011 *
b1000010 "
b1000010 +
b1 !
b1 ,
1%
b1011 &
b1011 (
#115
0%
#120
b10 !
b10 ,
b10110 $
b10110 )
b1011 #
b1011 *
b1100011 "
b1100011 +
1%
b10110 &
b10110 (
#125
0%
#130
b100001 $
b100001 )
b10110 #
b10110 *
b1011 "
b1011 +
b11 !
b11 ,
1%
b100001 &
b100001 (
