<root versionMajor="1" versionMinor="5">
    <kernel name="table_serch" language="c" vlnv="xilinx.com:hls:table_serch:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain" interrupt="true">
        <ports>
            <port name="M_AXI_QUERY_PLRAM0_0" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="512"/>
            <port name="M_AXI_QUERY_PLRAM0_1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_QUERY_PLRAM0_2" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_QUERY_PLRAM0_3" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_QUERY_PLRAM0_4" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_QUERY_PLRAM0_5" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_DB_AXIMM0_0" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="512"/>
            <port name="M_AXI_DB_AXIMM0_1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_DB_AXIMM0_2" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_DB_AXIMM0_3" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_DB_AXIMM0_4" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_DB_AXIMM0_5" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_TABLE_AXIMM1_0" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_TABLE_AXIMM1_1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_TABLE_AXIMM1_2" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_TABLE_AXIMM1_3" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_TABLE_AXIMM1_4" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_TABLE_AXIMM1_5" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_POINTER_AXIMM2_0" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_POINTER_AXIMM2_1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_POINTER_AXIMM2_2" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_POINTER_AXIMM2_3" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_POINTER_AXIMM2_4" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_POINTER_AXIMM2_5" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_JUDGE_PLRAM1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x1000" dataWidth="32"/>
        </ports>
        <args>
            <arg id="0" name="query_0" addressQualifier="1" port="M_AXI_QUERY_PLRAM0_0" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="void*"/>
            <arg id="1" name="query_1" addressQualifier="1" port="M_AXI_QUERY_PLRAM0_1" hostOffset="0x0" hostSize="0x8" offset="0x1C" size="0x8" type="void*"/>
            <arg id="2" name="query_2" addressQualifier="1" port="M_AXI_QUERY_PLRAM0_2" hostOffset="0x0" hostSize="0x8" offset="0x28" size="0x8" type="void*"/>
            <arg id="3" name="query_3" addressQualifier="1" port="M_AXI_QUERY_PLRAM0_3" hostOffset="0x0" hostSize="0x8" offset="0x34" size="0x8" type="void*"/>
            <arg id="4" name="query_4" addressQualifier="1" port="M_AXI_QUERY_PLRAM0_4" hostOffset="0x0" hostSize="0x8" offset="0x40" size="0x8" type="void*"/>
            <arg id="5" name="query_5" addressQualifier="1" port="M_AXI_QUERY_PLRAM0_5" hostOffset="0x0" hostSize="0x8" offset="0x4C" size="0x8" type="void*"/>
            <arg id="6" name="FP_DB_0" addressQualifier="1" port="M_AXI_DB_AXIMM0_0" hostOffset="0x0" hostSize="0x8" offset="0x58" size="0x8" type="void*"/>
            <arg id="7" name="FP_DB_1" addressQualifier="1" port="M_AXI_DB_AXIMM0_1" hostOffset="0x0" hostSize="0x8" offset="0x64" size="0x8" type="void*"/>
            <arg id="8" name="FP_DB_2" addressQualifier="1" port="M_AXI_DB_AXIMM0_2" hostOffset="0x0" hostSize="0x8" offset="0x70" size="0x8" type="void*"/>
            <arg id="9" name="FP_DB_3" addressQualifier="1" port="M_AXI_DB_AXIMM0_3" hostOffset="0x0" hostSize="0x8" offset="0x7C" size="0x8" type="void*"/>
            <arg id="10" name="FP_DB_4" addressQualifier="1" port="M_AXI_DB_AXIMM0_4" hostOffset="0x0" hostSize="0x8" offset="0x88" size="0x8" type="void*"/>
            <arg id="11" name="FP_DB_5" addressQualifier="1" port="M_AXI_DB_AXIMM0_5" hostOffset="0x0" hostSize="0x8" offset="0x94" size="0x8" type="void*"/>
            <arg id="12" name="hash_table_0" addressQualifier="1" port="M_AXI_TABLE_AXIMM1_0" hostOffset="0x0" hostSize="0x8" offset="0xA0" size="0x8" type="void*"/>
            <arg id="13" name="hash_table_1" addressQualifier="1" port="M_AXI_TABLE_AXIMM1_1" hostOffset="0x0" hostSize="0x8" offset="0xAC" size="0x8" type="void*"/>
            <arg id="14" name="hash_table_2" addressQualifier="1" port="M_AXI_TABLE_AXIMM1_2" hostOffset="0x0" hostSize="0x8" offset="0xB8" size="0x8" type="void*"/>
            <arg id="15" name="hash_table_3" addressQualifier="1" port="M_AXI_TABLE_AXIMM1_3" hostOffset="0x0" hostSize="0x8" offset="0xC4" size="0x8" type="void*"/>
            <arg id="16" name="hash_table_4" addressQualifier="1" port="M_AXI_TABLE_AXIMM1_4" hostOffset="0x0" hostSize="0x8" offset="0xD0" size="0x8" type="void*"/>
            <arg id="17" name="hash_table_5" addressQualifier="1" port="M_AXI_TABLE_AXIMM1_5" hostOffset="0x0" hostSize="0x8" offset="0xDC" size="0x8" type="void*"/>
            <arg id="18" name="hash_table_pointer_0" addressQualifier="1" port="M_AXI_POINTER_AXIMM2_0" hostOffset="0x0" hostSize="0x8" offset="0xE8" size="0x8" type="void*"/>
            <arg id="19" name="hash_table_pointer_1" addressQualifier="1" port="M_AXI_POINTER_AXIMM2_1" hostOffset="0x0" hostSize="0x8" offset="0xF4" size="0x8" type="void*"/>
            <arg id="20" name="hash_table_pointer_2" addressQualifier="1" port="M_AXI_POINTER_AXIMM2_2" hostOffset="0x0" hostSize="0x8" offset="0x100" size="0x8" type="void*"/>
            <arg id="21" name="hash_table_pointer_3" addressQualifier="1" port="M_AXI_POINTER_AXIMM2_3" hostOffset="0x0" hostSize="0x8" offset="0x10C" size="0x8" type="void*"/>
            <arg id="22" name="hash_table_pointer_4" addressQualifier="1" port="M_AXI_POINTER_AXIMM2_4" hostOffset="0x0" hostSize="0x8" offset="0x118" size="0x8" type="void*"/>
            <arg id="23" name="hash_table_pointer_5" addressQualifier="1" port="M_AXI_POINTER_AXIMM2_5" hostOffset="0x0" hostSize="0x8" offset="0x124" size="0x8" type="void*"/>
            <arg id="24" name="judge_temp" addressQualifier="1" port="M_AXI_JUDGE_PLRAM1" hostOffset="0x0" hostSize="0x8" offset="0x130" size="0x8" type="void*"/>
        </args>
        <compileWorkGroupSize x="1" y="1" z="1"/>
        <maxWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
</root>

