Partition Merge report for FM
Tue Dec 20 18:28:29 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "ST_20CIC1"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge DSP Block Usage Summary
 12. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Dec 20 18:28:29 2022           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; FM                                              ;
; Top-level Entity Name           ; BDF_V2                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 11,408 / 29,080 ( 39 % )                        ;
; Total registers                 ; 17129                                           ;
; Total pins                      ; 4 / 364 ( 1 % )                                 ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,400,812 / 4,567,040 ( 53 % )                  ;
; Total DSP Blocks                ; 140 / 150 ( 93 % )                              ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                                   ;
; Total PLLs                      ; 1 / 12 ( 8 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:ST_20CIC1        ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:ST_20CIC1        ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 95.48% (31202 / 32680)         ; 95.48% (31202 / 32680)        ;       ;
; sld_hub:auto_hub               ; Engaged                ; 100.00% (326 / 326)            ; 100.00% (326 / 326)           ;       ;
; sld_signaltap:ST_20CIC1        ; Engaged                ; 100.00% (3049 / 3049)          ; 100.00% (3049 / 3049)         ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (42 / 42)              ; 100.00% (42 / 42)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Number of Changed Nodes ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |BDF_V2|window_mult:inst28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 636                     ;
; |BDF_V2|cordic_v4:inst18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 560                     ;
; |BDF_V2|Phase_Frequency_Converter_V2:inst46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 221                     ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; 145                     ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; 136                     ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 112                     ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram                                                                                                                                                                                                                                                                                                                                                          ; 108                     ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_1hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 72                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_0hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 72                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vgus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 68                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_ugus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 68                      ;
; |BDF_V2|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram                                                                                                                                                                                                                                                                               ; 56                      ;
; |BDF_V2|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram                                                                                                                                                                                                                                                                                               ; 44                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_1hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; 38                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_1hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; 38                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_0hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; 38                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_0hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; 38                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vgus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vgus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_ugus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_ugus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_1hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_1hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_0hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_0hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vgus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; 32                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vgus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; 32                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_ugus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; 32                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_ugus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; 32                      ;
; |BDF_V2|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated                                                                                                                                                                                                                                                                                                                        ; 12                      ;
; |BDF_V2|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated                                                                                                                                                                                                                                                                                                        ; 12                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo                                                                                                                                                                                                                                                                                                                                                                                  ; 5                       ;
; |BDF_V2|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                                                                                                                                                                                                                                                                ; 3                       ;
; |BDF_V2|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                                                                                                                                                                                                                                                ; 3                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vgus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_ugus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_1hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_0hus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                       ;
; |BDF_V2|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 1                       ;
; |BDF_V2|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                                                                                                                                         ; 1                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                          ;
+---------------------------------+------------------------------+----------------+----------------------------------------------------------------------+
; Modified Assignments            ; Target                       ; Previous Value ; Current Value                                                        ;
+---------------------------------+------------------------------+----------------+----------------------------------------------------------------------+
; IP_COMPONENT_PARAMETER          ;                              ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2MTc4MTEwMg==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; bGVuZ3Ro::MjU2::TGVuZ3Ro                                             ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; aW5fd2lkdGg=::MTY=::RGF0YSBJbnB1dCBXaWR0aA==                         ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; aW5fd2lkdGhfZGVyaXZlZA==::MTY=::RGF0YSBJbnB1dCBXaWR0aA==             ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; b3V0X3dpZHRo::MjU=::RGF0YSBPdXRwdXQgV2lkdGg=                         ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; b3V0X3dpZHRoX2Rlcml2ZWQ=::MjU=::RGF0YSBPdXRwdXQgV2lkdGg=             ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; dHdpZF93aWR0aA==::MTY=::VHdpZGRsZSBXaWR0aA==                         ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; dHdpZF93aWR0aF9kZXJpdmVk::MTY=::VHdpZGRsZSBXaWR0aA==                 ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; Q0FMQ19MQVRFTkNZ::MjU2::Q2FsY3VsYXRpb24gTGF0ZW5jeQ==                 ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; VEhST1VHSFBVVF9MQVRFTkNZ::MjU2::VGhyb3VnaHB1dCBMYXRlbmN5             ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2MTA4NTY3Mg==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; cGhpX2luYw==::NDEw::UGhhc2UgSW5jcmVtZW50IFZhbHVl                     ;
; IP_COMPONENT_PARAMETER          ;                              ; --             ; cmVhbF9mcmVxX291dA==::MC4wMDUwMDU=::UmVhbCBPdXRwdXQgRnJlcXVlbmN5     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[0]  ; --             ; acq_trigger_in[0]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[0]  ; --             ; acq_data_in[0]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[10] ; --             ; acq_trigger_in[1]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[10] ; --             ; acq_data_in[1]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[11] ; --             ; acq_trigger_in[2]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[11] ; --             ; acq_data_in[2]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[12] ; --             ; acq_trigger_in[3]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[12] ; --             ; acq_data_in[3]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[13] ; --             ; acq_trigger_in[4]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[13] ; --             ; acq_data_in[4]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[14] ; --             ; acq_trigger_in[5]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[14] ; --             ; acq_data_in[5]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[15] ; --             ; acq_trigger_in[6]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[15] ; --             ; acq_data_in[6]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[16] ; --             ; acq_trigger_in[7]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[16] ; --             ; acq_data_in[7]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[17] ; --             ; acq_trigger_in[8]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[17] ; --             ; acq_data_in[8]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[18] ; --             ; acq_trigger_in[9]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[18] ; --             ; acq_data_in[9]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[19] ; --             ; acq_trigger_in[10]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[19] ; --             ; acq_data_in[10]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[1]  ; --             ; acq_trigger_in[11]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[1]  ; --             ; acq_data_in[11]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[20] ; --             ; acq_trigger_in[12]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[20] ; --             ; acq_data_in[12]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[21] ; --             ; acq_trigger_in[13]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[21] ; --             ; acq_data_in[13]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[22] ; --             ; acq_trigger_in[14]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[22] ; --             ; acq_data_in[14]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[23] ; --             ; acq_trigger_in[15]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[23] ; --             ; acq_data_in[15]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[24] ; --             ; acq_trigger_in[16]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[24] ; --             ; acq_data_in[16]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[25] ; --             ; acq_trigger_in[17]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[25] ; --             ; acq_data_in[17]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; CIC1_V4:inst47|filter_in[26] ; --             ; acq_trigger_in[18]                                                   ;
+---------------------------------+------------------------------+----------------+----------------------------------------------------------------------+
This list only includes the top 50 out of 149 changed assignments


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "ST_20CIC1"                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------+---------------+-----------+-------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name          ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                                                                                  ; Details ;
+-------------------------------+---------------+-----------+-------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CIC1_V4:inst47|filter_in[0]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[0]  ; N/A     ;
; CIC1_V4:inst47|filter_in[0]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[0]  ; N/A     ;
; CIC1_V4:inst47|filter_in[10]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[10] ; N/A     ;
; CIC1_V4:inst47|filter_in[10]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[10] ; N/A     ;
; CIC1_V4:inst47|filter_in[11]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[11] ; N/A     ;
; CIC1_V4:inst47|filter_in[11]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[11] ; N/A     ;
; CIC1_V4:inst47|filter_in[12]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[12] ; N/A     ;
; CIC1_V4:inst47|filter_in[12]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[12] ; N/A     ;
; CIC1_V4:inst47|filter_in[13]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[13] ; N/A     ;
; CIC1_V4:inst47|filter_in[13]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[13] ; N/A     ;
; CIC1_V4:inst47|filter_in[14]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[14] ; N/A     ;
; CIC1_V4:inst47|filter_in[14]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[14] ; N/A     ;
; CIC1_V4:inst47|filter_in[15]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[15] ; N/A     ;
; CIC1_V4:inst47|filter_in[15]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[15] ; N/A     ;
; CIC1_V4:inst47|filter_in[16]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[16] ; N/A     ;
; CIC1_V4:inst47|filter_in[16]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[16] ; N/A     ;
; CIC1_V4:inst47|filter_in[17]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[17] ; N/A     ;
; CIC1_V4:inst47|filter_in[17]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[17] ; N/A     ;
; CIC1_V4:inst47|filter_in[18]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[18] ; N/A     ;
; CIC1_V4:inst47|filter_in[18]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[18] ; N/A     ;
; CIC1_V4:inst47|filter_in[19]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[19] ; N/A     ;
; CIC1_V4:inst47|filter_in[19]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[19] ; N/A     ;
; CIC1_V4:inst47|filter_in[1]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[1]  ; N/A     ;
; CIC1_V4:inst47|filter_in[1]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[1]  ; N/A     ;
; CIC1_V4:inst47|filter_in[20]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[20] ; N/A     ;
; CIC1_V4:inst47|filter_in[20]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[20] ; N/A     ;
; CIC1_V4:inst47|filter_in[21]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[21] ; N/A     ;
; CIC1_V4:inst47|filter_in[21]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[21] ; N/A     ;
; CIC1_V4:inst47|filter_in[22]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[22] ; N/A     ;
; CIC1_V4:inst47|filter_in[22]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[22] ; N/A     ;
; CIC1_V4:inst47|filter_in[23]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[23] ; N/A     ;
; CIC1_V4:inst47|filter_in[23]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[23] ; N/A     ;
; CIC1_V4:inst47|filter_in[24]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[24] ; N/A     ;
; CIC1_V4:inst47|filter_in[24]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[24] ; N/A     ;
; CIC1_V4:inst47|filter_in[25]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[25] ; N/A     ;
; CIC1_V4:inst47|filter_in[25]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[25] ; N/A     ;
; CIC1_V4:inst47|filter_in[26]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[26] ; N/A     ;
; CIC1_V4:inst47|filter_in[26]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[26] ; N/A     ;
; CIC1_V4:inst47|filter_in[27]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[27] ; N/A     ;
; CIC1_V4:inst47|filter_in[27]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[27] ; N/A     ;
; CIC1_V4:inst47|filter_in[2]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[2]  ; N/A     ;
; CIC1_V4:inst47|filter_in[2]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[2]  ; N/A     ;
; CIC1_V4:inst47|filter_in[3]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[3]  ; N/A     ;
; CIC1_V4:inst47|filter_in[3]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[3]  ; N/A     ;
; CIC1_V4:inst47|filter_in[4]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[4]  ; N/A     ;
; CIC1_V4:inst47|filter_in[4]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[4]  ; N/A     ;
; CIC1_V4:inst47|filter_in[5]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[5]  ; N/A     ;
; CIC1_V4:inst47|filter_in[5]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[5]  ; N/A     ;
; CIC1_V4:inst47|filter_in[6]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[6]  ; N/A     ;
; CIC1_V4:inst47|filter_in[6]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[6]  ; N/A     ;
; CIC1_V4:inst47|filter_in[7]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[7]  ; N/A     ;
; CIC1_V4:inst47|filter_in[7]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[7]  ; N/A     ;
; CIC1_V4:inst47|filter_in[8]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[8]  ; N/A     ;
; CIC1_V4:inst47|filter_in[8]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[8]  ; N/A     ;
; CIC1_V4:inst47|filter_in[9]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[9]  ; N/A     ;
; CIC1_V4:inst47|filter_in[9]   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[9]  ; N/A     ;
; CIC1_V4:inst47|filter_out[0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[0]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[0]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[10] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[10]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[10] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[10]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[11] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[11]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[11] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[11]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[12] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[12]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[12] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[12]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[13] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[13]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[13] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[13]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[14] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[14]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[14] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[14]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[15] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[15]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[15] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[15]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[16] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[16]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[16] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[16]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[17] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[17]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[17] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[17]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[18] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[18]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[18] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[18]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[19] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[19]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[19] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[19]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[1]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[1]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[20] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[20]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[20] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[20]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[21] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[21]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[21] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[21]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[22] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[22]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[22] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[22]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[23] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[23]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[23] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[23]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[24] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[24]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[24] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[24]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[25] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[25]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[25] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[25]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[26] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[26]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[26] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[26]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[27] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[27]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[27] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[27]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[28] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[28]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[28] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[28]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[29] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[29]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[29] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[29]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[2]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[2]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[30] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[30]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[30] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[30]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[31] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[31]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[31] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[31]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[32] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[32]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[32] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[32]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[33] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[33]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[33] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[33]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[34] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[34]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[34] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[34]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[35] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[35]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[35] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[35]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[36] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[36]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[36] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[36]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[37] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[37]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[37] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[37]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[38] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[38]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[38] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[38]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[39] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[39]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[39] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[39]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[3]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[3]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[40] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[40]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[40] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[40]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[41] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[41]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[41] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[41]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[42] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[42]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[42] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[42]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[43] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[43]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[43] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[43]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[44] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[44]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[44] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[44]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[45] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[45]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[45] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[45]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[46] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[46]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[46] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[46]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[47] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[47]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[47] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[47]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[48] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[48]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[48] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[48]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[49] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[49]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[49] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[49]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[4]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[4]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[50] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[50]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[50] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[50]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[51] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[51]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[51] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[51]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[52] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[52]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[52] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[52]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[53] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[53]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[53] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[53]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[54] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[54]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[54] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[54]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[55] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[55]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[55] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[55]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[56] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[56]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[56] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[56]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[57] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[57]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[57] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[57]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[58] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[58]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[58] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[58]                                                                                                                                                                                                                                                                                 ; N/A     ;
; CIC1_V4:inst47|filter_out[5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[5]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[5]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[6]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[6]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[7]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[7]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[8]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[8]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[8]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[8]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[9]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[9]                                                                                                                                                                                                                                                                                  ; N/A     ;
; CIC1_V4:inst47|filter_out[9]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CIC1_V4:inst47|output_register[9]                                                                                                                                                                                                                                                                                  ; N/A     ;
; clk_out                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; Clock_Divider:inst14|tmp                                                                                                                                                                                                                                                                                           ; N/A     ;
; ST_20CIC1|gnd                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~GND                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|gnd                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~GND                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|gnd                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~GND                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|gnd                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~GND                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|gnd                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~GND                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|gnd                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~GND                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|gnd                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~GND                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|gnd                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~GND                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|gnd                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~GND                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|gnd                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~GND                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
; ST_20CIC1|vcc                 ; post-fitting  ; connected ; sld_signaltap:ST_20CIC1 ; post-synthesis    ; sld_signaltap:ST_20CIC1|~VCC                                                                                                                                                                                                                                                                                       ; N/A     ;
+-------------------------------+---------------+-----------+-------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                        ;
+-----------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; Name                              ; Partition ; Type          ; Location          ; Status                                      ;
+-----------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; FM_Waves_SW                       ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- FM_Waves_SW                ; Top       ; Input Pad     ; IOPAD_X36_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- FM_Waves_SW~input          ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
; altera_reserved_tck               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tck        ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tck~input  ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                   ;           ;               ;                   ;                                             ;
; altera_reserved_tdi               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tdi        ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdi~input  ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                   ;           ;               ;                   ;                                             ;
; altera_reserved_tdo               ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- altera_reserved_tdo        ; Top       ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdo~output ; Top       ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                   ;           ;               ;                   ;                                             ;
; altera_reserved_tms               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tms        ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tms~input  ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                   ;           ;               ;                   ;                                             ;
; clk                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- clk                        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- clk~input                  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.clk_out                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_0_    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_10_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_11_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_12_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_13_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_14_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_15_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_16_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_17_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_18_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_19_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_1_    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_20_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_21_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_22_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_23_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_24_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_25_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_26_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_27_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_2_    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_3_    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_4_    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_5_    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_6_    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_7_    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_8_    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_in_9_    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_0_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_10_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_11_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_12_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_13_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_14_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_15_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_16_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_17_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_18_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_19_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_1_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_20_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_21_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_22_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_23_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_24_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_25_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_26_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_27_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_28_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_29_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_2_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_30_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_31_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_32_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_33_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_34_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_35_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_36_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_37_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_38_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_39_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_3_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_40_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_41_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_42_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_43_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_44_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_45_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_46_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_47_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_48_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_49_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_4_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_50_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_51_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_52_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_53_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_54_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_55_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_56_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_57_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_58_  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_5_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_6_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_7_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_8_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.inst47_filter_out_9_   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                   ;           ;               ;                   ;                                             ;
; rst                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- rst                        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- rst~input                  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                   ;           ;               ;                   ;                                             ;
; sw                                ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- sw                         ; Top       ; Input Pad     ; IOPAD_X14_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- sw~input                   ; Top       ; Input Buffer  ; IOIBUF_X14_Y0_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                   ;                                             ;
+-----------------------------------+-----------+---------------+-------------------+---------------------------------------------+


+----------------------------------------------------------------+
; Partition Merge Resource Usage Summary                         ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 12185            ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 12632            ;
;     -- 7 input functions                    ; 523              ;
;     -- 6 input functions                    ; 2229             ;
;     -- 5 input functions                    ; 794              ;
;     -- 4 input functions                    ; 693              ;
;     -- <=3 input functions                  ; 8393             ;
;                                             ;                  ;
; Dedicated logic registers                   ; 17129            ;
;                                             ;                  ;
; I/O pins                                    ; 4                ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 2400812          ;
;                                             ;                  ;
; Total DSP Blocks                            ; 140              ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- Fractional PLLs                      ; 1                ;
;                                             ;                  ;
; HSSI RX PCSs                                ; 0 / 6 ( 0 % )    ;
; HSSI PMA RX Deserializers                   ; 0 / 6 ( 0 % )    ;
; HSSI TX PCSs                                ; 0 / 6 ( 0 % )    ;
; HSSI PMA TX Serializers                     ; 0 / 6 ( 0 % )    ;
; Maximum fan-out node                        ; clk~inputCLKENA0 ;
; Maximum fan-out                             ; 11470            ;
; Total fan-out                               ; 130571           ;
; Average fan-out                             ; 3.69             ;
+---------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; CIC1_V4:inst47|altshift_taps:sumdelay_pipeline1_rtl_0|shift_taps_euv:auto_generated|altsyncram_nfc1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 5            ; 52           ; 5            ; 52           ; 260    ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 54           ; 8            ; 54           ; 432    ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 52           ; 32           ; 52           ; 1664   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 4094         ; 30           ; 4094         ; 30           ; 122820 ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2046         ; 32           ; 2046         ; 32           ; 65472  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 1022         ; 36           ; 1022         ; 36           ; 36792  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 510          ; 38           ; 510          ; 38           ; 19380  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 254          ; 40           ; 254          ; 40           ; 10160  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 126          ; 42           ; 126          ; 42           ; 5292   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 62           ; 44           ; 62           ; 44           ; 2728   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 30           ; 46           ; 30           ; 46           ; 1380   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 14           ; 48           ; 14           ; 48           ; 672    ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2049         ; 18           ; --           ; --           ; 36882  ; FM_FFT_FM_FFT_opt_twr1.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2049         ; 18           ; --           ; --           ; 36882  ; FM_FFT_FM_FFT_opt_twr1.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 513          ; 18           ; --           ; --           ; 9234   ; FM_FFT_FM_FFT_opt_twr2.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 513          ; 18           ; --           ; --           ; 9234   ; FM_FFT_FM_FFT_opt_twr2.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 129          ; 18           ; --           ; --           ; 2322   ; FM_FFT_FM_FFT_opt_twr3.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 129          ; 18           ; --           ; --           ; 2322   ; FM_FFT_FM_FFT_opt_twr3.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 33           ; 18           ; --           ; --           ; 594    ; FM_FFT_FM_FFT_opt_twr4.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 33           ; 18           ; --           ; --           ; 594    ; FM_FFT_FM_FFT_opt_twr4.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 18           ; --           ; --           ; 162    ; FM_FFT_FM_FFT_opt_twr5.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 18           ; --           ; --           ; 162    ; FM_FFT_FM_FFT_opt_twr5.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 18           ; --           ; --           ; 54     ; FM_FFT_FM_FFT_opt_twr6.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 18           ; --           ; --           ; 54     ; FM_FFT_FM_FFT_opt_twr6.hex ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_qvf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240  ; NCO_150_NCO_150_sin.hex    ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2gg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240  ; NCO_Data_NCO_Data_sin.hex  ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 65536        ; 14           ; --           ; --           ; 917504 ; NCO_FM_NCO_FM_sin.hex      ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 32768        ; 14           ; --           ; --           ; 458752 ; NCO_IQ_nco_iq_sin.hex      ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 32768        ; 14           ; --           ; --           ; 458752 ; NCO_IQ_nco_iq_cos.hex      ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                       ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                       ;
; sld_signaltap:ST_20CIC1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pj84:auto_generated|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 2048         ; 87           ; 2048         ; 87           ; 178176 ; None                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+--------------------------------------------------------+
; Partition Merge DSP Block Usage Summary                ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 67          ;
; Independent 18x18 plus 36                ; 20          ;
; Sum of two 18x18                         ; 37          ;
; Independent 27x27                        ; 16          ;
; Total number of DSP blocks               ; 140         ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 39          ;
; Fixed Point Unsigned Multiplier          ; 52          ;
; Fixed Point Mixed Sign Multiplier        ; 86          ;
; Fixed Point Dedicated Pre-Adder          ; 12          ;
; Fixed Point Dedicated Output Adder Chain ; 1           ;
+------------------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Tue Dec 20 18:28:06 2022
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off FM -c FM --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:ST_20CIC1"
Info (35024): Successfully connected in-system debug instance "ST_20CIC1" to all 207 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FM_Waves_SW"
Info (21057): Implemented 23781 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 23204 logic cells
    Info (21064): Implemented 419 RAM segments
    Info (21062): Implemented 140 DSP elements
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Info: Quartus Prime Partition Merge was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5594 megabytes
    Info: Processing ended: Tue Dec 20 18:28:31 2022
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:25


