// Seed: 1080412240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  inout reg id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  always @(posedge id_2#(.id_2(""),
      .id_1(1),
      .id_2(1)
  ) [-1'b0 :-1])
  begin : LABEL_0
    id_1 = 1;
  end
  assign id_1 = 1'h0;
  logic [1] id_4 = id_3;
endmodule
