
silniki.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003730  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080038c4  080038c4  000048c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038fc  080038fc  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080038fc  080038fc  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080038fc  080038fc  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038fc  080038fc  000048fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003900  08003900  00004900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003904  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          0000006c  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000078  20000078  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000094f5  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001769  00000000  00000000  0000e531  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009b0  00000000  00000000  0000fca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000077a  00000000  00000000  00010650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f444  00000000  00000000  00010dca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c0f2  00000000  00000000  0003020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c1782  00000000  00000000  0003c300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fda82  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002824  00000000  00000000  000fdac8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001002ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080038ac 	.word	0x080038ac

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080038ac 	.word	0x080038ac

080001d4 <MotorPow>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_TIM1_Init(void);
/* USER CODE BEGIN PFP */
void MotorPow(uint8_t P){
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]
	if(P<101 ){
 80001de:	79fb      	ldrb	r3, [r7, #7]
 80001e0:	2b64      	cmp	r3, #100	@ 0x64
 80001e2:	d804      	bhi.n	80001ee <MotorPow+0x1a>
		TIM1->CCR1 = 100-P; //Red
 80001e4:	79fb      	ldrb	r3, [r7, #7]
 80001e6:	f1c3 0264 	rsb	r2, r3, #100	@ 0x64
 80001ea:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <MotorPow+0x28>)
 80001ec:	635a      	str	r2, [r3, #52]	@ 0x34

	}
}
 80001ee:	bf00      	nop
 80001f0:	370c      	adds	r7, #12
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	40012c00 	.word	0x40012c00

08000200 <ustawKier>:
-----------------------------------------------------------------------
np.		1  |	 1 |	 1 |	 0 |	 0 |	 1 |	 0 |	 0		= 0xE4 lub 228  silniki krecą się w jedną stronę

	0xE4 - do przodu, 0x1B - do tyłu, 0xA9 - obrót w lewo, 0x56 - obrót w prawo, 0x9C - w lewo, 0x63 - w prawo
*/
void ustawKier(uint8_t data){
 8000200:	b580      	push	{r7, lr}
 8000202:	b084      	sub	sp, #16
 8000204:	af00      	add	r7, sp, #0
 8000206:	4603      	mov	r3, r0
 8000208:	71fb      	strb	r3, [r7, #7]
	for(int i = 0; i < 8; i++){
 800020a:	2300      	movs	r3, #0
 800020c:	60fb      	str	r3, [r7, #12]
 800020e:	e01d      	b.n	800024c <ustawKier+0x4c>

		HAL_GPIO_WritePin(DR_clk_GPIO_Port, DR_clk_Pin, 0);
 8000210:	2200      	movs	r2, #0
 8000212:	2120      	movs	r1, #32
 8000214:	4811      	ldr	r0, [pc, #68]	@ (800025c <ustawKier+0x5c>)
 8000216:	f000 fddf 	bl	8000dd8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DR_ser_GPIO_Port, DR_ser_Pin, data & ( 1 << i));
 800021a:	2201      	movs	r2, #1
 800021c:	68fb      	ldr	r3, [r7, #12]
 800021e:	fa02 f303 	lsl.w	r3, r2, r3
 8000222:	b25a      	sxtb	r2, r3
 8000224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000228:	4013      	ands	r3, r2
 800022a:	b25b      	sxtb	r3, r3
 800022c:	b2db      	uxtb	r3, r3
 800022e:	461a      	mov	r2, r3
 8000230:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000238:	f000 fdce 	bl	8000dd8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DR_clk_GPIO_Port, DR_clk_Pin, 1);
 800023c:	2201      	movs	r2, #1
 800023e:	2120      	movs	r1, #32
 8000240:	4806      	ldr	r0, [pc, #24]	@ (800025c <ustawKier+0x5c>)
 8000242:	f000 fdc9 	bl	8000dd8 <HAL_GPIO_WritePin>
	for(int i = 0; i < 8; i++){
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	3301      	adds	r3, #1
 800024a:	60fb      	str	r3, [r7, #12]
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	2b07      	cmp	r3, #7
 8000250:	ddde      	ble.n	8000210 <ustawKier+0x10>
	}
}
 8000252:	bf00      	nop
 8000254:	bf00      	nop
 8000256:	3710      	adds	r7, #16
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	48000400 	.word	0x48000400

08000260 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b084      	sub	sp, #16
 8000264:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000266:	f000 fabd 	bl	80007e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800026a:	f000 f875 	bl	8000358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800026e:	f000 f973 	bl	8000558 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000272:	f000 f8c5 	bl	8000400 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000276:	2100      	movs	r1, #0
 8000278:	4834      	ldr	r0, [pc, #208]	@ (800034c <main+0xec>)
 800027a:	f002 fa7f 	bl	800277c <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 800027e:	2200      	movs	r2, #0
 8000280:	2180      	movs	r1, #128	@ 0x80
 8000282:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000286:	f000 fda7 	bl	8000dd8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 800028a:	2200      	movs	r2, #0
 800028c:	2108      	movs	r1, #8
 800028e:	4830      	ldr	r0, [pc, #192]	@ (8000350 <main+0xf0>)
 8000290:	f000 fda2 	bl	8000dd8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000294:	2200      	movs	r2, #0
 8000296:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800029a:	482d      	ldr	r0, [pc, #180]	@ (8000350 <main+0xf0>)
 800029c:	f000 fd9c 	bl	8000dd8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, 0);
 80002a0:	2200      	movs	r2, #0
 80002a2:	2110      	movs	r1, #16
 80002a4:	482a      	ldr	r0, [pc, #168]	@ (8000350 <main+0xf0>)
 80002a6:	f000 fd97 	bl	8000dd8 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(DR_latch_GPIO_Port, DR_latch_Pin, 0);
 80002aa:	2200      	movs	r2, #0
 80002ac:	2140      	movs	r1, #64	@ 0x40
 80002ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002b2:	f000 fd91 	bl	8000dd8 <HAL_GPIO_WritePin>
  ustawKier(0x00);
 80002b6:	2000      	movs	r0, #0
 80002b8:	f7ff ffa2 	bl	8000200 <ustawKier>
  HAL_GPIO_WritePin(DR_latch_GPIO_Port, DR_latch_Pin, 1);
 80002bc:	2201      	movs	r2, #1
 80002be:	2140      	movs	r1, #64	@ 0x40
 80002c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002c4:	f000 fd88 	bl	8000dd8 <HAL_GPIO_WritePin>

  MotorPow(90);
 80002c8:	205a      	movs	r0, #90	@ 0x5a
 80002ca:	f7ff ff83 	bl	80001d4 <MotorPow>

  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 80002ce:	2201      	movs	r2, #1
 80002d0:	2180      	movs	r1, #128	@ 0x80
 80002d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002d6:	f000 fd7f 	bl	8000dd8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 80002da:	2201      	movs	r2, #1
 80002dc:	2108      	movs	r1, #8
 80002de:	481c      	ldr	r0, [pc, #112]	@ (8000350 <main+0xf0>)
 80002e0:	f000 fd7a 	bl	8000dd8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 80002e4:	2201      	movs	r2, #1
 80002e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002ea:	4819      	ldr	r0, [pc, #100]	@ (8000350 <main+0xf0>)
 80002ec:	f000 fd74 	bl	8000dd8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, 1);
 80002f0:	2201      	movs	r2, #1
 80002f2:	2110      	movs	r1, #16
 80002f4:	4816      	ldr	r0, [pc, #88]	@ (8000350 <main+0xf0>)
 80002f6:	f000 fd6f 	bl	8000dd8 <HAL_GPIO_WritePin>

uint8_t sekwencja[6] = {0xE4, 0x1B, 0xA9, 0x56, 0x9C, 0x63};
 80002fa:	4a16      	ldr	r2, [pc, #88]	@ (8000354 <main+0xf4>)
 80002fc:	1d3b      	adds	r3, r7, #4
 80002fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000302:	6018      	str	r0, [r3, #0]
 8000304:	3304      	adds	r3, #4
 8000306:	8019      	strh	r1, [r3, #0]
  while (1)
  {
	  for(int i = 0; i<6; i++){
 8000308:	2300      	movs	r3, #0
 800030a:	60fb      	str	r3, [r7, #12]
 800030c:	e019      	b.n	8000342 <main+0xe2>
		  HAL_GPIO_WritePin(DR_latch_GPIO_Port, DR_latch_Pin, 0);
 800030e:	2200      	movs	r2, #0
 8000310:	2140      	movs	r1, #64	@ 0x40
 8000312:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000316:	f000 fd5f 	bl	8000dd8 <HAL_GPIO_WritePin>
		  ustawKier(sekwencja[i]);
 800031a:	1d3a      	adds	r2, r7, #4
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	4413      	add	r3, r2
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	4618      	mov	r0, r3
 8000324:	f7ff ff6c 	bl	8000200 <ustawKier>
		  HAL_GPIO_WritePin(DR_latch_GPIO_Port, DR_latch_Pin, 1);
 8000328:	2201      	movs	r2, #1
 800032a:	2140      	movs	r1, #64	@ 0x40
 800032c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000330:	f000 fd52 	bl	8000dd8 <HAL_GPIO_WritePin>
		  HAL_Delay(2500);
 8000334:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8000338:	f000 faba 	bl	80008b0 <HAL_Delay>
	  for(int i = 0; i<6; i++){
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	3301      	adds	r3, #1
 8000340:	60fb      	str	r3, [r7, #12]
 8000342:	68fb      	ldr	r3, [r7, #12]
 8000344:	2b05      	cmp	r3, #5
 8000346:	dde2      	ble.n	800030e <main+0xae>
 8000348:	e7de      	b.n	8000308 <main+0xa8>
 800034a:	bf00      	nop
 800034c:	20000028 	.word	0x20000028
 8000350:	48000400 	.word	0x48000400
 8000354:	080038c4 	.word	0x080038c4

08000358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b0a6      	sub	sp, #152	@ 0x98
 800035c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800035e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000362:	2228      	movs	r2, #40	@ 0x28
 8000364:	2100      	movs	r1, #0
 8000366:	4618      	mov	r0, r3
 8000368:	f003 fa74 	bl	8003854 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800036c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000370:	2200      	movs	r2, #0
 8000372:	601a      	str	r2, [r3, #0]
 8000374:	605a      	str	r2, [r3, #4]
 8000376:	609a      	str	r2, [r3, #8]
 8000378:	60da      	str	r2, [r3, #12]
 800037a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2258      	movs	r2, #88	@ 0x58
 8000380:	2100      	movs	r1, #0
 8000382:	4618      	mov	r0, r3
 8000384:	f003 fa66 	bl	8003854 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000388:	2302      	movs	r3, #2
 800038a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800038c:	2301      	movs	r3, #1
 800038e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000390:	2310      	movs	r3, #16
 8000392:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000396:	2300      	movs	r3, #0
 8000398:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80003a0:	4618      	mov	r0, r3
 80003a2:	f000 fd31 	bl	8000e08 <HAL_RCC_OscConfig>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003ac:	f000 f92c 	bl	8000608 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b0:	230f      	movs	r3, #15
 80003b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003b4:	2300      	movs	r3, #0
 80003b6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b8:	2300      	movs	r3, #0
 80003ba:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003c4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80003c8:	2100      	movs	r1, #0
 80003ca:	4618      	mov	r0, r3
 80003cc:	f001 fd40 	bl	8001e50 <HAL_RCC_ClockConfig>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d001      	beq.n	80003da <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003d6:	f000 f917 	bl	8000608 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 80003da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003de:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80003e0:	2300      	movs	r3, #0
 80003e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	4618      	mov	r0, r3
 80003e8:	f001 fef4 	bl	80021d4 <HAL_RCCEx_PeriphCLKConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80003f2:	f000 f909 	bl	8000608 <Error_Handler>
  }
}
 80003f6:	bf00      	nop
 80003f8:	3798      	adds	r7, #152	@ 0x98
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b09a      	sub	sp, #104	@ 0x68
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000406:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800040a:	2200      	movs	r2, #0
 800040c:	601a      	str	r2, [r3, #0]
 800040e:	605a      	str	r2, [r3, #4]
 8000410:	609a      	str	r2, [r3, #8]
 8000412:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000414:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000418:	2200      	movs	r2, #0
 800041a:	601a      	str	r2, [r3, #0]
 800041c:	605a      	str	r2, [r3, #4]
 800041e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000420:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
 8000428:	605a      	str	r2, [r3, #4]
 800042a:	609a      	str	r2, [r3, #8]
 800042c:	60da      	str	r2, [r3, #12]
 800042e:	611a      	str	r2, [r3, #16]
 8000430:	615a      	str	r2, [r3, #20]
 8000432:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000434:	1d3b      	adds	r3, r7, #4
 8000436:	222c      	movs	r2, #44	@ 0x2c
 8000438:	2100      	movs	r1, #0
 800043a:	4618      	mov	r0, r3
 800043c:	f003 fa0a 	bl	8003854 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000440:	4b43      	ldr	r3, [pc, #268]	@ (8000550 <MX_TIM1_Init+0x150>)
 8000442:	4a44      	ldr	r2, [pc, #272]	@ (8000554 <MX_TIM1_Init+0x154>)
 8000444:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8;
 8000446:	4b42      	ldr	r3, [pc, #264]	@ (8000550 <MX_TIM1_Init+0x150>)
 8000448:	2208      	movs	r2, #8
 800044a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800044c:	4b40      	ldr	r3, [pc, #256]	@ (8000550 <MX_TIM1_Init+0x150>)
 800044e:	2200      	movs	r2, #0
 8000450:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8000452:	4b3f      	ldr	r3, [pc, #252]	@ (8000550 <MX_TIM1_Init+0x150>)
 8000454:	2264      	movs	r2, #100	@ 0x64
 8000456:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000458:	4b3d      	ldr	r3, [pc, #244]	@ (8000550 <MX_TIM1_Init+0x150>)
 800045a:	2200      	movs	r2, #0
 800045c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800045e:	4b3c      	ldr	r3, [pc, #240]	@ (8000550 <MX_TIM1_Init+0x150>)
 8000460:	2200      	movs	r2, #0
 8000462:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000464:	4b3a      	ldr	r3, [pc, #232]	@ (8000550 <MX_TIM1_Init+0x150>)
 8000466:	2200      	movs	r2, #0
 8000468:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800046a:	4839      	ldr	r0, [pc, #228]	@ (8000550 <MX_TIM1_Init+0x150>)
 800046c:	f002 f8ce 	bl	800260c <HAL_TIM_Base_Init>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000476:	f000 f8c7 	bl	8000608 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800047a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800047e:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000480:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000484:	4619      	mov	r1, r3
 8000486:	4832      	ldr	r0, [pc, #200]	@ (8000550 <MX_TIM1_Init+0x150>)
 8000488:	f002 fb98 	bl	8002bbc <HAL_TIM_ConfigClockSource>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000492:	f000 f8b9 	bl	8000608 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000496:	482e      	ldr	r0, [pc, #184]	@ (8000550 <MX_TIM1_Init+0x150>)
 8000498:	f002 f90f 	bl	80026ba <HAL_TIM_PWM_Init>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d001      	beq.n	80004a6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80004a2:	f000 f8b1 	bl	8000608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004a6:	2300      	movs	r3, #0
 80004a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80004aa:	2300      	movs	r3, #0
 80004ac:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004ae:	2300      	movs	r3, #0
 80004b0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004b2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80004b6:	4619      	mov	r1, r3
 80004b8:	4825      	ldr	r0, [pc, #148]	@ (8000550 <MX_TIM1_Init+0x150>)
 80004ba:	f003 f8b9 	bl	8003630 <HAL_TIMEx_MasterConfigSynchronization>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80004c4:	f000 f8a0 	bl	8000608 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004c8:	2360      	movs	r3, #96	@ 0x60
 80004ca:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80004cc:	2300      	movs	r3, #0
 80004ce:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004d0:	2300      	movs	r3, #0
 80004d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80004d4:	2300      	movs	r3, #0
 80004d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004d8:	2300      	movs	r3, #0
 80004da:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004dc:	2300      	movs	r3, #0
 80004de:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004e0:	2300      	movs	r3, #0
 80004e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004e4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80004e8:	2200      	movs	r2, #0
 80004ea:	4619      	mov	r1, r3
 80004ec:	4818      	ldr	r0, [pc, #96]	@ (8000550 <MX_TIM1_Init+0x150>)
 80004ee:	f002 fa51 	bl	8002994 <HAL_TIM_PWM_ConfigChannel>
 80004f2:	4603      	mov	r3, r0
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d001      	beq.n	80004fc <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80004f8:	f000 f886 	bl	8000608 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004fc:	2300      	movs	r3, #0
 80004fe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000500:	2300      	movs	r3, #0
 8000502:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000504:	2300      	movs	r3, #0
 8000506:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000508:	2300      	movs	r3, #0
 800050a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800050c:	2300      	movs	r3, #0
 800050e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000510:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000514:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000516:	2300      	movs	r3, #0
 8000518:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800051a:	2300      	movs	r3, #0
 800051c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800051e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000522:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000524:	2300      	movs	r3, #0
 8000526:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000528:	2300      	movs	r3, #0
 800052a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800052c:	1d3b      	adds	r3, r7, #4
 800052e:	4619      	mov	r1, r3
 8000530:	4807      	ldr	r0, [pc, #28]	@ (8000550 <MX_TIM1_Init+0x150>)
 8000532:	f003 f909 	bl	8003748 <HAL_TIMEx_ConfigBreakDeadTime>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d001      	beq.n	8000540 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800053c:	f000 f864 	bl	8000608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000540:	4803      	ldr	r0, [pc, #12]	@ (8000550 <MX_TIM1_Init+0x150>)
 8000542:	f000 f8ab 	bl	800069c <HAL_TIM_MspPostInit>

}
 8000546:	bf00      	nop
 8000548:	3768      	adds	r7, #104	@ 0x68
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	20000028 	.word	0x20000028
 8000554:	40012c00 	.word	0x40012c00

08000558 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b088      	sub	sp, #32
 800055c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055e:	f107 030c 	add.w	r3, r7, #12
 8000562:	2200      	movs	r2, #0
 8000564:	601a      	str	r2, [r3, #0]
 8000566:	605a      	str	r2, [r3, #4]
 8000568:	609a      	str	r2, [r3, #8]
 800056a:	60da      	str	r2, [r3, #12]
 800056c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800056e:	4b24      	ldr	r3, [pc, #144]	@ (8000600 <MX_GPIO_Init+0xa8>)
 8000570:	695b      	ldr	r3, [r3, #20]
 8000572:	4a23      	ldr	r2, [pc, #140]	@ (8000600 <MX_GPIO_Init+0xa8>)
 8000574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000578:	6153      	str	r3, [r2, #20]
 800057a:	4b21      	ldr	r3, [pc, #132]	@ (8000600 <MX_GPIO_Init+0xa8>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000582:	60bb      	str	r3, [r7, #8]
 8000584:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000586:	4b1e      	ldr	r3, [pc, #120]	@ (8000600 <MX_GPIO_Init+0xa8>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	4a1d      	ldr	r2, [pc, #116]	@ (8000600 <MX_GPIO_Init+0xa8>)
 800058c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000590:	6153      	str	r3, [r2, #20]
 8000592:	4b1b      	ldr	r3, [pc, #108]	@ (8000600 <MX_GPIO_Init+0xa8>)
 8000594:	695b      	ldr	r3, [r3, #20]
 8000596:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800059a:	607b      	str	r3, [r7, #4]
 800059c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Led_Pin|DR_latch_Pin|EN1_Pin|DR_ser_Pin, GPIO_PIN_RESET);
 800059e:	2200      	movs	r2, #0
 80005a0:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 80005a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005a8:	f000 fc16 	bl	8000dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN3_Pin|EN2_Pin|EN4_Pin|DR_clk_Pin, GPIO_PIN_RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	f44f 6187 	mov.w	r1, #1080	@ 0x438
 80005b2:	4814      	ldr	r0, [pc, #80]	@ (8000604 <MX_GPIO_Init+0xac>)
 80005b4:	f000 fc10 	bl	8000dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Led_Pin DR_latch_Pin EN1_Pin DR_ser_Pin */
  GPIO_InitStruct.Pin = Led_Pin|DR_latch_Pin|EN1_Pin|DR_ser_Pin;
 80005b8:	f44f 7338 	mov.w	r3, #736	@ 0x2e0
 80005bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005be:	2301      	movs	r3, #1
 80005c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c2:	2300      	movs	r3, #0
 80005c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c6:	2300      	movs	r3, #0
 80005c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ca:	f107 030c 	add.w	r3, r7, #12
 80005ce:	4619      	mov	r1, r3
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d4:	f000 fa76 	bl	8000ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN3_Pin EN2_Pin EN4_Pin DR_clk_Pin */
  GPIO_InitStruct.Pin = EN3_Pin|EN2_Pin|EN4_Pin|DR_clk_Pin;
 80005d8:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 80005dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005de:	2301      	movs	r3, #1
 80005e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e2:	2300      	movs	r3, #0
 80005e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e6:	2300      	movs	r3, #0
 80005e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ea:	f107 030c 	add.w	r3, r7, #12
 80005ee:	4619      	mov	r1, r3
 80005f0:	4804      	ldr	r0, [pc, #16]	@ (8000604 <MX_GPIO_Init+0xac>)
 80005f2:	f000 fa67 	bl	8000ac4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005f6:	bf00      	nop
 80005f8:	3720      	adds	r7, #32
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40021000 	.word	0x40021000
 8000604:	48000400 	.word	0x48000400

08000608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800060c:	b672      	cpsid	i
}
 800060e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <Error_Handler+0x8>

08000614 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800061a:	4b0f      	ldr	r3, [pc, #60]	@ (8000658 <HAL_MspInit+0x44>)
 800061c:	699b      	ldr	r3, [r3, #24]
 800061e:	4a0e      	ldr	r2, [pc, #56]	@ (8000658 <HAL_MspInit+0x44>)
 8000620:	f043 0301 	orr.w	r3, r3, #1
 8000624:	6193      	str	r3, [r2, #24]
 8000626:	4b0c      	ldr	r3, [pc, #48]	@ (8000658 <HAL_MspInit+0x44>)
 8000628:	699b      	ldr	r3, [r3, #24]
 800062a:	f003 0301 	and.w	r3, r3, #1
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000632:	4b09      	ldr	r3, [pc, #36]	@ (8000658 <HAL_MspInit+0x44>)
 8000634:	69db      	ldr	r3, [r3, #28]
 8000636:	4a08      	ldr	r2, [pc, #32]	@ (8000658 <HAL_MspInit+0x44>)
 8000638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800063c:	61d3      	str	r3, [r2, #28]
 800063e:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <HAL_MspInit+0x44>)
 8000640:	69db      	ldr	r3, [r3, #28]
 8000642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000646:	603b      	str	r3, [r7, #0]
 8000648:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800064a:	bf00      	nop
 800064c:	370c      	adds	r7, #12
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	40021000 	.word	0x40021000

0800065c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800065c:	b480      	push	{r7}
 800065e:	b085      	sub	sp, #20
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a0a      	ldr	r2, [pc, #40]	@ (8000694 <HAL_TIM_Base_MspInit+0x38>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d10b      	bne.n	8000686 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800066e:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <HAL_TIM_Base_MspInit+0x3c>)
 8000670:	699b      	ldr	r3, [r3, #24]
 8000672:	4a09      	ldr	r2, [pc, #36]	@ (8000698 <HAL_TIM_Base_MspInit+0x3c>)
 8000674:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000678:	6193      	str	r3, [r2, #24]
 800067a:	4b07      	ldr	r3, [pc, #28]	@ (8000698 <HAL_TIM_Base_MspInit+0x3c>)
 800067c:	699b      	ldr	r3, [r3, #24]
 800067e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000686:	bf00      	nop
 8000688:	3714      	adds	r7, #20
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	40012c00 	.word	0x40012c00
 8000698:	40021000 	.word	0x40021000

0800069c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b088      	sub	sp, #32
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a12      	ldr	r2, [pc, #72]	@ (8000704 <HAL_TIM_MspPostInit+0x68>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d11d      	bne.n	80006fa <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006be:	4b12      	ldr	r3, [pc, #72]	@ (8000708 <HAL_TIM_MspPostInit+0x6c>)
 80006c0:	695b      	ldr	r3, [r3, #20]
 80006c2:	4a11      	ldr	r2, [pc, #68]	@ (8000708 <HAL_TIM_MspPostInit+0x6c>)
 80006c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006c8:	6153      	str	r3, [r2, #20]
 80006ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000708 <HAL_TIM_MspPostInit+0x6c>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006d2:	60bb      	str	r3, [r7, #8]
 80006d4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DR_en_Pin;
 80006d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006dc:	2302      	movs	r3, #2
 80006de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80006e8:	2306      	movs	r3, #6
 80006ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DR_en_GPIO_Port, &GPIO_InitStruct);
 80006ec:	f107 030c 	add.w	r3, r7, #12
 80006f0:	4619      	mov	r1, r3
 80006f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f6:	f000 f9e5 	bl	8000ac4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80006fa:	bf00      	nop
 80006fc:	3720      	adds	r7, #32
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40012c00 	.word	0x40012c00
 8000708:	40021000 	.word	0x40021000

0800070c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000710:	bf00      	nop
 8000712:	e7fd      	b.n	8000710 <NMI_Handler+0x4>

08000714 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <HardFault_Handler+0x4>

0800071c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000720:	bf00      	nop
 8000722:	e7fd      	b.n	8000720 <MemManage_Handler+0x4>

08000724 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000728:	bf00      	nop
 800072a:	e7fd      	b.n	8000728 <BusFault_Handler+0x4>

0800072c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000730:	bf00      	nop
 8000732:	e7fd      	b.n	8000730 <UsageFault_Handler+0x4>

08000734 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr

08000742 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000742:	b480      	push	{r7}
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000746:	bf00      	nop
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr

08000750 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr

0800075e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800075e:	b580      	push	{r7, lr}
 8000760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000762:	f000 f885 	bl	8000870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
	...

0800076c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000770:	4b06      	ldr	r3, [pc, #24]	@ (800078c <SystemInit+0x20>)
 8000772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000776:	4a05      	ldr	r2, [pc, #20]	@ (800078c <SystemInit+0x20>)
 8000778:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800077c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	e000ed00 	.word	0xe000ed00

08000790 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000790:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007c8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000794:	f7ff ffea 	bl	800076c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000798:	480c      	ldr	r0, [pc, #48]	@ (80007cc <LoopForever+0x6>)
  ldr r1, =_edata
 800079a:	490d      	ldr	r1, [pc, #52]	@ (80007d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800079c:	4a0d      	ldr	r2, [pc, #52]	@ (80007d4 <LoopForever+0xe>)
  movs r3, #0
 800079e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007a0:	e002      	b.n	80007a8 <LoopCopyDataInit>

080007a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007a6:	3304      	adds	r3, #4

080007a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007ac:	d3f9      	bcc.n	80007a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ae:	4a0a      	ldr	r2, [pc, #40]	@ (80007d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007b0:	4c0a      	ldr	r4, [pc, #40]	@ (80007dc <LoopForever+0x16>)
  movs r3, #0
 80007b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007b4:	e001      	b.n	80007ba <LoopFillZerobss>

080007b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b8:	3204      	adds	r2, #4

080007ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007bc:	d3fb      	bcc.n	80007b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007be:	f003 f851 	bl	8003864 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007c2:	f7ff fd4d 	bl	8000260 <main>

080007c6 <LoopForever>:

LoopForever:
    b LoopForever
 80007c6:	e7fe      	b.n	80007c6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007c8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80007cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007d0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007d4:	08003904 	.word	0x08003904
  ldr r2, =_sbss
 80007d8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007dc:	20000078 	.word	0x20000078

080007e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007e0:	e7fe      	b.n	80007e0 <ADC1_2_IRQHandler>
	...

080007e4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007e8:	4b08      	ldr	r3, [pc, #32]	@ (800080c <HAL_Init+0x28>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a07      	ldr	r2, [pc, #28]	@ (800080c <HAL_Init+0x28>)
 80007ee:	f043 0310 	orr.w	r3, r3, #16
 80007f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007f4:	2003      	movs	r0, #3
 80007f6:	f000 f931 	bl	8000a5c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007fa:	200f      	movs	r0, #15
 80007fc:	f000 f808 	bl	8000810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000800:	f7ff ff08 	bl	8000614 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000804:	2300      	movs	r3, #0
}
 8000806:	4618      	mov	r0, r3
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40022000 	.word	0x40022000

08000810 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000818:	4b12      	ldr	r3, [pc, #72]	@ (8000864 <HAL_InitTick+0x54>)
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	4b12      	ldr	r3, [pc, #72]	@ (8000868 <HAL_InitTick+0x58>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	4619      	mov	r1, r3
 8000822:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000826:	fbb3 f3f1 	udiv	r3, r3, r1
 800082a:	fbb2 f3f3 	udiv	r3, r2, r3
 800082e:	4618      	mov	r0, r3
 8000830:	f000 f93b 	bl	8000aaa <HAL_SYSTICK_Config>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800083a:	2301      	movs	r3, #1
 800083c:	e00e      	b.n	800085c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	2b0f      	cmp	r3, #15
 8000842:	d80a      	bhi.n	800085a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000844:	2200      	movs	r2, #0
 8000846:	6879      	ldr	r1, [r7, #4]
 8000848:	f04f 30ff 	mov.w	r0, #4294967295
 800084c:	f000 f911 	bl	8000a72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000850:	4a06      	ldr	r2, [pc, #24]	@ (800086c <HAL_InitTick+0x5c>)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000856:	2300      	movs	r3, #0
 8000858:	e000      	b.n	800085c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800085a:	2301      	movs	r3, #1
}
 800085c:	4618      	mov	r0, r3
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20000000 	.word	0x20000000
 8000868:	20000008 	.word	0x20000008
 800086c:	20000004 	.word	0x20000004

08000870 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000874:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <HAL_IncTick+0x20>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	461a      	mov	r2, r3
 800087a:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <HAL_IncTick+0x24>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4413      	add	r3, r2
 8000880:	4a04      	ldr	r2, [pc, #16]	@ (8000894 <HAL_IncTick+0x24>)
 8000882:	6013      	str	r3, [r2, #0]
}
 8000884:	bf00      	nop
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	20000008 	.word	0x20000008
 8000894:	20000074 	.word	0x20000074

08000898 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  return uwTick;  
 800089c:	4b03      	ldr	r3, [pc, #12]	@ (80008ac <HAL_GetTick+0x14>)
 800089e:	681b      	ldr	r3, [r3, #0]
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	20000074 	.word	0x20000074

080008b0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008b8:	f7ff ffee 	bl	8000898 <HAL_GetTick>
 80008bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008c8:	d005      	beq.n	80008d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008ca:	4b0a      	ldr	r3, [pc, #40]	@ (80008f4 <HAL_Delay+0x44>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	461a      	mov	r2, r3
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	4413      	add	r3, r2
 80008d4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80008d6:	bf00      	nop
 80008d8:	f7ff ffde 	bl	8000898 <HAL_GetTick>
 80008dc:	4602      	mov	r2, r0
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	1ad3      	subs	r3, r2, r3
 80008e2:	68fa      	ldr	r2, [r7, #12]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	d8f7      	bhi.n	80008d8 <HAL_Delay+0x28>
  {
  }
}
 80008e8:	bf00      	nop
 80008ea:	bf00      	nop
 80008ec:	3710      	adds	r7, #16
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	20000008 	.word	0x20000008

080008f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	f003 0307 	and.w	r3, r3, #7
 8000906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000908:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <__NVIC_SetPriorityGrouping+0x44>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000914:	4013      	ands	r3, r2
 8000916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000920:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000924:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800092a:	4a04      	ldr	r2, [pc, #16]	@ (800093c <__NVIC_SetPriorityGrouping+0x44>)
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	60d3      	str	r3, [r2, #12]
}
 8000930:	bf00      	nop
 8000932:	3714      	adds	r7, #20
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000944:	4b04      	ldr	r3, [pc, #16]	@ (8000958 <__NVIC_GetPriorityGrouping+0x18>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	0a1b      	lsrs	r3, r3, #8
 800094a:	f003 0307 	and.w	r3, r3, #7
}
 800094e:	4618      	mov	r0, r3
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	e000ed00 	.word	0xe000ed00

0800095c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	6039      	str	r1, [r7, #0]
 8000966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096c:	2b00      	cmp	r3, #0
 800096e:	db0a      	blt.n	8000986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	b2da      	uxtb	r2, r3
 8000974:	490c      	ldr	r1, [pc, #48]	@ (80009a8 <__NVIC_SetPriority+0x4c>)
 8000976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097a:	0112      	lsls	r2, r2, #4
 800097c:	b2d2      	uxtb	r2, r2
 800097e:	440b      	add	r3, r1
 8000980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000984:	e00a      	b.n	800099c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4908      	ldr	r1, [pc, #32]	@ (80009ac <__NVIC_SetPriority+0x50>)
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	f003 030f 	and.w	r3, r3, #15
 8000992:	3b04      	subs	r3, #4
 8000994:	0112      	lsls	r2, r2, #4
 8000996:	b2d2      	uxtb	r2, r2
 8000998:	440b      	add	r3, r1
 800099a:	761a      	strb	r2, [r3, #24]
}
 800099c:	bf00      	nop
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr
 80009a8:	e000e100 	.word	0xe000e100
 80009ac:	e000ed00 	.word	0xe000ed00

080009b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b089      	sub	sp, #36	@ 0x24
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	f003 0307 	and.w	r3, r3, #7
 80009c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	f1c3 0307 	rsb	r3, r3, #7
 80009ca:	2b04      	cmp	r3, #4
 80009cc:	bf28      	it	cs
 80009ce:	2304      	movcs	r3, #4
 80009d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	3304      	adds	r3, #4
 80009d6:	2b06      	cmp	r3, #6
 80009d8:	d902      	bls.n	80009e0 <NVIC_EncodePriority+0x30>
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	3b03      	subs	r3, #3
 80009de:	e000      	b.n	80009e2 <NVIC_EncodePriority+0x32>
 80009e0:	2300      	movs	r3, #0
 80009e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e4:	f04f 32ff 	mov.w	r2, #4294967295
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	43da      	mvns	r2, r3
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	401a      	ands	r2, r3
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009f8:	f04f 31ff 	mov.w	r1, #4294967295
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000a02:	43d9      	mvns	r1, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a08:	4313      	orrs	r3, r2
         );
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	3724      	adds	r7, #36	@ 0x24
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
	...

08000a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	3b01      	subs	r3, #1
 8000a24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a28:	d301      	bcc.n	8000a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e00f      	b.n	8000a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a58 <SysTick_Config+0x40>)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	3b01      	subs	r3, #1
 8000a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a36:	210f      	movs	r1, #15
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	f7ff ff8e 	bl	800095c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a40:	4b05      	ldr	r3, [pc, #20]	@ (8000a58 <SysTick_Config+0x40>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a46:	4b04      	ldr	r3, [pc, #16]	@ (8000a58 <SysTick_Config+0x40>)
 8000a48:	2207      	movs	r2, #7
 8000a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a4c:	2300      	movs	r3, #0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	e000e010 	.word	0xe000e010

08000a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f7ff ff47 	bl	80008f8 <__NVIC_SetPriorityGrouping>
}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b086      	sub	sp, #24
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	4603      	mov	r3, r0
 8000a7a:	60b9      	str	r1, [r7, #8]
 8000a7c:	607a      	str	r2, [r7, #4]
 8000a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a84:	f7ff ff5c 	bl	8000940 <__NVIC_GetPriorityGrouping>
 8000a88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a8a:	687a      	ldr	r2, [r7, #4]
 8000a8c:	68b9      	ldr	r1, [r7, #8]
 8000a8e:	6978      	ldr	r0, [r7, #20]
 8000a90:	f7ff ff8e 	bl	80009b0 <NVIC_EncodePriority>
 8000a94:	4602      	mov	r2, r0
 8000a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a9a:	4611      	mov	r1, r2
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ff5d 	bl	800095c <__NVIC_SetPriority>
}
 8000aa2:	bf00      	nop
 8000aa4:	3718      	adds	r7, #24
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b082      	sub	sp, #8
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f7ff ffb0 	bl	8000a18 <SysTick_Config>
 8000ab8:	4603      	mov	r3, r0
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b087      	sub	sp, #28
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ad2:	e160      	b.n	8000d96 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	2101      	movs	r1, #1
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f000 8152 	beq.w	8000d90 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f003 0303 	and.w	r3, r3, #3
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d005      	beq.n	8000b04 <HAL_GPIO_Init+0x40>
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f003 0303 	and.w	r3, r3, #3
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	d130      	bne.n	8000b66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	689b      	ldr	r3, [r3, #8]
 8000b08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	2203      	movs	r2, #3
 8000b10:	fa02 f303 	lsl.w	r3, r2, r3
 8000b14:	43db      	mvns	r3, r3
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	68da      	ldr	r2, [r3, #12]
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	fa02 f303 	lsl.w	r3, r2, r3
 8000b28:	693a      	ldr	r2, [r7, #16]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	693a      	ldr	r2, [r7, #16]
 8000b32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b42:	43db      	mvns	r3, r3
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	4013      	ands	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	091b      	lsrs	r3, r3, #4
 8000b50:	f003 0201 	and.w	r2, r3, #1
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f003 0303 	and.w	r3, r3, #3
 8000b6e:	2b03      	cmp	r3, #3
 8000b70:	d017      	beq.n	8000ba2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	68db      	ldr	r3, [r3, #12]
 8000b76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	2203      	movs	r2, #3
 8000b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b82:	43db      	mvns	r3, r3
 8000b84:	693a      	ldr	r2, [r7, #16]
 8000b86:	4013      	ands	r3, r2
 8000b88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	689a      	ldr	r2, [r3, #8]
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	fa02 f303 	lsl.w	r3, r2, r3
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f003 0303 	and.w	r3, r3, #3
 8000baa:	2b02      	cmp	r3, #2
 8000bac:	d123      	bne.n	8000bf6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	08da      	lsrs	r2, r3, #3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	3208      	adds	r2, #8
 8000bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	f003 0307 	and.w	r3, r3, #7
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	220f      	movs	r2, #15
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	43db      	mvns	r3, r3
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	4013      	ands	r3, r2
 8000bd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	691a      	ldr	r2, [r3, #16]
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	f003 0307 	and.w	r3, r3, #7
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	fa02 f303 	lsl.w	r3, r2, r3
 8000be2:	693a      	ldr	r2, [r7, #16]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	08da      	lsrs	r2, r3, #3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	3208      	adds	r2, #8
 8000bf0:	6939      	ldr	r1, [r7, #16]
 8000bf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	005b      	lsls	r3, r3, #1
 8000c00:	2203      	movs	r2, #3
 8000c02:	fa02 f303 	lsl.w	r3, r2, r3
 8000c06:	43db      	mvns	r3, r3
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f003 0203 	and.w	r2, r3, #3
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f000 80ac 	beq.w	8000d90 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c38:	4b5e      	ldr	r3, [pc, #376]	@ (8000db4 <HAL_GPIO_Init+0x2f0>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	4a5d      	ldr	r2, [pc, #372]	@ (8000db4 <HAL_GPIO_Init+0x2f0>)
 8000c3e:	f043 0301 	orr.w	r3, r3, #1
 8000c42:	6193      	str	r3, [r2, #24]
 8000c44:	4b5b      	ldr	r3, [pc, #364]	@ (8000db4 <HAL_GPIO_Init+0x2f0>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	f003 0301 	and.w	r3, r3, #1
 8000c4c:	60bb      	str	r3, [r7, #8]
 8000c4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c50:	4a59      	ldr	r2, [pc, #356]	@ (8000db8 <HAL_GPIO_Init+0x2f4>)
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	089b      	lsrs	r3, r3, #2
 8000c56:	3302      	adds	r3, #2
 8000c58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	f003 0303 	and.w	r3, r3, #3
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	220f      	movs	r2, #15
 8000c68:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6c:	43db      	mvns	r3, r3
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	4013      	ands	r3, r2
 8000c72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000c7a:	d025      	beq.n	8000cc8 <HAL_GPIO_Init+0x204>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	4a4f      	ldr	r2, [pc, #316]	@ (8000dbc <HAL_GPIO_Init+0x2f8>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d01f      	beq.n	8000cc4 <HAL_GPIO_Init+0x200>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a4e      	ldr	r2, [pc, #312]	@ (8000dc0 <HAL_GPIO_Init+0x2fc>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d019      	beq.n	8000cc0 <HAL_GPIO_Init+0x1fc>
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4a4d      	ldr	r2, [pc, #308]	@ (8000dc4 <HAL_GPIO_Init+0x300>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d013      	beq.n	8000cbc <HAL_GPIO_Init+0x1f8>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4a4c      	ldr	r2, [pc, #304]	@ (8000dc8 <HAL_GPIO_Init+0x304>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d00d      	beq.n	8000cb8 <HAL_GPIO_Init+0x1f4>
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	4a4b      	ldr	r2, [pc, #300]	@ (8000dcc <HAL_GPIO_Init+0x308>)
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d007      	beq.n	8000cb4 <HAL_GPIO_Init+0x1f0>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	4a4a      	ldr	r2, [pc, #296]	@ (8000dd0 <HAL_GPIO_Init+0x30c>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d101      	bne.n	8000cb0 <HAL_GPIO_Init+0x1ec>
 8000cac:	2306      	movs	r3, #6
 8000cae:	e00c      	b.n	8000cca <HAL_GPIO_Init+0x206>
 8000cb0:	2307      	movs	r3, #7
 8000cb2:	e00a      	b.n	8000cca <HAL_GPIO_Init+0x206>
 8000cb4:	2305      	movs	r3, #5
 8000cb6:	e008      	b.n	8000cca <HAL_GPIO_Init+0x206>
 8000cb8:	2304      	movs	r3, #4
 8000cba:	e006      	b.n	8000cca <HAL_GPIO_Init+0x206>
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	e004      	b.n	8000cca <HAL_GPIO_Init+0x206>
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	e002      	b.n	8000cca <HAL_GPIO_Init+0x206>
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	e000      	b.n	8000cca <HAL_GPIO_Init+0x206>
 8000cc8:	2300      	movs	r3, #0
 8000cca:	697a      	ldr	r2, [r7, #20]
 8000ccc:	f002 0203 	and.w	r2, r2, #3
 8000cd0:	0092      	lsls	r2, r2, #2
 8000cd2:	4093      	lsls	r3, r2
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cda:	4937      	ldr	r1, [pc, #220]	@ (8000db8 <HAL_GPIO_Init+0x2f4>)
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	089b      	lsrs	r3, r3, #2
 8000ce0:	3302      	adds	r3, #2
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ce8:	4b3a      	ldr	r3, [pc, #232]	@ (8000dd4 <HAL_GPIO_Init+0x310>)
 8000cea:	689b      	ldr	r3, [r3, #8]
 8000cec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	43db      	mvns	r3, r3
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d003      	beq.n	8000d0c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000d04:	693a      	ldr	r2, [r7, #16]
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d0c:	4a31      	ldr	r2, [pc, #196]	@ (8000dd4 <HAL_GPIO_Init+0x310>)
 8000d0e:	693b      	ldr	r3, [r7, #16]
 8000d10:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d12:	4b30      	ldr	r3, [pc, #192]	@ (8000dd4 <HAL_GPIO_Init+0x310>)
 8000d14:	68db      	ldr	r3, [r3, #12]
 8000d16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	43db      	mvns	r3, r3
 8000d1c:	693a      	ldr	r2, [r7, #16]
 8000d1e:	4013      	ands	r3, r2
 8000d20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d003      	beq.n	8000d36 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d36:	4a27      	ldr	r2, [pc, #156]	@ (8000dd4 <HAL_GPIO_Init+0x310>)
 8000d38:	693b      	ldr	r3, [r7, #16]
 8000d3a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000d3c:	4b25      	ldr	r3, [pc, #148]	@ (8000dd4 <HAL_GPIO_Init+0x310>)
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	43db      	mvns	r3, r3
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	4013      	ands	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d003      	beq.n	8000d60 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000d58:	693a      	ldr	r2, [r7, #16]
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d60:	4a1c      	ldr	r2, [pc, #112]	@ (8000dd4 <HAL_GPIO_Init+0x310>)
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d66:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd4 <HAL_GPIO_Init+0x310>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	43db      	mvns	r3, r3
 8000d70:	693a      	ldr	r2, [r7, #16]
 8000d72:	4013      	ands	r3, r2
 8000d74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d003      	beq.n	8000d8a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d8a:	4a12      	ldr	r2, [pc, #72]	@ (8000dd4 <HAL_GPIO_Init+0x310>)
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	3301      	adds	r3, #1
 8000d94:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	f47f ae97 	bne.w	8000ad4 <HAL_GPIO_Init+0x10>
  }
}
 8000da6:	bf00      	nop
 8000da8:	bf00      	nop
 8000daa:	371c      	adds	r7, #28
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	40021000 	.word	0x40021000
 8000db8:	40010000 	.word	0x40010000
 8000dbc:	48000400 	.word	0x48000400
 8000dc0:	48000800 	.word	0x48000800
 8000dc4:	48000c00 	.word	0x48000c00
 8000dc8:	48001000 	.word	0x48001000
 8000dcc:	48001400 	.word	0x48001400
 8000dd0:	48001800 	.word	0x48001800
 8000dd4:	40010400 	.word	0x40010400

08000dd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	460b      	mov	r3, r1
 8000de2:	807b      	strh	r3, [r7, #2]
 8000de4:	4613      	mov	r3, r2
 8000de6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000de8:	787b      	ldrb	r3, [r7, #1]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d003      	beq.n	8000df6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000dee:	887a      	ldrh	r2, [r7, #2]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000df4:	e002      	b.n	8000dfc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000df6:	887a      	ldrh	r2, [r7, #2]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e18:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e1e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d102      	bne.n	8000e2e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	f001 b80a 	b.w	8001e42 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e32:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f000 8161 	beq.w	8001106 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e44:	4bae      	ldr	r3, [pc, #696]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f003 030c 	and.w	r3, r3, #12
 8000e4c:	2b04      	cmp	r3, #4
 8000e4e:	d00c      	beq.n	8000e6a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e50:	4bab      	ldr	r3, [pc, #684]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	f003 030c 	and.w	r3, r3, #12
 8000e58:	2b08      	cmp	r3, #8
 8000e5a:	d157      	bne.n	8000f0c <HAL_RCC_OscConfig+0x104>
 8000e5c:	4ba8      	ldr	r3, [pc, #672]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000e64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e68:	d150      	bne.n	8000f0c <HAL_RCC_OscConfig+0x104>
 8000e6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e6e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e72:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000e76:	fa93 f3a3 	rbit	r3, r3
 8000e7a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000e7e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e82:	fab3 f383 	clz	r3, r3
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e8a:	d802      	bhi.n	8000e92 <HAL_RCC_OscConfig+0x8a>
 8000e8c:	4b9c      	ldr	r3, [pc, #624]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	e015      	b.n	8000ebe <HAL_RCC_OscConfig+0xb6>
 8000e92:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e96:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e9a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000e9e:	fa93 f3a3 	rbit	r3, r3
 8000ea2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000ea6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eaa:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000eae:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000eb2:	fa93 f3a3 	rbit	r3, r3
 8000eb6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000eba:	4b91      	ldr	r3, [pc, #580]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ebe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ec2:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8000ec6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8000eca:	fa92 f2a2 	rbit	r2, r2
 8000ece:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8000ed2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000ed6:	fab2 f282 	clz	r2, r2
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	f042 0220 	orr.w	r2, r2, #32
 8000ee0:	b2d2      	uxtb	r2, r2
 8000ee2:	f002 021f 	and.w	r2, r2, #31
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	fa01 f202 	lsl.w	r2, r1, r2
 8000eec:	4013      	ands	r3, r2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f000 8108 	beq.w	8001104 <HAL_RCC_OscConfig+0x2fc>
 8000ef4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ef8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	f040 80ff 	bne.w	8001104 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	f000 bf9b 	b.w	8001e42 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f1c:	d106      	bne.n	8000f2c <HAL_RCC_OscConfig+0x124>
 8000f1e:	4b78      	ldr	r3, [pc, #480]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a77      	ldr	r2, [pc, #476]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f28:	6013      	str	r3, [r2, #0]
 8000f2a:	e036      	b.n	8000f9a <HAL_RCC_OscConfig+0x192>
 8000f2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f30:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d10c      	bne.n	8000f56 <HAL_RCC_OscConfig+0x14e>
 8000f3c:	4b70      	ldr	r3, [pc, #448]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a6f      	ldr	r2, [pc, #444]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f46:	6013      	str	r3, [r2, #0]
 8000f48:	4b6d      	ldr	r3, [pc, #436]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a6c      	ldr	r2, [pc, #432]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	e021      	b.n	8000f9a <HAL_RCC_OscConfig+0x192>
 8000f56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f66:	d10c      	bne.n	8000f82 <HAL_RCC_OscConfig+0x17a>
 8000f68:	4b65      	ldr	r3, [pc, #404]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a64      	ldr	r2, [pc, #400]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f72:	6013      	str	r3, [r2, #0]
 8000f74:	4b62      	ldr	r3, [pc, #392]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a61      	ldr	r2, [pc, #388]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f7e:	6013      	str	r3, [r2, #0]
 8000f80:	e00b      	b.n	8000f9a <HAL_RCC_OscConfig+0x192>
 8000f82:	4b5f      	ldr	r3, [pc, #380]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a5e      	ldr	r2, [pc, #376]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f8c:	6013      	str	r3, [r2, #0]
 8000f8e:	4b5c      	ldr	r3, [pc, #368]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a5b      	ldr	r2, [pc, #364]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000f94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f98:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f9e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d054      	beq.n	8001054 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000faa:	f7ff fc75 	bl	8000898 <HAL_GetTick>
 8000fae:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fb2:	e00a      	b.n	8000fca <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fb4:	f7ff fc70 	bl	8000898 <HAL_GetTick>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	2b64      	cmp	r3, #100	@ 0x64
 8000fc2:	d902      	bls.n	8000fca <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	f000 bf3c 	b.w	8001e42 <HAL_RCC_OscConfig+0x103a>
 8000fca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fce:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fd2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000fd6:	fa93 f3a3 	rbit	r3, r3
 8000fda:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8000fde:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fe2:	fab3 f383 	clz	r3, r3
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fea:	d802      	bhi.n	8000ff2 <HAL_RCC_OscConfig+0x1ea>
 8000fec:	4b44      	ldr	r3, [pc, #272]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	e015      	b.n	800101e <HAL_RCC_OscConfig+0x216>
 8000ff2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ff6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000ffe:	fa93 f3a3 	rbit	r3, r3
 8001002:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001006:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800100a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800100e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001012:	fa93 f3a3 	rbit	r3, r3
 8001016:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800101a:	4b39      	ldr	r3, [pc, #228]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 800101c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800101e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001022:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001026:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800102a:	fa92 f2a2 	rbit	r2, r2
 800102e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8001032:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001036:	fab2 f282 	clz	r2, r2
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	f042 0220 	orr.w	r2, r2, #32
 8001040:	b2d2      	uxtb	r2, r2
 8001042:	f002 021f 	and.w	r2, r2, #31
 8001046:	2101      	movs	r1, #1
 8001048:	fa01 f202 	lsl.w	r2, r1, r2
 800104c:	4013      	ands	r3, r2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d0b0      	beq.n	8000fb4 <HAL_RCC_OscConfig+0x1ac>
 8001052:	e058      	b.n	8001106 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001054:	f7ff fc20 	bl	8000898 <HAL_GetTick>
 8001058:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800105c:	e00a      	b.n	8001074 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800105e:	f7ff fc1b 	bl	8000898 <HAL_GetTick>
 8001062:	4602      	mov	r2, r0
 8001064:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b64      	cmp	r3, #100	@ 0x64
 800106c:	d902      	bls.n	8001074 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800106e:	2303      	movs	r3, #3
 8001070:	f000 bee7 	b.w	8001e42 <HAL_RCC_OscConfig+0x103a>
 8001074:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001078:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800107c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001080:	fa93 f3a3 	rbit	r3, r3
 8001084:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001088:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800108c:	fab3 f383 	clz	r3, r3
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2b3f      	cmp	r3, #63	@ 0x3f
 8001094:	d802      	bhi.n	800109c <HAL_RCC_OscConfig+0x294>
 8001096:	4b1a      	ldr	r3, [pc, #104]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	e015      	b.n	80010c8 <HAL_RCC_OscConfig+0x2c0>
 800109c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010a0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80010a8:	fa93 f3a3 	rbit	r3, r3
 80010ac:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80010b0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010b4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80010b8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80010bc:	fa93 f3a3 	rbit	r3, r3
 80010c0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80010c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001100 <HAL_RCC_OscConfig+0x2f8>)
 80010c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80010cc:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80010d0:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80010d4:	fa92 f2a2 	rbit	r2, r2
 80010d8:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80010dc:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80010e0:	fab2 f282 	clz	r2, r2
 80010e4:	b2d2      	uxtb	r2, r2
 80010e6:	f042 0220 	orr.w	r2, r2, #32
 80010ea:	b2d2      	uxtb	r2, r2
 80010ec:	f002 021f 	and.w	r2, r2, #31
 80010f0:	2101      	movs	r1, #1
 80010f2:	fa01 f202 	lsl.w	r2, r1, r2
 80010f6:	4013      	ands	r3, r2
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d1b0      	bne.n	800105e <HAL_RCC_OscConfig+0x256>
 80010fc:	e003      	b.n	8001106 <HAL_RCC_OscConfig+0x2fe>
 80010fe:	bf00      	nop
 8001100:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001104:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001106:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800110a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	f000 816d 	beq.w	80013f6 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800111c:	4bcd      	ldr	r3, [pc, #820]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f003 030c 	and.w	r3, r3, #12
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00c      	beq.n	8001142 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001128:	4bca      	ldr	r3, [pc, #808]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f003 030c 	and.w	r3, r3, #12
 8001130:	2b08      	cmp	r3, #8
 8001132:	d16e      	bne.n	8001212 <HAL_RCC_OscConfig+0x40a>
 8001134:	4bc7      	ldr	r3, [pc, #796]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800113c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001140:	d167      	bne.n	8001212 <HAL_RCC_OscConfig+0x40a>
 8001142:	2302      	movs	r3, #2
 8001144:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001148:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800114c:	fa93 f3a3 	rbit	r3, r3
 8001150:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001154:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001158:	fab3 f383 	clz	r3, r3
 800115c:	b2db      	uxtb	r3, r3
 800115e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001160:	d802      	bhi.n	8001168 <HAL_RCC_OscConfig+0x360>
 8001162:	4bbc      	ldr	r3, [pc, #752]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	e013      	b.n	8001190 <HAL_RCC_OscConfig+0x388>
 8001168:	2302      	movs	r3, #2
 800116a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001172:	fa93 f3a3 	rbit	r3, r3
 8001176:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800117a:	2302      	movs	r3, #2
 800117c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001180:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001184:	fa93 f3a3 	rbit	r3, r3
 8001188:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800118c:	4bb1      	ldr	r3, [pc, #708]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 800118e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001190:	2202      	movs	r2, #2
 8001192:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001196:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800119a:	fa92 f2a2 	rbit	r2, r2
 800119e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80011a2:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80011a6:	fab2 f282 	clz	r2, r2
 80011aa:	b2d2      	uxtb	r2, r2
 80011ac:	f042 0220 	orr.w	r2, r2, #32
 80011b0:	b2d2      	uxtb	r2, r2
 80011b2:	f002 021f 	and.w	r2, r2, #31
 80011b6:	2101      	movs	r1, #1
 80011b8:	fa01 f202 	lsl.w	r2, r1, r2
 80011bc:	4013      	ands	r3, r2
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d00a      	beq.n	80011d8 <HAL_RCC_OscConfig+0x3d0>
 80011c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d002      	beq.n	80011d8 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	f000 be35 	b.w	8001e42 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d8:	4b9e      	ldr	r3, [pc, #632]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	691b      	ldr	r3, [r3, #16]
 80011ec:	21f8      	movs	r1, #248	@ 0xf8
 80011ee:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011f2:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80011f6:	fa91 f1a1 	rbit	r1, r1
 80011fa:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80011fe:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001202:	fab1 f181 	clz	r1, r1
 8001206:	b2c9      	uxtb	r1, r1
 8001208:	408b      	lsls	r3, r1
 800120a:	4992      	ldr	r1, [pc, #584]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 800120c:	4313      	orrs	r3, r2
 800120e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001210:	e0f1      	b.n	80013f6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001212:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001216:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	2b00      	cmp	r3, #0
 8001220:	f000 8083 	beq.w	800132a <HAL_RCC_OscConfig+0x522>
 8001224:	2301      	movs	r3, #1
 8001226:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800122a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800122e:	fa93 f3a3 	rbit	r3, r3
 8001232:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001236:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800123a:	fab3 f383 	clz	r3, r3
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001244:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	461a      	mov	r2, r3
 800124c:	2301      	movs	r3, #1
 800124e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001250:	f7ff fb22 	bl	8000898 <HAL_GetTick>
 8001254:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001258:	e00a      	b.n	8001270 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800125a:	f7ff fb1d 	bl	8000898 <HAL_GetTick>
 800125e:	4602      	mov	r2, r0
 8001260:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	2b02      	cmp	r3, #2
 8001268:	d902      	bls.n	8001270 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800126a:	2303      	movs	r3, #3
 800126c:	f000 bde9 	b.w	8001e42 <HAL_RCC_OscConfig+0x103a>
 8001270:	2302      	movs	r3, #2
 8001272:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001276:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800127a:	fa93 f3a3 	rbit	r3, r3
 800127e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8001282:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001286:	fab3 f383 	clz	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	2b3f      	cmp	r3, #63	@ 0x3f
 800128e:	d802      	bhi.n	8001296 <HAL_RCC_OscConfig+0x48e>
 8001290:	4b70      	ldr	r3, [pc, #448]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	e013      	b.n	80012be <HAL_RCC_OscConfig+0x4b6>
 8001296:	2302      	movs	r3, #2
 8001298:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80012a0:	fa93 f3a3 	rbit	r3, r3
 80012a4:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80012a8:	2302      	movs	r3, #2
 80012aa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80012ae:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80012b2:	fa93 f3a3 	rbit	r3, r3
 80012b6:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80012ba:	4b66      	ldr	r3, [pc, #408]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 80012bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012be:	2202      	movs	r2, #2
 80012c0:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80012c4:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80012c8:	fa92 f2a2 	rbit	r2, r2
 80012cc:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80012d0:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80012d4:	fab2 f282 	clz	r2, r2
 80012d8:	b2d2      	uxtb	r2, r2
 80012da:	f042 0220 	orr.w	r2, r2, #32
 80012de:	b2d2      	uxtb	r2, r2
 80012e0:	f002 021f 	and.w	r2, r2, #31
 80012e4:	2101      	movs	r1, #1
 80012e6:	fa01 f202 	lsl.w	r2, r1, r2
 80012ea:	4013      	ands	r3, r2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d0b4      	beq.n	800125a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012f0:	4b58      	ldr	r3, [pc, #352]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012fc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	691b      	ldr	r3, [r3, #16]
 8001304:	21f8      	movs	r1, #248	@ 0xf8
 8001306:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800130a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800130e:	fa91 f1a1 	rbit	r1, r1
 8001312:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8001316:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800131a:	fab1 f181 	clz	r1, r1
 800131e:	b2c9      	uxtb	r1, r1
 8001320:	408b      	lsls	r3, r1
 8001322:	494c      	ldr	r1, [pc, #304]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 8001324:	4313      	orrs	r3, r2
 8001326:	600b      	str	r3, [r1, #0]
 8001328:	e065      	b.n	80013f6 <HAL_RCC_OscConfig+0x5ee>
 800132a:	2301      	movs	r3, #1
 800132c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001330:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001334:	fa93 f3a3 	rbit	r3, r3
 8001338:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 800133c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001340:	fab3 f383 	clz	r3, r3
 8001344:	b2db      	uxtb	r3, r3
 8001346:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800134a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	461a      	mov	r2, r3
 8001352:	2300      	movs	r3, #0
 8001354:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001356:	f7ff fa9f 	bl	8000898 <HAL_GetTick>
 800135a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800135e:	e00a      	b.n	8001376 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001360:	f7ff fa9a 	bl	8000898 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	2b02      	cmp	r3, #2
 800136e:	d902      	bls.n	8001376 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8001370:	2303      	movs	r3, #3
 8001372:	f000 bd66 	b.w	8001e42 <HAL_RCC_OscConfig+0x103a>
 8001376:	2302      	movs	r3, #2
 8001378:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800137c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001380:	fa93 f3a3 	rbit	r3, r3
 8001384:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8001388:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800138c:	fab3 f383 	clz	r3, r3
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b3f      	cmp	r3, #63	@ 0x3f
 8001394:	d802      	bhi.n	800139c <HAL_RCC_OscConfig+0x594>
 8001396:	4b2f      	ldr	r3, [pc, #188]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	e013      	b.n	80013c4 <HAL_RCC_OscConfig+0x5bc>
 800139c:	2302      	movs	r3, #2
 800139e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80013a6:	fa93 f3a3 	rbit	r3, r3
 80013aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80013ae:	2302      	movs	r3, #2
 80013b0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80013b4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80013b8:	fa93 f3a3 	rbit	r3, r3
 80013bc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80013c0:	4b24      	ldr	r3, [pc, #144]	@ (8001454 <HAL_RCC_OscConfig+0x64c>)
 80013c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013c4:	2202      	movs	r2, #2
 80013c6:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80013ca:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80013ce:	fa92 f2a2 	rbit	r2, r2
 80013d2:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80013d6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80013da:	fab2 f282 	clz	r2, r2
 80013de:	b2d2      	uxtb	r2, r2
 80013e0:	f042 0220 	orr.w	r2, r2, #32
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	f002 021f 	and.w	r2, r2, #31
 80013ea:	2101      	movs	r1, #1
 80013ec:	fa01 f202 	lsl.w	r2, r1, r2
 80013f0:	4013      	ands	r3, r2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1b4      	bne.n	8001360 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013fa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0308 	and.w	r3, r3, #8
 8001406:	2b00      	cmp	r3, #0
 8001408:	f000 8119 	beq.w	800163e <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800140c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001410:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	695b      	ldr	r3, [r3, #20]
 8001418:	2b00      	cmp	r3, #0
 800141a:	f000 8082 	beq.w	8001522 <HAL_RCC_OscConfig+0x71a>
 800141e:	2301      	movs	r3, #1
 8001420:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001428:	fa93 f3a3 	rbit	r3, r3
 800142c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8001430:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001434:	fab3 f383 	clz	r3, r3
 8001438:	b2db      	uxtb	r3, r3
 800143a:	461a      	mov	r2, r3
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <HAL_RCC_OscConfig+0x650>)
 800143e:	4413      	add	r3, r2
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	461a      	mov	r2, r3
 8001444:	2301      	movs	r3, #1
 8001446:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001448:	f7ff fa26 	bl	8000898 <HAL_GetTick>
 800144c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001450:	e00f      	b.n	8001472 <HAL_RCC_OscConfig+0x66a>
 8001452:	bf00      	nop
 8001454:	40021000 	.word	0x40021000
 8001458:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800145c:	f7ff fa1c 	bl	8000898 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d902      	bls.n	8001472 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	f000 bce8 	b.w	8001e42 <HAL_RCC_OscConfig+0x103a>
 8001472:	2302      	movs	r3, #2
 8001474:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001478:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800147c:	fa93 f2a3 	rbit	r2, r3
 8001480:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001484:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800148e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001492:	2202      	movs	r2, #2
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800149a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	fa93 f2a3 	rbit	r2, r3
 80014a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80014b6:	2202      	movs	r2, #2
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014be:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	fa93 f2a3 	rbit	r2, r3
 80014c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014cc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80014d0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014d2:	4bb0      	ldr	r3, [pc, #704]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 80014d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014da:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80014de:	2102      	movs	r1, #2
 80014e0:	6019      	str	r1, [r3, #0]
 80014e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014e6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	fa93 f1a3 	rbit	r1, r3
 80014f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014f4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80014f8:	6019      	str	r1, [r3, #0]
  return result;
 80014fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014fe:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	fab3 f383 	clz	r3, r3
 8001508:	b2db      	uxtb	r3, r3
 800150a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800150e:	b2db      	uxtb	r3, r3
 8001510:	f003 031f 	and.w	r3, r3, #31
 8001514:	2101      	movs	r1, #1
 8001516:	fa01 f303 	lsl.w	r3, r1, r3
 800151a:	4013      	ands	r3, r2
 800151c:	2b00      	cmp	r3, #0
 800151e:	d09d      	beq.n	800145c <HAL_RCC_OscConfig+0x654>
 8001520:	e08d      	b.n	800163e <HAL_RCC_OscConfig+0x836>
 8001522:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001526:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800152a:	2201      	movs	r2, #1
 800152c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800152e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001532:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	fa93 f2a3 	rbit	r2, r3
 800153c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001540:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001544:	601a      	str	r2, [r3, #0]
  return result;
 8001546:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800154a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800154e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001550:	fab3 f383 	clz	r3, r3
 8001554:	b2db      	uxtb	r3, r3
 8001556:	461a      	mov	r2, r3
 8001558:	4b8f      	ldr	r3, [pc, #572]	@ (8001798 <HAL_RCC_OscConfig+0x990>)
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	461a      	mov	r2, r3
 8001560:	2300      	movs	r3, #0
 8001562:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001564:	f7ff f998 	bl	8000898 <HAL_GetTick>
 8001568:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800156c:	e00a      	b.n	8001584 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800156e:	f7ff f993 	bl	8000898 <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b02      	cmp	r3, #2
 800157c:	d902      	bls.n	8001584 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	f000 bc5f 	b.w	8001e42 <HAL_RCC_OscConfig+0x103a>
 8001584:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001588:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800158c:	2202      	movs	r2, #2
 800158e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001590:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001594:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	fa93 f2a3 	rbit	r2, r3
 800159e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015a2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80015b0:	2202      	movs	r2, #2
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	fa93 f2a3 	rbit	r2, r3
 80015c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015c6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80015d4:	2202      	movs	r2, #2
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	fa93 f2a3 	rbit	r2, r3
 80015e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015ea:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80015ee:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015f0:	4b68      	ldr	r3, [pc, #416]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 80015f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015f8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80015fc:	2102      	movs	r1, #2
 80015fe:	6019      	str	r1, [r3, #0]
 8001600:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001604:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	fa93 f1a3 	rbit	r1, r3
 800160e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001612:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001616:	6019      	str	r1, [r3, #0]
  return result;
 8001618:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800161c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	fab3 f383 	clz	r3, r3
 8001626:	b2db      	uxtb	r3, r3
 8001628:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800162c:	b2db      	uxtb	r3, r3
 800162e:	f003 031f 	and.w	r3, r3, #31
 8001632:	2101      	movs	r1, #1
 8001634:	fa01 f303 	lsl.w	r3, r1, r3
 8001638:	4013      	ands	r3, r2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d197      	bne.n	800156e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800163e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001642:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f003 0304 	and.w	r3, r3, #4
 800164e:	2b00      	cmp	r3, #0
 8001650:	f000 819c 	beq.w	800198c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001654:	2300      	movs	r3, #0
 8001656:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800165a:	4b4e      	ldr	r3, [pc, #312]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d116      	bne.n	8001694 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001666:	4b4b      	ldr	r3, [pc, #300]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	4a4a      	ldr	r2, [pc, #296]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 800166c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001670:	61d3      	str	r3, [r2, #28]
 8001672:	4b48      	ldr	r3, [pc, #288]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 8001674:	69db      	ldr	r3, [r3, #28]
 8001676:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800167a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800167e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001688:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800168c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800168e:	2301      	movs	r3, #1
 8001690:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001694:	4b41      	ldr	r3, [pc, #260]	@ (800179c <HAL_RCC_OscConfig+0x994>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800169c:	2b00      	cmp	r3, #0
 800169e:	d11a      	bne.n	80016d6 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016a0:	4b3e      	ldr	r3, [pc, #248]	@ (800179c <HAL_RCC_OscConfig+0x994>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a3d      	ldr	r2, [pc, #244]	@ (800179c <HAL_RCC_OscConfig+0x994>)
 80016a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016aa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ac:	f7ff f8f4 	bl	8000898 <HAL_GetTick>
 80016b0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016b4:	e009      	b.n	80016ca <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016b6:	f7ff f8ef 	bl	8000898 <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b64      	cmp	r3, #100	@ 0x64
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e3bb      	b.n	8001e42 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ca:	4b34      	ldr	r3, [pc, #208]	@ (800179c <HAL_RCC_OscConfig+0x994>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0ef      	beq.n	80016b6 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d106      	bne.n	80016f4 <HAL_RCC_OscConfig+0x8ec>
 80016e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 80016e8:	6a1b      	ldr	r3, [r3, #32]
 80016ea:	4a2a      	ldr	r2, [pc, #168]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	6213      	str	r3, [r2, #32]
 80016f2:	e035      	b.n	8001760 <HAL_RCC_OscConfig+0x958>
 80016f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d10c      	bne.n	800171e <HAL_RCC_OscConfig+0x916>
 8001704:	4b23      	ldr	r3, [pc, #140]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 8001706:	6a1b      	ldr	r3, [r3, #32]
 8001708:	4a22      	ldr	r2, [pc, #136]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 800170a:	f023 0301 	bic.w	r3, r3, #1
 800170e:	6213      	str	r3, [r2, #32]
 8001710:	4b20      	ldr	r3, [pc, #128]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 8001712:	6a1b      	ldr	r3, [r3, #32]
 8001714:	4a1f      	ldr	r2, [pc, #124]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 8001716:	f023 0304 	bic.w	r3, r3, #4
 800171a:	6213      	str	r3, [r2, #32]
 800171c:	e020      	b.n	8001760 <HAL_RCC_OscConfig+0x958>
 800171e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001722:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b05      	cmp	r3, #5
 800172c:	d10c      	bne.n	8001748 <HAL_RCC_OscConfig+0x940>
 800172e:	4b19      	ldr	r3, [pc, #100]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 8001730:	6a1b      	ldr	r3, [r3, #32]
 8001732:	4a18      	ldr	r2, [pc, #96]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 8001734:	f043 0304 	orr.w	r3, r3, #4
 8001738:	6213      	str	r3, [r2, #32]
 800173a:	4b16      	ldr	r3, [pc, #88]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 800173c:	6a1b      	ldr	r3, [r3, #32]
 800173e:	4a15      	ldr	r2, [pc, #84]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6213      	str	r3, [r2, #32]
 8001746:	e00b      	b.n	8001760 <HAL_RCC_OscConfig+0x958>
 8001748:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 800174a:	6a1b      	ldr	r3, [r3, #32]
 800174c:	4a11      	ldr	r2, [pc, #68]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 800174e:	f023 0301 	bic.w	r3, r3, #1
 8001752:	6213      	str	r3, [r2, #32]
 8001754:	4b0f      	ldr	r3, [pc, #60]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 8001756:	6a1b      	ldr	r3, [r3, #32]
 8001758:	4a0e      	ldr	r2, [pc, #56]	@ (8001794 <HAL_RCC_OscConfig+0x98c>)
 800175a:	f023 0304 	bic.w	r3, r3, #4
 800175e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001760:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001764:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	2b00      	cmp	r3, #0
 800176e:	f000 8085 	beq.w	800187c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001772:	f7ff f891 	bl	8000898 <HAL_GetTick>
 8001776:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800177a:	e011      	b.n	80017a0 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800177c:	f7ff f88c 	bl	8000898 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	f241 3288 	movw	r2, #5000	@ 0x1388
 800178c:	4293      	cmp	r3, r2
 800178e:	d907      	bls.n	80017a0 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e356      	b.n	8001e42 <HAL_RCC_OscConfig+0x103a>
 8001794:	40021000 	.word	0x40021000
 8001798:	10908120 	.word	0x10908120
 800179c:	40007000 	.word	0x40007000
 80017a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017a4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80017a8:	2202      	movs	r2, #2
 80017aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017b0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	fa93 f2a3 	rbit	r2, r3
 80017ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017be:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017c8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80017cc:	2202      	movs	r2, #2
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017d4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	fa93 f2a3 	rbit	r2, r3
 80017de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017e2:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80017e6:	601a      	str	r2, [r3, #0]
  return result;
 80017e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017ec:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80017f0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f2:	fab3 f383 	clz	r3, r3
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d102      	bne.n	8001808 <HAL_RCC_OscConfig+0xa00>
 8001802:	4b98      	ldr	r3, [pc, #608]	@ (8001a64 <HAL_RCC_OscConfig+0xc5c>)
 8001804:	6a1b      	ldr	r3, [r3, #32]
 8001806:	e013      	b.n	8001830 <HAL_RCC_OscConfig+0xa28>
 8001808:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800180c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001810:	2202      	movs	r2, #2
 8001812:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001814:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001818:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	fa93 f2a3 	rbit	r2, r3
 8001822:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001826:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	4b8d      	ldr	r3, [pc, #564]	@ (8001a64 <HAL_RCC_OscConfig+0xc5c>)
 800182e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001830:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001834:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001838:	2102      	movs	r1, #2
 800183a:	6011      	str	r1, [r2, #0]
 800183c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001840:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001844:	6812      	ldr	r2, [r2, #0]
 8001846:	fa92 f1a2 	rbit	r1, r2
 800184a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800184e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001852:	6011      	str	r1, [r2, #0]
  return result;
 8001854:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001858:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800185c:	6812      	ldr	r2, [r2, #0]
 800185e:	fab2 f282 	clz	r2, r2
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001868:	b2d2      	uxtb	r2, r2
 800186a:	f002 021f 	and.w	r2, r2, #31
 800186e:	2101      	movs	r1, #1
 8001870:	fa01 f202 	lsl.w	r2, r1, r2
 8001874:	4013      	ands	r3, r2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d080      	beq.n	800177c <HAL_RCC_OscConfig+0x974>
 800187a:	e07d      	b.n	8001978 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800187c:	f7ff f80c 	bl	8000898 <HAL_GetTick>
 8001880:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001884:	e00b      	b.n	800189e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001886:	f7ff f807 	bl	8000898 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001896:	4293      	cmp	r3, r2
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e2d1      	b.n	8001e42 <HAL_RCC_OscConfig+0x103a>
 800189e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018a2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80018a6:	2202      	movs	r2, #2
 80018a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ae:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	fa93 f2a3 	rbit	r2, r3
 80018b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018bc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018c6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80018ca:	2202      	movs	r2, #2
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018d2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	fa93 f2a3 	rbit	r2, r3
 80018dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018e0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80018e4:	601a      	str	r2, [r3, #0]
  return result;
 80018e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ea:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80018ee:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018f0:	fab3 f383 	clz	r3, r3
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d102      	bne.n	8001906 <HAL_RCC_OscConfig+0xafe>
 8001900:	4b58      	ldr	r3, [pc, #352]	@ (8001a64 <HAL_RCC_OscConfig+0xc5c>)
 8001902:	6a1b      	ldr	r3, [r3, #32]
 8001904:	e013      	b.n	800192e <HAL_RCC_OscConfig+0xb26>
 8001906:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800190a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800190e:	2202      	movs	r2, #2
 8001910:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001912:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001916:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	fa93 f2a3 	rbit	r2, r3
 8001920:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001924:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	4b4e      	ldr	r3, [pc, #312]	@ (8001a64 <HAL_RCC_OscConfig+0xc5c>)
 800192c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001932:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001936:	2102      	movs	r1, #2
 8001938:	6011      	str	r1, [r2, #0]
 800193a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800193e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001942:	6812      	ldr	r2, [r2, #0]
 8001944:	fa92 f1a2 	rbit	r1, r2
 8001948:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800194c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001950:	6011      	str	r1, [r2, #0]
  return result;
 8001952:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001956:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800195a:	6812      	ldr	r2, [r2, #0]
 800195c:	fab2 f282 	clz	r2, r2
 8001960:	b2d2      	uxtb	r2, r2
 8001962:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001966:	b2d2      	uxtb	r2, r2
 8001968:	f002 021f 	and.w	r2, r2, #31
 800196c:	2101      	movs	r1, #1
 800196e:	fa01 f202 	lsl.w	r2, r1, r2
 8001972:	4013      	ands	r3, r2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d186      	bne.n	8001886 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001978:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 800197c:	2b01      	cmp	r3, #1
 800197e:	d105      	bne.n	800198c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001980:	4b38      	ldr	r3, [pc, #224]	@ (8001a64 <HAL_RCC_OscConfig+0xc5c>)
 8001982:	69db      	ldr	r3, [r3, #28]
 8001984:	4a37      	ldr	r2, [pc, #220]	@ (8001a64 <HAL_RCC_OscConfig+0xc5c>)
 8001986:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800198a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800198c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001990:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	2b00      	cmp	r3, #0
 800199a:	f000 8251 	beq.w	8001e40 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800199e:	4b31      	ldr	r3, [pc, #196]	@ (8001a64 <HAL_RCC_OscConfig+0xc5c>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 030c 	and.w	r3, r3, #12
 80019a6:	2b08      	cmp	r3, #8
 80019a8:	f000 820f 	beq.w	8001dca <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	f040 8165 	bne.w	8001c88 <HAL_RCC_OscConfig+0xe80>
 80019be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019c2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80019c6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80019ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	fa93 f2a3 	rbit	r2, r3
 80019da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019de:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80019e2:	601a      	str	r2, [r3, #0]
  return result;
 80019e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019e8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80019ec:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ee:	fab3 f383 	clz	r3, r3
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80019f8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	461a      	mov	r2, r3
 8001a00:	2300      	movs	r3, #0
 8001a02:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a04:	f7fe ff48 	bl	8000898 <HAL_GetTick>
 8001a08:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a0c:	e009      	b.n	8001a22 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a0e:	f7fe ff43 	bl	8000898 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e20f      	b.n	8001e42 <HAL_RCC_OscConfig+0x103a>
 8001a22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a26:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001a2a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a34:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	fa93 f2a3 	rbit	r2, r3
 8001a3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a42:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a46:	601a      	str	r2, [r3, #0]
  return result;
 8001a48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a4c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a50:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a52:	fab3 f383 	clz	r3, r3
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a5a:	d805      	bhi.n	8001a68 <HAL_RCC_OscConfig+0xc60>
 8001a5c:	4b01      	ldr	r3, [pc, #4]	@ (8001a64 <HAL_RCC_OscConfig+0xc5c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	e02a      	b.n	8001ab8 <HAL_RCC_OscConfig+0xcb0>
 8001a62:	bf00      	nop
 8001a64:	40021000 	.word	0x40021000
 8001a68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a6c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001a70:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a7a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	fa93 f2a3 	rbit	r2, r3
 8001a84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a88:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a92:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001a96:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aa0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	fa93 f2a3 	rbit	r2, r3
 8001aaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aae:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	4bca      	ldr	r3, [pc, #808]	@ (8001de0 <HAL_RCC_OscConfig+0xfd8>)
 8001ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001abc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001ac0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001ac4:	6011      	str	r1, [r2, #0]
 8001ac6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001aca:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001ace:	6812      	ldr	r2, [r2, #0]
 8001ad0:	fa92 f1a2 	rbit	r1, r2
 8001ad4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ad8:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001adc:	6011      	str	r1, [r2, #0]
  return result;
 8001ade:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ae2:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001ae6:	6812      	ldr	r2, [r2, #0]
 8001ae8:	fab2 f282 	clz	r2, r2
 8001aec:	b2d2      	uxtb	r2, r2
 8001aee:	f042 0220 	orr.w	r2, r2, #32
 8001af2:	b2d2      	uxtb	r2, r2
 8001af4:	f002 021f 	and.w	r2, r2, #31
 8001af8:	2101      	movs	r1, #1
 8001afa:	fa01 f202 	lsl.w	r2, r1, r2
 8001afe:	4013      	ands	r3, r2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d184      	bne.n	8001a0e <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b04:	4bb6      	ldr	r3, [pc, #728]	@ (8001de0 <HAL_RCC_OscConfig+0xfd8>)
 8001b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b08:	f023 020f 	bic.w	r2, r3, #15
 8001b0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b18:	49b1      	ldr	r1, [pc, #708]	@ (8001de0 <HAL_RCC_OscConfig+0xfd8>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001b1e:	4bb0      	ldr	r3, [pc, #704]	@ (8001de0 <HAL_RCC_OscConfig+0xfd8>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001b26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b2a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6a19      	ldr	r1, [r3, #32]
 8001b32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b36:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	69db      	ldr	r3, [r3, #28]
 8001b3e:	430b      	orrs	r3, r1
 8001b40:	49a7      	ldr	r1, [pc, #668]	@ (8001de0 <HAL_RCC_OscConfig+0xfd8>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	604b      	str	r3, [r1, #4]
 8001b46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b4a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001b4e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001b52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b58:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	fa93 f2a3 	rbit	r2, r3
 8001b62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b66:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001b6a:	601a      	str	r2, [r3, #0]
  return result;
 8001b6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b70:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001b74:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b76:	fab3 f383 	clz	r3, r3
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001b80:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	461a      	mov	r2, r3
 8001b88:	2301      	movs	r3, #1
 8001b8a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b8c:	f7fe fe84 	bl	8000898 <HAL_GetTick>
 8001b90:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b94:	e009      	b.n	8001baa <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b96:	f7fe fe7f 	bl	8000898 <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e14b      	b.n	8001e42 <HAL_RCC_OscConfig+0x103a>
 8001baa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bae:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001bb2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bbc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	fa93 f2a3 	rbit	r2, r3
 8001bc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bca:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001bce:	601a      	str	r2, [r3, #0]
  return result;
 8001bd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bd4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001bd8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bda:	fab3 f383 	clz	r3, r3
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001be2:	d802      	bhi.n	8001bea <HAL_RCC_OscConfig+0xde2>
 8001be4:	4b7e      	ldr	r3, [pc, #504]	@ (8001de0 <HAL_RCC_OscConfig+0xfd8>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	e027      	b.n	8001c3a <HAL_RCC_OscConfig+0xe32>
 8001bea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bee:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001bf2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bf6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bfc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	fa93 f2a3 	rbit	r2, r3
 8001c06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c0a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c14:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001c18:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c22:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	fa93 f2a3 	rbit	r2, r3
 8001c2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c30:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	4b6a      	ldr	r3, [pc, #424]	@ (8001de0 <HAL_RCC_OscConfig+0xfd8>)
 8001c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c3e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001c42:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001c46:	6011      	str	r1, [r2, #0]
 8001c48:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c4c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	fa92 f1a2 	rbit	r1, r2
 8001c56:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c5a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001c5e:	6011      	str	r1, [r2, #0]
  return result;
 8001c60:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c64:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001c68:	6812      	ldr	r2, [r2, #0]
 8001c6a:	fab2 f282 	clz	r2, r2
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	f042 0220 	orr.w	r2, r2, #32
 8001c74:	b2d2      	uxtb	r2, r2
 8001c76:	f002 021f 	and.w	r2, r2, #31
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c80:	4013      	ands	r3, r2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d087      	beq.n	8001b96 <HAL_RCC_OscConfig+0xd8e>
 8001c86:	e0db      	b.n	8001e40 <HAL_RCC_OscConfig+0x1038>
 8001c88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c8c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001c90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c94:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c9a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	fa93 f2a3 	rbit	r2, r3
 8001ca4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ca8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001cac:	601a      	str	r2, [r3, #0]
  return result;
 8001cae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cb2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001cb6:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cb8:	fab3 f383 	clz	r3, r3
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001cc2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	461a      	mov	r2, r3
 8001cca:	2300      	movs	r3, #0
 8001ccc:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cce:	f7fe fde3 	bl	8000898 <HAL_GetTick>
 8001cd2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd6:	e009      	b.n	8001cec <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd8:	f7fe fdde 	bl	8000898 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e0aa      	b.n	8001e42 <HAL_RCC_OscConfig+0x103a>
 8001cec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cf0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001cf4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cf8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cfe:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	fa93 f2a3 	rbit	r2, r3
 8001d08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d0c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001d10:	601a      	str	r2, [r3, #0]
  return result;
 8001d12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d16:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001d1a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d1c:	fab3 f383 	clz	r3, r3
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d24:	d802      	bhi.n	8001d2c <HAL_RCC_OscConfig+0xf24>
 8001d26:	4b2e      	ldr	r3, [pc, #184]	@ (8001de0 <HAL_RCC_OscConfig+0xfd8>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	e027      	b.n	8001d7c <HAL_RCC_OscConfig+0xf74>
 8001d2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d30:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001d34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d3e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	fa93 f2a3 	rbit	r2, r3
 8001d48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d4c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d56:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001d5a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d64:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	fa93 f2a3 	rbit	r2, r3
 8001d6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d72:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	4b19      	ldr	r3, [pc, #100]	@ (8001de0 <HAL_RCC_OscConfig+0xfd8>)
 8001d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d80:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001d84:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001d88:	6011      	str	r1, [r2, #0]
 8001d8a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d8e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001d92:	6812      	ldr	r2, [r2, #0]
 8001d94:	fa92 f1a2 	rbit	r1, r2
 8001d98:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d9c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001da0:	6011      	str	r1, [r2, #0]
  return result;
 8001da2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001da6:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001daa:	6812      	ldr	r2, [r2, #0]
 8001dac:	fab2 f282 	clz	r2, r2
 8001db0:	b2d2      	uxtb	r2, r2
 8001db2:	f042 0220 	orr.w	r2, r2, #32
 8001db6:	b2d2      	uxtb	r2, r2
 8001db8:	f002 021f 	and.w	r2, r2, #31
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d187      	bne.n	8001cd8 <HAL_RCC_OscConfig+0xed0>
 8001dc8:	e03a      	b.n	8001e40 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	699b      	ldr	r3, [r3, #24]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d104      	bne.n	8001de4 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e031      	b.n	8001e42 <HAL_RCC_OscConfig+0x103a>
 8001dde:	bf00      	nop
 8001de0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001de4:	4b19      	ldr	r3, [pc, #100]	@ (8001e4c <HAL_RCC_OscConfig+0x1044>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001dec:	4b17      	ldr	r3, [pc, #92]	@ (8001e4c <HAL_RCC_OscConfig+0x1044>)
 8001dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001df4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001df8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8001dfc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e00:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	69db      	ldr	r3, [r3, #28]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d117      	bne.n	8001e3c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001e0c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001e10:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001e14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d10b      	bne.n	8001e3c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001e24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e28:	f003 020f 	and.w	r2, r3, #15
 8001e2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e30:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d001      	beq.n	8001e40 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e000      	b.n	8001e42 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40021000 	.word	0x40021000

08001e50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b09e      	sub	sp, #120	@ 0x78
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d101      	bne.n	8001e68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e154      	b.n	8002112 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e68:	4b89      	ldr	r3, [pc, #548]	@ (8002090 <HAL_RCC_ClockConfig+0x240>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 0307 	and.w	r3, r3, #7
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d910      	bls.n	8001e98 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e76:	4b86      	ldr	r3, [pc, #536]	@ (8002090 <HAL_RCC_ClockConfig+0x240>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f023 0207 	bic.w	r2, r3, #7
 8001e7e:	4984      	ldr	r1, [pc, #528]	@ (8002090 <HAL_RCC_ClockConfig+0x240>)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e86:	4b82      	ldr	r3, [pc, #520]	@ (8002090 <HAL_RCC_ClockConfig+0x240>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0307 	and.w	r3, r3, #7
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d001      	beq.n	8001e98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e13c      	b.n	8002112 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d008      	beq.n	8001eb6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea4:	4b7b      	ldr	r3, [pc, #492]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	4978      	ldr	r1, [pc, #480]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f000 80cd 	beq.w	800205e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d137      	bne.n	8001f3c <HAL_RCC_ClockConfig+0xec>
 8001ecc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ed0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ed4:	fa93 f3a3 	rbit	r3, r3
 8001ed8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001eda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001edc:	fab3 f383 	clz	r3, r3
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ee4:	d802      	bhi.n	8001eec <HAL_RCC_ClockConfig+0x9c>
 8001ee6:	4b6b      	ldr	r3, [pc, #428]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	e00f      	b.n	8001f0c <HAL_RCC_ClockConfig+0xbc>
 8001eec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ef0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ef4:	fa93 f3a3 	rbit	r3, r3
 8001ef8:	667b      	str	r3, [r7, #100]	@ 0x64
 8001efa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001efe:	663b      	str	r3, [r7, #96]	@ 0x60
 8001f00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f02:	fa93 f3a3 	rbit	r3, r3
 8001f06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001f08:	4b62      	ldr	r3, [pc, #392]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 8001f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f10:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001f12:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001f14:	fa92 f2a2 	rbit	r2, r2
 8001f18:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001f1a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001f1c:	fab2 f282 	clz	r2, r2
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	f042 0220 	orr.w	r2, r2, #32
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	f002 021f 	and.w	r2, r2, #31
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f32:	4013      	ands	r3, r2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d171      	bne.n	800201c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e0ea      	b.n	8002112 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d137      	bne.n	8001fb4 <HAL_RCC_ClockConfig+0x164>
 8001f44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f48:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f4c:	fa93 f3a3 	rbit	r3, r3
 8001f50:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001f52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f54:	fab3 f383 	clz	r3, r3
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f5c:	d802      	bhi.n	8001f64 <HAL_RCC_ClockConfig+0x114>
 8001f5e:	4b4d      	ldr	r3, [pc, #308]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	e00f      	b.n	8001f84 <HAL_RCC_ClockConfig+0x134>
 8001f64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f68:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f6c:	fa93 f3a3 	rbit	r3, r3
 8001f70:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f76:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f80:	4b44      	ldr	r3, [pc, #272]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 8001f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f84:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f88:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001f8a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001f8c:	fa92 f2a2 	rbit	r2, r2
 8001f90:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001f92:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001f94:	fab2 f282 	clz	r2, r2
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	f042 0220 	orr.w	r2, r2, #32
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	f002 021f 	and.w	r2, r2, #31
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d135      	bne.n	800201c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e0ae      	b.n	8002112 <HAL_RCC_ClockConfig+0x2c2>
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fba:	fa93 f3a3 	rbit	r3, r3
 8001fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc2:	fab3 f383 	clz	r3, r3
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fca:	d802      	bhi.n	8001fd2 <HAL_RCC_ClockConfig+0x182>
 8001fcc:	4b31      	ldr	r3, [pc, #196]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	e00d      	b.n	8001fee <HAL_RCC_ClockConfig+0x19e>
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fd8:	fa93 f3a3 	rbit	r3, r3
 8001fdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fde:	2302      	movs	r3, #2
 8001fe0:	623b      	str	r3, [r7, #32]
 8001fe2:	6a3b      	ldr	r3, [r7, #32]
 8001fe4:	fa93 f3a3 	rbit	r3, r3
 8001fe8:	61fb      	str	r3, [r7, #28]
 8001fea:	4b2a      	ldr	r3, [pc, #168]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 8001fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fee:	2202      	movs	r2, #2
 8001ff0:	61ba      	str	r2, [r7, #24]
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	fa92 f2a2 	rbit	r2, r2
 8001ff8:	617a      	str	r2, [r7, #20]
  return result;
 8001ffa:	697a      	ldr	r2, [r7, #20]
 8001ffc:	fab2 f282 	clz	r2, r2
 8002000:	b2d2      	uxtb	r2, r2
 8002002:	f042 0220 	orr.w	r2, r2, #32
 8002006:	b2d2      	uxtb	r2, r2
 8002008:	f002 021f 	and.w	r2, r2, #31
 800200c:	2101      	movs	r1, #1
 800200e:	fa01 f202 	lsl.w	r2, r1, r2
 8002012:	4013      	ands	r3, r2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e07a      	b.n	8002112 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800201c:	4b1d      	ldr	r3, [pc, #116]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f023 0203 	bic.w	r2, r3, #3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	491a      	ldr	r1, [pc, #104]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 800202a:	4313      	orrs	r3, r2
 800202c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800202e:	f7fe fc33 	bl	8000898 <HAL_GetTick>
 8002032:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002034:	e00a      	b.n	800204c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002036:	f7fe fc2f 	bl	8000898 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002044:	4293      	cmp	r3, r2
 8002046:	d901      	bls.n	800204c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e062      	b.n	8002112 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204c:	4b11      	ldr	r3, [pc, #68]	@ (8002094 <HAL_RCC_ClockConfig+0x244>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 020c 	and.w	r2, r3, #12
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	429a      	cmp	r2, r3
 800205c:	d1eb      	bne.n	8002036 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800205e:	4b0c      	ldr	r3, [pc, #48]	@ (8002090 <HAL_RCC_ClockConfig+0x240>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	429a      	cmp	r2, r3
 800206a:	d215      	bcs.n	8002098 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206c:	4b08      	ldr	r3, [pc, #32]	@ (8002090 <HAL_RCC_ClockConfig+0x240>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f023 0207 	bic.w	r2, r3, #7
 8002074:	4906      	ldr	r1, [pc, #24]	@ (8002090 <HAL_RCC_ClockConfig+0x240>)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	4313      	orrs	r3, r2
 800207a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800207c:	4b04      	ldr	r3, [pc, #16]	@ (8002090 <HAL_RCC_ClockConfig+0x240>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0307 	and.w	r3, r3, #7
 8002084:	683a      	ldr	r2, [r7, #0]
 8002086:	429a      	cmp	r2, r3
 8002088:	d006      	beq.n	8002098 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e041      	b.n	8002112 <HAL_RCC_ClockConfig+0x2c2>
 800208e:	bf00      	nop
 8002090:	40022000 	.word	0x40022000
 8002094:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0304 	and.w	r3, r3, #4
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d008      	beq.n	80020b6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020a4:	4b1d      	ldr	r3, [pc, #116]	@ (800211c <HAL_RCC_ClockConfig+0x2cc>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	491a      	ldr	r1, [pc, #104]	@ (800211c <HAL_RCC_ClockConfig+0x2cc>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0308 	and.w	r3, r3, #8
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d009      	beq.n	80020d6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020c2:	4b16      	ldr	r3, [pc, #88]	@ (800211c <HAL_RCC_ClockConfig+0x2cc>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	4912      	ldr	r1, [pc, #72]	@ (800211c <HAL_RCC_ClockConfig+0x2cc>)
 80020d2:	4313      	orrs	r3, r2
 80020d4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80020d6:	f000 f829 	bl	800212c <HAL_RCC_GetSysClockFreq>
 80020da:	4601      	mov	r1, r0
 80020dc:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <HAL_RCC_ClockConfig+0x2cc>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020e4:	22f0      	movs	r2, #240	@ 0xf0
 80020e6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	fa92 f2a2 	rbit	r2, r2
 80020ee:	60fa      	str	r2, [r7, #12]
  return result;
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	fab2 f282 	clz	r2, r2
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	40d3      	lsrs	r3, r2
 80020fa:	4a09      	ldr	r2, [pc, #36]	@ (8002120 <HAL_RCC_ClockConfig+0x2d0>)
 80020fc:	5cd3      	ldrb	r3, [r2, r3]
 80020fe:	fa21 f303 	lsr.w	r3, r1, r3
 8002102:	4a08      	ldr	r2, [pc, #32]	@ (8002124 <HAL_RCC_ClockConfig+0x2d4>)
 8002104:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002106:	4b08      	ldr	r3, [pc, #32]	@ (8002128 <HAL_RCC_ClockConfig+0x2d8>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4618      	mov	r0, r3
 800210c:	f7fe fb80 	bl	8000810 <HAL_InitTick>
  
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3778      	adds	r7, #120	@ 0x78
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40021000 	.word	0x40021000
 8002120:	080038cc 	.word	0x080038cc
 8002124:	20000000 	.word	0x20000000
 8002128:	20000004 	.word	0x20000004

0800212c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800212c:	b480      	push	{r7}
 800212e:	b087      	sub	sp, #28
 8002130:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	2300      	movs	r3, #0
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
 800213e:	2300      	movs	r3, #0
 8002140:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002142:	2300      	movs	r3, #0
 8002144:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002146:	4b1f      	ldr	r3, [pc, #124]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	f003 030c 	and.w	r3, r3, #12
 8002152:	2b04      	cmp	r3, #4
 8002154:	d002      	beq.n	800215c <HAL_RCC_GetSysClockFreq+0x30>
 8002156:	2b08      	cmp	r3, #8
 8002158:	d003      	beq.n	8002162 <HAL_RCC_GetSysClockFreq+0x36>
 800215a:	e029      	b.n	80021b0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800215c:	4b1a      	ldr	r3, [pc, #104]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800215e:	613b      	str	r3, [r7, #16]
      break;
 8002160:	e029      	b.n	80021b6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	0c9b      	lsrs	r3, r3, #18
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	4a18      	ldr	r2, [pc, #96]	@ (80021cc <HAL_RCC_GetSysClockFreq+0xa0>)
 800216c:	5cd3      	ldrb	r3, [r2, r3]
 800216e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002170:	4b14      	ldr	r3, [pc, #80]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002174:	f003 030f 	and.w	r3, r3, #15
 8002178:	4a15      	ldr	r2, [pc, #84]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800217a:	5cd3      	ldrb	r3, [r2, r3]
 800217c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d008      	beq.n	800219a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002188:	4a0f      	ldr	r2, [pc, #60]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	fb02 f303 	mul.w	r3, r2, r3
 8002196:	617b      	str	r3, [r7, #20]
 8002198:	e007      	b.n	80021aa <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800219a:	4a0b      	ldr	r2, [pc, #44]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	fbb2 f2f3 	udiv	r2, r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	fb02 f303 	mul.w	r3, r2, r3
 80021a8:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	613b      	str	r3, [r7, #16]
      break;
 80021ae:	e002      	b.n	80021b6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021b0:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021b2:	613b      	str	r3, [r7, #16]
      break;
 80021b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021b6:	693b      	ldr	r3, [r7, #16]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	371c      	adds	r7, #28
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr
 80021c4:	40021000 	.word	0x40021000
 80021c8:	007a1200 	.word	0x007a1200
 80021cc:	080038dc 	.word	0x080038dc
 80021d0:	080038ec 	.word	0x080038ec

080021d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b092      	sub	sp, #72	@ 0x48
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80021e0:	2300      	movs	r3, #0
 80021e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80021e4:	2300      	movs	r3, #0
 80021e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 80d2 	beq.w	800239c <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021f8:	4b4d      	ldr	r3, [pc, #308]	@ (8002330 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80021fa:	69db      	ldr	r3, [r3, #28]
 80021fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d10e      	bne.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002204:	4b4a      	ldr	r3, [pc, #296]	@ (8002330 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	4a49      	ldr	r2, [pc, #292]	@ (8002330 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800220a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800220e:	61d3      	str	r3, [r2, #28]
 8002210:	4b47      	ldr	r3, [pc, #284]	@ (8002330 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002218:	60bb      	str	r3, [r7, #8]
 800221a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800221c:	2301      	movs	r3, #1
 800221e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002222:	4b44      	ldr	r3, [pc, #272]	@ (8002334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800222a:	2b00      	cmp	r3, #0
 800222c:	d118      	bne.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800222e:	4b41      	ldr	r3, [pc, #260]	@ (8002334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a40      	ldr	r2, [pc, #256]	@ (8002334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002238:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800223a:	f7fe fb2d 	bl	8000898 <HAL_GetTick>
 800223e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002240:	e008      	b.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002242:	f7fe fb29 	bl	8000898 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b64      	cmp	r3, #100	@ 0x64
 800224e:	d901      	bls.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e1d4      	b.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002254:	4b37      	ldr	r3, [pc, #220]	@ (8002334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0f0      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002260:	4b33      	ldr	r3, [pc, #204]	@ (8002330 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002262:	6a1b      	ldr	r3, [r3, #32]
 8002264:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002268:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800226a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800226c:	2b00      	cmp	r3, #0
 800226e:	f000 8082 	beq.w	8002376 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800227a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800227c:	429a      	cmp	r2, r3
 800227e:	d07a      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002280:	4b2b      	ldr	r3, [pc, #172]	@ (8002330 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002282:	6a1b      	ldr	r3, [r3, #32]
 8002284:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002288:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800228a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800228e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002292:	fa93 f3a3 	rbit	r3, r3
 8002296:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800229a:	fab3 f383 	clz	r3, r3
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	461a      	mov	r2, r3
 80022a2:	4b25      	ldr	r3, [pc, #148]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022a4:	4413      	add	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	461a      	mov	r2, r3
 80022aa:	2301      	movs	r3, #1
 80022ac:	6013      	str	r3, [r2, #0]
 80022ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022b6:	fa93 f3a3 	rbit	r3, r3
 80022ba:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80022bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022be:	fab3 f383 	clz	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	461a      	mov	r2, r3
 80022c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022c8:	4413      	add	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	461a      	mov	r2, r3
 80022ce:	2300      	movs	r3, #0
 80022d0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80022d2:	4a17      	ldr	r2, [pc, #92]	@ (8002330 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80022d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022d6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80022d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d049      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e2:	f7fe fad9 	bl	8000898 <HAL_GetTick>
 80022e6:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022e8:	e00a      	b.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ea:	f7fe fad5 	bl	8000898 <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d901      	bls.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e17e      	b.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8002300:	2302      	movs	r3, #2
 8002302:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002306:	fa93 f3a3 	rbit	r3, r3
 800230a:	627b      	str	r3, [r7, #36]	@ 0x24
 800230c:	2302      	movs	r3, #2
 800230e:	623b      	str	r3, [r7, #32]
 8002310:	6a3b      	ldr	r3, [r7, #32]
 8002312:	fa93 f3a3 	rbit	r3, r3
 8002316:	61fb      	str	r3, [r7, #28]
  return result;
 8002318:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800231a:	fab3 f383 	clz	r3, r3
 800231e:	b2db      	uxtb	r3, r3
 8002320:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d108      	bne.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800232a:	4b01      	ldr	r3, [pc, #4]	@ (8002330 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800232c:	6a1b      	ldr	r3, [r3, #32]
 800232e:	e00d      	b.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002330:	40021000 	.word	0x40021000
 8002334:	40007000 	.word	0x40007000
 8002338:	10908100 	.word	0x10908100
 800233c:	2302      	movs	r3, #2
 800233e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	fa93 f3a3 	rbit	r3, r3
 8002346:	617b      	str	r3, [r7, #20]
 8002348:	4b9a      	ldr	r3, [pc, #616]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800234a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800234c:	2202      	movs	r2, #2
 800234e:	613a      	str	r2, [r7, #16]
 8002350:	693a      	ldr	r2, [r7, #16]
 8002352:	fa92 f2a2 	rbit	r2, r2
 8002356:	60fa      	str	r2, [r7, #12]
  return result;
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	fab2 f282 	clz	r2, r2
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002364:	b2d2      	uxtb	r2, r2
 8002366:	f002 021f 	and.w	r2, r2, #31
 800236a:	2101      	movs	r1, #1
 800236c:	fa01 f202 	lsl.w	r2, r1, r2
 8002370:	4013      	ands	r3, r2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0b9      	beq.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002376:	4b8f      	ldr	r3, [pc, #572]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	498c      	ldr	r1, [pc, #560]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002384:	4313      	orrs	r3, r2
 8002386:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002388:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800238c:	2b01      	cmp	r3, #1
 800238e:	d105      	bne.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002390:	4b88      	ldr	r3, [pc, #544]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	4a87      	ldr	r2, [pc, #540]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002396:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800239a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d008      	beq.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023a8:	4b82      	ldr	r3, [pc, #520]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ac:	f023 0203 	bic.w	r2, r3, #3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	497f      	ldr	r1, [pc, #508]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d008      	beq.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023c6:	4b7b      	ldr	r3, [pc, #492]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ca:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	4978      	ldr	r1, [pc, #480]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d008      	beq.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023e4:	4b73      	ldr	r3, [pc, #460]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	4970      	ldr	r1, [pc, #448]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0320 	and.w	r3, r3, #32
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d008      	beq.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002402:	4b6c      	ldr	r3, [pc, #432]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	f023 0210 	bic.w	r2, r3, #16
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	4969      	ldr	r1, [pc, #420]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002410:	4313      	orrs	r3, r2
 8002412:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d008      	beq.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002420:	4b64      	ldr	r3, [pc, #400]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800242c:	4961      	ldr	r1, [pc, #388]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800242e:	4313      	orrs	r3, r2
 8002430:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800243a:	2b00      	cmp	r3, #0
 800243c:	d008      	beq.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800243e:	4b5d      	ldr	r3, [pc, #372]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	f023 0220 	bic.w	r2, r3, #32
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a1b      	ldr	r3, [r3, #32]
 800244a:	495a      	ldr	r1, [pc, #360]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800244c:	4313      	orrs	r3, r2
 800244e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d008      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800245c:	4b55      	ldr	r3, [pc, #340]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800245e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002460:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002468:	4952      	ldr	r1, [pc, #328]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800246a:	4313      	orrs	r3, r2
 800246c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0308 	and.w	r3, r3, #8
 8002476:	2b00      	cmp	r3, #0
 8002478:	d008      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800247a:	4b4e      	ldr	r3, [pc, #312]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	494b      	ldr	r1, [pc, #300]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002488:	4313      	orrs	r3, r2
 800248a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0310 	and.w	r3, r3, #16
 8002494:	2b00      	cmp	r3, #0
 8002496:	d008      	beq.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002498:	4b46      	ldr	r3, [pc, #280]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800249a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	4943      	ldr	r1, [pc, #268]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d008      	beq.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80024b6:	4b3f      	ldr	r3, [pc, #252]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c2:	493c      	ldr	r1, [pc, #240]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d008      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80024d4:	4b37      	ldr	r3, [pc, #220]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d8:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e0:	4934      	ldr	r1, [pc, #208]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024e2:	4313      	orrs	r3, r2
 80024e4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d008      	beq.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80024f2:	4b30      	ldr	r3, [pc, #192]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f6:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fe:	492d      	ldr	r1, [pc, #180]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002500:	4313      	orrs	r3, r2
 8002502:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d008      	beq.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002510:	4b28      	ldr	r3, [pc, #160]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002514:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800251c:	4925      	ldr	r1, [pc, #148]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800251e:	4313      	orrs	r3, r2
 8002520:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d008      	beq.n	8002540 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800252e:	4b21      	ldr	r3, [pc, #132]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253a:	491e      	ldr	r1, [pc, #120]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800253c:	4313      	orrs	r3, r2
 800253e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d008      	beq.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800254c:	4b19      	ldr	r3, [pc, #100]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800254e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002550:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002558:	4916      	ldr	r1, [pc, #88]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800255a:	4313      	orrs	r3, r2
 800255c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d008      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800256a:	4b12      	ldr	r3, [pc, #72]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002576:	490f      	ldr	r1, [pc, #60]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002578:	4313      	orrs	r3, r2
 800257a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d008      	beq.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002588:	4b0a      	ldr	r3, [pc, #40]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800258a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002594:	4907      	ldr	r1, [pc, #28]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002596:	4313      	orrs	r3, r2
 8002598:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00c      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80025a6:	4b03      	ldr	r3, [pc, #12]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	e002      	b.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80025b2:	bf00      	nop
 80025b4:	40021000 	.word	0x40021000
 80025b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025ba:	4913      	ldr	r1, [pc, #76]	@ (8002608 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d008      	beq.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80025cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002608 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025d8:	490b      	ldr	r1, [pc, #44]	@ (8002608 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80025da:	4313      	orrs	r3, r2
 80025dc:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d008      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80025ea:	4b07      	ldr	r3, [pc, #28]	@ (8002608 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025f6:	4904      	ldr	r1, [pc, #16]	@ (8002608 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3748      	adds	r7, #72	@ 0x48
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	40021000 	.word	0x40021000

0800260c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e049      	b.n	80026b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b00      	cmp	r3, #0
 8002628:	d106      	bne.n	8002638 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7fe f812 	bl	800065c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2202      	movs	r2, #2
 800263c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	3304      	adds	r3, #4
 8002648:	4619      	mov	r1, r3
 800264a:	4610      	mov	r0, r2
 800264c:	f000 fb80 	bl	8002d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b082      	sub	sp, #8
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e049      	b.n	8002760 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d106      	bne.n	80026e6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 f841 	bl	8002768 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2202      	movs	r2, #2
 80026ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	3304      	adds	r3, #4
 80026f6:	4619      	mov	r1, r3
 80026f8:	4610      	mov	r0, r2
 80026fa:	f000 fb29 	bl	8002d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2201      	movs	r2, #1
 8002712:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2201      	movs	r2, #1
 8002722:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2201      	movs	r2, #1
 800272a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2201      	movs	r2, #1
 8002732:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2201      	movs	r2, #1
 8002742:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2201      	movs	r2, #1
 8002752:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2201      	movs	r2, #1
 800275a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002770:	bf00      	nop
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d109      	bne.n	80027a0 <HAL_TIM_PWM_Start+0x24>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b01      	cmp	r3, #1
 8002796:	bf14      	ite	ne
 8002798:	2301      	movne	r3, #1
 800279a:	2300      	moveq	r3, #0
 800279c:	b2db      	uxtb	r3, r3
 800279e:	e03c      	b.n	800281a <HAL_TIM_PWM_Start+0x9e>
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	2b04      	cmp	r3, #4
 80027a4:	d109      	bne.n	80027ba <HAL_TIM_PWM_Start+0x3e>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	bf14      	ite	ne
 80027b2:	2301      	movne	r3, #1
 80027b4:	2300      	moveq	r3, #0
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	e02f      	b.n	800281a <HAL_TIM_PWM_Start+0x9e>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	2b08      	cmp	r3, #8
 80027be:	d109      	bne.n	80027d4 <HAL_TIM_PWM_Start+0x58>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	bf14      	ite	ne
 80027cc:	2301      	movne	r3, #1
 80027ce:	2300      	moveq	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	e022      	b.n	800281a <HAL_TIM_PWM_Start+0x9e>
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	2b0c      	cmp	r3, #12
 80027d8:	d109      	bne.n	80027ee <HAL_TIM_PWM_Start+0x72>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	bf14      	ite	ne
 80027e6:	2301      	movne	r3, #1
 80027e8:	2300      	moveq	r3, #0
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	e015      	b.n	800281a <HAL_TIM_PWM_Start+0x9e>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	2b10      	cmp	r3, #16
 80027f2:	d109      	bne.n	8002808 <HAL_TIM_PWM_Start+0x8c>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	bf14      	ite	ne
 8002800:	2301      	movne	r3, #1
 8002802:	2300      	moveq	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	e008      	b.n	800281a <HAL_TIM_PWM_Start+0x9e>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b01      	cmp	r3, #1
 8002812:	bf14      	ite	ne
 8002814:	2301      	movne	r3, #1
 8002816:	2300      	moveq	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e0a1      	b.n	8002966 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d104      	bne.n	8002832 <HAL_TIM_PWM_Start+0xb6>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2202      	movs	r2, #2
 800282c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002830:	e023      	b.n	800287a <HAL_TIM_PWM_Start+0xfe>
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	2b04      	cmp	r3, #4
 8002836:	d104      	bne.n	8002842 <HAL_TIM_PWM_Start+0xc6>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2202      	movs	r2, #2
 800283c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002840:	e01b      	b.n	800287a <HAL_TIM_PWM_Start+0xfe>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	2b08      	cmp	r3, #8
 8002846:	d104      	bne.n	8002852 <HAL_TIM_PWM_Start+0xd6>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2202      	movs	r2, #2
 800284c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002850:	e013      	b.n	800287a <HAL_TIM_PWM_Start+0xfe>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	2b0c      	cmp	r3, #12
 8002856:	d104      	bne.n	8002862 <HAL_TIM_PWM_Start+0xe6>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2202      	movs	r2, #2
 800285c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002860:	e00b      	b.n	800287a <HAL_TIM_PWM_Start+0xfe>
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	2b10      	cmp	r3, #16
 8002866:	d104      	bne.n	8002872 <HAL_TIM_PWM_Start+0xf6>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2202      	movs	r2, #2
 800286c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002870:	e003      	b.n	800287a <HAL_TIM_PWM_Start+0xfe>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2202      	movs	r2, #2
 8002876:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2201      	movs	r2, #1
 8002880:	6839      	ldr	r1, [r7, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f000 feae 	bl	80035e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a38      	ldr	r2, [pc, #224]	@ (8002970 <HAL_TIM_PWM_Start+0x1f4>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d018      	beq.n	80028c4 <HAL_TIM_PWM_Start+0x148>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a37      	ldr	r2, [pc, #220]	@ (8002974 <HAL_TIM_PWM_Start+0x1f8>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d013      	beq.n	80028c4 <HAL_TIM_PWM_Start+0x148>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a35      	ldr	r2, [pc, #212]	@ (8002978 <HAL_TIM_PWM_Start+0x1fc>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d00e      	beq.n	80028c4 <HAL_TIM_PWM_Start+0x148>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a34      	ldr	r2, [pc, #208]	@ (800297c <HAL_TIM_PWM_Start+0x200>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d009      	beq.n	80028c4 <HAL_TIM_PWM_Start+0x148>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a32      	ldr	r2, [pc, #200]	@ (8002980 <HAL_TIM_PWM_Start+0x204>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d004      	beq.n	80028c4 <HAL_TIM_PWM_Start+0x148>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a31      	ldr	r2, [pc, #196]	@ (8002984 <HAL_TIM_PWM_Start+0x208>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d101      	bne.n	80028c8 <HAL_TIM_PWM_Start+0x14c>
 80028c4:	2301      	movs	r3, #1
 80028c6:	e000      	b.n	80028ca <HAL_TIM_PWM_Start+0x14e>
 80028c8:	2300      	movs	r3, #0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d007      	beq.n	80028de <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80028dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a23      	ldr	r2, [pc, #140]	@ (8002970 <HAL_TIM_PWM_Start+0x1f4>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d01d      	beq.n	8002924 <HAL_TIM_PWM_Start+0x1a8>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028f0:	d018      	beq.n	8002924 <HAL_TIM_PWM_Start+0x1a8>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a24      	ldr	r2, [pc, #144]	@ (8002988 <HAL_TIM_PWM_Start+0x20c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d013      	beq.n	8002924 <HAL_TIM_PWM_Start+0x1a8>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a22      	ldr	r2, [pc, #136]	@ (800298c <HAL_TIM_PWM_Start+0x210>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d00e      	beq.n	8002924 <HAL_TIM_PWM_Start+0x1a8>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a1a      	ldr	r2, [pc, #104]	@ (8002974 <HAL_TIM_PWM_Start+0x1f8>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d009      	beq.n	8002924 <HAL_TIM_PWM_Start+0x1a8>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a18      	ldr	r2, [pc, #96]	@ (8002978 <HAL_TIM_PWM_Start+0x1fc>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d004      	beq.n	8002924 <HAL_TIM_PWM_Start+0x1a8>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a19      	ldr	r2, [pc, #100]	@ (8002984 <HAL_TIM_PWM_Start+0x208>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d115      	bne.n	8002950 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689a      	ldr	r2, [r3, #8]
 800292a:	4b19      	ldr	r3, [pc, #100]	@ (8002990 <HAL_TIM_PWM_Start+0x214>)
 800292c:	4013      	ands	r3, r2
 800292e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2b06      	cmp	r3, #6
 8002934:	d015      	beq.n	8002962 <HAL_TIM_PWM_Start+0x1e6>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800293c:	d011      	beq.n	8002962 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f042 0201 	orr.w	r2, r2, #1
 800294c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800294e:	e008      	b.n	8002962 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f042 0201 	orr.w	r2, r2, #1
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	e000      	b.n	8002964 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002962:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40012c00 	.word	0x40012c00
 8002974:	40013400 	.word	0x40013400
 8002978:	40014000 	.word	0x40014000
 800297c:	40014400 	.word	0x40014400
 8002980:	40014800 	.word	0x40014800
 8002984:	40015000 	.word	0x40015000
 8002988:	40000400 	.word	0x40000400
 800298c:	40000800 	.word	0x40000800
 8002990:	00010007 	.word	0x00010007

08002994 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029a0:	2300      	movs	r3, #0
 80029a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d101      	bne.n	80029b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80029ae:	2302      	movs	r3, #2
 80029b0:	e0ff      	b.n	8002bb2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b14      	cmp	r3, #20
 80029be:	f200 80f0 	bhi.w	8002ba2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80029c2:	a201      	add	r2, pc, #4	@ (adr r2, 80029c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80029c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c8:	08002a1d 	.word	0x08002a1d
 80029cc:	08002ba3 	.word	0x08002ba3
 80029d0:	08002ba3 	.word	0x08002ba3
 80029d4:	08002ba3 	.word	0x08002ba3
 80029d8:	08002a5d 	.word	0x08002a5d
 80029dc:	08002ba3 	.word	0x08002ba3
 80029e0:	08002ba3 	.word	0x08002ba3
 80029e4:	08002ba3 	.word	0x08002ba3
 80029e8:	08002a9f 	.word	0x08002a9f
 80029ec:	08002ba3 	.word	0x08002ba3
 80029f0:	08002ba3 	.word	0x08002ba3
 80029f4:	08002ba3 	.word	0x08002ba3
 80029f8:	08002adf 	.word	0x08002adf
 80029fc:	08002ba3 	.word	0x08002ba3
 8002a00:	08002ba3 	.word	0x08002ba3
 8002a04:	08002ba3 	.word	0x08002ba3
 8002a08:	08002b21 	.word	0x08002b21
 8002a0c:	08002ba3 	.word	0x08002ba3
 8002a10:	08002ba3 	.word	0x08002ba3
 8002a14:	08002ba3 	.word	0x08002ba3
 8002a18:	08002b61 	.word	0x08002b61
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68b9      	ldr	r1, [r7, #8]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f000 fa3e 	bl	8002ea4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	699a      	ldr	r2, [r3, #24]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f042 0208 	orr.w	r2, r2, #8
 8002a36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	699a      	ldr	r2, [r3, #24]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0204 	bic.w	r2, r2, #4
 8002a46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6999      	ldr	r1, [r3, #24]
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	691a      	ldr	r2, [r3, #16]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	430a      	orrs	r2, r1
 8002a58:	619a      	str	r2, [r3, #24]
      break;
 8002a5a:	e0a5      	b.n	8002ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68b9      	ldr	r1, [r7, #8]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 fab8 	bl	8002fd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699a      	ldr	r2, [r3, #24]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699a      	ldr	r2, [r3, #24]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	6999      	ldr	r1, [r3, #24]
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	021a      	lsls	r2, r3, #8
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	619a      	str	r2, [r3, #24]
      break;
 8002a9c:	e084      	b.n	8002ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68b9      	ldr	r1, [r7, #8]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f000 fb2b 	bl	8003100 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	69da      	ldr	r2, [r3, #28]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f042 0208 	orr.w	r2, r2, #8
 8002ab8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	69da      	ldr	r2, [r3, #28]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 0204 	bic.w	r2, r2, #4
 8002ac8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	69d9      	ldr	r1, [r3, #28]
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	691a      	ldr	r2, [r3, #16]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	61da      	str	r2, [r3, #28]
      break;
 8002adc:	e064      	b.n	8002ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68b9      	ldr	r1, [r7, #8]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f000 fb9d 	bl	8003224 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	69da      	ldr	r2, [r3, #28]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002af8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	69da      	ldr	r2, [r3, #28]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	69d9      	ldr	r1, [r3, #28]
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	021a      	lsls	r2, r3, #8
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	61da      	str	r2, [r3, #28]
      break;
 8002b1e:	e043      	b.n	8002ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68b9      	ldr	r1, [r7, #8]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f000 fbec 	bl	8003304 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f042 0208 	orr.w	r2, r2, #8
 8002b3a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f022 0204 	bic.w	r2, r2, #4
 8002b4a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	691a      	ldr	r2, [r3, #16]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002b5e:	e023      	b.n	8002ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68b9      	ldr	r1, [r7, #8]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f000 fc36 	bl	80033d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b7a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b8a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	021a      	lsls	r2, r3, #8
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002ba0:	e002      	b.n	8002ba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	75fb      	strb	r3, [r7, #23]
      break;
 8002ba6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002bb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3718      	adds	r7, #24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop

08002bbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d101      	bne.n	8002bd8 <HAL_TIM_ConfigClockSource+0x1c>
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	e0b6      	b.n	8002d46 <HAL_TIM_ConfigClockSource+0x18a>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2202      	movs	r2, #2
 8002be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bf6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002bfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c14:	d03e      	beq.n	8002c94 <HAL_TIM_ConfigClockSource+0xd8>
 8002c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c1a:	f200 8087 	bhi.w	8002d2c <HAL_TIM_ConfigClockSource+0x170>
 8002c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c22:	f000 8086 	beq.w	8002d32 <HAL_TIM_ConfigClockSource+0x176>
 8002c26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c2a:	d87f      	bhi.n	8002d2c <HAL_TIM_ConfigClockSource+0x170>
 8002c2c:	2b70      	cmp	r3, #112	@ 0x70
 8002c2e:	d01a      	beq.n	8002c66 <HAL_TIM_ConfigClockSource+0xaa>
 8002c30:	2b70      	cmp	r3, #112	@ 0x70
 8002c32:	d87b      	bhi.n	8002d2c <HAL_TIM_ConfigClockSource+0x170>
 8002c34:	2b60      	cmp	r3, #96	@ 0x60
 8002c36:	d050      	beq.n	8002cda <HAL_TIM_ConfigClockSource+0x11e>
 8002c38:	2b60      	cmp	r3, #96	@ 0x60
 8002c3a:	d877      	bhi.n	8002d2c <HAL_TIM_ConfigClockSource+0x170>
 8002c3c:	2b50      	cmp	r3, #80	@ 0x50
 8002c3e:	d03c      	beq.n	8002cba <HAL_TIM_ConfigClockSource+0xfe>
 8002c40:	2b50      	cmp	r3, #80	@ 0x50
 8002c42:	d873      	bhi.n	8002d2c <HAL_TIM_ConfigClockSource+0x170>
 8002c44:	2b40      	cmp	r3, #64	@ 0x40
 8002c46:	d058      	beq.n	8002cfa <HAL_TIM_ConfigClockSource+0x13e>
 8002c48:	2b40      	cmp	r3, #64	@ 0x40
 8002c4a:	d86f      	bhi.n	8002d2c <HAL_TIM_ConfigClockSource+0x170>
 8002c4c:	2b30      	cmp	r3, #48	@ 0x30
 8002c4e:	d064      	beq.n	8002d1a <HAL_TIM_ConfigClockSource+0x15e>
 8002c50:	2b30      	cmp	r3, #48	@ 0x30
 8002c52:	d86b      	bhi.n	8002d2c <HAL_TIM_ConfigClockSource+0x170>
 8002c54:	2b20      	cmp	r3, #32
 8002c56:	d060      	beq.n	8002d1a <HAL_TIM_ConfigClockSource+0x15e>
 8002c58:	2b20      	cmp	r3, #32
 8002c5a:	d867      	bhi.n	8002d2c <HAL_TIM_ConfigClockSource+0x170>
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d05c      	beq.n	8002d1a <HAL_TIM_ConfigClockSource+0x15e>
 8002c60:	2b10      	cmp	r3, #16
 8002c62:	d05a      	beq.n	8002d1a <HAL_TIM_ConfigClockSource+0x15e>
 8002c64:	e062      	b.n	8002d2c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c76:	f000 fc95 	bl	80035a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002c88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	609a      	str	r2, [r3, #8]
      break;
 8002c92:	e04f      	b.n	8002d34 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ca4:	f000 fc7e 	bl	80035a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689a      	ldr	r2, [r3, #8]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cb6:	609a      	str	r2, [r3, #8]
      break;
 8002cb8:	e03c      	b.n	8002d34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	f000 fbf2 	bl	80034b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2150      	movs	r1, #80	@ 0x50
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f000 fc4b 	bl	800356e <TIM_ITRx_SetConfig>
      break;
 8002cd8:	e02c      	b.n	8002d34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	f000 fc11 	bl	800350e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2160      	movs	r1, #96	@ 0x60
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f000 fc3b 	bl	800356e <TIM_ITRx_SetConfig>
      break;
 8002cf8:	e01c      	b.n	8002d34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d06:	461a      	mov	r2, r3
 8002d08:	f000 fbd2 	bl	80034b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2140      	movs	r1, #64	@ 0x40
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 fc2b 	bl	800356e <TIM_ITRx_SetConfig>
      break;
 8002d18:	e00c      	b.n	8002d34 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4619      	mov	r1, r3
 8002d24:	4610      	mov	r0, r2
 8002d26:	f000 fc22 	bl	800356e <TIM_ITRx_SetConfig>
      break;
 8002d2a:	e003      	b.n	8002d34 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d30:	e000      	b.n	8002d34 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002d32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
	...

08002d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a48      	ldr	r2, [pc, #288]	@ (8002e84 <TIM_Base_SetConfig+0x134>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d013      	beq.n	8002d90 <TIM_Base_SetConfig+0x40>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d6e:	d00f      	beq.n	8002d90 <TIM_Base_SetConfig+0x40>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a45      	ldr	r2, [pc, #276]	@ (8002e88 <TIM_Base_SetConfig+0x138>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d00b      	beq.n	8002d90 <TIM_Base_SetConfig+0x40>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a44      	ldr	r2, [pc, #272]	@ (8002e8c <TIM_Base_SetConfig+0x13c>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d007      	beq.n	8002d90 <TIM_Base_SetConfig+0x40>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	4a43      	ldr	r2, [pc, #268]	@ (8002e90 <TIM_Base_SetConfig+0x140>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d003      	beq.n	8002d90 <TIM_Base_SetConfig+0x40>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4a42      	ldr	r2, [pc, #264]	@ (8002e94 <TIM_Base_SetConfig+0x144>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d108      	bne.n	8002da2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a37      	ldr	r2, [pc, #220]	@ (8002e84 <TIM_Base_SetConfig+0x134>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d01f      	beq.n	8002dea <TIM_Base_SetConfig+0x9a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002db0:	d01b      	beq.n	8002dea <TIM_Base_SetConfig+0x9a>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a34      	ldr	r2, [pc, #208]	@ (8002e88 <TIM_Base_SetConfig+0x138>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d017      	beq.n	8002dea <TIM_Base_SetConfig+0x9a>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a33      	ldr	r2, [pc, #204]	@ (8002e8c <TIM_Base_SetConfig+0x13c>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d013      	beq.n	8002dea <TIM_Base_SetConfig+0x9a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a32      	ldr	r2, [pc, #200]	@ (8002e90 <TIM_Base_SetConfig+0x140>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d00f      	beq.n	8002dea <TIM_Base_SetConfig+0x9a>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a32      	ldr	r2, [pc, #200]	@ (8002e98 <TIM_Base_SetConfig+0x148>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d00b      	beq.n	8002dea <TIM_Base_SetConfig+0x9a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a31      	ldr	r2, [pc, #196]	@ (8002e9c <TIM_Base_SetConfig+0x14c>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d007      	beq.n	8002dea <TIM_Base_SetConfig+0x9a>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a30      	ldr	r2, [pc, #192]	@ (8002ea0 <TIM_Base_SetConfig+0x150>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d003      	beq.n	8002dea <TIM_Base_SetConfig+0x9a>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a2b      	ldr	r2, [pc, #172]	@ (8002e94 <TIM_Base_SetConfig+0x144>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d108      	bne.n	8002dfc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002df0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68fa      	ldr	r2, [r7, #12]
 8002e0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a18      	ldr	r2, [pc, #96]	@ (8002e84 <TIM_Base_SetConfig+0x134>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d013      	beq.n	8002e50 <TIM_Base_SetConfig+0x100>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a19      	ldr	r2, [pc, #100]	@ (8002e90 <TIM_Base_SetConfig+0x140>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d00f      	beq.n	8002e50 <TIM_Base_SetConfig+0x100>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a19      	ldr	r2, [pc, #100]	@ (8002e98 <TIM_Base_SetConfig+0x148>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d00b      	beq.n	8002e50 <TIM_Base_SetConfig+0x100>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a18      	ldr	r2, [pc, #96]	@ (8002e9c <TIM_Base_SetConfig+0x14c>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d007      	beq.n	8002e50 <TIM_Base_SetConfig+0x100>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a17      	ldr	r2, [pc, #92]	@ (8002ea0 <TIM_Base_SetConfig+0x150>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d003      	beq.n	8002e50 <TIM_Base_SetConfig+0x100>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a12      	ldr	r2, [pc, #72]	@ (8002e94 <TIM_Base_SetConfig+0x144>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d103      	bne.n	8002e58 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	691a      	ldr	r2, [r3, #16]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d105      	bne.n	8002e76 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	f023 0201 	bic.w	r2, r3, #1
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	611a      	str	r2, [r3, #16]
  }
}
 8002e76:	bf00      	nop
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	40012c00 	.word	0x40012c00
 8002e88:	40000400 	.word	0x40000400
 8002e8c:	40000800 	.word	0x40000800
 8002e90:	40013400 	.word	0x40013400
 8002e94:	40015000 	.word	0x40015000
 8002e98:	40014000 	.word	0x40014000
 8002e9c:	40014400 	.word	0x40014400
 8002ea0:	40014800 	.word	0x40014800

08002ea4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b087      	sub	sp, #28
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
 8002eb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	f023 0201 	bic.w	r2, r3, #1
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f023 0303 	bic.w	r3, r3, #3
 8002ede:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68fa      	ldr	r2, [r7, #12]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	f023 0302 	bic.w	r3, r3, #2
 8002ef0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a30      	ldr	r2, [pc, #192]	@ (8002fc0 <TIM_OC1_SetConfig+0x11c>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d013      	beq.n	8002f2c <TIM_OC1_SetConfig+0x88>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a2f      	ldr	r2, [pc, #188]	@ (8002fc4 <TIM_OC1_SetConfig+0x120>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d00f      	beq.n	8002f2c <TIM_OC1_SetConfig+0x88>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a2e      	ldr	r2, [pc, #184]	@ (8002fc8 <TIM_OC1_SetConfig+0x124>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d00b      	beq.n	8002f2c <TIM_OC1_SetConfig+0x88>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a2d      	ldr	r2, [pc, #180]	@ (8002fcc <TIM_OC1_SetConfig+0x128>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d007      	beq.n	8002f2c <TIM_OC1_SetConfig+0x88>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	4a2c      	ldr	r2, [pc, #176]	@ (8002fd0 <TIM_OC1_SetConfig+0x12c>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d003      	beq.n	8002f2c <TIM_OC1_SetConfig+0x88>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a2b      	ldr	r2, [pc, #172]	@ (8002fd4 <TIM_OC1_SetConfig+0x130>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d10c      	bne.n	8002f46 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	f023 0308 	bic.w	r3, r3, #8
 8002f32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	f023 0304 	bic.w	r3, r3, #4
 8002f44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a1d      	ldr	r2, [pc, #116]	@ (8002fc0 <TIM_OC1_SetConfig+0x11c>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d013      	beq.n	8002f76 <TIM_OC1_SetConfig+0xd2>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a1c      	ldr	r2, [pc, #112]	@ (8002fc4 <TIM_OC1_SetConfig+0x120>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d00f      	beq.n	8002f76 <TIM_OC1_SetConfig+0xd2>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a1b      	ldr	r2, [pc, #108]	@ (8002fc8 <TIM_OC1_SetConfig+0x124>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d00b      	beq.n	8002f76 <TIM_OC1_SetConfig+0xd2>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a1a      	ldr	r2, [pc, #104]	@ (8002fcc <TIM_OC1_SetConfig+0x128>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d007      	beq.n	8002f76 <TIM_OC1_SetConfig+0xd2>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a19      	ldr	r2, [pc, #100]	@ (8002fd0 <TIM_OC1_SetConfig+0x12c>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d003      	beq.n	8002f76 <TIM_OC1_SetConfig+0xd2>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a18      	ldr	r2, [pc, #96]	@ (8002fd4 <TIM_OC1_SetConfig+0x130>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d111      	bne.n	8002f9a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002f84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	693a      	ldr	r2, [r7, #16]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685a      	ldr	r2, [r3, #4]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	697a      	ldr	r2, [r7, #20]
 8002fb2:	621a      	str	r2, [r3, #32]
}
 8002fb4:	bf00      	nop
 8002fb6:	371c      	adds	r7, #28
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	40012c00 	.word	0x40012c00
 8002fc4:	40013400 	.word	0x40013400
 8002fc8:	40014000 	.word	0x40014000
 8002fcc:	40014400 	.word	0x40014400
 8002fd0:	40014800 	.word	0x40014800
 8002fd4:	40015000 	.word	0x40015000

08002fd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b087      	sub	sp, #28
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	f023 0210 	bic.w	r2, r3, #16
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003006:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800300a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003012:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	021b      	lsls	r3, r3, #8
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	4313      	orrs	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	f023 0320 	bic.w	r3, r3, #32
 8003026:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	011b      	lsls	r3, r3, #4
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	4313      	orrs	r3, r2
 8003032:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a2c      	ldr	r2, [pc, #176]	@ (80030e8 <TIM_OC2_SetConfig+0x110>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d007      	beq.n	800304c <TIM_OC2_SetConfig+0x74>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a2b      	ldr	r2, [pc, #172]	@ (80030ec <TIM_OC2_SetConfig+0x114>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d003      	beq.n	800304c <TIM_OC2_SetConfig+0x74>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a2a      	ldr	r2, [pc, #168]	@ (80030f0 <TIM_OC2_SetConfig+0x118>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d10d      	bne.n	8003068 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003052:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	011b      	lsls	r3, r3, #4
 800305a:	697a      	ldr	r2, [r7, #20]
 800305c:	4313      	orrs	r3, r2
 800305e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003066:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4a1f      	ldr	r2, [pc, #124]	@ (80030e8 <TIM_OC2_SetConfig+0x110>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d013      	beq.n	8003098 <TIM_OC2_SetConfig+0xc0>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a1e      	ldr	r2, [pc, #120]	@ (80030ec <TIM_OC2_SetConfig+0x114>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d00f      	beq.n	8003098 <TIM_OC2_SetConfig+0xc0>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a1e      	ldr	r2, [pc, #120]	@ (80030f4 <TIM_OC2_SetConfig+0x11c>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d00b      	beq.n	8003098 <TIM_OC2_SetConfig+0xc0>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a1d      	ldr	r2, [pc, #116]	@ (80030f8 <TIM_OC2_SetConfig+0x120>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d007      	beq.n	8003098 <TIM_OC2_SetConfig+0xc0>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	4a1c      	ldr	r2, [pc, #112]	@ (80030fc <TIM_OC2_SetConfig+0x124>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d003      	beq.n	8003098 <TIM_OC2_SetConfig+0xc0>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	4a17      	ldr	r2, [pc, #92]	@ (80030f0 <TIM_OC2_SetConfig+0x118>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d113      	bne.n	80030c0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800309e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80030a6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	699b      	ldr	r3, [r3, #24]
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	4313      	orrs	r3, r2
 80030be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685a      	ldr	r2, [r3, #4]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	697a      	ldr	r2, [r7, #20]
 80030d8:	621a      	str	r2, [r3, #32]
}
 80030da:	bf00      	nop
 80030dc:	371c      	adds	r7, #28
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	40012c00 	.word	0x40012c00
 80030ec:	40013400 	.word	0x40013400
 80030f0:	40015000 	.word	0x40015000
 80030f4:	40014000 	.word	0x40014000
 80030f8:	40014400 	.word	0x40014400
 80030fc:	40014800 	.word	0x40014800

08003100 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003100:	b480      	push	{r7}
 8003102:	b087      	sub	sp, #28
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a1b      	ldr	r3, [r3, #32]
 8003114:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800312e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f023 0303 	bic.w	r3, r3, #3
 800313a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	4313      	orrs	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800314c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	021b      	lsls	r3, r3, #8
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	4313      	orrs	r3, r2
 8003158:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a2b      	ldr	r2, [pc, #172]	@ (800320c <TIM_OC3_SetConfig+0x10c>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d007      	beq.n	8003172 <TIM_OC3_SetConfig+0x72>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a2a      	ldr	r2, [pc, #168]	@ (8003210 <TIM_OC3_SetConfig+0x110>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d003      	beq.n	8003172 <TIM_OC3_SetConfig+0x72>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a29      	ldr	r2, [pc, #164]	@ (8003214 <TIM_OC3_SetConfig+0x114>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d10d      	bne.n	800318e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003178:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	021b      	lsls	r3, r3, #8
 8003180:	697a      	ldr	r2, [r7, #20]
 8003182:	4313      	orrs	r3, r2
 8003184:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800318c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a1e      	ldr	r2, [pc, #120]	@ (800320c <TIM_OC3_SetConfig+0x10c>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d013      	beq.n	80031be <TIM_OC3_SetConfig+0xbe>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a1d      	ldr	r2, [pc, #116]	@ (8003210 <TIM_OC3_SetConfig+0x110>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d00f      	beq.n	80031be <TIM_OC3_SetConfig+0xbe>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003218 <TIM_OC3_SetConfig+0x118>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d00b      	beq.n	80031be <TIM_OC3_SetConfig+0xbe>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a1c      	ldr	r2, [pc, #112]	@ (800321c <TIM_OC3_SetConfig+0x11c>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d007      	beq.n	80031be <TIM_OC3_SetConfig+0xbe>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a1b      	ldr	r2, [pc, #108]	@ (8003220 <TIM_OC3_SetConfig+0x120>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d003      	beq.n	80031be <TIM_OC3_SetConfig+0xbe>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a16      	ldr	r2, [pc, #88]	@ (8003214 <TIM_OC3_SetConfig+0x114>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d113      	bne.n	80031e6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80031cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	693a      	ldr	r2, [r7, #16]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	011b      	lsls	r3, r3, #4
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	693a      	ldr	r2, [r7, #16]
 80031ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685a      	ldr	r2, [r3, #4]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	697a      	ldr	r2, [r7, #20]
 80031fe:	621a      	str	r2, [r3, #32]
}
 8003200:	bf00      	nop
 8003202:	371c      	adds	r7, #28
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	40012c00 	.word	0x40012c00
 8003210:	40013400 	.word	0x40013400
 8003214:	40015000 	.word	0x40015000
 8003218:	40014000 	.word	0x40014000
 800321c:	40014400 	.word	0x40014400
 8003220:	40014800 	.word	0x40014800

08003224 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003224:	b480      	push	{r7}
 8003226:	b087      	sub	sp, #28
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003252:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800325e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	021b      	lsls	r3, r3, #8
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	4313      	orrs	r3, r2
 800326a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003272:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	031b      	lsls	r3, r3, #12
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	4313      	orrs	r3, r2
 800327e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a1a      	ldr	r2, [pc, #104]	@ (80032ec <TIM_OC4_SetConfig+0xc8>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d013      	beq.n	80032b0 <TIM_OC4_SetConfig+0x8c>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a19      	ldr	r2, [pc, #100]	@ (80032f0 <TIM_OC4_SetConfig+0xcc>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d00f      	beq.n	80032b0 <TIM_OC4_SetConfig+0x8c>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a18      	ldr	r2, [pc, #96]	@ (80032f4 <TIM_OC4_SetConfig+0xd0>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d00b      	beq.n	80032b0 <TIM_OC4_SetConfig+0x8c>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4a17      	ldr	r2, [pc, #92]	@ (80032f8 <TIM_OC4_SetConfig+0xd4>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d007      	beq.n	80032b0 <TIM_OC4_SetConfig+0x8c>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a16      	ldr	r2, [pc, #88]	@ (80032fc <TIM_OC4_SetConfig+0xd8>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d003      	beq.n	80032b0 <TIM_OC4_SetConfig+0x8c>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a15      	ldr	r2, [pc, #84]	@ (8003300 <TIM_OC4_SetConfig+0xdc>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d109      	bne.n	80032c4 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	019b      	lsls	r3, r3, #6
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	68fa      	ldr	r2, [r7, #12]
 80032ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	621a      	str	r2, [r3, #32]
}
 80032de:	bf00      	nop
 80032e0:	371c      	adds	r7, #28
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	40012c00 	.word	0x40012c00
 80032f0:	40013400 	.word	0x40013400
 80032f4:	40014000 	.word	0x40014000
 80032f8:	40014400 	.word	0x40014400
 80032fc:	40014800 	.word	0x40014800
 8003300:	40015000 	.word	0x40015000

08003304 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003304:	b480      	push	{r7}
 8003306:	b087      	sub	sp, #28
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a1b      	ldr	r3, [r3, #32]
 8003312:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800332a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003336:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	4313      	orrs	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003348:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	041b      	lsls	r3, r3, #16
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	4313      	orrs	r3, r2
 8003354:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a19      	ldr	r2, [pc, #100]	@ (80033c0 <TIM_OC5_SetConfig+0xbc>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d013      	beq.n	8003386 <TIM_OC5_SetConfig+0x82>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4a18      	ldr	r2, [pc, #96]	@ (80033c4 <TIM_OC5_SetConfig+0xc0>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d00f      	beq.n	8003386 <TIM_OC5_SetConfig+0x82>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a17      	ldr	r2, [pc, #92]	@ (80033c8 <TIM_OC5_SetConfig+0xc4>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d00b      	beq.n	8003386 <TIM_OC5_SetConfig+0x82>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a16      	ldr	r2, [pc, #88]	@ (80033cc <TIM_OC5_SetConfig+0xc8>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d007      	beq.n	8003386 <TIM_OC5_SetConfig+0x82>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a15      	ldr	r2, [pc, #84]	@ (80033d0 <TIM_OC5_SetConfig+0xcc>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d003      	beq.n	8003386 <TIM_OC5_SetConfig+0x82>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a14      	ldr	r2, [pc, #80]	@ (80033d4 <TIM_OC5_SetConfig+0xd0>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d109      	bne.n	800339a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800338c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	021b      	lsls	r3, r3, #8
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	4313      	orrs	r3, r2
 8003398:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685a      	ldr	r2, [r3, #4]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	693a      	ldr	r2, [r7, #16]
 80033b2:	621a      	str	r2, [r3, #32]
}
 80033b4:	bf00      	nop
 80033b6:	371c      	adds	r7, #28
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr
 80033c0:	40012c00 	.word	0x40012c00
 80033c4:	40013400 	.word	0x40013400
 80033c8:	40014000 	.word	0x40014000
 80033cc:	40014400 	.word	0x40014400
 80033d0:	40014800 	.word	0x40014800
 80033d4:	40015000 	.word	0x40015000

080033d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80033d8:	b480      	push	{r7}
 80033da:	b087      	sub	sp, #28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003406:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800340a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	021b      	lsls	r3, r3, #8
 8003412:	68fa      	ldr	r2, [r7, #12]
 8003414:	4313      	orrs	r3, r2
 8003416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800341e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	051b      	lsls	r3, r3, #20
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	4313      	orrs	r3, r2
 800342a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a1a      	ldr	r2, [pc, #104]	@ (8003498 <TIM_OC6_SetConfig+0xc0>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d013      	beq.n	800345c <TIM_OC6_SetConfig+0x84>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a19      	ldr	r2, [pc, #100]	@ (800349c <TIM_OC6_SetConfig+0xc4>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d00f      	beq.n	800345c <TIM_OC6_SetConfig+0x84>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a18      	ldr	r2, [pc, #96]	@ (80034a0 <TIM_OC6_SetConfig+0xc8>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d00b      	beq.n	800345c <TIM_OC6_SetConfig+0x84>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a17      	ldr	r2, [pc, #92]	@ (80034a4 <TIM_OC6_SetConfig+0xcc>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d007      	beq.n	800345c <TIM_OC6_SetConfig+0x84>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a16      	ldr	r2, [pc, #88]	@ (80034a8 <TIM_OC6_SetConfig+0xd0>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d003      	beq.n	800345c <TIM_OC6_SetConfig+0x84>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a15      	ldr	r2, [pc, #84]	@ (80034ac <TIM_OC6_SetConfig+0xd4>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d109      	bne.n	8003470 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003462:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	695b      	ldr	r3, [r3, #20]
 8003468:	029b      	lsls	r3, r3, #10
 800346a:	697a      	ldr	r2, [r7, #20]
 800346c:	4313      	orrs	r3, r2
 800346e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	621a      	str	r2, [r3, #32]
}
 800348a:	bf00      	nop
 800348c:	371c      	adds	r7, #28
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	40012c00 	.word	0x40012c00
 800349c:	40013400 	.word	0x40013400
 80034a0:	40014000 	.word	0x40014000
 80034a4:	40014400 	.word	0x40014400
 80034a8:	40014800 	.word	0x40014800
 80034ac:	40015000 	.word	0x40015000

080034b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b087      	sub	sp, #28
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6a1b      	ldr	r3, [r3, #32]
 80034c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	f023 0201 	bic.w	r2, r3, #1
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	699b      	ldr	r3, [r3, #24]
 80034d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f023 030a 	bic.w	r3, r3, #10
 80034ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034ee:	697a      	ldr	r2, [r7, #20]
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	621a      	str	r2, [r3, #32]
}
 8003502:	bf00      	nop
 8003504:	371c      	adds	r7, #28
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800350e:	b480      	push	{r7}
 8003510:	b087      	sub	sp, #28
 8003512:	af00      	add	r7, sp, #0
 8003514:	60f8      	str	r0, [r7, #12]
 8003516:	60b9      	str	r1, [r7, #8]
 8003518:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	f023 0210 	bic.w	r2, r3, #16
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003538:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	031b      	lsls	r3, r3, #12
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	4313      	orrs	r3, r2
 8003542:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800354a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	011b      	lsls	r3, r3, #4
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	4313      	orrs	r3, r2
 8003554:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	621a      	str	r2, [r3, #32]
}
 8003562:	bf00      	nop
 8003564:	371c      	adds	r7, #28
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr

0800356e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800356e:	b480      	push	{r7}
 8003570:	b085      	sub	sp, #20
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
 8003576:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003584:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	4313      	orrs	r3, r2
 800358c:	f043 0307 	orr.w	r3, r3, #7
 8003590:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68fa      	ldr	r2, [r7, #12]
 8003596:	609a      	str	r2, [r3, #8]
}
 8003598:	bf00      	nop
 800359a:	3714      	adds	r7, #20
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b087      	sub	sp, #28
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	607a      	str	r2, [r7, #4]
 80035b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	021a      	lsls	r2, r3, #8
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	431a      	orrs	r2, r3
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	609a      	str	r2, [r3, #8]
}
 80035d8:	bf00      	nop
 80035da:	371c      	adds	r7, #28
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b087      	sub	sp, #28
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f003 031f 	and.w	r3, r3, #31
 80035f6:	2201      	movs	r2, #1
 80035f8:	fa02 f303 	lsl.w	r3, r2, r3
 80035fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a1a      	ldr	r2, [r3, #32]
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	43db      	mvns	r3, r3
 8003606:	401a      	ands	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6a1a      	ldr	r2, [r3, #32]
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	f003 031f 	and.w	r3, r3, #31
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	fa01 f303 	lsl.w	r3, r1, r3
 800361c:	431a      	orrs	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	621a      	str	r2, [r3, #32]
}
 8003622:	bf00      	nop
 8003624:	371c      	adds	r7, #28
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
	...

08003630 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003640:	2b01      	cmp	r3, #1
 8003642:	d101      	bne.n	8003648 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003644:	2302      	movs	r3, #2
 8003646:	e06d      	b.n	8003724 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2202      	movs	r2, #2
 8003654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a30      	ldr	r2, [pc, #192]	@ (8003730 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d009      	beq.n	8003686 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a2f      	ldr	r2, [pc, #188]	@ (8003734 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d004      	beq.n	8003686 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a2d      	ldr	r2, [pc, #180]	@ (8003738 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d108      	bne.n	8003698 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800368c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	4313      	orrs	r3, r2
 8003696:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800369e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a1e      	ldr	r2, [pc, #120]	@ (8003730 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d01d      	beq.n	80036f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036c4:	d018      	beq.n	80036f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a1c      	ldr	r2, [pc, #112]	@ (800373c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d013      	beq.n	80036f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a1a      	ldr	r2, [pc, #104]	@ (8003740 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d00e      	beq.n	80036f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a15      	ldr	r2, [pc, #84]	@ (8003734 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d009      	beq.n	80036f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a16      	ldr	r2, [pc, #88]	@ (8003744 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d004      	beq.n	80036f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a11      	ldr	r2, [pc, #68]	@ (8003738 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d10c      	bne.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	4313      	orrs	r3, r2
 8003708:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68ba      	ldr	r2, [r7, #8]
 8003710:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3714      	adds	r7, #20
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	40012c00 	.word	0x40012c00
 8003734:	40013400 	.word	0x40013400
 8003738:	40015000 	.word	0x40015000
 800373c:	40000400 	.word	0x40000400
 8003740:	40000800 	.word	0x40000800
 8003744:	40014000 	.word	0x40014000

08003748 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003752:	2300      	movs	r3, #0
 8003754:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800375c:	2b01      	cmp	r3, #1
 800375e:	d101      	bne.n	8003764 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003760:	2302      	movs	r3, #2
 8003762:	e06a      	b.n	800383a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	4313      	orrs	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	4313      	orrs	r3, r2
 8003786:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	4313      	orrs	r3, r2
 8003794:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	695b      	ldr	r3, [r3, #20]
 80037bc:	4313      	orrs	r3, r2
 80037be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ca:	4313      	orrs	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	041b      	lsls	r3, r3, #16
 80037da:	4313      	orrs	r3, r2
 80037dc:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a19      	ldr	r2, [pc, #100]	@ (8003848 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d009      	beq.n	80037fc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a17      	ldr	r2, [pc, #92]	@ (800384c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d004      	beq.n	80037fc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a16      	ldr	r2, [pc, #88]	@ (8003850 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d115      	bne.n	8003828 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003806:	051b      	lsls	r3, r3, #20
 8003808:	4313      	orrs	r3, r2
 800380a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	4313      	orrs	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	4313      	orrs	r3, r2
 8003826:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3714      	adds	r7, #20
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	40012c00 	.word	0x40012c00
 800384c:	40013400 	.word	0x40013400
 8003850:	40015000 	.word	0x40015000

08003854 <memset>:
 8003854:	4402      	add	r2, r0
 8003856:	4603      	mov	r3, r0
 8003858:	4293      	cmp	r3, r2
 800385a:	d100      	bne.n	800385e <memset+0xa>
 800385c:	4770      	bx	lr
 800385e:	f803 1b01 	strb.w	r1, [r3], #1
 8003862:	e7f9      	b.n	8003858 <memset+0x4>

08003864 <__libc_init_array>:
 8003864:	b570      	push	{r4, r5, r6, lr}
 8003866:	4d0d      	ldr	r5, [pc, #52]	@ (800389c <__libc_init_array+0x38>)
 8003868:	4c0d      	ldr	r4, [pc, #52]	@ (80038a0 <__libc_init_array+0x3c>)
 800386a:	1b64      	subs	r4, r4, r5
 800386c:	10a4      	asrs	r4, r4, #2
 800386e:	2600      	movs	r6, #0
 8003870:	42a6      	cmp	r6, r4
 8003872:	d109      	bne.n	8003888 <__libc_init_array+0x24>
 8003874:	4d0b      	ldr	r5, [pc, #44]	@ (80038a4 <__libc_init_array+0x40>)
 8003876:	4c0c      	ldr	r4, [pc, #48]	@ (80038a8 <__libc_init_array+0x44>)
 8003878:	f000 f818 	bl	80038ac <_init>
 800387c:	1b64      	subs	r4, r4, r5
 800387e:	10a4      	asrs	r4, r4, #2
 8003880:	2600      	movs	r6, #0
 8003882:	42a6      	cmp	r6, r4
 8003884:	d105      	bne.n	8003892 <__libc_init_array+0x2e>
 8003886:	bd70      	pop	{r4, r5, r6, pc}
 8003888:	f855 3b04 	ldr.w	r3, [r5], #4
 800388c:	4798      	blx	r3
 800388e:	3601      	adds	r6, #1
 8003890:	e7ee      	b.n	8003870 <__libc_init_array+0xc>
 8003892:	f855 3b04 	ldr.w	r3, [r5], #4
 8003896:	4798      	blx	r3
 8003898:	3601      	adds	r6, #1
 800389a:	e7f2      	b.n	8003882 <__libc_init_array+0x1e>
 800389c:	080038fc 	.word	0x080038fc
 80038a0:	080038fc 	.word	0x080038fc
 80038a4:	080038fc 	.word	0x080038fc
 80038a8:	08003900 	.word	0x08003900

080038ac <_init>:
 80038ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ae:	bf00      	nop
 80038b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038b2:	bc08      	pop	{r3}
 80038b4:	469e      	mov	lr, r3
 80038b6:	4770      	bx	lr

080038b8 <_fini>:
 80038b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ba:	bf00      	nop
 80038bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038be:	bc08      	pop	{r3}
 80038c0:	469e      	mov	lr, r3
 80038c2:	4770      	bx	lr
