TimeQuest Timing Analyzer report for 64bitmux
Thu Oct 11 14:50:03 2012
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'inst27|altpll_component|pll|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'CAM_CLKA'
 13. Slow 1200mV 85C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'CAM_CLKA'
 16. Slow 1200mV 85C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'inst27|altpll_component|pll|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_CLKA'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'inst27|altpll_component|pll|clk[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'inst27|altpll_component|pll|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'CAM_CLKA'
 42. Slow 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 44. Slow 1200mV 0C Model Hold: 'CAM_CLKA'
 45. Slow 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'inst27|altpll_component|pll|clk[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'inst27|altpll_component|pll|clk[0]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Output Enable Times
 59. Minimum Output Enable Times
 60. Output Disable Times
 61. Minimum Output Disable Times
 62. Slow 1200mV 0C Model Metastability Report
 63. Fast 1200mV 0C Model Setup Summary
 64. Fast 1200mV 0C Model Hold Summary
 65. Fast 1200mV 0C Model Recovery Summary
 66. Fast 1200mV 0C Model Removal Summary
 67. Fast 1200mV 0C Model Minimum Pulse Width Summary
 68. Fast 1200mV 0C Model Setup: 'inst27|altpll_component|pll|clk[0]'
 69. Fast 1200mV 0C Model Setup: 'CAM_CLKA'
 70. Fast 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 72. Fast 1200mV 0C Model Hold: 'CAM_CLKA'
 73. Fast 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 75. Fast 1200mV 0C Model Hold: 'inst27|altpll_component|pll|clk[0]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'inst27|altpll_component|pll|clk[0]'
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Propagation Delay
 85. Minimum Propagation Delay
 86. Output Enable Times
 87. Minimum Output Enable Times
 88. Output Disable Times
 89. Minimum Output Disable Times
 90. Fast 1200mV 0C Model Metastability Report
 91. Multicorner Timing Analysis Summary
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Progagation Delay
 97. Minimum Progagation Delay
 98. Board Trace Model Assignments
 99. Input Transition Times
100. Slow Corner Signal Integrity Metrics
101. Fast Corner Signal Integrity Metrics
102. Setup Transfers
103. Hold Transfers
104. Report TCCS
105. Report RSKM
106. Unconstrained Paths
107. TimeQuest Timing Analyzer Messages
108. TimeQuest Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; 64bitmux                                                        ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C40F324C8                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; CAM_CLKA                                                     ; Base      ; 6.250   ; 160.0 MHz ; 0.000  ; 3.125  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { CAM_CLKA }                                                     ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Generated ; 12.500  ; 80.0 MHz  ; -3.125 ; 3.125  ; 50.00      ; 2         ; 1           ; -90.0 ;        ;           ;            ; false    ; CAM_CLKA ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] } ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Generated ; 50.000  ; 20.0 MHz  ; -3.125 ; 21.875 ; 50.00      ; 8         ; 1           ; -22.5 ;        ;           ;            ; false    ; CAM_CLKA ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] } ;
; inst27|altpll_component|pll|clk[0]                           ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 16        ; 1           ;       ;        ;           ;            ; false    ; CAM_CLKA ; inst27|altpll_component|pll|inclk[0]                           ; { inst27|altpll_component|pll|clk[0] }                           ;
+--------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; 343.52 MHz ; 343.52 MHz      ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;                                                               ;
; 713.78 MHz ; 250.0 MHz       ; CAM_CLKA                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; inst27|altpll_component|pll|clk[0]                           ; 0.587  ; 0.000         ;
; CAM_CLKA                                                     ; 4.849  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.333  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.098 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 0.451  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.498  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.807  ; 0.000         ;
; inst27|altpll_component|pll|clk[0]                           ; 47.267 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 2.250  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.939  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 24.690 ; 0.000         ;
; inst27|altpll_component|pll|clk[0]                           ; 49.686 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst27|altpll_component|pll|clk[0]'                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.587 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.988     ; 1.421      ;
; 0.917 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.986     ; 1.093      ;
; 0.918 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.986     ; 1.092      ;
; 0.919 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.986     ; 1.091      ;
; 0.920 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.986     ; 1.090      ;
; 0.945 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.986     ; 1.065      ;
; 1.127 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.986     ; 0.883      ;
; 1.128 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.986     ; 0.882      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAM_CLKA'                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 4.849 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.082     ; 1.320      ;
; 4.893 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.082     ; 1.276      ;
; 4.894 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.082     ; 1.275      ;
; 4.932 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.082     ; 1.237      ;
; 4.959 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.083     ; 1.209      ;
; 5.099 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.082     ; 1.070      ;
; 5.237 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.082     ; 0.932      ;
; 5.247 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.082     ; 0.922      ;
; 5.249 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.082     ; 0.920      ;
; 5.261 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.083     ; 0.907      ;
; 5.261 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.083     ; 0.907      ;
; 5.310 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.083     ; 0.858      ;
; 5.310 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.083     ; 0.858      ;
; 5.310 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.083     ; 0.858      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 5.333  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.036     ; 0.882      ;
; 5.333  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.035     ; 0.883      ;
; 5.334  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.033     ; 0.884      ;
; 5.335  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.033     ; 0.883      ;
; 5.335  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.033     ; 0.883      ;
; 5.335  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.033     ; 0.883      ;
; 5.337  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.034     ; 0.880      ;
; 5.338  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.033     ; 0.880      ;
; 9.589  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.164      ; 3.076      ;
; 10.509 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.166      ; 2.158      ;
; 10.607 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.165      ; 2.059      ;
; 10.878 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.164      ; 1.787      ;
; 11.199 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.161      ; 1.463      ;
; 11.204 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.162      ; 1.459      ;
; 11.204 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.162      ; 1.459      ;
; 11.229 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.162      ; 1.434      ;
; 11.325 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 1.094      ;
; 11.325 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 1.094      ;
; 11.534 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.884      ;
; 11.534 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.884      ;
; 11.535 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.883      ;
; 11.535 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.883      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 0.883      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 0.882      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 0.882      ;
; 11.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.538 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 0.881      ;
; 11.538 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 0.881      ;
; 11.538 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 0.881      ;
; 11.539 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 0.880      ;
; 11.539 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 0.880      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 10.098 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.183     ; 2.220      ;
; 10.120 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.197     ; 2.184      ;
; 10.137 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.200     ; 2.164      ;
; 10.323 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.203     ; 1.975      ;
; 10.420 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.200     ; 1.881      ;
; 10.451 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.203     ; 1.847      ;
; 10.876 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.196     ; 1.429      ;
; 10.940 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.202     ; 1.359      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAM_CLKA'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.451 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.746      ;
; 0.463 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.758      ;
; 0.491 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.786      ;
; 0.492 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.787      ;
; 0.517 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.082      ; 0.811      ;
; 0.532 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.082      ; 0.826      ;
; 0.534 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.082      ; 0.828      ;
; 0.656 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.082      ; 0.950      ;
; 0.741 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 1.036      ;
; 0.855 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.082      ; 1.149      ;
; 0.915 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.082      ; 1.209      ;
; 0.923 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.082      ; 1.217      ;
; 0.925 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.082      ; 1.219      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.498 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.501 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.502 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.700 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.700 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.723 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.292      ; 1.227      ;
; 0.738 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.292      ; 1.242      ;
; 0.738 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.292      ; 1.242      ;
; 0.746 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.289      ; 1.247      ;
; 1.016 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.294      ; 1.522      ;
; 1.220 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.295      ; 1.727      ;
; 1.315 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.296      ; 1.823      ;
; 2.139 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.294      ; 2.645      ;
; 6.681 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.131      ; 0.794      ;
; 6.681 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.131      ; 0.794      ;
; 6.681 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.131      ; 0.794      ;
; 6.681 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.130      ; 0.793      ;
; 6.683 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.129      ; 0.794      ;
; 6.683 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.129      ; 0.794      ;
; 6.683 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.128      ; 0.793      ;
; 6.684 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.131      ; 0.797      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.807 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.195      ; 1.234      ;
; 0.877 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.200      ; 1.309      ;
; 1.253 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.194      ; 1.679      ;
; 1.288 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.197      ; 1.717      ;
; 1.411 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.194      ; 1.837      ;
; 1.531 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.197      ; 1.960      ;
; 1.531 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.200      ; 1.963      ;
; 1.579 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.213      ; 2.024      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst27|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; 47.267 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.040      ; 0.794      ;
; 47.268 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.040      ; 0.795      ;
; 47.406 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.040      ; 0.933      ;
; 47.463 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.040      ; 0.990      ;
; 47.465 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.040      ; 0.992      ;
; 47.465 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.040      ; 0.992      ;
; 47.466 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.040      ; 0.993      ;
; 47.777 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.038      ; 1.302      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 2.250 ; 6.250        ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
; 2.874 ; 3.094        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 2.874 ; 3.094        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 2.874 ; 3.094        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 2.875 ; 3.095        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 2.875 ; 3.095        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 2.875 ; 3.095        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 2.875 ; 3.095        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 2.875 ; 3.095        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 2.875 ; 3.095        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 2.875 ; 3.095        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 2.875 ; 3.095        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 2.965 ; 3.153        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 3.050 ; 3.050        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|clk[0]                                     ;
; 3.050 ; 3.050        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|observablevcoout                           ;
; 3.070 ; 3.070        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 3.070 ; 3.070        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 3.070 ; 3.070        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 3.087 ; 3.087        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 3.097 ; 3.097        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 3.097 ; 3.097        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 3.105 ; 3.105        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 3.109 ; 3.109        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|inclk[0]                                   ;
; 3.117 ; 3.117        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 3.125 ; 3.125        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 3.125 ; 3.125        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 3.132 ; 3.132        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 3.141 ; 3.141        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|inclk[0]                                   ;
; 3.143 ; 3.143        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 3.143 ; 3.143        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 3.143 ; 3.143        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 3.144 ; 3.144        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 3.144 ; 3.144        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 3.144 ; 3.144        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 3.144 ; 3.144        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 3.144 ; 3.144        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 3.144 ; 3.144        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 3.144 ; 3.144        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 3.144 ; 3.144        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 3.152 ; 3.152        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 3.152 ; 3.152        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 3.163 ; 3.163        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 3.178 ; 3.178        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 3.178 ; 3.178        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 3.178 ; 3.178        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 3.199 ; 3.199        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|clk[0]                                     ;
; 3.199 ; 3.199        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|observablevcoout                           ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 9                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ;
; 5.939 ; 6.159        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ;
; 5.940 ; 6.160        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 5.940 ; 6.160        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 5.940 ; 6.160        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ;
; 5.940 ; 6.160        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ;
; 5.940 ; 6.160        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ;
; 5.940 ; 6.160        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 5.941 ; 6.161        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
; 5.942 ; 6.162        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 5.942 ; 6.162        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 5.942 ; 6.162        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 5.942 ; 6.162        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 5.942 ; 6.162        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 5.942 ; 6.162        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 5.975 ; 6.133        ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 5.975 ; 6.133        ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 5.975 ; 6.133        ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ;
; 5.975 ; 6.133        ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ;
; 5.975 ; 6.133        ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ;
; 5.975 ; 6.133        ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ;
; 5.976 ; 6.134        ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ;
; 5.977 ; 6.135        ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ;
; 5.999 ; 6.187        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 5.999 ; 6.187        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 5.999 ; 6.187        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ;
; 5.999 ; 6.187        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ;
; 6.000 ; 6.188        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ;
; 6.001 ; 6.189        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ;
; 6.001 ; 6.189        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ;
; 6.002 ; 6.190        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ;
; 6.089 ; 6.309        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ;
; 6.089 ; 6.309        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ;
; 6.089 ; 6.309        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ;
; 6.091 ; 6.311        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 6.091 ; 6.311        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 6.091 ; 6.311        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ;
; 6.091 ; 6.311        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ;
; 6.091 ; 6.311        ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 6.148 ; 6.336        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 6.150 ; 6.338        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
; 6.150 ; 6.338        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 6.150 ; 6.338        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 6.150 ; 6.338        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 6.150 ; 6.338        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 6.150 ; 6.338        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 6.150 ; 6.338        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 6.150 ; 6.338        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ;
; 6.150 ; 6.338        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 6.150 ; 6.338        ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 24.690 ; 24.910       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 24.690 ; 24.910       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 24.690 ; 24.910       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 24.690 ; 24.910       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 24.690 ; 24.910       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 24.690 ; 24.910       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 24.690 ; 24.910       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.693 ; 24.913       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 24.897 ; 25.085       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 24.900 ; 25.088       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 24.900 ; 25.088       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 24.900 ; 25.088       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 24.900 ; 25.088       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 24.900 ; 25.088       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 24.900 ; 25.088       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 24.900 ; 25.088       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.959 ; 24.959       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 24.959 ; 24.959       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 24.959 ; 24.959       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 24.959 ; 24.959       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 24.959 ; 24.959       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 24.959 ; 24.959       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 24.959 ; 24.959       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 24.962 ; 24.962       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 25.032 ; 25.032       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 25.032 ; 25.032       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 25.037 ; 25.037       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 25.040 ; 25.040       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 25.040 ; 25.040       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 25.040 ; 25.040       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 25.040 ; 25.040       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 25.040 ; 25.040       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 25.040 ; 25.040       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 25.040 ; 25.040       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst27|altpll_component|pll|clk[0]'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; 49.686 ; 49.906       ; 0.220          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst19|20                               ;
; 49.686 ; 49.906       ; 0.220          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst20|20                               ;
; 49.686 ; 49.906       ; 0.220          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst21|20                               ;
; 49.686 ; 49.906       ; 0.220          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst22|20                               ;
; 49.686 ; 49.906       ; 0.220          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst23|20                               ;
; 49.686 ; 49.906       ; 0.220          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst24|20                               ;
; 49.686 ; 49.906       ; 0.220          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst25|20                               ;
; 49.686 ; 49.906       ; 0.220          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst52|20                               ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst19|20                               ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst20|20                               ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst21|20                               ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst22|20                               ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst23|20                               ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst24|20                               ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst25|20                               ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst52|20                               ;
; 49.955 ; 49.955       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst19|20|clk                                  ;
; 49.955 ; 49.955       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst20|20|clk                                  ;
; 49.955 ; 49.955       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst21|20|clk                                  ;
; 49.955 ; 49.955       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst22|20|clk                                  ;
; 49.955 ; 49.955       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst23|20|clk                                  ;
; 49.955 ; 49.955       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst24|20|clk                                  ;
; 49.955 ; 49.955       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst25|20|clk                                  ;
; 49.955 ; 49.955       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst52|20|clk                                  ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|inclk[0] ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|outclk   ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|inclk[0] ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|outclk   ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst19|20|clk                                  ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst20|20|clk                                  ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst21|20|clk                                  ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst22|20|clk                                  ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst23|20|clk                                  ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst24|20|clk                                  ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst25|20|clk                                  ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst52|20|clk                                  ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst19|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst20|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst21|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst22|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst23|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst24|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst25|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst52|20                               ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 3.534 ; 3.456 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 3.512 ; 3.434 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; 3.518 ; 3.440 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; 3.507 ; 3.429 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; 3.503 ; 3.425 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; 3.534 ; 3.456 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; 3.517 ; 3.439 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; 3.541 ; 3.463 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -2.846 ; -2.770 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -2.824 ; -2.748 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; -2.830 ; -2.754 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; -2.819 ; -2.743 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; -2.816 ; -2.740 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; -2.846 ; -2.770 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; -2.829 ; -2.753 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; -2.854 ; -2.778 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-------------+------------+--------+--------+------------+------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-------------+------------+--------+--------+------------+------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 6.530  ; 6.597  ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 12.485 ; 12.823 ; Rise       ; CAM_CLKA                           ;
;  Q[1]       ; CAM_CLKA   ; 11.118 ; 10.854 ; Rise       ; CAM_CLKA                           ;
;  Q[2]       ; CAM_CLKA   ; 11.142 ; 10.871 ; Rise       ; CAM_CLKA                           ;
;  Q[3]       ; CAM_CLKA   ; 11.754 ; 12.203 ; Rise       ; CAM_CLKA                           ;
;  Q[4]       ; CAM_CLKA   ; 10.766 ; 10.563 ; Rise       ; CAM_CLKA                           ;
;  Q[5]       ; CAM_CLKA   ; 12.485 ; 12.823 ; Rise       ; CAM_CLKA                           ;
;  Q[6]       ; CAM_CLKA   ; 10.411 ; 10.251 ; Rise       ; CAM_CLKA                           ;
;  Q[7]       ; CAM_CLKA   ; 10.474 ; 10.295 ; Rise       ; CAM_CLKA                           ;
;  Q[8]       ; CAM_CLKA   ; 11.108 ; 10.844 ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 9.650  ; 10.010 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 8.283  ; 8.041  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 8.307  ; 8.058  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 8.919  ; 9.390  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 7.931  ; 7.750  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 9.650  ; 10.010 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 7.576  ; 7.438  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 7.639  ; 7.482  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 8.273  ; 8.031  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 2.243  ;        ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;        ; 2.239  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 2.243  ;        ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;        ; 2.239  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 2.186  ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 2.190  ;        ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 2.185  ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 2.189  ;        ; Fall       ; inst27|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-------------+------------+--------+--------+------------+------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-------------+------------+--------+--------+------------+------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 6.398  ; 6.465  ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 9.723  ; 9.528  ; Rise       ; CAM_CLKA                           ;
;  Q[1]       ; CAM_CLKA   ; 10.402 ; 10.107 ; Rise       ; CAM_CLKA                           ;
;  Q[2]       ; CAM_CLKA   ; 10.426 ; 10.124 ; Rise       ; CAM_CLKA                           ;
;  Q[3]       ; CAM_CLKA   ; 11.066 ; 11.480 ; Rise       ; CAM_CLKA                           ;
;  Q[4]       ; CAM_CLKA   ; 10.063 ; 9.827  ; Rise       ; CAM_CLKA                           ;
;  Q[5]       ; CAM_CLKA   ; 11.769 ; 12.076 ; Rise       ; CAM_CLKA                           ;
;  Q[6]       ; CAM_CLKA   ; 9.723  ; 9.528  ; Rise       ; CAM_CLKA                           ;
;  Q[7]       ; CAM_CLKA   ; 9.784  ; 9.571  ; Rise       ; CAM_CLKA                           ;
;  Q[8]       ; CAM_CLKA   ; 10.392 ; 10.097 ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 6.623  ; 6.381  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 7.302  ; 6.960  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 7.326  ; 6.977  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 7.966  ; 8.333  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 6.963  ; 6.680  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 8.669  ; 8.929  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 6.623  ; 6.381  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 6.684  ; 6.424  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 7.292  ; 6.950  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 1.692  ;        ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;        ; 1.688  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 1.692  ;        ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;        ; 1.688  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 1.638  ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 1.642  ;        ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 1.636  ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 1.640  ;        ; Fall       ; inst27|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 5.235 ;       ;       ; 5.187 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 8.680 ;       ;       ; 8.945 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 7.102 ;       ;       ; 7.101 ;
; EOS_A           ; EOSA           ; 4.930 ;       ;       ; 4.981 ;
; EOS_B           ; EOSB           ; 5.289 ;       ;       ; 5.337 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 7.584 ;       ;       ; 7.710 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.144 ;       ;       ; 7.169 ;
; IO2             ; START_A        ; 5.056 ;       ;       ; 5.118 ;
; IO2             ; START_A(n)     ;       ; 5.052 ; 5.122 ;       ;
; IO2             ; START_B        ; 4.765 ;       ;       ; 4.821 ;
; IO2             ; START_B(n)     ;       ; 4.761 ; 4.825 ;       ;
; IO3             ; PDWN           ; 6.720 ;       ;       ; 7.281 ;
; IO4             ; DTP            ; 8.245 ;       ;       ; 9.092 ;
; IO5             ; IO_5           ; 7.629 ;       ;       ; 7.577 ;
; IO6             ; IO_6           ; 8.025 ;       ;       ; 7.923 ;
; IO7             ; IO_7           ; 8.168 ;       ;       ; 8.430 ;
; IO8             ; IO_8           ; 7.517 ;       ;       ; 7.463 ;
; IO9             ; IO_9           ; 6.762 ;       ;       ; 6.897 ;
; IO10            ; IO_10          ; 6.743 ;       ;       ; 6.850 ;
; IO11            ; IO_11          ; 7.045 ;       ;       ; 7.175 ;
; IO12            ; IO_12          ; 7.496 ;       ;       ; 7.446 ;
; IO13            ; IO_13          ; 6.733 ;       ;       ; 6.859 ;
; IO14            ; IO_14          ; 6.949 ;       ;       ; 7.124 ;
; IO15            ; IO_15          ; 7.585 ;       ;       ; 7.534 ;
; IO16            ; IO_16          ; 8.125 ;       ;       ; 8.392 ;
+-----------------+----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 5.194 ;       ;       ; 5.138 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 8.449 ;       ;       ; 8.700 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 6.908 ;       ;       ; 6.903 ;
; EOS_A           ; EOSA           ; 4.869 ;       ;       ; 4.916 ;
; EOS_B           ; EOSB           ; 5.214 ;       ;       ; 5.259 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 7.372 ;       ;       ; 7.488 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 6.950 ;       ;       ; 6.969 ;
; IO2             ; START_A        ; 4.892 ;       ;       ; 4.953 ;
; IO2             ; START_A(n)     ;       ; 4.888 ; 4.957 ;       ;
; IO2             ; START_B        ; 4.612 ;       ;       ; 4.668 ;
; IO2             ; START_B(n)     ;       ; 4.608 ; 4.672 ;       ;
; IO3             ; PDWN           ; 6.649 ;       ;       ; 7.206 ;
; IO4             ; DTP            ; 8.101 ;       ;       ; 8.937 ;
; IO5             ; IO_5           ; 7.481 ;       ;       ; 7.421 ;
; IO6             ; IO_6           ; 7.861 ;       ;       ; 7.753 ;
; IO7             ; IO_7           ; 8.024 ;       ;       ; 8.279 ;
; IO8             ; IO_8           ; 7.373 ;       ;       ; 7.312 ;
; IO9             ; IO_9           ; 6.615 ;       ;       ; 6.742 ;
; IO10            ; IO_10          ; 6.597 ;       ;       ; 6.698 ;
; IO11            ; IO_11          ; 6.902 ;       ;       ; 7.022 ;
; IO12            ; IO_12          ; 7.352 ;       ;       ; 7.294 ;
; IO13            ; IO_13          ; 6.588 ;       ;       ; 6.706 ;
; IO14            ; IO_14          ; 6.809 ;       ;       ; 6.972 ;
; IO15            ; IO_15          ; 7.438 ;       ;       ; 7.380 ;
; IO16            ; IO_16          ; 7.981 ;       ;       ; 8.240 ;
+-----------------+----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 10.280 ; 10.280 ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 10.965 ; 10.965 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 10.987 ; 10.987 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 10.280 ; 10.280 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 10.624 ; 10.624 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 10.987 ; 10.987 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 10.280 ; 10.280 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 10.634 ; 10.634 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 10.955 ; 10.955 ; Rise       ; CAM_CLKA        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 8.614 ; 8.678 ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 9.272 ; 9.336 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 9.293 ; 9.357 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 8.614 ; 8.678 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 8.944 ; 9.008 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 9.293 ; 9.357 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 8.614 ; 8.678 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 8.954 ; 9.018 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 9.262 ; 9.326 ; Rise       ; CAM_CLKA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 9.981     ; 10.039    ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 10.571    ; 10.629    ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 10.584    ; 10.642    ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 9.981     ; 10.039    ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 10.285    ; 10.343    ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 10.584    ; 10.642    ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 9.981     ; 10.039    ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 10.295    ; 10.353    ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 10.561    ; 10.619    ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 8.329     ; 8.329     ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 8.896     ; 8.896     ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 8.909     ; 8.909     ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 8.329     ; 8.329     ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 8.621     ; 8.621     ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 8.909     ; 8.909     ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 8.329     ; 8.329     ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 8.631     ; 8.631     ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 8.886     ; 8.886     ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                           ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; 360.23 MHz ; 360.23 MHz      ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;                                                               ;
; 752.45 MHz ; 250.0 MHz       ; CAM_CLKA                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; inst27|altpll_component|pll|clk[0]                           ; 0.797  ; 0.000         ;
; CAM_CLKA                                                     ; 4.921  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.435  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.223 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 0.401  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.467  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.708  ; 0.000         ;
; inst27|altpll_component|pll|clk[0]                           ; 47.219 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 2.250  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.946  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 24.697 ; 0.000         ;
; inst27|altpll_component|pll|clk[0]                           ; 49.695 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst27|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.797 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.847     ; 1.353      ;
; 1.149 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.845     ; 1.003      ;
; 1.149 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.845     ; 1.003      ;
; 1.150 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.845     ; 1.002      ;
; 1.151 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.845     ; 1.001      ;
; 1.187 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.845     ; 0.965      ;
; 1.356 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.845     ; 0.796      ;
; 1.356 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.845     ; 0.796      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAM_CLKA'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 4.921 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.074     ; 1.257      ;
; 4.997 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.074     ; 1.181      ;
; 5.000 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.074     ; 1.178      ;
; 5.042 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.074     ; 1.136      ;
; 5.087 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.073     ; 1.092      ;
; 5.202 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.074     ; 0.976      ;
; 5.332 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.074     ; 0.846      ;
; 5.347 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.074     ; 0.831      ;
; 5.349 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.074     ; 0.829      ;
; 5.354 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.073     ; 0.825      ;
; 5.354 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.073     ; 0.825      ;
; 5.409 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.073     ; 0.770      ;
; 5.409 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.073     ; 0.770      ;
; 5.409 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.073     ; 0.770      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 5.435  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.019     ; 0.798      ;
; 5.436  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.019     ; 0.797      ;
; 5.436  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.019     ; 0.797      ;
; 5.436  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.019     ; 0.797      ;
; 5.437  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.018     ; 0.797      ;
; 5.438  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.019     ; 0.795      ;
; 5.439  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.019     ; 0.794      ;
; 5.441  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.017     ; 0.794      ;
; 9.724  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.138      ; 2.916      ;
; 10.591 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.137      ; 2.048      ;
; 10.690 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.139      ; 1.951      ;
; 10.968 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.138      ; 1.672      ;
; 11.273 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.136      ; 1.365      ;
; 11.275 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.135      ; 1.362      ;
; 11.275 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.135      ; 1.362      ;
; 11.305 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.136      ; 1.333      ;
; 11.423 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 1.005      ;
; 11.424 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.073     ; 1.005      ;
; 11.631 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.797      ;
; 11.631 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.797      ;
; 11.631 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.797      ;
; 11.631 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.797      ;
; 11.632 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.796      ;
; 11.632 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.796      ;
; 11.632 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.796      ;
; 11.632 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.073     ; 0.797      ;
; 11.632 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.796      ;
; 11.632 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.796      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.073     ; 0.796      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.634 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.794      ;
; 11.634 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.073     ; 0.795      ;
; 11.634 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.073     ; 0.795      ;
; 11.634 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.073     ; 0.795      ;
; 11.634 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.794      ;
; 11.634 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.794      ;
; 11.634 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.794      ;
; 11.634 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.073     ; 0.795      ;
; 11.634 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.073     ; 0.795      ;
; 11.635 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.073     ; 0.794      ;
; 11.635 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.073     ; 0.794      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 10.223 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.159     ; 2.120      ;
; 10.254 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.172     ; 2.076      ;
; 10.274 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.175     ; 2.053      ;
; 10.451 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.178     ; 1.873      ;
; 10.542 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.175     ; 1.785      ;
; 10.569 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.178     ; 1.755      ;
; 10.971 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.172     ; 1.359      ;
; 11.018 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.177     ; 1.307      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAM_CLKA'                                                             ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.401 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.684      ;
; 0.455 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.723      ;
; 0.475 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.744      ;
; 0.498 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.767      ;
; 0.499 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.768      ;
; 0.608 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.877      ;
; 0.691 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.959      ;
; 0.784 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 1.053      ;
; 0.815 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 1.084      ;
; 0.855 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 1.124      ;
; 0.856 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 1.125      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.467 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.736      ;
; 0.467 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.736      ;
; 0.467 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.736      ;
; 0.467 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.736      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.646 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.915      ;
; 0.646 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.249      ; 1.090      ;
; 0.647 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.657 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.250      ; 1.102      ;
; 0.657 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.250      ; 1.102      ;
; 0.663 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.249      ; 1.107      ;
; 0.903 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.252      ; 1.350      ;
; 1.091 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.253      ; 1.539      ;
; 1.181 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.252      ; 1.628      ;
; 1.939 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.252      ; 2.386      ;
; 6.644 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.126      ; 0.735      ;
; 6.644 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.126      ; 0.735      ;
; 6.647 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.125      ; 0.737      ;
; 6.648 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.126      ; 0.739      ;
; 6.648 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.126      ; 0.739      ;
; 6.648 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.126      ; 0.739      ;
; 6.648 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.126      ; 0.739      ;
; 6.649 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.125      ; 0.739      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.708 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.172      ; 1.095      ;
; 0.788 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.177      ; 1.180      ;
; 1.149 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.171      ; 1.535      ;
; 1.181 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.174      ; 1.570      ;
; 1.279 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.171      ; 1.665      ;
; 1.377 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.176      ; 1.768      ;
; 1.387 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.174      ; 1.776      ;
; 1.440 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.189      ; 1.844      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst27|altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; 47.219 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.049      ; 0.738      ;
; 47.219 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.049      ; 0.738      ;
; 47.346 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.049      ; 0.865      ;
; 47.392 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.049      ; 0.911      ;
; 47.394 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.049      ; 0.913      ;
; 47.394 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.049      ; 0.913      ;
; 47.395 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.049      ; 0.914      ;
; 47.657 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.047      ; 1.174      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 2.250 ; 6.250        ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 2.888 ; 3.104        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 2.959 ; 3.143        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 2.959 ; 3.143        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 2.959 ; 3.143        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 2.959 ; 3.143        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 2.959 ; 3.143        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 2.959 ; 3.143        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 2.959 ; 3.143        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 2.959 ; 3.143        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 2.960 ; 3.144        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 2.960 ; 3.144        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 2.960 ; 3.144        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 3.023 ; 3.023        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|clk[0]                                     ;
; 3.023 ; 3.023        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|observablevcoout                           ;
; 3.037 ; 3.037        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 3.037 ; 3.037        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 3.037 ; 3.037        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 3.087 ; 3.087        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 3.090 ; 3.090        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 3.090 ; 3.090        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 3.092 ; 3.092        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 3.099 ; 3.099        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|inclk[0]                                   ;
; 3.109 ; 3.109        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 3.125 ; 3.125        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 3.125 ; 3.125        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 3.140 ; 3.140        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 3.150 ; 3.150        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|inclk[0]                                   ;
; 3.157 ; 3.157        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 3.157 ; 3.157        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 3.157 ; 3.157        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 3.158 ; 3.158        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 3.158 ; 3.158        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 3.158 ; 3.158        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 3.158 ; 3.158        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 3.158 ; 3.158        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 3.158 ; 3.158        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 3.158 ; 3.158        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 3.158 ; 3.158        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 3.160 ; 3.160        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 3.160 ; 3.160        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 3.163 ; 3.163        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 3.209 ; 3.209        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 3.209 ; 3.209        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 3.209 ; 3.209        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 3.225 ; 3.225        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|clk[0]                                     ;
; 3.225 ; 3.225        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|observablevcoout                           ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 3.763 ; 6.250        ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 9                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.946 ; 6.162        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ;
; 5.946 ; 6.162        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ;
; 5.946 ; 6.162        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ;
; 5.946 ; 6.162        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ;
; 5.946 ; 6.162        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ;
; 5.946 ; 6.162        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 5.947 ; 6.163        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 5.992 ; 6.176        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ;
; 5.993 ; 6.177        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 5.993 ; 6.177        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 5.993 ; 6.177        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ;
; 5.993 ; 6.177        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ;
; 5.993 ; 6.177        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ;
; 5.993 ; 6.177        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ;
; 5.993 ; 6.177        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ;
; 5.999 ; 6.154        ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 5.999 ; 6.154        ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ;
; 6.000 ; 6.155        ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 6.000 ; 6.155        ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ;
; 6.000 ; 6.155        ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ;
; 6.000 ; 6.155        ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ;
; 6.000 ; 6.155        ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ;
; 6.001 ; 6.156        ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ;
; 6.102 ; 6.318        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 6.102 ; 6.318        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ;
; 6.103 ; 6.319        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ;
; 6.103 ; 6.319        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ;
; 6.103 ; 6.319        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ;
; 6.103 ; 6.319        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ;
; 6.104 ; 6.320        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 6.104 ; 6.320        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 6.148 ; 6.332        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ;
; 6.149 ; 6.333        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 24.697 ; 24.913       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 24.697 ; 24.913       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 24.697 ; 24.913       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 24.697 ; 24.913       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 24.697 ; 24.913       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 24.697 ; 24.913       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 24.697 ; 24.913       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 24.697 ; 24.913       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.900 ; 25.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 24.900 ; 25.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 24.900 ; 25.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 24.900 ; 25.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 24.900 ; 25.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 24.900 ; 25.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 24.900 ; 25.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 24.900 ; 25.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 24.969 ; 24.969       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 24.969 ; 24.969       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 25.030 ; 25.030       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 25.030 ; 25.030       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 25.033 ; 25.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 25.033 ; 25.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 25.033 ; 25.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 25.033 ; 25.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 25.033 ; 25.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 25.033 ; 25.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 25.033 ; 25.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 25.033 ; 25.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst27|altpll_component|pll|clk[0]'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; 49.695 ; 49.911       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst19|20                               ;
; 49.695 ; 49.911       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst20|20                               ;
; 49.695 ; 49.911       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst21|20                               ;
; 49.695 ; 49.911       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst22|20                               ;
; 49.695 ; 49.911       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst23|20                               ;
; 49.695 ; 49.911       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst24|20                               ;
; 49.695 ; 49.911       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst25|20                               ;
; 49.695 ; 49.911       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst52|20                               ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst19|20                               ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst20|20                               ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst21|20                               ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst22|20                               ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst23|20                               ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst24|20                               ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst25|20                               ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst52|20                               ;
; 49.965 ; 49.965       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst19|20|clk                                  ;
; 49.965 ; 49.965       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst20|20|clk                                  ;
; 49.965 ; 49.965       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst21|20|clk                                  ;
; 49.965 ; 49.965       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst22|20|clk                                  ;
; 49.965 ; 49.965       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst23|20|clk                                  ;
; 49.965 ; 49.965       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst24|20|clk                                  ;
; 49.965 ; 49.965       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst25|20|clk                                  ;
; 49.965 ; 49.965       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst52|20|clk                                  ;
; 49.968 ; 49.968       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|inclk[0] ;
; 49.968 ; 49.968       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|outclk   ;
; 50.031 ; 50.031       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|inclk[0] ;
; 50.031 ; 50.031       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|outclk   ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst19|20|clk                                  ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst20|20|clk                                  ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst21|20|clk                                  ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst22|20|clk                                  ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst23|20|clk                                  ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst24|20|clk                                  ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst25|20|clk                                  ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst52|20|clk                                  ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst19|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst20|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst21|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst22|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst23|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst24|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst25|20                               ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst52|20                               ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 3.378 ; 3.302 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 3.356 ; 3.280 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; 3.362 ; 3.286 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; 3.351 ; 3.275 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; 3.349 ; 3.273 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; 3.378 ; 3.302 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; 3.361 ; 3.285 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; 3.389 ; 3.313 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -2.767 ; -2.694 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -2.744 ; -2.671 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; -2.750 ; -2.677 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; -2.739 ; -2.666 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; -2.738 ; -2.665 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; -2.767 ; -2.694 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; -2.749 ; -2.676 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; -2.778 ; -2.705 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-------------+------------+--------+--------+------------+------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-------------+------------+--------+--------+------------+------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 6.242  ; 6.278  ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 12.037 ; 12.103 ; Rise       ; CAM_CLKA                           ;
;  Q[1]       ; CAM_CLKA   ; 10.669 ; 10.136 ; Rise       ; CAM_CLKA                           ;
;  Q[2]       ; CAM_CLKA   ; 10.694 ; 10.151 ; Rise       ; CAM_CLKA                           ;
;  Q[3]       ; CAM_CLKA   ; 11.328 ; 11.547 ; Rise       ; CAM_CLKA                           ;
;  Q[4]       ; CAM_CLKA   ; 10.329 ; 9.872  ; Rise       ; CAM_CLKA                           ;
;  Q[5]       ; CAM_CLKA   ; 12.037 ; 12.103 ; Rise       ; CAM_CLKA                           ;
;  Q[6]       ; CAM_CLKA   ; 9.986  ; 9.595  ; Rise       ; CAM_CLKA                           ;
;  Q[7]       ; CAM_CLKA   ; 10.045 ; 9.638  ; Rise       ; CAM_CLKA                           ;
;  Q[8]       ; CAM_CLKA   ; 10.659 ; 10.126 ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 9.491  ; 9.556  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 8.123  ; 7.589  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 8.148  ; 7.604  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 8.782  ; 9.000  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 7.783  ; 7.325  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 9.491  ; 9.556  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 7.440  ; 7.048  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 7.499  ; 7.091  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 8.113  ; 7.579  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 2.112  ;        ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;        ; 2.109  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 2.113  ;        ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;        ; 2.110  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 2.047  ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 2.050  ;        ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 2.048  ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 2.051  ;        ; Fall       ; inst27|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-------------+------------+--------+--------+------------+------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-------------+------------+--------+--------+------------+------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 6.125  ; 6.162  ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 9.263  ; 8.940  ; Rise       ; CAM_CLKA                           ;
;  Q[1]       ; CAM_CLKA   ; 9.919  ; 9.460  ; Rise       ; CAM_CLKA                           ;
;  Q[2]       ; CAM_CLKA   ; 9.944  ; 9.475  ; Rise       ; CAM_CLKA                           ;
;  Q[3]       ; CAM_CLKA   ; 10.606 ; 10.892 ; Rise       ; CAM_CLKA                           ;
;  Q[4]       ; CAM_CLKA   ; 9.593  ; 9.206  ; Rise       ; CAM_CLKA                           ;
;  Q[5]       ; CAM_CLKA   ; 11.287 ; 11.426 ; Rise       ; CAM_CLKA                           ;
;  Q[6]       ; CAM_CLKA   ; 9.263  ; 8.940  ; Rise       ; CAM_CLKA                           ;
;  Q[7]       ; CAM_CLKA   ; 9.321  ; 8.981  ; Rise       ; CAM_CLKA                           ;
;  Q[8]       ; CAM_CLKA   ; 9.909  ; 9.450  ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 6.568  ; 6.112  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 7.224  ; 6.632  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 7.249  ; 6.647  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 7.911  ; 8.064  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 6.898  ; 6.378  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 8.592  ; 8.598  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 6.568  ; 6.112  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 6.626  ; 6.153  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 7.214  ; 6.622  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 1.634  ;        ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;        ; 1.631  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 1.634  ;        ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;        ; 1.631  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 1.570  ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 1.573  ;        ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 1.571  ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 1.574  ;        ; Fall       ; inst27|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 5.116 ;       ;       ; 5.160 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 8.134 ;       ;       ; 8.205 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 6.606 ;       ;       ; 6.474 ;
; EOS_A           ; EOSA           ; 4.756 ;       ;       ; 4.929 ;
; EOS_B           ; EOSB           ; 5.080 ;       ;       ; 5.279 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 7.035 ;       ;       ; 7.032 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 6.657 ;       ;       ; 6.538 ;
; IO2             ; START_A        ; 4.584 ;       ;       ; 4.856 ;
; IO2             ; START_A(n)     ;       ; 4.581 ; 4.859 ;       ;
; IO2             ; START_B        ; 4.336 ;       ;       ; 4.544 ;
; IO2             ; START_B(n)     ;       ; 4.333 ; 4.547 ;       ;
; IO3             ; PDWN           ; 6.547 ;       ;       ; 7.213 ;
; IO4             ; DTP            ; 7.833 ;       ;       ; 8.588 ;
; IO5             ; IO_5           ; 7.232 ;       ;       ; 7.062 ;
; IO6             ; IO_6           ; 7.602 ;       ;       ; 7.374 ;
; IO7             ; IO_7           ; 7.777 ;       ;       ; 7.926 ;
; IO8             ; IO_8           ; 7.127 ;       ;       ; 6.959 ;
; IO9             ; IO_9           ; 6.365 ;       ;       ; 6.385 ;
; IO10            ; IO_10          ; 6.346 ;       ;       ; 6.345 ;
; IO11            ; IO_11          ; 6.658 ;       ;       ; 6.664 ;
; IO12            ; IO_12          ; 7.105 ;       ;       ; 6.941 ;
; IO13            ; IO_13          ; 6.342 ;       ;       ; 6.352 ;
; IO14            ; IO_14          ; 6.540 ;       ;       ; 6.622 ;
; IO15            ; IO_15          ; 7.188 ;       ;       ; 7.022 ;
; IO16            ; IO_16          ; 7.734 ;       ;       ; 7.887 ;
+-----------------+----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 5.080 ;       ;       ; 5.113 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 7.927 ;       ;       ; 7.993 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 6.434 ;       ;       ; 6.305 ;
; EOS_A           ; EOSA           ; 4.702 ;       ;       ; 4.866 ;
; EOS_B           ; EOSB           ; 5.013 ;       ;       ; 5.203 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 6.848 ;       ;       ; 6.841 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 6.484 ;       ;       ; 6.367 ;
; IO2             ; START_A        ; 4.440 ;       ;       ; 4.702 ;
; IO2             ; START_A(n)     ;       ; 4.437 ; 4.705 ;       ;
; IO2             ; START_B        ; 4.201 ;       ;       ; 4.402 ;
; IO2             ; START_B(n)     ;       ; 4.198 ; 4.405 ;       ;
; IO3             ; PDWN           ; 6.483 ;       ;       ; 7.141 ;
; IO4             ; DTP            ; 7.706 ;       ;       ; 8.454 ;
; IO5             ; IO_5           ; 7.102 ;       ;       ; 6.931 ;
; IO6             ; IO_6           ; 7.458 ;       ;       ; 7.230 ;
; IO7             ; IO_7           ; 7.652 ;       ;       ; 7.799 ;
; IO8             ; IO_8           ; 7.002 ;       ;       ; 6.832 ;
; IO9             ; IO_9           ; 6.237 ;       ;       ; 6.254 ;
; IO10            ; IO_10          ; 6.219 ;       ;       ; 6.217 ;
; IO11            ; IO_11          ; 6.531 ;       ;       ; 6.533 ;
; IO12            ; IO_12          ; 6.979 ;       ;       ; 6.814 ;
; IO13            ; IO_13          ; 6.215 ;       ;       ; 6.224 ;
; IO14            ; IO_14          ; 6.417 ;       ;       ; 6.493 ;
; IO15            ; IO_15          ; 7.059 ;       ;       ; 6.891 ;
; IO16            ; IO_16          ; 7.609 ;       ;       ; 7.760 ;
+-----------------+----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 9.437  ; 9.437  ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 10.105 ; 10.105 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 10.127 ; 10.127 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 9.437  ; 9.437  ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 9.760  ; 9.760  ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 10.127 ; 10.127 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 9.437  ; 9.437  ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 9.770  ; 9.770  ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 10.095 ; 10.095 ; Rise       ; CAM_CLKA        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 8.168 ; 8.149 ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 8.809 ; 8.790 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 8.831 ; 8.812 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 8.168 ; 8.149 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 8.478 ; 8.459 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 8.831 ; 8.812 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 8.168 ; 8.149 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 8.488 ; 8.469 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 8.799 ; 8.780 ; Rise       ; CAM_CLKA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 8.930     ; 9.003     ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 9.466     ; 9.539     ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 9.479     ; 9.552     ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 8.930     ; 9.003     ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 9.203     ; 9.276     ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 9.479     ; 9.552     ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 8.930     ; 9.003     ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 9.213     ; 9.286     ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 9.456     ; 9.529     ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 7.743     ; 7.743     ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 8.258     ; 8.258     ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 8.271     ; 8.271     ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 7.743     ; 7.743     ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 8.006     ; 8.006     ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 8.271     ; 8.271     ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 7.743     ; 7.743     ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 8.016     ; 8.016     ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 8.248     ; 8.248     ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; inst27|altpll_component|pll|clk[0]                           ; 1.878  ; 0.000         ;
; CAM_CLKA                                                     ; 5.636  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.805  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 11.381 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 0.186  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.191  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.291  ; 0.000         ;
; inst27|altpll_component|pll|clk[0]                           ; 46.931 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 2.250  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.023  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 24.782 ; 0.000         ;
; inst27|altpll_component|pll|clk[0]                           ; 49.781 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst27|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; 1.878 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.473     ; 0.631      ;
; 2.067 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.470     ; 0.445      ;
; 2.073 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.470     ; 0.439      ;
; 2.074 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.470     ; 0.438      ;
; 2.074 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.470     ; 0.438      ;
; 2.076 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.470     ; 0.436      ;
; 2.138 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.470     ; 0.374      ;
; 2.140 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; 3.125        ; -0.470     ; 0.372      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAM_CLKA'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 5.636 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.038     ; 0.563      ;
; 5.669 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.038     ; 0.530      ;
; 5.670 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.038     ; 0.529      ;
; 5.671 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.038     ; 0.528      ;
; 5.685 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.037     ; 0.515      ;
; 5.761 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.038     ; 0.438      ;
; 5.807 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.038     ; 0.392      ;
; 5.808 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.038     ; 0.391      ;
; 5.813 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.038     ; 0.386      ;
; 5.822 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.037     ; 0.378      ;
; 5.822 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.037     ; 0.378      ;
; 5.841 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.037     ; 0.359      ;
; 5.841 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.037     ; 0.359      ;
; 5.841 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 6.250        ; -0.037     ; 0.359      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 5.805  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.056     ; 0.376      ;
; 5.806  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.056     ; 0.375      ;
; 5.806  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.056     ; 0.375      ;
; 5.806  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.056     ; 0.375      ;
; 5.806  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.056     ; 0.375      ;
; 5.809  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.056     ; 0.372      ;
; 5.810  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.056     ; 0.371      ;
; 5.810  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.056     ; 0.371      ;
; 11.226 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.090      ; 1.351      ;
; 11.684 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.090      ; 0.893      ;
; 11.720 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.091      ; 0.858      ;
; 11.832 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.090      ; 0.745      ;
; 11.984 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.088      ; 0.591      ;
; 11.987 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.087      ; 0.587      ;
; 11.987 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.087      ; 0.587      ;
; 11.993 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; 0.088      ; 0.582      ;
; 12.009 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.441      ;
; 12.009 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.441      ;
; 12.074 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.375      ;
; 12.075 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.375      ;
; 12.075 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.375      ;
; 12.075 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.374      ;
; 12.075 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.374      ;
; 12.076 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.374      ;
; 12.076 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.373      ;
; 12.076 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.373      ;
; 12.076 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.373      ;
; 12.076 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.373      ;
; 12.076 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.373      ;
; 12.076 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.374      ;
; 12.076 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.373      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.373      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.373      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.373      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.373      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.373      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.373      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.373      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.372      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.372      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.373      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.373      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.372      ;
; 12.077 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.372      ;
; 12.078 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.372      ;
; 12.078 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.372      ;
; 12.078 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.372      ;
; 12.078 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.371      ;
; 12.078 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.371      ;
; 12.078 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.372      ;
; 12.078 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.372      ;
; 12.078 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.372      ;
; 12.078 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.372      ;
; 12.078 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.372      ;
; 12.079 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.371      ;
; 12.079 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.371      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 11.381 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.093     ; 1.013      ;
; 11.403 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.096     ; 0.988      ;
; 11.421 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.080     ; 0.986      ;
; 11.476 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.100     ; 0.911      ;
; 11.531 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.096     ; 0.860      ;
; 11.547 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.100     ; 0.840      ;
; 11.760 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.093     ; 0.634      ;
; 11.813 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.099     ; 0.575      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAM_CLKA'                                                             ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.186 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.319      ;
; 0.208 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.038      ; 0.330      ;
; 0.209 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.038      ; 0.331      ;
; 0.212 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.038      ; 0.334      ;
; 0.266 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.038      ; 0.388      ;
; 0.297 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.418      ;
; 0.324 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.038      ; 0.446      ;
; 0.343 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.038      ; 0.465      ;
; 0.344 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.038      ; 0.466      ;
; 0.361 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.038      ; 0.483      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.191 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.269 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.315 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.149      ; 0.548      ;
; 0.320 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.149      ; 0.553      ;
; 0.320 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.149      ; 0.553      ;
; 0.325 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.148      ; 0.557      ;
; 0.460 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.151      ; 0.695      ;
; 0.568 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.151      ; 0.803      ;
; 0.584 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.151      ; 0.819      ;
; 0.963 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.151      ; 1.198      ;
; 6.438 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.020      ; 0.312      ;
; 6.438 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.020      ; 0.312      ;
; 6.439 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.021      ; 0.314      ;
; 6.439 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.022      ; 0.315      ;
; 6.440 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.021      ; 0.315      ;
; 6.440 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.022      ; 0.316      ;
; 6.441 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.020      ; 0.315      ;
; 6.441 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.020      ; 0.315      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.291 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.092      ; 0.487      ;
; 0.336 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.097      ; 0.537      ;
; 0.514 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.091      ; 0.709      ;
; 0.521 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.095      ; 0.720      ;
; 0.574 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.090      ; 0.768      ;
; 0.625 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.110      ; 0.839      ;
; 0.643 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.097      ; 0.844      ;
; 0.645 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.094      ; 0.843      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst27|altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; 46.931 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.024      ; 0.314      ;
; 46.932 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.024      ; 0.315      ;
; 46.990 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.024      ; 0.373      ;
; 47.003 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.024      ; 0.386      ;
; 47.004 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.024      ; 0.387      ;
; 47.004 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.024      ; 0.387      ;
; 47.006 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.024      ; 0.389      ;
; 47.154 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0] ; -46.875      ; 0.021      ; 0.534      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 2.250 ; 6.250        ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 2.569 ; 2.753        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|clk[0]                                     ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|observablevcoout                           ;
; 2.714 ; 2.714        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 2.714 ; 2.714        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 2.714 ; 2.714        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 2.743 ; 2.743        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 2.748 ; 2.748        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 2.749 ; 2.749        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 2.752 ; 2.752        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|inclk[0]                                   ;
; 2.757 ; 2.757        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 2.757 ; 2.757        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 3.125 ; 3.125        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 3.125 ; 3.125        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 3.280 ; 3.496        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 3.492 ; 3.492        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 3.492 ; 3.492        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 3.498 ; 3.498        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|inclk[0]                                   ;
; 3.500 ; 3.500        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 3.501 ; 3.501        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 3.507 ; 3.507        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 3.534 ; 3.534        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 3.534 ; 3.534        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 3.534 ; 3.534        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 3.541 ; 3.541        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|clk[0]                                     ;
; 3.541 ; 3.541        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|pll|observablevcoout                           ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 4.250 ; 6.250        ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 9                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.023 ; 6.239        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 6.023 ; 6.239        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 6.023 ; 6.239        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ;
; 6.023 ; 6.239        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ;
; 6.023 ; 6.239        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ;
; 6.024 ; 6.240        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ;
; 6.024 ; 6.240        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ;
; 6.024 ; 6.240        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 6.032 ; 6.248        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 6.033 ; 6.249        ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 6.065 ; 6.249        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 6.066 ; 6.250        ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 24.782 ; 24.998       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 24.783 ; 24.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 24.783 ; 24.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 24.783 ; 24.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 24.783 ; 24.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 24.783 ; 24.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 24.783 ; 24.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 24.783 ; 24.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.814 ; 24.998       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 24.814 ; 24.998       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 24.814 ; 24.998       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 24.814 ; 24.998       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 24.814 ; 24.998       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 24.814 ; 24.998       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 24.814 ; 24.998       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.815 ; 24.999       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 24.994 ; 24.994       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 24.994 ; 24.994       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 24.994 ; 24.994       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 24.994 ; 24.994       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 24.994 ; 24.994       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 24.994 ; 24.994       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 24.994 ; 24.994       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 24.995 ; 24.995       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 24.996 ; 24.996       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 24.996 ; 24.996       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 25.004 ; 25.004       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 25.004 ; 25.004       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 25.004 ; 25.004       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 25.005 ; 25.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 25.005 ; 25.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 25.005 ; 25.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 25.005 ; 25.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 25.005 ; 25.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 25.005 ; 25.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 25.005 ; 25.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst27|altpll_component|pll|clk[0]'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst19|20                               ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst20|20                               ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst21|20                               ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst22|20                               ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst23|20                               ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst24|20                               ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst25|20                               ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst52|20                               ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst19|20                               ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst20|20                               ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst21|20                               ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst22|20                               ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst23|20                               ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst24|20                               ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst25|20                               ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst52|20                               ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|inclk[0] ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|outclk   ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst19|20|clk                                  ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst20|20|clk                                  ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst21|20|clk                                  ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst22|20|clk                                  ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst23|20|clk                                  ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst24|20|clk                                  ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst25|20|clk                                  ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst52|20|clk                                  ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst19|20|clk                                  ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst20|20|clk                                  ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst21|20|clk                                  ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst22|20|clk                                  ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst23|20|clk                                  ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst24|20|clk                                  ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst25|20|clk                                  ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst52|20|clk                                  ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|inclk[0] ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|pll|clk[0] ; Rise       ; inst27|altpll_component|_clk0~clkctrl|outclk   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst19|20                               ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst20|20                               ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst21|20                               ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst22|20                               ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst23|20                               ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst24|20                               ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst25|20                               ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|pll|clk[0] ; Rise       ; 74374b:inst52|20                               ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 3.415 ; 3.385 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 3.392 ; 3.362 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; 3.399 ; 3.369 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; 3.388 ; 3.358 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; 3.386 ; 3.356 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; 3.415 ; 3.385 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; 3.398 ; 3.368 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; 3.425 ; 3.395 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -3.098 ; -3.069 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -3.076 ; -3.047 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; -3.082 ; -3.053 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; -3.071 ; -3.042 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; -3.070 ; -3.041 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; -3.098 ; -3.069 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; -3.081 ; -3.052 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; -3.109 ; -3.080 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-------------+------------+-------+-------+------------+------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-------------+------------+-------+-------+------------+------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 3.168 ; 3.247 ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 5.895 ; 6.487 ; Rise       ; CAM_CLKA                           ;
;  Q[1]       ; CAM_CLKA   ; 5.026 ; 5.221 ; Rise       ; CAM_CLKA                           ;
;  Q[2]       ; CAM_CLKA   ; 5.042 ; 5.239 ; Rise       ; CAM_CLKA                           ;
;  Q[3]       ; CAM_CLKA   ; 5.596 ; 6.163 ; Rise       ; CAM_CLKA                           ;
;  Q[4]       ; CAM_CLKA   ; 4.878 ; 5.067 ; Rise       ; CAM_CLKA                           ;
;  Q[5]       ; CAM_CLKA   ; 5.895 ; 6.487 ; Rise       ; CAM_CLKA                           ;
;  Q[6]       ; CAM_CLKA   ; 4.743 ; 4.915 ; Rise       ; CAM_CLKA                           ;
;  Q[7]       ; CAM_CLKA   ; 4.763 ; 4.948 ; Rise       ; CAM_CLKA                           ;
;  Q[8]       ; CAM_CLKA   ; 5.016 ; 5.211 ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 4.506 ; 5.151 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 3.637 ; 3.885 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 3.653 ; 3.903 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 4.207 ; 4.827 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 3.489 ; 3.731 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 4.506 ; 5.151 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 3.354 ; 3.579 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 3.374 ; 3.612 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 3.627 ; 3.875 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 1.151 ;       ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;       ; 1.153 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 1.152 ;       ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;       ; 1.154 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;       ; 1.176 ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 1.174 ;       ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;       ; 1.177 ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 1.175 ;       ; Fall       ; inst27|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-------------+------------+-------+-------+------------+------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-------------+------------+-------+-------+------------+------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 3.108 ; 3.185 ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 4.448 ; 4.547 ; Rise       ; CAM_CLKA                           ;
;  Q[1]       ; CAM_CLKA   ; 4.720 ; 4.841 ; Rise       ; CAM_CLKA                           ;
;  Q[2]       ; CAM_CLKA   ; 4.736 ; 4.859 ; Rise       ; CAM_CLKA                           ;
;  Q[3]       ; CAM_CLKA   ; 5.301 ; 5.795 ; Rise       ; CAM_CLKA                           ;
;  Q[4]       ; CAM_CLKA   ; 4.578 ; 4.693 ; Rise       ; CAM_CLKA                           ;
;  Q[5]       ; CAM_CLKA   ; 5.589 ; 6.106 ; Rise       ; CAM_CLKA                           ;
;  Q[6]       ; CAM_CLKA   ; 4.448 ; 4.547 ; Rise       ; CAM_CLKA                           ;
;  Q[7]       ; CAM_CLKA   ; 4.468 ; 4.579 ; Rise       ; CAM_CLKA                           ;
;  Q[8]       ; CAM_CLKA   ; 4.710 ; 4.831 ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 2.921 ; 3.088 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 3.193 ; 3.382 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 3.209 ; 3.400 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 3.774 ; 4.336 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 3.051 ; 3.234 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 4.062 ; 4.647 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 2.921 ; 3.088 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 2.941 ; 3.120 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 3.183 ; 3.372 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 0.880 ;       ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;       ; 0.882 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 0.880 ;       ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;       ; 0.882 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;       ; 0.903 ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 0.901 ;       ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;       ; 0.904 ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 0.902 ;       ; Fall       ; inst27|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 2.621 ;       ;       ; 2.618 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 4.246 ;       ;       ; 4.559 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 3.528 ;       ;       ; 3.694 ;
; EOS_A           ; EOSA           ; 2.439 ;       ;       ; 2.738 ;
; EOS_B           ; EOSB           ; 2.633 ;       ;       ; 2.900 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 3.806 ;       ;       ; 4.032 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.567 ;       ;       ; 3.750 ;
; IO2             ; START_A        ; 2.659 ;       ;       ; 2.825 ;
; IO2             ; START_A(n)     ;       ; 2.661 ; 2.823 ;       ;
; IO2             ; START_B        ; 2.508 ;       ;       ; 2.699 ;
; IO2             ; START_B(n)     ;       ; 2.510 ; 2.697 ;       ;
; IO3             ; PDWN           ; 3.699 ;       ;       ; 4.048 ;
; IO4             ; DTP            ; 4.245 ;       ;       ; 5.236 ;
; IO5             ; IO_5           ; 3.743 ;       ;       ; 3.931 ;
; IO6             ; IO_6           ; 3.912 ;       ;       ; 4.115 ;
; IO7             ; IO_7           ; 4.204 ;       ;       ; 4.843 ;
; IO8             ; IO_8           ; 3.687 ;       ;       ; 3.867 ;
; IO9             ; IO_9           ; 3.284 ;       ;       ; 3.830 ;
; IO10            ; IO_10          ; 3.266 ;       ;       ; 3.806 ;
; IO11            ; IO_11          ; 3.463 ;       ;       ; 3.992 ;
; IO12            ; IO_12          ; 3.667 ;       ;       ; 3.847 ;
; IO13            ; IO_13          ; 3.277 ;       ;       ; 3.817 ;
; IO14            ; IO_14          ; 3.439 ;       ;       ; 3.980 ;
; IO15            ; IO_15          ; 3.712 ;       ;       ; 3.898 ;
; IO16            ; IO_16          ; 4.163 ;       ;       ; 4.802 ;
+-----------------+----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 2.601 ;       ;       ; 2.598 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 4.136 ;       ;       ; 4.435 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 3.437 ;       ;       ; 3.596 ;
; EOS_A           ; EOSA           ; 2.409 ;       ;       ; 2.711 ;
; EOS_B           ; EOSB           ; 2.596 ;       ;       ; 2.867 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 3.705 ;       ;       ; 3.921 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.475 ;       ;       ; 3.650 ;
; IO2             ; START_A        ; 2.570 ;       ;       ; 2.744 ;
; IO2             ; START_A(n)     ;       ; 2.572 ; 2.742 ;       ;
; IO2             ; START_B        ; 2.424 ;       ;       ; 2.623 ;
; IO2             ; START_B(n)     ;       ; 2.426 ; 2.621 ;       ;
; IO3             ; PDWN           ; 3.663 ;       ;       ; 4.016 ;
; IO4             ; DTP            ; 4.173 ;       ;       ; 5.159 ;
; IO5             ; IO_5           ; 3.675 ;       ;       ; 3.855 ;
; IO6             ; IO_6           ; 3.836 ;       ;       ; 4.032 ;
; IO7             ; IO_7           ; 4.138 ;       ;       ; 4.769 ;
; IO8             ; IO_8           ; 3.621 ;       ;       ; 3.793 ;
; IO9             ; IO_9           ; 3.216 ;       ;       ; 3.755 ;
; IO10            ; IO_10          ; 3.199 ;       ;       ; 3.732 ;
; IO11            ; IO_11          ; 3.393 ;       ;       ; 3.918 ;
; IO12            ; IO_12          ; 3.600 ;       ;       ; 3.773 ;
; IO13            ; IO_13          ; 3.209 ;       ;       ; 3.743 ;
; IO14            ; IO_14          ; 3.369 ;       ;       ; 3.905 ;
; IO15            ; IO_15          ; 3.644 ;       ;       ; 3.823 ;
; IO16            ; IO_16          ; 4.097 ;       ;       ; 4.729 ;
+-----------------+----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 5.453 ; 5.429 ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 5.733 ; 5.709 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 5.751 ; 5.727 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 5.453 ; 5.429 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 5.589 ; 5.565 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 5.751 ; 5.727 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 5.453 ; 5.429 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 5.599 ; 5.575 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 5.723 ; 5.699 ; Rise       ; CAM_CLKA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 4.173 ; 4.173 ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 4.442 ; 4.442 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 4.460 ; 4.460 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 4.173 ; 4.173 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 4.303 ; 4.303 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 4.460 ; 4.460 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 4.173 ; 4.173 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 4.313 ; 4.313 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 4.432 ; 4.432 ; Rise       ; CAM_CLKA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 5.658     ; 5.658     ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 5.960     ; 5.960     ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 5.985     ; 5.985     ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 5.658     ; 5.658     ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 5.800     ; 5.800     ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 5.985     ; 5.985     ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 5.658     ; 5.658     ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 5.810     ; 5.810     ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 5.950     ; 5.950     ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 4.299     ; 4.321     ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 4.590     ; 4.612     ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 4.614     ; 4.636     ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 4.299     ; 4.321     ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 4.436     ; 4.458     ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 4.614     ; 4.636     ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 4.299     ; 4.321     ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 4.446     ; 4.468     ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 4.580     ; 4.602     ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; 0.587  ; 0.186  ; N/A      ; N/A     ; 2.250               ;
;  CAM_CLKA                                                     ; 4.849  ; 0.186  ; N/A      ; N/A     ; 2.250               ;
;  inst27|altpll_component|pll|clk[0]                           ; 0.587  ; 46.931 ; N/A      ; N/A     ; 49.686              ;
;  inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.333  ; 0.191  ; N/A      ; N/A     ; 5.939               ;
;  inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.098 ; 0.291  ; N/A      ; N/A     ; 24.690              ;
; Design-wide TNS                                               ; 0.0    ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  CAM_CLKA                                                     ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst27|altpll_component|pll|clk[0]                           ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 3.534 ; 3.456 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 3.512 ; 3.434 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; 3.518 ; 3.440 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; 3.507 ; 3.429 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; 3.503 ; 3.425 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; 3.534 ; 3.456 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; 3.517 ; 3.439 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; 3.541 ; 3.463 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -2.767 ; -2.694 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -2.744 ; -2.671 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; -2.750 ; -2.677 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; -2.739 ; -2.666 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; -2.738 ; -2.665 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; -2.767 ; -2.694 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; -2.749 ; -2.676 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; -2.778 ; -2.705 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-------------+------------+--------+--------+------------+------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-------------+------------+--------+--------+------------+------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 6.530  ; 6.597  ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 12.485 ; 12.823 ; Rise       ; CAM_CLKA                           ;
;  Q[1]       ; CAM_CLKA   ; 11.118 ; 10.854 ; Rise       ; CAM_CLKA                           ;
;  Q[2]       ; CAM_CLKA   ; 11.142 ; 10.871 ; Rise       ; CAM_CLKA                           ;
;  Q[3]       ; CAM_CLKA   ; 11.754 ; 12.203 ; Rise       ; CAM_CLKA                           ;
;  Q[4]       ; CAM_CLKA   ; 10.766 ; 10.563 ; Rise       ; CAM_CLKA                           ;
;  Q[5]       ; CAM_CLKA   ; 12.485 ; 12.823 ; Rise       ; CAM_CLKA                           ;
;  Q[6]       ; CAM_CLKA   ; 10.411 ; 10.251 ; Rise       ; CAM_CLKA                           ;
;  Q[7]       ; CAM_CLKA   ; 10.474 ; 10.295 ; Rise       ; CAM_CLKA                           ;
;  Q[8]       ; CAM_CLKA   ; 11.108 ; 10.844 ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 9.650  ; 10.010 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 8.283  ; 8.041  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 8.307  ; 8.058  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 8.919  ; 9.390  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 7.931  ; 7.750  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 9.650  ; 10.010 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 7.576  ; 7.438  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 7.639  ; 7.482  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 8.273  ; 8.031  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 2.243  ;        ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;        ; 2.239  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 2.243  ;        ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;        ; 2.239  ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 2.186  ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 2.190  ;        ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 2.185  ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 2.189  ;        ; Fall       ; inst27|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-------------+------------+-------+-------+------------+------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-------------+------------+-------+-------+------------+------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 3.108 ; 3.185 ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 4.448 ; 4.547 ; Rise       ; CAM_CLKA                           ;
;  Q[1]       ; CAM_CLKA   ; 4.720 ; 4.841 ; Rise       ; CAM_CLKA                           ;
;  Q[2]       ; CAM_CLKA   ; 4.736 ; 4.859 ; Rise       ; CAM_CLKA                           ;
;  Q[3]       ; CAM_CLKA   ; 5.301 ; 5.795 ; Rise       ; CAM_CLKA                           ;
;  Q[4]       ; CAM_CLKA   ; 4.578 ; 4.693 ; Rise       ; CAM_CLKA                           ;
;  Q[5]       ; CAM_CLKA   ; 5.589 ; 6.106 ; Rise       ; CAM_CLKA                           ;
;  Q[6]       ; CAM_CLKA   ; 4.448 ; 4.547 ; Rise       ; CAM_CLKA                           ;
;  Q[7]       ; CAM_CLKA   ; 4.468 ; 4.579 ; Rise       ; CAM_CLKA                           ;
;  Q[8]       ; CAM_CLKA   ; 4.710 ; 4.831 ; Rise       ; CAM_CLKA                           ;
; Q[*]        ; CAM_CLKA   ; 2.921 ; 3.088 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 3.193 ; 3.382 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 3.209 ; 3.400 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 3.774 ; 4.336 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 3.051 ; 3.234 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 4.062 ; 4.647 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 2.921 ; 3.088 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 2.941 ; 3.120 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 3.183 ; 3.372 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 0.880 ;       ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;       ; 0.882 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 0.880 ;       ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;       ; 0.882 ; Rise       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;       ; 0.903 ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 0.901 ;       ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;       ; 0.904 ; Fall       ; inst27|altpll_component|pll|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 0.902 ;       ; Fall       ; inst27|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------+
; Progagation Delay                                                ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 5.235 ;       ;       ; 5.187 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 8.680 ;       ;       ; 8.945 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 7.102 ;       ;       ; 7.101 ;
; EOS_A           ; EOSA           ; 4.930 ;       ;       ; 4.981 ;
; EOS_B           ; EOSB           ; 5.289 ;       ;       ; 5.337 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 7.584 ;       ;       ; 7.710 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.144 ;       ;       ; 7.169 ;
; IO2             ; START_A        ; 5.056 ;       ;       ; 5.118 ;
; IO2             ; START_A(n)     ;       ; 5.052 ; 5.122 ;       ;
; IO2             ; START_B        ; 4.765 ;       ;       ; 4.821 ;
; IO2             ; START_B(n)     ;       ; 4.761 ; 4.825 ;       ;
; IO3             ; PDWN           ; 6.720 ;       ;       ; 7.281 ;
; IO4             ; DTP            ; 8.245 ;       ;       ; 9.092 ;
; IO5             ; IO_5           ; 7.629 ;       ;       ; 7.577 ;
; IO6             ; IO_6           ; 8.025 ;       ;       ; 7.923 ;
; IO7             ; IO_7           ; 8.168 ;       ;       ; 8.430 ;
; IO8             ; IO_8           ; 7.517 ;       ;       ; 7.463 ;
; IO9             ; IO_9           ; 6.762 ;       ;       ; 6.897 ;
; IO10            ; IO_10          ; 6.743 ;       ;       ; 6.850 ;
; IO11            ; IO_11          ; 7.045 ;       ;       ; 7.175 ;
; IO12            ; IO_12          ; 7.496 ;       ;       ; 7.446 ;
; IO13            ; IO_13          ; 6.733 ;       ;       ; 6.859 ;
; IO14            ; IO_14          ; 6.949 ;       ;       ; 7.124 ;
; IO15            ; IO_15          ; 7.585 ;       ;       ; 7.534 ;
; IO16            ; IO_16          ; 8.125 ;       ;       ; 8.392 ;
+-----------------+----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Progagation Delay                                        ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 2.601 ;       ;       ; 2.598 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 4.136 ;       ;       ; 4.435 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 3.437 ;       ;       ; 3.596 ;
; EOS_A           ; EOSA           ; 2.409 ;       ;       ; 2.711 ;
; EOS_B           ; EOSB           ; 2.596 ;       ;       ; 2.867 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 3.705 ;       ;       ; 3.921 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.475 ;       ;       ; 3.650 ;
; IO2             ; START_A        ; 2.570 ;       ;       ; 2.744 ;
; IO2             ; START_A(n)     ;       ; 2.572 ; 2.742 ;       ;
; IO2             ; START_B        ; 2.424 ;       ;       ; 2.623 ;
; IO2             ; START_B(n)     ;       ; 2.426 ; 2.621 ;       ;
; IO3             ; PDWN           ; 3.663 ;       ;       ; 4.016 ;
; IO4             ; DTP            ; 4.173 ;       ;       ; 5.159 ;
; IO5             ; IO_5           ; 3.675 ;       ;       ; 3.855 ;
; IO6             ; IO_6           ; 3.836 ;       ;       ; 4.032 ;
; IO7             ; IO_7           ; 4.138 ;       ;       ; 4.769 ;
; IO8             ; IO_8           ; 3.621 ;       ;       ; 3.793 ;
; IO9             ; IO_9           ; 3.216 ;       ;       ; 3.755 ;
; IO10            ; IO_10          ; 3.199 ;       ;       ; 3.732 ;
; IO11            ; IO_11          ; 3.393 ;       ;       ; 3.918 ;
; IO12            ; IO_12          ; 3.600 ;       ;       ; 3.773 ;
; IO13            ; IO_13          ; 3.209 ;       ;       ; 3.743 ;
; IO14            ; IO_14          ; 3.369 ;       ;       ; 3.905 ;
; IO15            ; IO_15          ; 3.644 ;       ;       ; 3.823 ;
; IO16            ; IO_16          ; 4.097 ;       ;       ; 4.729 ;
+-----------------+----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DATA_READY     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_PCLK       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_HS         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_VS         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_FLD_OUT    ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PDWN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DTP            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_5           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_6           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_7           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_8           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_9           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_10          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_11          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_12          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_13          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_14          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_15          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_16          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FRAME_CLK_OUTB ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FRAME_CLK_OUTA ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_CLK_OUTA  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_CLK_OUTB  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EOSA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EOSB           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PLL_LOCK_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PLL_LOCK_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; IO2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CAM_CLKA                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CAM_FLD                 ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO3                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO5                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO6                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO9                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO10                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO11                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO12                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO13                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO14                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO15                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO16                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FRAME_CLK_OUT_B         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FRAME_CLK_OUT_A         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_A          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_B          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; EOS_A                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EOS_B                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_8          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_7          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_6          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_5          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_4          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_3          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_1          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_2          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FRAME_CLK_OUT_B(n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FRAME_CLK_OUT_A(n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_A(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_B(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_8(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_7(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_6(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_5(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_4(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_3(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_1(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_2(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DATA_READY     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
; CAM_PCLK       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; CAM_HS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; CAM_VS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -7.34e-05 V         ; 0.019 V                              ; 0.016 V                              ; 4.49e-09 s                  ; 4.6e-09 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -7.34e-05 V        ; 0.019 V                             ; 0.016 V                             ; 4.49e-09 s                 ; 4.6e-09 s                  ; Yes                       ; Yes                       ;
; CAM_FLD_OUT    ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; PDWN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.33 V              ; -0.000366 V         ; 0.1 V                                ; 0.033 V                              ; 3.64e-09 s                  ; 4.69e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.33 V             ; -0.000366 V        ; 0.1 V                               ; 0.033 V                             ; 3.64e-09 s                 ; 4.69e-09 s                 ; Yes                       ; Yes                       ;
; DTP            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.33 V              ; -0.000366 V         ; 0.1 V                                ; 0.033 V                              ; 3.64e-09 s                  ; 4.69e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.33 V             ; -0.000366 V        ; 0.1 V                               ; 0.033 V                             ; 3.64e-09 s                 ; 4.69e-09 s                 ; Yes                       ; Yes                       ;
; IO_5           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_6           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; IO_8           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_9           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_10          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; IO_12          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_13          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; IO_15          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_16          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTB ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTA ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTA  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTB  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; EOSA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; EOSB           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.72e-07 V                   ; 2.35 V              ; -0.01 V             ; 0.127 V                              ; 0.043 V                              ; 4.65e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.72e-07 V                  ; 2.35 V             ; -0.01 V            ; 0.127 V                             ; 0.043 V                             ; 4.65e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.72e-07 V                   ; 2.35 V              ; -0.01 V             ; 0.127 V                              ; 0.043 V                              ; 4.65e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.72e-07 V                  ; 2.35 V             ; -0.01 V            ; 0.127 V                             ; 0.043 V                             ; 4.65e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.72e-07 V                   ; 2.35 V              ; -0.01 V             ; 0.127 V                              ; 0.043 V                              ; 4.65e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.72e-07 V                  ; 2.35 V             ; -0.01 V            ; 0.127 V                             ; 0.043 V                             ; 4.65e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.72e-07 V                   ; 2.33 V              ; -0.000689 V         ; 0.102 V                              ; 0.037 V                              ; 3.5e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.72e-07 V                  ; 2.33 V             ; -0.000689 V        ; 0.102 V                             ; 0.037 V                             ; 3.5e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; Q[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.72e-07 V                   ; 2.35 V              ; -0.01 V             ; 0.127 V                              ; 0.043 V                              ; 4.65e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.72e-07 V                  ; 2.35 V             ; -0.01 V            ; 0.127 V                             ; 0.043 V                             ; 4.65e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.72e-07 V                   ; 2.33 V              ; -0.000689 V         ; 0.102 V                              ; 0.037 V                              ; 3.5e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.72e-07 V                  ; 2.33 V             ; -0.000689 V        ; 0.102 V                             ; 0.037 V                             ; 3.5e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; Q[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.72e-07 V                   ; 2.35 V              ; -0.01 V             ; 0.127 V                              ; 0.043 V                              ; 4.65e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.72e-07 V                  ; 2.35 V             ; -0.01 V            ; 0.127 V                             ; 0.043 V                             ; 4.65e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.72e-07 V                   ; 2.35 V              ; -0.01 V             ; 0.127 V                              ; 0.043 V                              ; 4.65e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.72e-07 V                  ; 2.35 V             ; -0.01 V            ; 0.127 V                             ; 0.043 V                             ; 4.65e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00853 V          ; 0.106 V                              ; 0.017 V                              ; 6.53e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00853 V         ; 0.106 V                             ; 0.017 V                             ; 6.53e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DATA_READY     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
; CAM_PCLK       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; CAM_HS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; CAM_VS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.9 V               ; -0.00625 V          ; 0.128 V                              ; 0.104 V                              ; 2.4e-09 s                   ; 2.54e-09 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.9 V              ; -0.00625 V         ; 0.128 V                             ; 0.104 V                             ; 2.4e-09 s                  ; 2.54e-09 s                 ; Yes                       ; Yes                       ;
; CAM_FLD_OUT    ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; PDWN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.64 V              ; -0.00716 V          ; 0.251 V                              ; 0.15 V                               ; 2.22e-09 s                  ; 2.97e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.64 V             ; -0.00716 V         ; 0.251 V                             ; 0.15 V                              ; 2.22e-09 s                 ; 2.97e-09 s                 ; No                        ; Yes                       ;
; DTP            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.64 V              ; -0.00716 V          ; 0.251 V                              ; 0.15 V                               ; 2.22e-09 s                  ; 2.97e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.64 V             ; -0.00716 V         ; 0.251 V                             ; 0.15 V                              ; 2.22e-09 s                 ; 2.97e-09 s                 ; No                        ; Yes                       ;
; IO_5           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_6           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; IO_8           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_9           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_10          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IO_12          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_13          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IO_15          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_16          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; FRAME_CLK_OUTB ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTA ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTA  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTB  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; EOSA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; EOSB           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PLL_LOCK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.23e-08 V                   ; 2.71 V              ; -0.0195 V           ; 0.15 V                               ; 0.038 V                              ; 2.65e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.23e-08 V                  ; 2.71 V             ; -0.0195 V          ; 0.15 V                              ; 0.038 V                             ; 2.65e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.23e-08 V                   ; 2.71 V              ; -0.0195 V           ; 0.15 V                               ; 0.038 V                              ; 2.65e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.23e-08 V                  ; 2.71 V             ; -0.0195 V          ; 0.15 V                              ; 0.038 V                             ; 2.65e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.23e-08 V                   ; 2.71 V              ; -0.0195 V           ; 0.15 V                               ; 0.038 V                              ; 2.65e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.23e-08 V                  ; 2.71 V             ; -0.0195 V          ; 0.15 V                              ; 0.038 V                             ; 2.65e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.23e-08 V                   ; 2.64 V              ; -0.00801 V          ; 0.219 V                              ; 0.167 V                              ; 2.17e-09 s                  ; 2.79e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 5.23e-08 V                  ; 2.64 V             ; -0.00801 V         ; 0.219 V                             ; 0.167 V                             ; 2.17e-09 s                 ; 2.79e-09 s                 ; No                        ; Yes                       ;
; Q[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.23e-08 V                   ; 2.71 V              ; -0.0195 V           ; 0.15 V                               ; 0.038 V                              ; 2.65e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.23e-08 V                  ; 2.71 V             ; -0.0195 V          ; 0.15 V                              ; 0.038 V                             ; 2.65e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.23e-08 V                   ; 2.64 V              ; -0.00801 V          ; 0.219 V                              ; 0.167 V                              ; 2.17e-09 s                  ; 2.79e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 5.23e-08 V                  ; 2.64 V             ; -0.00801 V         ; 0.219 V                             ; 0.167 V                             ; 2.17e-09 s                 ; 2.79e-09 s                 ; No                        ; Yes                       ;
; Q[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.23e-08 V                   ; 2.71 V              ; -0.0195 V           ; 0.15 V                               ; 0.038 V                              ; 2.65e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.23e-08 V                  ; 2.71 V             ; -0.0195 V          ; 0.15 V                              ; 0.038 V                             ; 2.65e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.23e-08 V                   ; 2.71 V              ; -0.0195 V           ; 0.15 V                               ; 0.038 V                              ; 2.65e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.23e-08 V                  ; 2.71 V             ; -0.0195 V          ; 0.15 V                              ; 0.038 V                             ; 2.65e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CAM_CLKA                                                     ; CAM_CLKA                                                     ; 14       ; 0        ; 0        ; 0        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 40       ; 8        ; 0        ; 8        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0]                           ; 8        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CAM_CLKA                                                     ; CAM_CLKA                                                     ; 14       ; 0        ; 0        ; 0        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 40       ; 8        ; 0        ; 8        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|pll|clk[0]                           ; 8        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 158   ; 158  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 11 14:49:59 2012
Info: Command: quartus_sta 64bitmux -c 64bitmux
Info: qsta_default_script.tcl version: #2
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 6.250 -waveform {0.000 3.125} -name CAM_CLKA CAM_CLKA
    Info (332110): create_generated_clock -source {inst27|altpll_component|pll|inclk[0]} -divide_by 16 -duty_cycle 50.00 -name {inst27|altpll_component|pll|clk[0]} {inst27|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]} {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}
    Info (332110): create_generated_clock -source {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]} {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] with master clock period: 6.250 found on PLL node: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] does not match the master clock period requirement: 12.500
    Warning (332056): Clock: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] with master clock period: 6.250 found on PLL node: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] does not match the master clock period requirement: 12.500
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.587         0.000 inst27|altpll_component|pll|clk[0] 
    Info (332119):     4.849         0.000 CAM_CLKA 
    Info (332119):     5.333         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    10.098         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.451
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.451         0.000 CAM_CLKA 
    Info (332119):     0.498         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.807         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    47.267         0.000 inst27|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.250         0.000 CAM_CLKA 
    Info (332119):     5.939         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    24.690         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    49.686         0.000 inst27|altpll_component|pll|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] with master clock period: 6.250 found on PLL node: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] does not match the master clock period requirement: 12.500
    Warning (332056): Clock: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] with master clock period: 6.250 found on PLL node: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] does not match the master clock period requirement: 12.500
Info (332146): Worst-case setup slack is 0.797
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.797         0.000 inst27|altpll_component|pll|clk[0] 
    Info (332119):     4.921         0.000 CAM_CLKA 
    Info (332119):     5.435         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    10.223         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 CAM_CLKA 
    Info (332119):     0.467         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.708         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    47.219         0.000 inst27|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.250         0.000 CAM_CLKA 
    Info (332119):     5.946         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    24.697         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    49.695         0.000 inst27|altpll_component|pll|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] with master clock period: 6.250 found on PLL node: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] does not match the master clock period requirement: 12.500
    Warning (332056): Clock: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] with master clock period: 6.250 found on PLL node: inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] does not match the master clock period requirement: 12.500
Info (332146): Worst-case setup slack is 1.878
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.878         0.000 inst27|altpll_component|pll|clk[0] 
    Info (332119):     5.636         0.000 CAM_CLKA 
    Info (332119):     5.805         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    11.381         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 CAM_CLKA 
    Info (332119):     0.191         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.291         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    46.931         0.000 inst27|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.250         0.000 CAM_CLKA 
    Info (332119):     6.023         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    24.782         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    49.781         0.000 inst27|altpll_component|pll|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.sta.smsg
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 331 megabytes
    Info: Processing ended: Thu Oct 11 14:50:03 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


+-----------------------------------------------+
; TimeQuest Timing Analyzer Suppressed Messages ;
+-----------------------------------------------+
The suppressed messages can be found in D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.sta.smsg.


