#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jul 29 19:03:30 2025
# Process ID: 12140
# Current directory: C:/Project/STRAIT/systolic_array
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18088 C:\Project\STRAIT\systolic_array\systolic_array.xpr
# Log file: C:/Project/STRAIT/systolic_array/vivado.log
# Journal file: C:/Project/STRAIT/systolic_array\vivado.jou
# Running On: Innis, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project C:/Project/STRAIT/systolic_array/systolic_array.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Project/STRAIT/systolic_array/systolic_array.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:01:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1460.629 ; gain = 396.281
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Array_8x8_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Array_8x8_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/STRAIT/PE_STRAIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STRAIT_PE
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/STRAIT/Systolic_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Systolic_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/tb_Systolic_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array_8x8_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Array_8x8_tb_behav xil_defaultlib.Array_8x8_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Array_8x8_tb_behav xil_defaultlib.Array_8x8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/Systolic_array.v" Line 3. Module Systolic_array(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 63. Module MAC(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/STRAIT/PE_STRAIT.v" Line 2. Module STRAIT_PE(PARTIAL_SUM_WIDTH=19) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC(PARTIAL_SUM_WIDTH=19)
Compiling module xil_defaultlib.STRAIT_PE(PARTIAL_SUM_WIDTH=19)
Compiling module xil_defaultlib.Systolic_array(PARTIAL_SUM_WIDTH...
Compiling module xil_defaultlib.Array_8x8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Array_8x8_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Array_8x8_tb_behav -key {Behavioral:sim_1:Functional:Array_8x8_tb} -tclbatch {Array_8x8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Array_8x8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------
-- Simulation Start --
-- Array Size: 8x8 --
----------------------
Reading weight matrix from weight.dat (hexadecimal format)
Reading activation matrix from activation.dat (hexadecimal format)
Weight and activation matrices loaded successfully

Weight Matrix:
Row 0:   1   2   3   4   5   6   7   8 
Row 1:   9  10  11  12  13  14  15  16 
Row 2:  17  18  19  20  21  22  23  24 
Row 3:  25  26  27  28  29  30  31  32 
Row 4:  33  34  35  36  37  38  39  40 
Row 5:  41  42  43  44  45  46  47  48 
Row 6:  49  50  51  52  53  54  55  56 
Row 7:  57  58  59  60  61  62  63  64 

Activation Matrix:
Row 0:   1   2   3   4   5   6   7   8 
Row 1:   9  10  11  12  13  14  15  16 
Row 2:  17  18  19  20  21  22  23  24 
Row 3:  25  26  27  28  29  30  31  32 
Row 4:  33  34  35  36  37  38  39  40 
Row 5:  41  42  43  44  45  46  47  48 
Row 6:  49  50  51  52  53  54  55  56 
Row 7:  57  58  59  60  61  62  63  64 
Reset released at time 20000
Cycle 1: Loading weight column 7
  Weights: [8, 16, 24, 32, 40, 48, 56, 64]
Cycle 2: Loading weight column 6
  Weights: [7, 15, 23, 31, 39, 47, 55, 63]
Cycle 3: Loading weight column 5
  Weights: [6, 14, 22, 30, 38, 46, 54, 62]
Cycle 4: Loading weight column 4
  Weights: [5, 13, 21, 29, 37, 45, 53, 61]
Cycle 5: Loading weight column 3
  Weights: [4, 12, 20, 28, 36, 44, 52, 60]
Cycle 6: Loading weight column 2
  Weights: [3, 11, 19, 27, 35, 43, 51, 59]
Cycle 7: Loading weight column 1
  Weights: [2, 10, 18, 26, 34, 42, 50, 58]
Cycle 8: Loading final weight column and first activation
  Final Weights: [1, 9, 17, 25, 33, 41, 49, 57]
  First activation: activation_in[0] = 1
Cycle 9: Loading activation diagonal 1
  activation_in[0] <= activation_matrix[0][1] = 2
  activation_in[1] <= activation_matrix[1][0] = 9
Cycle 10: Loading activation diagonal 2
  activation_in[0] <= activation_matrix[0][2] = 3
  activation_in[1] <= activation_matrix[1][1] = 10
  activation_in[2] <= activation_matrix[2][0] = 17
Cycle 11: Loading activation diagonal 3
  activation_in[0] <= activation_matrix[0][3] = 4
  activation_in[1] <= activation_matrix[1][2] = 11
  activation_in[2] <= activation_matrix[2][1] = 18
  activation_in[3] <= activation_matrix[3][0] = 25
Cycle 12: Loading activation diagonal 4
  activation_in[0] <= activation_matrix[0][4] = 5
  activation_in[1] <= activation_matrix[1][3] = 12
  activation_in[2] <= activation_matrix[2][2] = 19
  activation_in[3] <= activation_matrix[3][1] = 26
  activation_in[4] <= activation_matrix[4][0] = 33
Cycle 13: Loading activation diagonal 5
  activation_in[0] <= activation_matrix[0][5] = 6
  activation_in[1] <= activation_matrix[1][4] = 13
  activation_in[2] <= activation_matrix[2][3] = 20
  activation_in[3] <= activation_matrix[3][2] = 27
  activation_in[4] <= activation_matrix[4][1] = 34
  activation_in[5] <= activation_matrix[5][0] = 41
Cycle 14: Loading activation diagonal 6
  activation_in[0] <= activation_matrix[0][6] = 7
  activation_in[1] <= activation_matrix[1][5] = 14
  activation_in[2] <= activation_matrix[2][4] = 21
  activation_in[3] <= activation_matrix[3][3] = 28
  activation_in[4] <= activation_matrix[4][2] = 35
  activation_in[5] <= activation_matrix[5][1] = 42
  activation_in[6] <= activation_matrix[6][0] = 49
Cycle 15: Loading activation diagonal 7
  activation_in[0] <= activation_matrix[0][7] = 8
  activation_in[1] <= activation_matrix[1][6] = 15
  activation_in[2] <= activation_matrix[2][5] = 22
  activation_in[3] <= activation_matrix[3][4] = 29
  activation_in[4] <= activation_matrix[4][3] = 36
  activation_in[5] <= activation_matrix[5][2] = 43
  activation_in[6] <= activation_matrix[6][1] = 50
  activation_in[7] <= activation_matrix[7][0] = 57
Cycle 16: Loading activation diagonal 8
  activation_in[1] <= activation_matrix[1][7] = 16
  activation_in[2] <= activation_matrix[2][6] = 23
  activation_in[3] <= activation_matrix[3][5] = 30
  activation_in[4] <= activation_matrix[4][4] = 37
  activation_in[5] <= activation_matrix[5][3] = 44
  activation_in[6] <= activation_matrix[6][2] = 51
  activation_in[7] <= activation_matrix[7][1] = 58
Cycle 17: Loading activation diagonal 9
  activation_in[2] <= activation_matrix[2][7] = 24
  activation_in[3] <= activation_matrix[3][6] = 31
  activation_in[4] <= activation_matrix[4][5] = 38
  activation_in[5] <= activation_matrix[5][4] = 45
  activation_in[6] <= activation_matrix[6][3] = 52
  activation_in[7] <= activation_matrix[7][2] = 59
Cycle 17: partial_sum_out = [1380, 0, 0, 0, 0, 0, 0, 0]
  -> Captured result[0][0] = 1380 from partial_sum_out[0]
Cycle 18: Loading activation diagonal 10
  activation_in[3] <= activation_matrix[3][7] = 32
  activation_in[4] <= activation_matrix[4][6] = 39
  activation_in[5] <= activation_matrix[5][5] = 46
  activation_in[6] <= activation_matrix[6][4] = 53
  activation_in[7] <= activation_matrix[7][3] = 60
Cycle 18: partial_sum_out = [1416, 3236, 0, 0, 0, 0, 0, 0]
  -> Captured result[0][1] = 1416 from partial_sum_out[0]
  -> Captured result[1][0] = 3236 from partial_sum_out[1]
Cycle 19: Loading activation diagonal 11
  activation_in[4] <= activation_matrix[4][7] = 40
  activation_in[5] <= activation_matrix[5][6] = 47
  activation_in[6] <= activation_matrix[6][5] = 54
  activation_in[7] <= activation_matrix[7][4] = 61
Cycle 19: partial_sum_out = [1452, 3336, 5092, 0, 0, 0, 0, 0]
  -> Captured result[0][2] = 1452 from partial_sum_out[0]
  -> Captured result[1][1] = 3336 from partial_sum_out[1]
  -> Captured result[2][0] = 5092 from partial_sum_out[2]
Cycle 20: Loading activation diagonal 12
  activation_in[5] <= activation_matrix[5][7] = 48
  activation_in[6] <= activation_matrix[6][6] = 55
  activation_in[7] <= activation_matrix[7][5] = 62
Cycle 20: partial_sum_out = [1488, 3436, 5256, 6948, 0, 0, 0, 0]
  -> Captured result[0][3] = 1488 from partial_sum_out[0]
  -> Captured result[1][2] = 3436 from partial_sum_out[1]
  -> Captured result[2][1] = 5256 from partial_sum_out[2]
  -> Captured result[3][0] = 6948 from partial_sum_out[3]
Cycle 21: Loading activation diagonal 13
  activation_in[6] <= activation_matrix[6][7] = 56
  activation_in[7] <= activation_matrix[7][6] = 63
Cycle 21: partial_sum_out = [1524, 3536, 5420, 7176, 8804, 0, 0, 0]
  -> Captured result[0][4] = 1524 from partial_sum_out[0]
  -> Captured result[1][3] = 3536 from partial_sum_out[1]
  -> Captured result[2][2] = 5420 from partial_sum_out[2]
  -> Captured result[3][1] = 7176 from partial_sum_out[3]
  -> Captured result[4][0] = 8804 from partial_sum_out[4]
Cycle 22: Loading activation diagonal 14
  activation_in[7] <= activation_matrix[7][7] = 64
Cycle 22: partial_sum_out = [1560, 3636, 5584, 7404, 9096, 10660, 0, 0]
  -> Captured result[0][5] = 1560 from partial_sum_out[0]
  -> Captured result[1][4] = 3636 from partial_sum_out[1]
  -> Captured result[2][3] = 5584 from partial_sum_out[2]
  -> Captured result[3][2] = 7404 from partial_sum_out[3]
  -> Captured result[4][1] = 9096 from partial_sum_out[4]
  -> Captured result[5][0] = 10660 from partial_sum_out[5]
Cycle 23: Waiting for computation completion
Cycle 23: partial_sum_out = [1596, 3736, 5748, 7632, 9388, 11016, 12516, 0]
  -> Captured result[0][6] = 1596 from partial_sum_out[0]
  -> Captured result[1][5] = 3736 from partial_sum_out[1]
  -> Captured result[2][4] = 5748 from partial_sum_out[2]
  -> Captured result[3][3] = 7632 from partial_sum_out[3]
  -> Captured result[4][2] = 9388 from partial_sum_out[4]
  -> Captured result[5][1] = 11016 from partial_sum_out[5]
  -> Captured result[6][0] = 12516 from partial_sum_out[6]
Cycle 24: Waiting for computation completion
Cycle 24: partial_sum_out = [1632, 3836, 5912, 7860, 9680, 11372, 12936, 14372]
  -> Captured result[0][7] = 1632 from partial_sum_out[0]
  -> Captured result[1][6] = 3836 from partial_sum_out[1]
  -> Captured result[2][5] = 5912 from partial_sum_out[2]
  -> Captured result[3][4] = 7860 from partial_sum_out[3]
  -> Captured result[4][3] = 9680 from partial_sum_out[4]
  -> Captured result[5][2] = 11372 from partial_sum_out[5]
  -> Captured result[6][1] = 12936 from partial_sum_out[6]
  -> Captured result[7][0] = 14372 from partial_sum_out[7]
Cycle 25: Waiting for computation completion
Cycle 25: partial_sum_out = [0, 3936, 6076, 8088, 9972, 11728, 13356, 14856]
  -> Captured result[1][7] = 3936 from partial_sum_out[1]
  -> Captured result[2][6] = 6076 from partial_sum_out[2]
  -> Captured result[3][5] = 8088 from partial_sum_out[3]
  -> Captured result[4][4] = 9972 from partial_sum_out[4]
  -> Captured result[5][3] = 11728 from partial_sum_out[5]
  -> Captured result[6][2] = 13356 from partial_sum_out[6]
  -> Captured result[7][1] = 14856 from partial_sum_out[7]
Cycle 26: Waiting for computation completion
Cycle 26: partial_sum_out = [0, 0, 6240, 8316, 10264, 12084, 13776, 15340]
  -> Captured result[2][7] = 6240 from partial_sum_out[2]
  -> Captured result[3][6] = 8316 from partial_sum_out[3]
  -> Captured result[4][5] = 10264 from partial_sum_out[4]
  -> Captured result[5][4] = 12084 from partial_sum_out[5]
  -> Captured result[6][3] = 13776 from partial_sum_out[6]
  -> Captured result[7][2] = 15340 from partial_sum_out[7]
Cycle 27: Waiting for computation completion
Cycle 27: partial_sum_out = [0, 0, 0, 8544, 10556, 12440, 14196, 15824]
  -> Captured result[3][7] = 8544 from partial_sum_out[3]
  -> Captured result[4][6] = 10556 from partial_sum_out[4]
  -> Captured result[5][5] = 12440 from partial_sum_out[5]
  -> Captured result[6][4] = 14196 from partial_sum_out[6]
  -> Captured result[7][3] = 15824 from partial_sum_out[7]
Cycle 28: Waiting for computation completion
Cycle 28: partial_sum_out = [0, 0, 0, 0, 10848, 12796, 14616, 16308]
  -> Captured result[4][7] = 10848 from partial_sum_out[4]
  -> Captured result[5][6] = 12796 from partial_sum_out[5]
  -> Captured result[6][5] = 14616 from partial_sum_out[6]
  -> Captured result[7][4] = 16308 from partial_sum_out[7]
Cycle 29: Waiting for computation completion
Cycle 29: partial_sum_out = [0, 0, 0, 0, 0, 13152, 15036, 16792]
  -> Captured result[5][7] = 13152 from partial_sum_out[5]
  -> Captured result[6][6] = 15036 from partial_sum_out[6]
  -> Captured result[7][5] = 16792 from partial_sum_out[7]
Cycle 30: Waiting for computation completion
Cycle 30: partial_sum_out = [0, 0, 0, 0, 0, 0, 15456, 17276]
  -> Captured result[6][7] = 15456 from partial_sum_out[6]
  -> Captured result[7][6] = 17276 from partial_sum_out[7]
Cycle 31: Waiting for computation completion
Cycle 31: partial_sum_out = [0, 0, 0, 0, 0, 0, 0, 17760]
  -> Captured result[7][7] = 17760 from partial_sum_out[7]
Cycle 32: Simulation completed

Result Matrix:
Row 0:     1380     1416     1452     1488     1524     1560     1596     1632 
Row 1:     3236     3336     3436     3536     3636     3736     3836     3936 
Row 2:     5092     5256     5420     5584     5748     5912     6076     6240 
Row 3:     6948     7176     7404     7632     7860     8088     8316     8544 
Row 4:     8804     9096     9388     9680     9972    10264    10556    10848 
Row 5:    10660    11016    11372    11728    12084    12440    12796    13152 
Row 6:    12516    12936    13356    13776    14196    14616    15036    15456 
Row 7:    14372    14856    15340    15824    16308    16792    17276    17760 
----------------------
-- Simulation End --
----------------------
$finish called at time : 335 ns : File "C:/Project/STRAIT/tb_Systolic_array.v" Line 320
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.277 ; gain = 12.383
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Array_8x8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1498.277 ; gain = 12.383
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 19:05:14 2025...
