Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Oct  4 12:44:21 2025
| Host         : charlcoal-Laptop-12th-Gen-Intel-Core running 64-bit Linux Mint 22.1
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 counter_8khz_trigger/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_8khz_trigger/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.978ns (20.650%)  route 3.758ns (79.350%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=131, estimated)      1.621     5.129    counter_8khz_trigger/clk_100mhz_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  counter_8khz_trigger/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  counter_8khz_trigger/count_reg[25]/Q
                         net (fo=2, estimated)        0.999     6.584    counter_8khz_trigger/count_reg[25]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.124     6.708 f  counter_8khz_trigger/dclk_count[4]_i_10/O
                         net (fo=1, estimated)        0.438     7.146    counter_8khz_trigger/dclk_count[4]_i_10_n_0
    SLICE_X1Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.270 r  counter_8khz_trigger/dclk_count[4]_i_6/O
                         net (fo=1, estimated)        0.859     8.129    counter_8khz_trigger/dclk_count[4]_i_6_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.253 r  counter_8khz_trigger/dclk_count[4]_i_4/O
                         net (fo=6, estimated)        0.606     8.859    counter_8khz_trigger/spi_trigger
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.150     9.009 r  counter_8khz_trigger/count[0]_i_1__0/O
                         net (fo=32, estimated)       0.856     9.865    counter_8khz_trigger/count[0]_i_1__0_n_0
    SLICE_X0Y56          FDRE                                         r  counter_8khz_trigger/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=131, estimated)      1.505    14.840    counter_8khz_trigger/clk_100mhz_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  counter_8khz_trigger/count_reg[4]/C
                         clock pessimism              0.268    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X0Y56          FDRE (Setup_fdre_C_R)       -0.637    14.435    counter_8khz_trigger/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  4.570    




