Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Apr 22 02:33:52 2024
| Host         : P2-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  16          
TIMING-23  Warning           Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1638)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3065)
5. checking no_input_delay (2)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (13)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1638)
---------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: accel/clock_generation/clk_reg_reg/Q (HIGH)

 There are 1564 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3065)
---------------------------------------------------
 There are 3065 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (13)
----------------------
 There are 13 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.642        0.000                      0                   56        0.184        0.000                      0                   56        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.642        0.000                      0                   56        0.184        0.000                      0                   56        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.828ns (28.859%)  route 2.041ns (71.141%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.818     5.421    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  accel/display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.752    accel/display_control/anode_timer[14]
    SLICE_X22Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.300     7.175    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.159     7.458    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.708     8.290    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.689    15.111    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[5]/C
                         clock pessimism              0.284    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.429    14.931    accel/display_control/anode_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.828ns (28.859%)  route 2.041ns (71.141%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.818     5.421    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  accel/display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.752    accel/display_control/anode_timer[14]
    SLICE_X22Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.300     7.175    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.159     7.458    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.708     8.290    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.689    15.111    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[6]/C
                         clock pessimism              0.284    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.429    14.931    accel/display_control/anode_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.828ns (28.859%)  route 2.041ns (71.141%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.818     5.421    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  accel/display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.752    accel/display_control/anode_timer[14]
    SLICE_X22Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.300     7.175    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.159     7.458    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.708     8.290    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.689    15.111    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[7]/C
                         clock pessimism              0.284    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.429    14.931    accel/display_control/anode_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.828ns (28.859%)  route 2.041ns (71.141%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.818     5.421    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  accel/display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.752    accel/display_control/anode_timer[14]
    SLICE_X22Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.300     7.175    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.159     7.458    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.708     8.290    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.689    15.111    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[8]/C
                         clock pessimism              0.284    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.429    14.931    accel/display_control/anode_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.828ns (30.422%)  route 1.894ns (69.578%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.818     5.421    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  accel/display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.752    accel/display_control/anode_timer[14]
    SLICE_X22Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.300     7.175    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.159     7.458    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.561     8.142    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.689    15.111    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[10]/C
                         clock pessimism              0.284    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.429    14.931    accel/display_control/anode_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.828ns (30.422%)  route 1.894ns (69.578%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.818     5.421    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  accel/display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.752    accel/display_control/anode_timer[14]
    SLICE_X22Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.300     7.175    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.159     7.458    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.561     8.142    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.689    15.111    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
                         clock pessimism              0.284    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.429    14.931    accel/display_control/anode_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.828ns (30.422%)  route 1.894ns (69.578%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.818     5.421    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  accel/display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.752    accel/display_control/anode_timer[14]
    SLICE_X22Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.300     7.175    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.159     7.458    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.561     8.142    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.689    15.111    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[12]/C
                         clock pessimism              0.284    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.429    14.931    accel/display_control/anode_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.828ns (30.422%)  route 1.894ns (69.578%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.818     5.421    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  accel/display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.752    accel/display_control/anode_timer[14]
    SLICE_X22Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.300     7.175    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.159     7.458    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.561     8.142    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.689    15.111    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[9]/C
                         clock pessimism              0.284    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.429    14.931    accel/display_control/anode_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.952ns (30.242%)  route 2.196ns (69.758%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.818     5.421    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  accel/display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.752    accel/display_control/anode_timer[14]
    SLICE_X22Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.300     7.175    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.159     7.458    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.863     8.445    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X24Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.569 r  accel/display_control/anode_select[0]_i_1/O
                         net (fo=1, routed)           0.000     8.569    accel/display_control/anode_select[0]_i_1_n_0
    SLICE_X24Y45         FDRE                                         r  accel/display_control/anode_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.688    15.110    accel/display_control/clk_IBUF_BUFG
    SLICE_X24Y45         FDRE                                         r  accel/display_control/anode_select_reg[0]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X24Y45         FDRE (Setup_fdre_C_D)        0.031    15.373    accel/display_control/anode_select_reg[0]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.828ns (30.503%)  route 1.886ns (69.497%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.818     5.421    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  accel/display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.752    accel/display_control/anode_timer[14]
    SLICE_X22Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.300     7.175    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.159     7.458    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.553     8.135    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.689    15.111    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[13]/C
                         clock pessimism              0.309    15.421    
                         clock uncertainty           -0.035    15.385    
    SLICE_X23Y46         FDRE (Setup_fdre_C_R)       -0.429    14.956    accel/display_control/anode_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  6.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 accel/clock_generation/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/clock_generation/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.474%)  route 0.102ns (35.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.483    accel/clock_generation/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  accel/clock_generation/counter_reg[0]/Q
                         net (fo=7, routed)           0.102     1.727    accel/clock_generation/counter[0]
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.772 r  accel/clock_generation/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     1.772    accel/clock_generation/clk_reg_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  accel/clock_generation/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.999    accel/clock_generation/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  accel/clock_generation/clk_reg_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    accel/clock_generation/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.175     1.824    counter_reg_n_0_[0]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.043     1.867 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.867    p_0_in[3]
    SLICE_X50Y96         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.131     1.615    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 accel/clock_generation/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/clock_generation/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.483    accel/clock_generation/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  accel/clock_generation/counter_reg[1]/Q
                         net (fo=6, routed)           0.181     1.806    accel/clock_generation/counter[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I2_O)        0.043     1.849 r  accel/clock_generation/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.849    accel/clock_generation/counter[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.999    accel/clock_generation/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    accel/clock_generation/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 accel/display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.775%)  route 0.166ns (47.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.639     1.559    accel/display_control/clk_IBUF_BUFG
    SLICE_X24Y45         FDRE                                         r  accel/display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  accel/display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          0.166     1.866    accel/display_control/anode_select[0]
    SLICE_X24Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.911 r  accel/display_control/anode_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    accel/display_control/anode_select[0]_i_1_n_0
    SLICE_X24Y45         FDRE                                         r  accel/display_control/anode_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.915     2.080    accel/display_control/clk_IBUF_BUFG
    SLICE_X24Y45         FDRE                                         r  accel/display_control/anode_select_reg[0]/C
                         clock pessimism             -0.521     1.559    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.092     1.651    accel/display_control/anode_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.640     1.560    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  accel/display_control/anode_timer_reg[8]/Q
                         net (fo=2, routed)           0.117     1.818    accel/display_control/anode_timer[8]
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.926 r  accel/display_control/anode_timer0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.926    accel/display_control/data0[8]
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.916     2.081    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  accel/display_control/anode_timer_reg[8]/C
                         clock pessimism             -0.521     1.560    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.105     1.665    accel/display_control/anode_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.640     1.560    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  accel/display_control/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.117     1.818    accel/display_control/anode_timer[12]
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.926 r  accel/display_control/anode_timer0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.926    accel/display_control/data0[12]
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.916     2.081    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  accel/display_control/anode_timer_reg[12]/C
                         clock pessimism             -0.521     1.560    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.105     1.665    accel/display_control/anode_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.640     1.560    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  accel/display_control/anode_timer_reg[16]/Q
                         net (fo=2, routed)           0.118     1.819    accel/display_control/anode_timer[16]
    SLICE_X23Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.927 r  accel/display_control/anode_timer0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.927    accel/display_control/data0[16]
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.916     2.081    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  accel/display_control/anode_timer_reg[16]/C
                         clock pessimism             -0.521     1.560    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.105     1.665    accel/display_control/anode_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  counter_reg[2]/Q
                         net (fo=4, routed)           0.157     1.805    counter_reg[2]
    SLICE_X51Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.850 r  clock_i_1/O
                         net (fo=1, routed)           0.000     1.850    clock_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.502     1.497    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.588    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.175     1.824    counter_reg_n_0_[0]
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.869 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    p_0_in[2]
    SLICE_X50Y96         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.121     1.605    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.640     1.560    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  accel/display_control/anode_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  accel/display_control/anode_timer_reg[4]/Q
                         net (fo=2, routed)           0.120     1.821    accel/display_control/anode_timer[4]
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.929 r  accel/display_control/anode_timer0_carry/O[3]
                         net (fo=1, routed)           0.000     1.929    accel/display_control/data0[4]
    SLICE_X23Y43         FDRE                                         r  accel/display_control/anode_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.916     2.081    accel/display_control/clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  accel/display_control/anode_timer_reg[4]/C
                         clock pessimism             -0.521     1.560    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.105     1.665    accel/display_control/anode_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[3]/C



