INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 12:29:23 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 oehb4/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            return1/tehb/data_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.798ns (25.134%)  route 2.377ns (74.866%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 5.140 - 4.000 ) 
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=610, unset)          1.276     1.276    oehb4/clk
    SLICE_X8Y117         FDCE                                         r  oehb4/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDCE (Prop_fdce_C_Q)         0.236     1.512 f  oehb4/data_reg_reg[4]/Q
                         net (fo=3, routed)           0.334     1.846    oehb4/Q[4]
    SLICE_X11Y119        LUT2 (Prop_lut2_I1_O)        0.123     1.969 r  oehb4/dataOutArray[0]0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.969    cmpi2/S[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.236 f  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=17, routed)          0.522     2.757    oehb4/O94[0]
    SLICE_X7Y123         LUT6 (Prop_lut6_I0_O)        0.043     2.800 f  oehb4/end_valid_INST_0_i_3/O
                         net (fo=5, routed)           0.337     3.138    mem_controller0/end_valid
    SLICE_X7Y123         LUT4 (Prop_lut4_I0_O)        0.043     3.181 f  mem_controller0/end_valid_INST_0_i_1/O
                         net (fo=2, routed)           0.334     3.515    mem_controller0/reg_value_reg
    SLICE_X8Y123         LUT2 (Prop_lut2_I1_O)        0.043     3.558 r  mem_controller0/full_reg_i_2__4/O
                         net (fo=2, routed)           0.307     3.865    oehb9/data_reg_reg[0]_2
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.043     3.908 r  oehb9/data_reg[31]_i_1/O
                         net (fo=32, routed)          0.543     4.451    return1/tehb/E[0]
    SLICE_X17Y127        FDCE                                         r  return1/tehb/data_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=610, unset)          1.140     5.140    return1/tehb/clk
    SLICE_X17Y127        FDCE                                         r  return1/tehb/data_reg_reg[28]/C
                         clock pessimism              0.085     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X17Y127        FDCE (Setup_fdce_C_CE)      -0.201     4.989    return1/tehb/data_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  0.538    




