Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec  8 18:06:40 2023
| Host         : bsibgatullin-ThinkPad-E14-Gen-2 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file sha256_wrap_control_sets_placed.rpt
| Design       : sha256_wrap
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              21 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1808 |          641 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                           | dut/w_mem_inst/reset_n |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG | block_reg[8][31]_i_1_n_0  | dut/w_mem_inst/reset_n |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | block_reg[5][31]_i_1_n_0  | dut/w_mem_inst/reset_n |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | block_reg[4][31]_i_1_n_0  | dut/w_mem_inst/reset_n |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | block_reg[3][31]_i_1_n_0  | dut/w_mem_inst/reset_n |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | block_reg[2][31]_i_1_n_0  | dut/w_mem_inst/reset_n |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | block_reg[1][31]_i_1_n_0  | dut/w_mem_inst/reset_n |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | block_reg[15][31]_i_1_n_0 | dut/w_mem_inst/reset_n |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | block_reg[14][31]_i_1_n_0 | dut/w_mem_inst/reset_n |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | block_reg[13][31]_i_1_n_0 | dut/w_mem_inst/reset_n |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | block_reg[12][31]_i_1_n_0 | dut/w_mem_inst/reset_n |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | block_reg[11][31]_i_1_n_0 | dut/w_mem_inst/reset_n |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | block_reg[10][31]_i_1_n_0 | dut/w_mem_inst/reset_n |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | block_reg[0][31]_i_1_n_0  | dut/w_mem_inst/reset_n |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | block_reg[6][31]_i_1_n_0  | dut/w_mem_inst/reset_n |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | block_reg[7][31]_i_1_n_0  | dut/w_mem_inst/reset_n |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | block_reg[9][31]_i_1_n_0  | dut/w_mem_inst/reset_n |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG | dut/E[0]                  | dut/w_mem_inst/reset_n |               56 |            256 |         4.57 |
|  clk_IBUF_BUFG | dut/H_save                | dut/w_mem_inst/reset_n |               64 |            256 |         4.00 |
|  clk_IBUF_BUFG | dut/a_save                | dut/w_mem_inst/reset_n |              110 |            272 |         2.47 |
|  clk_IBUF_BUFG | dut/w_mem_inst/w_mem_save | dut/w_mem_inst/reset_n |              182 |            512 |         2.81 |
+----------------+---------------------------+------------------------+------------------+----------------+--------------+


