# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim.do
# Cannot open macro file: sim.do
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:41:18 on Sep 22,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_single_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# ** Error (suppressible): datapath.sv(22): (vlog-2388) 'Instr_RdD' already declared in this scope (datapath).
# ** Error (suppressible): datapath.sv(22): (vlog-2388) 'Instr_RdD_middle_s' already declared in this scope (datapath).
# ** Error (suppressible): datapath.sv(23): (vlog-2388) 'ALUResult' already declared in this scope (datapath).
# ** Error: datapath.sv(62): (vlog-13282) 'mem_write_reg' already declared in this scope.
# ** Error: datapath.sv(99): (vlog-13282) 'mem_write_reg' already declared in this scope.
# ** Error: datapath.sv(111): (vlog-13282) 'pcreg' already declared in this scope.
# ** Error: datapath.sv(117): (vlog-13282) 'pcreg' already declared in this scope.
# ** Error: datapath.sv(123): (vlog-13282) 'pcreg' already declared in this scope.
# ** Error: datapath.sv(135): (vlog-13282) 'pcreg' already declared in this scope.
# ** Error: datapath.sv(149): (vlog-13282) 'ALU_SrcBE' already declared in this scope.
# ** Error: datapath.sv(169): (vlog-13282) 'pcreg' already declared in this scope.
# ** Error: datapath.sv(175): (vlog-13282) 'pcreg' already declared in this scope.
# ** Error: datapath.sv(181): (vlog-13282) 'pcreg' already declared in this scope.
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# ** Error (suppressible): maindec.sv(11): (vlog-2388) 'RegWrite_for_hazard' already declared in this scope (maindec).
# ** Error: maindec.sv(62): (vlog-13282) 'pcreg' already declared in this scope.
# ** Error: maindec.sv(69): (vlog-13282) 'pcreg' already declared in this scope.
# ** Error: (vlog-7) Failed to open design unit file "riscv_single_cycle.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# End time: 12:41:18 on Sep 22,2024, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 5
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog   -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv dmem.sv extend.sv flopenr.sv flopr.sv imem.sv maindec.sv riscv_single_cycle.sv top.sv te..."
