#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Feb  6 11:07:10 2022
# Process ID: 37687
# Current directory: /home/mateusz/KV260/hardware/hardware.runs/hardware_divider_0_0_synth_1
# Command line: vivado -log hardware_divider_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hardware_divider_0_0.tcl
# Log file: /home/mateusz/KV260/hardware/hardware.runs/hardware_divider_0_0_synth_1/hardware_divider_0_0.vds
# Journal file: /home/mateusz/KV260/hardware/hardware.runs/hardware_divider_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source hardware_divider_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top hardware_divider_0_0 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37831
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [/home/mateusz/KV260/hardware/hardware.srcs/sources_1/imports/new/divider.v:9]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [/home/mateusz/KV260/hardware/hardware.srcs/sources_1/imports/new/divider.v:10]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [/home/mateusz/KV260/hardware/hardware.srcs/sources_1/imports/new/divider.v:11]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [/home/mateusz/KV260/hardware/hardware.srcs/sources_1/imports/new/divider.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2908.898 ; gain = 0.000 ; free physical = 5891 ; free virtual = 7433
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hardware_divider_0_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_divider_0_0/synth/hardware_divider_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/mateusz/KV260/hardware/hardware.srcs/sources_1/imports/new/divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [/home/mateusz/KV260/hardware/hardware.srcs/sources_1/imports/new/divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hardware_divider_0_0' (2#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_divider_0_0/synth/hardware_divider_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2908.898 ; gain = 0.000 ; free physical = 5812 ; free virtual = 7393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2908.898 ; gain = 0.000 ; free physical = 5882 ; free virtual = 7466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2908.898 ; gain = 0.000 ; free physical = 5882 ; free virtual = 7467
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2908.898 ; gain = 0.000 ; free physical = 5978 ; free virtual = 7580
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.930 ; gain = 0.000 ; free physical = 5521 ; free virtual = 7167
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2972.930 ; gain = 0.000 ; free physical = 5517 ; free virtual = 7169
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2972.930 ; gain = 64.031 ; free physical = 5515 ; free virtual = 7174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2972.930 ; gain = 64.031 ; free physical = 5552 ; free virtual = 7212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2972.930 ; gain = 64.031 ; free physical = 5550 ; free virtual = 7211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2972.930 ; gain = 64.031 ; free physical = 5510 ; free virtual = 7178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2972.930 ; gain = 64.031 ; free physical = 5547 ; free virtual = 7253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:01:54 . Memory (MB): peak = 3289.523 ; gain = 380.625 ; free physical = 4818 ; free virtual = 5212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:01:57 . Memory (MB): peak = 3289.523 ; gain = 380.625 ; free physical = 4776 ; free virtual = 5194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:01:59 . Memory (MB): peak = 3308.555 ; gain = 399.656 ; free physical = 4741 ; free virtual = 5174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:02:04 . Memory (MB): peak = 3314.492 ; gain = 405.594 ; free physical = 4726 ; free virtual = 5190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:02:04 . Memory (MB): peak = 3314.492 ; gain = 405.594 ; free physical = 4723 ; free virtual = 5189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:02:04 . Memory (MB): peak = 3314.492 ; gain = 405.594 ; free physical = 4723 ; free virtual = 5189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:02:04 . Memory (MB): peak = 3314.492 ; gain = 405.594 ; free physical = 4723 ; free virtual = 5189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:02:05 . Memory (MB): peak = 3314.492 ; gain = 405.594 ; free physical = 4720 ; free virtual = 5188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:02:05 . Memory (MB): peak = 3314.492 ; gain = 405.594 ; free physical = 4720 ; free virtual = 5188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    25|
|2     |LUT1   |    27|
|3     |LUT2   |    45|
|4     |LUT3   |    69|
|5     |LUT4   |    46|
|6     |LUT5   |    17|
|7     |LUT6   |    36|
|8     |FDCE   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:02:05 . Memory (MB): peak = 3314.492 ; gain = 405.594 ; free physical = 4719 ; free virtual = 5188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:01:57 . Memory (MB): peak = 3314.492 ; gain = 341.562 ; free physical = 4830 ; free virtual = 5306
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:02:06 . Memory (MB): peak = 3314.492 ; gain = 405.594 ; free physical = 4797 ; free virtual = 5333
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3320.430 ; gain = 0.000 ; free physical = 4545 ; free virtual = 5169
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3381.164 ; gain = 0.000 ; free physical = 4139 ; free virtual = 4827
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3f263738
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:04:48 . Memory (MB): peak = 3381.164 ; gain = 1230.227 ; free physical = 4871 ; free virtual = 5568
INFO: [Common 17-1381] The checkpoint '/home/mateusz/KV260/hardware/hardware.runs/hardware_divider_0_0_synth_1/hardware_divider_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:10 . Memory (MB): peak = 3413.180 ; gain = 32.016 ; free physical = 4906 ; free virtual = 5656
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hardware_divider_0_0, cache-ID = 8324435c1cbda7ad
INFO: [Common 17-1381] The checkpoint '/home/mateusz/KV260/hardware/hardware.runs/hardware_divider_0_0_synth_1/hardware_divider_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hardware_divider_0_0_utilization_synth.rpt -pb hardware_divider_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  6 11:12:36 2022...
