From 53888bf96d002e9668020817e02130db4f1a8020 Mon Sep 17 00:00:00 2001
From: Larisa Grigore <larisa.grigore@nxp.com>
Date: Mon, 29 Mar 2021 16:45:38 +0300
Subject: [PATCH 17/42] s32g3: dts: Add mc_cgm6 node

Upstream-Status: Pending

Issue: ALB-6496
Signed-off-by: Larisa Grigore <larisa.grigore@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/dts/fsl-s32g398a.dtsi | 22 ++++++++++++++++++++++
 1 file changed, 22 insertions(+)

diff --git a/arch/arm/dts/fsl-s32g398a.dtsi b/arch/arm/dts/fsl-s32g398a.dtsi
index a086185d88..06bda15a38 100644
--- a/arch/arm/dts/fsl-s32g398a.dtsi
+++ b/arch/arm/dts/fsl-s32g398a.dtsi
@@ -7,6 +7,8 @@
  * the Free Software Foundation; either version 2 of the License, or
  * (at your option) any later version.
  */
+#include <dt-bindings/clock/s32g3-clock.h>
+
 /dts-v1/;
 
 #include "fsl-s32g.dtsi"
@@ -86,4 +88,24 @@
 			<400000000>,
 			<400000000>;
 	};
+
+	mc_cgm6: mc_cgm0@4053C000 {
+		compatible = "fsl,s32gen1-mc_cgm6";
+		reg = <0x0 0x4053C000 0x0 0x3000>;
+
+		assigned-clocks =
+			<&clks S32G_CLK_MC_CGM6_MUX0>,
+			<&clks S32G_CLK_MC_CGM6_MUX1>,
+			<&clks S32G_CLK_MC_CGM6_MUX2>,
+			<&clks S32GEN1_CLK_GMAC0_TS>;
+		assigned-clock-parents =
+			<&clks S32GEN1_CLK_PERIPH_PLL_PHI4>,
+			<&clks S32GEN1_CLK_PERIPH_PLL_PHI5>,
+			<&clks S32GEN1_CLK_GMAC0_EXT_RX>;
+		assigned-clock-rates =
+			<0>,
+			<0>,
+			<0>,
+			<200000000>;
+	};
 };
-- 
2.25.1

