
/* Addresses of GPIO registers in memory on the PPC 405 */

#define GPIO_MASK 0x007f81f3

#define GPIO0_BASE	0xef600700

#define GPIO0_OFF_OR 	0x0
#define GPIO0_OFF_TCR	0x4
#define GPIO0_OFF_OSRH	0x8
#define GPIO0_OFF_OSRL	0xc
#define GPIO0_OFF_TSRH	0x10
#define GPIO0_OFF_TSRL	0x14
#define GPIO0_OFF_ODR	0x18
#define GPIO0_OFF_IR	0x1c
#define GPIO0_OFF_RR1	0x20
#define GPIO0_OFF_ISR1H	0x30
#define GPIO0_OFF_ISR1L	0x34

