# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common_reset.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/support/gtwizard_0_clock_module.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt_usrclk_source.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_support.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_gtrxreset_seq.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxpmarst_seq.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxrate_seq.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v" \
"../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0.v" \
"../../../../Loopback_test1.srcs/sources_1/new/GTP_TX_RX.v" \
"../../../../Loopback_test1.srcs/sources_1/new/rx.v" \
"../../../../Loopback_test1.srcs/sources_1/new/top.v" \
"../../../../Loopback_test1.srcs/sources_1/new/top_logic.v" \
"../../../../Loopback_test1.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
