// Seed: 1259945525
module module_0 #(
    parameter id_6 = 32'd79
) (
    output supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri0 id_3
);
  wire id_5;
  wire _id_6;
  wire id_7;
  logic [-1 : 1  +  1  -  id_6  ?  {  -1 'b0 , "" } : -1  ?  1 : -1] id_8;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd15,
    parameter id_2 = 32'd49,
    parameter id_5 = 32'd15
) (
    input supply1 id_0,
    output tri1 _id_1,
    output supply1 _id_2,
    input uwire id_3,
    output tri1 id_4,
    output wire _id_5,
    input wire id_6
);
  logic id_8[id_2 : {  id_5  ?  1  ==  {  -1 'b0 {  -1  }  } : id_1  {  id_5  }  }  == ""];
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
