Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  2 02:41:08 2019
| Host         : DESKTOP-K0CKIO3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Voice_Scope_TOP_control_sets_placed.rpt
| Design       : Voice_Scope_TOP
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            7 |
|      4 |            1 |
|      8 |            2 |
|     10 |            2 |
|    16+ |           33 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             334 |           65 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             142 |           26 |
| Yes          | No                    | No                     |              28 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+
|            Clock Signal           |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+
|  d2/VGA_Green_Grid_reg[2]_i_2_n_0 |                                      | d2/VGA_Green_Grid_reg[2]_i_3_n_0  |                1 |              2 |
|  d2/VGA_Green_Grid_reg[3]_i_2_n_0 |                                      | d2/VGA_Green_Grid_reg[3]_i_3_n_0  |                1 |              2 |
|  d3/VGA_CONTROL/VGA_BLUE_reg[0]   |                                      | d3/VGA_CONTROL/VGA_BLUE_reg[0]_39 |                1 |              2 |
|  d2/VGA_Blue_Grid_reg[2]/G0       |                                      |                                   |                1 |              2 |
|  d2/VGA_Blue_Grid_reg[0]/G0       |                                      |                                   |                1 |              2 |
|  d2/VGA_Blue_Grid_reg[1]/G0       |                                      |                                   |                1 |              2 |
|  d2/VGA_Blue_Grid_reg[3]/G0       |                                      |                                   |                1 |              2 |
|  d2/VGA_Green_Grid_reg[1]_i_2_n_0 |                                      | d3/VGA_CONTROL/AS[0]              |                1 |              4 |
|  d2/VGA_Red_Grid_reg[3]_i_2_n_0   |                                      | d3/VGA_CONTROL/VGA_Red_Grid0      |                1 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG            |                                      | vi1/ss_active[5]_i_1_n_0          |                1 |              8 |
|  clr1/slowclk/clock               |                                      |                                   |                2 |             10 |
|  grd1/slowclk/clock               |                                      |                                   |                1 |             10 |
|  d3/VGA_CLK_108M/clk_out1         |                                      |                                   |                6 |             16 |
|  J_MIC3_Pin1_OBUF_BUFG            | vi1/intensity[11]_i_1_n_0            | vi1/intensity[8]_i_1_n_0          |                5 |             20 |
|  CLK_IBUF_BUFG                    |                                      | c0/counter[11]_i_1_n_0            |                3 |             22 |
|  d3/VGA_CLK_108M/clk_out1         |                                      | d3/VGA_CONTROL/VGA_BLUE_reg[0]_43 |                4 |             24 |
|  d3/VGA_CLK_108M/clk_out1         | d3/VGA_CONTROL/eqOp2_in              | d3/VGA_CONTROL/v_cntr_reg0        |                3 |             24 |
| ~vc1/J_MIC3_Pin4_OBUF             |                                      |                                   |                4 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG            | vc1/E[0]                             | vi1/samplemax0                    |                3 |             24 |
|  CLK_IBUF_BUFG                    |                                      | J_MIC3_Pin1_OBUF_BUFG             |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG            | vi1/intensity[11]_i_1_n_0            |                                   |                8 |             28 |
|  clr1/E[0]                        |                                      |                                   |                5 |             36 |
|  d3/VGA_CLK_108M/clk_out1         |                                      | d3/VGA_CONTROL/eqOp2_in           |               10 |             46 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block0_reg_r1_64_127_0_2_i_1_n_0  |                                   |                6 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block0_reg_r1_0_63_0_2_i_4_n_0    |                                   |                6 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block0_reg_r1_256_319_0_2_i_1_n_0 |                                   |                6 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block0_reg_r1_320_383_0_2_i_1_n_0 |                                   |                6 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block0_reg_r1_384_447_0_2_i_1_n_0 |                                   |                6 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block0_reg_r1_128_191_0_2_i_1_n_0 |                                   |                6 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block0_reg_r1_448_511_0_2_i_1_n_0 |                                   |                6 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block0_reg_r1_512_575_0_2_i_1_n_0 |                                   |                6 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block0_reg_r1_576_639_0_2_i_1_n_0 |                                   |                6 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block0_reg_r1_192_255_0_2_i_1_n_0 |                                   |                6 |             48 |
|  CLK_IBUF_BUFG                    |                                      |                                   |               16 |            102 |
|  J_MIC3_Pin1_OBUF_BUFG            |                                      |                                   |               27 |            128 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block1_reg_r1_320_383_0_2_i_1_n_0 |                                   |               55 |            432 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block1_reg_r1_0_63_0_2_i_4_n_0    |                                   |               55 |            432 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block1_reg_r1_192_255_0_2_i_1_n_0 |                                   |               55 |            432 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block1_reg_r1_256_319_0_2_i_1_n_0 |                                   |               55 |            432 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block1_reg_r1_128_191_0_2_i_1_n_0 |                                   |               55 |            432 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block1_reg_r1_448_511_0_2_i_1_n_0 |                                   |               55 |            432 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block1_reg_r1_64_127_0_2_i_1_n_0  |                                   |               55 |            432 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block1_reg_r1_512_575_0_2_i_1_n_0 |                                   |               55 |            432 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block1_reg_r1_576_639_0_2_i_1_n_0 |                                   |               55 |            432 |
|  J_MIC3_Pin1_OBUF_BUFG            | d1/Block1_reg_r1_384_447_0_2_i_1_n_0 |                                   |               55 |            432 |
+-----------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+


