// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module yuv_filter_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY,
        m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID,
        m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA,
        m_axi_gmem_0_RLAST,
        m_axi_gmem_0_RID,
        m_axi_gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER,
        m_axi_gmem_0_RRESP,
        m_axi_gmem_0_BVALID,
        m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP,
        m_axi_gmem_0_BID,
        m_axi_gmem_0_BUSER,
        p_yuv_channels_ch1_din,
        p_yuv_channels_ch1_full_n,
        p_yuv_channels_ch1_write,
        p_yuv_channels_ch1_num_data_valid,
        p_yuv_channels_ch1_fifo_cap,
        p_yuv_channels_ch2_din,
        p_yuv_channels_ch2_full_n,
        p_yuv_channels_ch2_write,
        p_yuv_channels_ch2_num_data_valid,
        p_yuv_channels_ch2_fifo_cap,
        p_yuv_channels_ch3_din,
        p_yuv_channels_ch3_full_n,
        p_yuv_channels_ch3_write,
        p_yuv_channels_ch3_num_data_valid,
        p_yuv_channels_ch3_fifo_cap,
        bound,
        height,
        in_channels_ch1,
        in_channels_ch2,
        in_channels_ch3
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_0_AWVALID;
input   m_axi_gmem_0_AWREADY;
output  [63:0] m_axi_gmem_0_AWADDR;
output  [0:0] m_axi_gmem_0_AWID;
output  [31:0] m_axi_gmem_0_AWLEN;
output  [2:0] m_axi_gmem_0_AWSIZE;
output  [1:0] m_axi_gmem_0_AWBURST;
output  [1:0] m_axi_gmem_0_AWLOCK;
output  [3:0] m_axi_gmem_0_AWCACHE;
output  [2:0] m_axi_gmem_0_AWPROT;
output  [3:0] m_axi_gmem_0_AWQOS;
output  [3:0] m_axi_gmem_0_AWREGION;
output  [0:0] m_axi_gmem_0_AWUSER;
output   m_axi_gmem_0_WVALID;
input   m_axi_gmem_0_WREADY;
output  [15:0] m_axi_gmem_0_WDATA;
output  [1:0] m_axi_gmem_0_WSTRB;
output   m_axi_gmem_0_WLAST;
output  [0:0] m_axi_gmem_0_WID;
output  [0:0] m_axi_gmem_0_WUSER;
output   m_axi_gmem_0_ARVALID;
input   m_axi_gmem_0_ARREADY;
output  [63:0] m_axi_gmem_0_ARADDR;
output  [0:0] m_axi_gmem_0_ARID;
output  [31:0] m_axi_gmem_0_ARLEN;
output  [2:0] m_axi_gmem_0_ARSIZE;
output  [1:0] m_axi_gmem_0_ARBURST;
output  [1:0] m_axi_gmem_0_ARLOCK;
output  [3:0] m_axi_gmem_0_ARCACHE;
output  [2:0] m_axi_gmem_0_ARPROT;
output  [3:0] m_axi_gmem_0_ARQOS;
output  [3:0] m_axi_gmem_0_ARREGION;
output  [0:0] m_axi_gmem_0_ARUSER;
input   m_axi_gmem_0_RVALID;
output   m_axi_gmem_0_RREADY;
input  [15:0] m_axi_gmem_0_RDATA;
input   m_axi_gmem_0_RLAST;
input  [0:0] m_axi_gmem_0_RID;
input  [9:0] m_axi_gmem_0_RFIFONUM;
input  [0:0] m_axi_gmem_0_RUSER;
input  [1:0] m_axi_gmem_0_RRESP;
input   m_axi_gmem_0_BVALID;
output   m_axi_gmem_0_BREADY;
input  [1:0] m_axi_gmem_0_BRESP;
input  [0:0] m_axi_gmem_0_BID;
input  [0:0] m_axi_gmem_0_BUSER;
output  [7:0] p_yuv_channels_ch1_din;
input   p_yuv_channels_ch1_full_n;
output   p_yuv_channels_ch1_write;
input  [2:0] p_yuv_channels_ch1_num_data_valid;
input  [2:0] p_yuv_channels_ch1_fifo_cap;
output  [7:0] p_yuv_channels_ch2_din;
input   p_yuv_channels_ch2_full_n;
output   p_yuv_channels_ch2_write;
input  [2:0] p_yuv_channels_ch2_num_data_valid;
input  [2:0] p_yuv_channels_ch2_fifo_cap;
output  [7:0] p_yuv_channels_ch3_din;
input   p_yuv_channels_ch3_full_n;
output   p_yuv_channels_ch3_write;
input  [2:0] p_yuv_channels_ch3_num_data_valid;
input  [2:0] p_yuv_channels_ch3_fifo_cap;
input  [31:0] bound;
input  [15:0] height;
input  [63:0] in_channels_ch1;
input  [63:0] in_channels_ch2;
input  [63:0] in_channels_ch3;

reg ap_idle;
reg m_axi_gmem_0_ARVALID;
reg[63:0] m_axi_gmem_0_ARADDR;
reg m_axi_gmem_0_RREADY;
reg p_yuv_channels_ch1_write;
reg p_yuv_channels_ch2_write;
reg p_yuv_channels_ch3_write;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln76_reg_821;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_AR;
wire    ap_block_pp0_stage0_grp1;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg    gmem_blk_n_R;
wire    ap_block_pp0_stage2_grp3;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp2;
reg    ap_block_pp0_stage1_subdone_grp2_done_reg;
reg    ap_block_pp0_stage1_subdone_grp2;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage0_grp5;
reg    ap_block_pp0_stage0_subdone_grp5_done_reg;
reg    ap_block_pp0_stage0_subdone_grp5;
wire    ap_block_pp0_stage1_grp6;
reg    ap_block_pp0_stage1_subdone_grp6_done_reg;
reg    ap_block_pp0_stage1_subdone_grp6;
reg    p_yuv_channels_ch1_blk_n;
wire    ap_block_pp0_stage0_grp7;
reg    ap_block_pp0_stage0_subdone_grp7_done_reg;
reg    ap_block_pp0_stage0_subdone_grp7;
reg    p_yuv_channels_ch2_blk_n;
wire    ap_block_pp0_stage0_grp8;
reg    ap_block_pp0_stage0_subdone_grp8_done_reg;
reg    ap_block_pp0_stage0_subdone_grp8;
reg    p_yuv_channels_ch3_blk_n;
wire    ap_block_pp0_stage0_grp9;
reg    ap_block_pp0_stage0_subdone_grp9_done_reg;
reg    ap_block_pp0_stage0_subdone_grp9;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire   [0:0] icmp_ln76_fu_257_p2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln76_reg_821_pp0_iter1_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter2_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter3_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter4_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter5_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter6_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter7_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter8_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter9_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter10_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter11_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter12_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter13_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter14_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter15_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter16_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter17_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter18_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter19_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter20_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter21_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter22_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter23_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter24_reg;
reg   [0:0] icmp_ln76_reg_821_pp0_iter25_reg;
wire   [26:0] add_ln81_1_fu_341_p2;
reg   [26:0] add_ln81_1_reg_825;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg   [63:0] gmem_addr_reg_830;
reg    ap_block_pp0_stage2_11001_grp3;
wire   [0:0] trunc_ln81_fu_391_p1;
reg   [0:0] trunc_ln81_reg_836;
reg   [0:0] trunc_ln81_reg_836_pp0_iter1_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter2_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter3_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter4_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter5_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter6_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter7_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter8_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter9_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter10_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter11_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter12_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter13_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter14_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter15_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter16_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter17_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter18_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter19_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter20_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter21_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter22_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter23_reg;
reg   [0:0] trunc_ln81_reg_836_pp0_iter24_reg;
reg   [63:0] gmem_addr_3_reg_841;
wire   [0:0] trunc_ln82_fu_420_p1;
reg   [0:0] trunc_ln82_reg_847;
reg   [0:0] trunc_ln82_reg_847_pp0_iter1_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter2_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter3_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter4_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter5_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter6_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter7_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter8_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter9_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter10_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter11_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter12_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter13_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter14_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter15_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter16_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter17_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter18_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter19_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter20_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter21_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter22_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter23_reg;
reg   [0:0] trunc_ln82_reg_847_pp0_iter24_reg;
reg   [63:0] gmem_addr_4_reg_852;
wire   [0:0] trunc_ln83_fu_449_p1;
reg   [0:0] trunc_ln83_reg_858;
reg   [0:0] trunc_ln83_reg_858_pp0_iter1_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter2_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter3_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter4_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter5_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter6_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter7_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter8_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter9_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter10_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter11_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter12_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter13_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter14_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter15_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter16_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter17_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter18_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter19_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter20_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter21_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter22_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter23_reg;
reg   [0:0] trunc_ln83_reg_858_pp0_iter24_reg;
reg   [15:0] gmem_addr_read_reg_863;
wire   [7:0] R_fu_469_p1;
reg   [7:0] R_reg_868;
reg   [7:0] R_reg_868_pp0_iter26_reg;
reg   [15:0] gmem_addr_3_read_reg_874;
reg    ap_block_pp0_stage0_11001_grp5;
wire   [14:0] zext_ln84_fu_473_p1;
wire   [7:0] G_fu_493_p1;
reg   [7:0] G_reg_885;
reg   [7:0] G_reg_885_pp0_iter26_reg;
reg   [15:0] gmem_addr_4_read_reg_890;
reg    ap_block_pp0_stage1_11001_grp6;
wire   [15:0] zext_ln84_1_fu_497_p1;
reg   [15:0] zext_ln84_1_reg_895;
reg   [15:0] zext_ln84_1_reg_895_pp0_iter26_reg;
wire   [7:0] B_fu_517_p1;
reg   [7:0] B_reg_902;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
(* use_dsp48 = "no" *) wire   [15:0] add_ln86_1_fu_596_p2;
reg  signed [15:0] add_ln86_1_reg_919;
reg   [0:0] bit_sel2_reg_929;
reg   [6:0] part_sel4_reg_934;
reg   [7:0] trunc_ln3_reg_939;
reg   [0:0] bit_sel_reg_944;
reg   [6:0] part_sel_reg_949;
wire  signed [63:0] sext_ln81_fu_381_p1;
wire  signed [63:0] sext_ln82_fu_410_p1;
wire  signed [63:0] sext_ln83_fu_439_p1;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage1_11001_grp2;
reg   [15:0] y_fu_140;
wire   [15:0] add_ln79_fu_347_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage1_grp0;
reg   [15:0] x_fu_144;
wire   [15:0] select_ln76_fu_299_p3;
reg   [31:0] indvar_flatten_fu_148;
wire   [31:0] add_ln76_fu_263_p2;
reg   [31:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_01001_grp7;
reg    ap_block_pp0_stage0_11001_grp7;
reg    ap_block_pp0_stage0_01001_grp8;
reg    ap_block_pp0_stage0_11001_grp8;
reg    ap_block_pp0_stage0_01001_grp9;
reg    ap_block_pp0_stage0_11001_grp9;
wire   [0:0] icmp_ln79_fu_280_p2;
wire   [15:0] add_ln76_1_fu_293_p2;
wire   [25:0] tmp_fu_307_p3;
wire   [23:0] tmp_10_fu_319_p3;
wire   [26:0] zext_ln79_1_fu_315_p1;
wire   [26:0] zext_ln79_2_fu_327_p1;
wire   [15:0] select_ln61_fu_285_p3;
wire   [26:0] add_ln79_1_fu_331_p2;
wire   [26:0] zext_ln79_fu_337_p1;
wire   [63:0] zext_ln81_fu_363_p1;
wire   [63:0] add_ln81_fu_366_p2;
wire   [62:0] trunc_ln_fu_371_p4;
wire   [63:0] add_ln82_fu_395_p2;
wire   [62:0] trunc_ln1_fu_400_p4;
wire   [63:0] add_ln83_fu_424_p2;
wire   [62:0] trunc_ln2_fu_429_p4;
wire    ap_block_pp0_stage0_grp0;
wire   [3:0] shl_ln_fu_453_p3;
wire   [15:0] zext_ln81_1_fu_460_p1;
wire   [15:0] lshr_ln81_fu_464_p2;
wire   [3:0] shl_ln1_fu_477_p3;
wire   [15:0] zext_ln82_fu_484_p1;
wire   [15:0] lshr_ln82_fu_488_p2;
wire    ap_block_pp0_stage2_grp0;
wire   [3:0] shl_ln2_fu_501_p3;
wire   [15:0] zext_ln83_fu_508_p1;
wire   [15:0] lshr_ln83_fu_512_p2;
wire   [11:0] tmp_14_fu_532_p3;
wire   [14:0] p_shl1_fu_525_p3;
wire   [14:0] zext_ln85_1_fu_539_p1;
wire   [14:0] sub_ln85_fu_543_p2;
wire  signed [14:0] grp_fu_735_p3;
wire  signed [15:0] sext_ln85_fu_553_p1;
wire   [15:0] zext_ln85_fu_549_p1;
wire   [13:0] zext_ln86_1_fu_562_p1;
wire   [8:0] tmp_15_fu_572_p3;
wire   [13:0] sub_ln86_fu_566_p2;
wire   [13:0] zext_ln86_2_fu_579_p1;
wire   [13:0] sub_ln86_1_fu_583_p2;
wire   [14:0] grp_fu_744_p3;
wire   [15:0] zext_ln86_fu_593_p1;
wire  signed [15:0] sext_ln86_fu_589_p1;
wire   [13:0] tmp_12_fu_602_p3;
wire   [8:0] tmp_13_fu_613_p3;
wire   [14:0] zext_ln84_5_fu_609_p1;
wire   [14:0] zext_ln84_7_fu_620_p1;
wire   [14:0] add_ln84_4_fu_624_p2;
wire  signed [15:0] grp_fu_753_p3;
wire   [14:0] tmp_11_fu_652_p3;
wire   [15:0] zext_ln84_3_fu_659_p1;
wire   [14:0] grp_fu_763_p3;
wire   [15:0] zext_ln84_6_fu_668_p1;
wire   [15:0] add_ln84_3_fu_663_p2;
wire   [15:0] add_ln84_2_fu_671_p2;
wire  signed [15:0] grp_fu_772_p3;
wire   [0:0] xor_ln85_fu_709_p2;
wire   [0:0] xor_ln86_fu_722_p2;
wire   [7:0] grp_fu_735_p0;
wire  signed [6:0] grp_fu_735_p1;
wire   [7:0] grp_fu_735_p2;
wire   [7:0] grp_fu_744_p0;
wire   [6:0] grp_fu_744_p1;
wire   [7:0] grp_fu_744_p2;
wire   [7:0] grp_fu_753_p0;
wire  signed [7:0] grp_fu_753_p1;
wire  signed [15:0] grp_fu_753_p2;
wire   [7:0] grp_fu_763_p0;
wire   [4:0] grp_fu_763_p1;
wire   [14:0] grp_fu_763_p2;
wire   [7:0] grp_fu_772_p0;
wire  signed [7:0] grp_fu_772_p1;
reg    grp_fu_735_ce;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_pp0_stage2_11001;
reg    grp_fu_744_ce;
reg    grp_fu_753_ce;
reg    grp_fu_763_ce;
reg    grp_fu_772_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter26_stage0;
reg    ap_idle_pp0_0to25;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_1to27;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [15:0] grp_fu_753_p00;
wire   [12:0] grp_fu_763_p00;
reg    ap_condition_1261;
reg    ap_condition_1265;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 y_fu_140 = 16'd0;
#0 x_fu_144 = 16'd0;
#0 indvar_flatten_fu_148 = 32'd0;
#0 ap_done_reg = 1'b0;
end

yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7s_8ns_15_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_735_p0),
    .din1(grp_fu_735_p1),
    .din2(grp_fu_735_p2),
    .ce(grp_fu_735_ce),
    .dout(grp_fu_735_p3)
);

yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7ns_8ns_15_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_744_p0),
    .din1(grp_fu_744_p1),
    .din2(grp_fu_744_p2),
    .ce(grp_fu_744_ce),
    .dout(grp_fu_744_p3)
);

yuv_filter_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_753_p0),
    .din1(grp_fu_753_p1),
    .din2(grp_fu_753_p2),
    .ce(grp_fu_753_ce),
    .dout(grp_fu_753_p3)
);

yuv_filter_mac_muladd_8ns_5ns_15ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_5ns_15ns_15_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_763_p0),
    .din1(grp_fu_763_p1),
    .din2(grp_fu_763_p2),
    .ce(grp_fu_763_ce),
    .dout(grp_fu_763_p3)
);

yuv_filter_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_772_p0),
    .din1(grp_fu_772_p1),
    .din2(add_ln86_1_reg_919),
    .ce(grp_fu_772_ce),
    .dout(grp_fu_772_p3)
);

yuv_filter_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp5)) begin
                ap_block_pp0_stage0_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp7)) begin
                ap_block_pp0_stage0_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp8)) begin
                ap_block_pp0_stage0_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp9)) begin
                ap_block_pp0_stage0_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp2)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp6)) begin
                ap_block_pp0_stage1_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter26_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
            ap_enable_reg_pp0_iter27 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter25_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter26_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln76_fu_257_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_148 <= add_ln76_fu_263_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_148 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        x_fu_144 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln76_reg_821 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        x_fu_144 <= select_ln76_fu_299_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        y_fu_140 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln76_reg_821 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        y_fu_140 <= add_ln79_fu_347_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        B_reg_902 <= B_fu_517_p1;
        bit_sel_reg_944 <= grp_fu_772_p3[32'd15];
        part_sel_reg_949 <= {{grp_fu_772_p3[14:8]}};
        trunc_ln3_reg_939 <= {{add_ln84_2_fu_671_p2[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        G_reg_885 <= G_fu_493_p1;
        G_reg_885_pp0_iter26_reg <= G_reg_885;
        add_ln81_1_reg_825 <= add_ln81_1_fu_341_p2;
        bit_sel2_reg_929 <= grp_fu_753_p3[32'd15];
        part_sel4_reg_934 <= {{grp_fu_753_p3[14:8]}};
        zext_ln84_1_reg_895[7 : 0] <= zext_ln84_1_fu_497_p1[7 : 0];
        zext_ln84_1_reg_895_pp0_iter26_reg[7 : 0] <= zext_ln84_1_reg_895[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        R_reg_868 <= R_fu_469_p1;
        R_reg_868_pp0_iter26_reg <= R_reg_868;
        add_ln86_1_reg_919 <= add_ln86_1_fu_596_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp5) & (1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg))) begin
        gmem_addr_3_read_reg_874 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp3))) begin
        gmem_addr_3_reg_841 <= sext_ln82_fu_410_p1;
        gmem_addr_4_reg_852 <= sext_ln83_fu_439_p1;
        gmem_addr_read_reg_863 <= m_axi_gmem_0_RDATA;
        gmem_addr_reg_830 <= sext_ln81_fu_381_p1;
        trunc_ln81_reg_836 <= trunc_ln81_fu_391_p1;
        trunc_ln81_reg_836_pp0_iter10_reg <= trunc_ln81_reg_836_pp0_iter9_reg;
        trunc_ln81_reg_836_pp0_iter11_reg <= trunc_ln81_reg_836_pp0_iter10_reg;
        trunc_ln81_reg_836_pp0_iter12_reg <= trunc_ln81_reg_836_pp0_iter11_reg;
        trunc_ln81_reg_836_pp0_iter13_reg <= trunc_ln81_reg_836_pp0_iter12_reg;
        trunc_ln81_reg_836_pp0_iter14_reg <= trunc_ln81_reg_836_pp0_iter13_reg;
        trunc_ln81_reg_836_pp0_iter15_reg <= trunc_ln81_reg_836_pp0_iter14_reg;
        trunc_ln81_reg_836_pp0_iter16_reg <= trunc_ln81_reg_836_pp0_iter15_reg;
        trunc_ln81_reg_836_pp0_iter17_reg <= trunc_ln81_reg_836_pp0_iter16_reg;
        trunc_ln81_reg_836_pp0_iter18_reg <= trunc_ln81_reg_836_pp0_iter17_reg;
        trunc_ln81_reg_836_pp0_iter19_reg <= trunc_ln81_reg_836_pp0_iter18_reg;
        trunc_ln81_reg_836_pp0_iter1_reg <= trunc_ln81_reg_836;
        trunc_ln81_reg_836_pp0_iter20_reg <= trunc_ln81_reg_836_pp0_iter19_reg;
        trunc_ln81_reg_836_pp0_iter21_reg <= trunc_ln81_reg_836_pp0_iter20_reg;
        trunc_ln81_reg_836_pp0_iter22_reg <= trunc_ln81_reg_836_pp0_iter21_reg;
        trunc_ln81_reg_836_pp0_iter23_reg <= trunc_ln81_reg_836_pp0_iter22_reg;
        trunc_ln81_reg_836_pp0_iter24_reg <= trunc_ln81_reg_836_pp0_iter23_reg;
        trunc_ln81_reg_836_pp0_iter2_reg <= trunc_ln81_reg_836_pp0_iter1_reg;
        trunc_ln81_reg_836_pp0_iter3_reg <= trunc_ln81_reg_836_pp0_iter2_reg;
        trunc_ln81_reg_836_pp0_iter4_reg <= trunc_ln81_reg_836_pp0_iter3_reg;
        trunc_ln81_reg_836_pp0_iter5_reg <= trunc_ln81_reg_836_pp0_iter4_reg;
        trunc_ln81_reg_836_pp0_iter6_reg <= trunc_ln81_reg_836_pp0_iter5_reg;
        trunc_ln81_reg_836_pp0_iter7_reg <= trunc_ln81_reg_836_pp0_iter6_reg;
        trunc_ln81_reg_836_pp0_iter8_reg <= trunc_ln81_reg_836_pp0_iter7_reg;
        trunc_ln81_reg_836_pp0_iter9_reg <= trunc_ln81_reg_836_pp0_iter8_reg;
        trunc_ln82_reg_847 <= trunc_ln82_fu_420_p1;
        trunc_ln82_reg_847_pp0_iter10_reg <= trunc_ln82_reg_847_pp0_iter9_reg;
        trunc_ln82_reg_847_pp0_iter11_reg <= trunc_ln82_reg_847_pp0_iter10_reg;
        trunc_ln82_reg_847_pp0_iter12_reg <= trunc_ln82_reg_847_pp0_iter11_reg;
        trunc_ln82_reg_847_pp0_iter13_reg <= trunc_ln82_reg_847_pp0_iter12_reg;
        trunc_ln82_reg_847_pp0_iter14_reg <= trunc_ln82_reg_847_pp0_iter13_reg;
        trunc_ln82_reg_847_pp0_iter15_reg <= trunc_ln82_reg_847_pp0_iter14_reg;
        trunc_ln82_reg_847_pp0_iter16_reg <= trunc_ln82_reg_847_pp0_iter15_reg;
        trunc_ln82_reg_847_pp0_iter17_reg <= trunc_ln82_reg_847_pp0_iter16_reg;
        trunc_ln82_reg_847_pp0_iter18_reg <= trunc_ln82_reg_847_pp0_iter17_reg;
        trunc_ln82_reg_847_pp0_iter19_reg <= trunc_ln82_reg_847_pp0_iter18_reg;
        trunc_ln82_reg_847_pp0_iter1_reg <= trunc_ln82_reg_847;
        trunc_ln82_reg_847_pp0_iter20_reg <= trunc_ln82_reg_847_pp0_iter19_reg;
        trunc_ln82_reg_847_pp0_iter21_reg <= trunc_ln82_reg_847_pp0_iter20_reg;
        trunc_ln82_reg_847_pp0_iter22_reg <= trunc_ln82_reg_847_pp0_iter21_reg;
        trunc_ln82_reg_847_pp0_iter23_reg <= trunc_ln82_reg_847_pp0_iter22_reg;
        trunc_ln82_reg_847_pp0_iter24_reg <= trunc_ln82_reg_847_pp0_iter23_reg;
        trunc_ln82_reg_847_pp0_iter2_reg <= trunc_ln82_reg_847_pp0_iter1_reg;
        trunc_ln82_reg_847_pp0_iter3_reg <= trunc_ln82_reg_847_pp0_iter2_reg;
        trunc_ln82_reg_847_pp0_iter4_reg <= trunc_ln82_reg_847_pp0_iter3_reg;
        trunc_ln82_reg_847_pp0_iter5_reg <= trunc_ln82_reg_847_pp0_iter4_reg;
        trunc_ln82_reg_847_pp0_iter6_reg <= trunc_ln82_reg_847_pp0_iter5_reg;
        trunc_ln82_reg_847_pp0_iter7_reg <= trunc_ln82_reg_847_pp0_iter6_reg;
        trunc_ln82_reg_847_pp0_iter8_reg <= trunc_ln82_reg_847_pp0_iter7_reg;
        trunc_ln82_reg_847_pp0_iter9_reg <= trunc_ln82_reg_847_pp0_iter8_reg;
        trunc_ln83_reg_858 <= trunc_ln83_fu_449_p1;
        trunc_ln83_reg_858_pp0_iter10_reg <= trunc_ln83_reg_858_pp0_iter9_reg;
        trunc_ln83_reg_858_pp0_iter11_reg <= trunc_ln83_reg_858_pp0_iter10_reg;
        trunc_ln83_reg_858_pp0_iter12_reg <= trunc_ln83_reg_858_pp0_iter11_reg;
        trunc_ln83_reg_858_pp0_iter13_reg <= trunc_ln83_reg_858_pp0_iter12_reg;
        trunc_ln83_reg_858_pp0_iter14_reg <= trunc_ln83_reg_858_pp0_iter13_reg;
        trunc_ln83_reg_858_pp0_iter15_reg <= trunc_ln83_reg_858_pp0_iter14_reg;
        trunc_ln83_reg_858_pp0_iter16_reg <= trunc_ln83_reg_858_pp0_iter15_reg;
        trunc_ln83_reg_858_pp0_iter17_reg <= trunc_ln83_reg_858_pp0_iter16_reg;
        trunc_ln83_reg_858_pp0_iter18_reg <= trunc_ln83_reg_858_pp0_iter17_reg;
        trunc_ln83_reg_858_pp0_iter19_reg <= trunc_ln83_reg_858_pp0_iter18_reg;
        trunc_ln83_reg_858_pp0_iter1_reg <= trunc_ln83_reg_858;
        trunc_ln83_reg_858_pp0_iter20_reg <= trunc_ln83_reg_858_pp0_iter19_reg;
        trunc_ln83_reg_858_pp0_iter21_reg <= trunc_ln83_reg_858_pp0_iter20_reg;
        trunc_ln83_reg_858_pp0_iter22_reg <= trunc_ln83_reg_858_pp0_iter21_reg;
        trunc_ln83_reg_858_pp0_iter23_reg <= trunc_ln83_reg_858_pp0_iter22_reg;
        trunc_ln83_reg_858_pp0_iter24_reg <= trunc_ln83_reg_858_pp0_iter23_reg;
        trunc_ln83_reg_858_pp0_iter2_reg <= trunc_ln83_reg_858_pp0_iter1_reg;
        trunc_ln83_reg_858_pp0_iter3_reg <= trunc_ln83_reg_858_pp0_iter2_reg;
        trunc_ln83_reg_858_pp0_iter4_reg <= trunc_ln83_reg_858_pp0_iter3_reg;
        trunc_ln83_reg_858_pp0_iter5_reg <= trunc_ln83_reg_858_pp0_iter4_reg;
        trunc_ln83_reg_858_pp0_iter6_reg <= trunc_ln83_reg_858_pp0_iter5_reg;
        trunc_ln83_reg_858_pp0_iter7_reg <= trunc_ln83_reg_858_pp0_iter6_reg;
        trunc_ln83_reg_858_pp0_iter8_reg <= trunc_ln83_reg_858_pp0_iter7_reg;
        trunc_ln83_reg_858_pp0_iter9_reg <= trunc_ln83_reg_858_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp6) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg))) begin
        gmem_addr_4_read_reg_890 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln76_reg_821 <= icmp_ln76_fu_257_p2;
        icmp_ln76_reg_821_pp0_iter10_reg <= icmp_ln76_reg_821_pp0_iter9_reg;
        icmp_ln76_reg_821_pp0_iter11_reg <= icmp_ln76_reg_821_pp0_iter10_reg;
        icmp_ln76_reg_821_pp0_iter12_reg <= icmp_ln76_reg_821_pp0_iter11_reg;
        icmp_ln76_reg_821_pp0_iter13_reg <= icmp_ln76_reg_821_pp0_iter12_reg;
        icmp_ln76_reg_821_pp0_iter14_reg <= icmp_ln76_reg_821_pp0_iter13_reg;
        icmp_ln76_reg_821_pp0_iter15_reg <= icmp_ln76_reg_821_pp0_iter14_reg;
        icmp_ln76_reg_821_pp0_iter16_reg <= icmp_ln76_reg_821_pp0_iter15_reg;
        icmp_ln76_reg_821_pp0_iter17_reg <= icmp_ln76_reg_821_pp0_iter16_reg;
        icmp_ln76_reg_821_pp0_iter18_reg <= icmp_ln76_reg_821_pp0_iter17_reg;
        icmp_ln76_reg_821_pp0_iter19_reg <= icmp_ln76_reg_821_pp0_iter18_reg;
        icmp_ln76_reg_821_pp0_iter1_reg <= icmp_ln76_reg_821;
        icmp_ln76_reg_821_pp0_iter20_reg <= icmp_ln76_reg_821_pp0_iter19_reg;
        icmp_ln76_reg_821_pp0_iter21_reg <= icmp_ln76_reg_821_pp0_iter20_reg;
        icmp_ln76_reg_821_pp0_iter22_reg <= icmp_ln76_reg_821_pp0_iter21_reg;
        icmp_ln76_reg_821_pp0_iter23_reg <= icmp_ln76_reg_821_pp0_iter22_reg;
        icmp_ln76_reg_821_pp0_iter24_reg <= icmp_ln76_reg_821_pp0_iter23_reg;
        icmp_ln76_reg_821_pp0_iter25_reg <= icmp_ln76_reg_821_pp0_iter24_reg;
        icmp_ln76_reg_821_pp0_iter2_reg <= icmp_ln76_reg_821_pp0_iter1_reg;
        icmp_ln76_reg_821_pp0_iter3_reg <= icmp_ln76_reg_821_pp0_iter2_reg;
        icmp_ln76_reg_821_pp0_iter4_reg <= icmp_ln76_reg_821_pp0_iter3_reg;
        icmp_ln76_reg_821_pp0_iter5_reg <= icmp_ln76_reg_821_pp0_iter4_reg;
        icmp_ln76_reg_821_pp0_iter6_reg <= icmp_ln76_reg_821_pp0_iter5_reg;
        icmp_ln76_reg_821_pp0_iter7_reg <= icmp_ln76_reg_821_pp0_iter6_reg;
        icmp_ln76_reg_821_pp0_iter8_reg <= icmp_ln76_reg_821_pp0_iter7_reg;
        icmp_ln76_reg_821_pp0_iter9_reg <= icmp_ln76_reg_821_pp0_iter8_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln76_reg_821 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (icmp_ln76_reg_821_pp0_iter25_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter26_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter26_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter26_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter26_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter25_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter23_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter22_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter21_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter20_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter19_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter17_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter16_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter14_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg 
    == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to25 = 1'b1;
    end else begin
        ap_idle_pp0_0to25 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_1to27 = 1'b1;
    end else begin
        ap_idle_pp0_1to27 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 32'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_148;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_grp2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp3)))) begin
        gmem_blk_n_AR = m_axi_gmem_0_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage1_grp6)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage0_grp5)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp3)))) begin
        gmem_blk_n_R = m_axi_gmem_0_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_735_ce = 1'b1;
    end else begin
        grp_fu_735_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_744_ce = 1'b1;
    end else begin
        grp_fu_744_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_753_ce = 1'b1;
    end else begin
        grp_fu_753_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_763_ce = 1'b1;
    end else begin
        grp_fu_763_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_772_ce = 1'b1;
    end else begin
        grp_fu_772_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp3))) begin
            m_axi_gmem_0_ARADDR = gmem_addr_4_reg_852;
        end else if ((1'b1 == ap_condition_1265)) begin
            m_axi_gmem_0_ARADDR = gmem_addr_3_reg_841;
        end else if ((1'b1 == ap_condition_1261)) begin
            m_axi_gmem_0_ARADDR = gmem_addr_reg_830;
        end else begin
            m_axi_gmem_0_ARADDR = 'bx;
        end
    end else begin
        m_axi_gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp3)))) begin
        m_axi_gmem_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp6) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp5) & (1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp3)))) begin
        m_axi_gmem_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage0_grp7) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        p_yuv_channels_ch1_blk_n = p_yuv_channels_ch1_full_n;
    end else begin
        p_yuv_channels_ch1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp7) & (1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        p_yuv_channels_ch1_write = 1'b1;
    end else begin
        p_yuv_channels_ch1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage0_grp8) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        p_yuv_channels_ch2_blk_n = p_yuv_channels_ch2_full_n;
    end else begin
        p_yuv_channels_ch2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp8) & (1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        p_yuv_channels_ch2_write = 1'b1;
    end else begin
        p_yuv_channels_ch2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage0_grp9) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        p_yuv_channels_ch3_blk_n = p_yuv_channels_ch3_full_n;
    end else begin
        p_yuv_channels_ch3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp9) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        p_yuv_channels_ch3_write = 1'b1;
    end else begin
        p_yuv_channels_ch3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to27 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_fu_517_p1 = lshr_ln83_fu_512_p2[7:0];

assign G_fu_493_p1 = lshr_ln82_fu_488_p2[7:0];

assign R_fu_469_p1 = lshr_ln81_fu_464_p2[7:0];

assign add_ln76_1_fu_293_p2 = (x_fu_144 + 16'd1);

assign add_ln76_fu_263_p2 = (ap_sig_allocacmp_indvar_flatten_load + 32'd1);

assign add_ln79_1_fu_331_p2 = (zext_ln79_1_fu_315_p1 + zext_ln79_2_fu_327_p1);

assign add_ln79_fu_347_p2 = (select_ln61_fu_285_p3 + 16'd1);

assign add_ln81_1_fu_341_p2 = (add_ln79_1_fu_331_p2 + zext_ln79_fu_337_p1);

assign add_ln81_fu_366_p2 = (zext_ln81_fu_363_p1 + in_channels_ch1);

assign add_ln82_fu_395_p2 = (zext_ln81_fu_363_p1 + in_channels_ch2);

assign add_ln83_fu_424_p2 = (zext_ln81_fu_363_p1 + in_channels_ch3);

assign add_ln84_2_fu_671_p2 = (zext_ln84_6_fu_668_p1 + add_ln84_3_fu_663_p2);

assign add_ln84_3_fu_663_p2 = (zext_ln84_3_fu_659_p1 + zext_ln84_1_reg_895_pp0_iter26_reg);

assign add_ln84_4_fu_624_p2 = (zext_ln84_5_fu_609_p1 + zext_ln84_7_fu_620_p1);

assign add_ln86_1_fu_596_p2 = ($signed(zext_ln86_fu_593_p1) + $signed(sext_ln86_fu_589_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp7 = ((1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg) & (p_yuv_channels_ch1_full_n == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp8 = ((1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg) & (p_yuv_channels_ch2_full_n == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp9 = ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (p_yuv_channels_ch3_full_n == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter27 == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (p_yuv_channels_ch3_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg) & (p_yuv_channels_ch2_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg) & (p_yuv_channels_ch1_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (m_axi_gmem_0_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (m_axi_gmem_0_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp5 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (m_axi_gmem_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp7 = ((1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg) & (p_yuv_channels_ch1_full_n == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp8 = ((1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg) & (p_yuv_channels_ch2_full_n == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp9 = ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (p_yuv_channels_ch3_full_n == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter27 == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (p_yuv_channels_ch3_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg) & (p_yuv_channels_ch2_full_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg) & (p_yuv_channels_ch1_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (m_axi_gmem_0_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (m_axi_gmem_0_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp5 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp5_done_reg) & (m_axi_gmem_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp7 = ((1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg) & (p_yuv_channels_ch1_full_n == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp8 = ((1'b0 == ap_block_pp0_stage0_subdone_grp8_done_reg) & (p_yuv_channels_ch2_full_n == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp9 = ((1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (p_yuv_channels_ch3_full_n == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (m_axi_gmem_0_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp2 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp6 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_RVALID == 1'b0));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (m_axi_gmem_0_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp2 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp6 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter24 == 1'b1) & (m_axi_gmem_0_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_0_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp3 = (((ap_enable_reg_pp0_iter24 == 1'b1) & (m_axi_gmem_0_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_0_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter24 == 1'b1) & (m_axi_gmem_0_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_0_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1261 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_condition_1265 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign grp_fu_735_p0 = zext_ln84_fu_473_p1;

assign grp_fu_735_p1 = 15'd32730;

assign grp_fu_735_p2 = 15'd128;

assign grp_fu_744_p0 = zext_ln84_fu_473_p1;

assign grp_fu_744_p1 = 15'd122;

assign grp_fu_744_p2 = 15'd128;

assign grp_fu_753_p0 = grp_fu_753_p00;

assign grp_fu_753_p00 = G_fu_493_p1;

assign grp_fu_753_p1 = 16'd65462;

assign grp_fu_753_p2 = ($signed(sext_ln85_fu_553_p1) + $signed(zext_ln85_fu_549_p1));

assign grp_fu_763_p0 = grp_fu_763_p00;

assign grp_fu_763_p00 = B_fu_517_p1;

assign grp_fu_763_p1 = 13'd25;

assign grp_fu_763_p2 = (add_ln84_4_fu_624_p2 + 15'd128);

assign grp_fu_772_p0 = zext_ln84_1_reg_895;

assign grp_fu_772_p1 = 16'd65442;

assign icmp_ln76_fu_257_p2 = ((ap_sig_allocacmp_indvar_flatten_load == bound) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_280_p2 = ((y_fu_140 == height) ? 1'b1 : 1'b0);

assign lshr_ln81_fu_464_p2 = gmem_addr_read_reg_863 >> zext_ln81_1_fu_460_p1;

assign lshr_ln82_fu_488_p2 = gmem_addr_3_read_reg_874 >> zext_ln82_fu_484_p1;

assign lshr_ln83_fu_512_p2 = gmem_addr_4_read_reg_890 >> zext_ln83_fu_508_p1;

assign m_axi_gmem_0_ARBURST = 2'd0;

assign m_axi_gmem_0_ARCACHE = 4'd0;

assign m_axi_gmem_0_ARID = 1'd0;

assign m_axi_gmem_0_ARLEN = 64'd1;

assign m_axi_gmem_0_ARLOCK = 2'd0;

assign m_axi_gmem_0_ARPROT = 3'd0;

assign m_axi_gmem_0_ARQOS = 4'd0;

assign m_axi_gmem_0_ARREGION = 4'd0;

assign m_axi_gmem_0_ARSIZE = 3'd0;

assign m_axi_gmem_0_ARUSER = 1'd0;

assign m_axi_gmem_0_AWADDR = 64'd0;

assign m_axi_gmem_0_AWBURST = 2'd0;

assign m_axi_gmem_0_AWCACHE = 4'd0;

assign m_axi_gmem_0_AWID = 1'd0;

assign m_axi_gmem_0_AWLEN = 32'd0;

assign m_axi_gmem_0_AWLOCK = 2'd0;

assign m_axi_gmem_0_AWPROT = 3'd0;

assign m_axi_gmem_0_AWQOS = 4'd0;

assign m_axi_gmem_0_AWREGION = 4'd0;

assign m_axi_gmem_0_AWSIZE = 3'd0;

assign m_axi_gmem_0_AWUSER = 1'd0;

assign m_axi_gmem_0_AWVALID = 1'b0;

assign m_axi_gmem_0_BREADY = 1'b0;

assign m_axi_gmem_0_WDATA = 16'd0;

assign m_axi_gmem_0_WID = 1'd0;

assign m_axi_gmem_0_WLAST = 1'b0;

assign m_axi_gmem_0_WSTRB = 2'd0;

assign m_axi_gmem_0_WUSER = 1'd0;

assign m_axi_gmem_0_WVALID = 1'b0;

assign p_shl1_fu_525_p3 = {{B_reg_902}, {7'd0}};

assign p_yuv_channels_ch1_din = (trunc_ln3_reg_939 + 8'd16);

assign p_yuv_channels_ch2_din = {{xor_ln85_fu_709_p2}, {part_sel4_reg_934}};

assign p_yuv_channels_ch3_din = {{xor_ln86_fu_722_p2}, {part_sel_reg_949}};

assign select_ln61_fu_285_p3 = ((icmp_ln79_fu_280_p2[0:0] == 1'b1) ? 16'd0 : y_fu_140);

assign select_ln76_fu_299_p3 = ((icmp_ln79_fu_280_p2[0:0] == 1'b1) ? add_ln76_1_fu_293_p2 : x_fu_144);

assign sext_ln81_fu_381_p1 = $signed(trunc_ln_fu_371_p4);

assign sext_ln82_fu_410_p1 = $signed(trunc_ln1_fu_400_p4);

assign sext_ln83_fu_439_p1 = $signed(trunc_ln2_fu_429_p4);

assign sext_ln85_fu_553_p1 = grp_fu_735_p3;

assign sext_ln86_fu_589_p1 = $signed(sub_ln86_1_fu_583_p2);

assign shl_ln1_fu_477_p3 = {{trunc_ln82_reg_847_pp0_iter24_reg}, {3'd0}};

assign shl_ln2_fu_501_p3 = {{trunc_ln83_reg_858_pp0_iter24_reg}, {3'd0}};

assign shl_ln_fu_453_p3 = {{trunc_ln81_reg_836_pp0_iter24_reg}, {3'd0}};

assign sub_ln85_fu_543_p2 = (p_shl1_fu_525_p3 - zext_ln85_1_fu_539_p1);

assign sub_ln86_1_fu_583_p2 = (sub_ln86_fu_566_p2 - zext_ln86_2_fu_579_p1);

assign sub_ln86_fu_566_p2 = (14'd0 - zext_ln86_1_fu_562_p1);

assign tmp_10_fu_319_p3 = {{select_ln76_fu_299_p3}, {8'd0}};

assign tmp_11_fu_652_p3 = {{G_reg_885_pp0_iter26_reg}, {7'd0}};

assign tmp_12_fu_602_p3 = {{R_reg_868_pp0_iter26_reg}, {6'd0}};

assign tmp_13_fu_613_p3 = {{R_reg_868_pp0_iter26_reg}, {1'd0}};

assign tmp_14_fu_532_p3 = {{B_reg_902}, {4'd0}};

assign tmp_15_fu_572_p3 = {{B_reg_902}, {1'd0}};

assign tmp_fu_307_p3 = {{select_ln76_fu_299_p3}, {10'd0}};

assign trunc_ln1_fu_400_p4 = {{add_ln82_fu_395_p2[63:1]}};

assign trunc_ln2_fu_429_p4 = {{add_ln83_fu_424_p2[63:1]}};

assign trunc_ln81_fu_391_p1 = add_ln81_fu_366_p2[0:0];

assign trunc_ln82_fu_420_p1 = add_ln82_fu_395_p2[0:0];

assign trunc_ln83_fu_449_p1 = add_ln83_fu_424_p2[0:0];

assign trunc_ln_fu_371_p4 = {{add_ln81_fu_366_p2[63:1]}};

assign xor_ln85_fu_709_p2 = (bit_sel2_reg_929 ^ 1'd1);

assign xor_ln86_fu_722_p2 = (bit_sel_reg_944 ^ 1'd1);

assign zext_ln79_1_fu_315_p1 = tmp_fu_307_p3;

assign zext_ln79_2_fu_327_p1 = tmp_10_fu_319_p3;

assign zext_ln79_fu_337_p1 = select_ln61_fu_285_p3;

assign zext_ln81_1_fu_460_p1 = shl_ln_fu_453_p3;

assign zext_ln81_fu_363_p1 = add_ln81_1_reg_825;

assign zext_ln82_fu_484_p1 = shl_ln1_fu_477_p3;

assign zext_ln83_fu_508_p1 = shl_ln2_fu_501_p3;

assign zext_ln84_1_fu_497_p1 = G_fu_493_p1;

assign zext_ln84_3_fu_659_p1 = tmp_11_fu_652_p3;

assign zext_ln84_5_fu_609_p1 = tmp_12_fu_602_p3;

assign zext_ln84_6_fu_668_p1 = grp_fu_763_p3;

assign zext_ln84_7_fu_620_p1 = tmp_13_fu_613_p3;

assign zext_ln84_fu_473_p1 = R_fu_469_p1;

assign zext_ln85_1_fu_539_p1 = tmp_14_fu_532_p3;

assign zext_ln85_fu_549_p1 = sub_ln85_fu_543_p2;

assign zext_ln86_1_fu_562_p1 = tmp_14_fu_532_p3;

assign zext_ln86_2_fu_579_p1 = tmp_15_fu_572_p3;

assign zext_ln86_fu_593_p1 = grp_fu_744_p3;

always @ (posedge ap_clk) begin
    zext_ln84_1_reg_895[15:8] <= 8'b00000000;
    zext_ln84_1_reg_895_pp0_iter26_reg[15:8] <= 8'b00000000;
end

endmodule //yuv_filter_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y
