// Seed: 4186073117
module module_0 (
    input wand id_0
    , id_24,
    input supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input supply1 id_5
    , id_25,
    input supply1 id_6
    , id_26,
    input supply1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output uwire id_10,
    output wand id_11,
    output wor id_12,
    output tri0 id_13,
    output wand module_0,
    output wand id_15,
    output supply1 id_16,
    input supply0 id_17,
    output tri1 id_18,
    input supply0 id_19,
    input tri id_20,
    input wire id_21,
    input tri1 id_22
);
  assign id_14 = id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd64
) (
    input  wand id_0,
    output tri0 id_1,
    input  tri  _id_2
);
  parameter id_4 = 1;
  assign id_1 = id_0 - -1;
  assign id_1 = -1;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0
  );
  logic [-1 'b0 : id_2] id_6;
  generate
    assign id_6[-1'b0] = -1;
  endgenerate
endmodule
