// Seed: 2945137557
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input wand id_4,
    input wor id_5
);
  assign id_3 = id_1;
  assign id_3 = id_2 - 1;
  wire id_7;
  localparam id_8 = 1 * 1'b0;
  assign module_1.id_20 = 0;
  wire id_9 = id_8;
endmodule
module module_1 #(
    parameter id_13 = 32'd75,
    parameter id_22 = 32'd9,
    parameter id_28 = 32'd27,
    parameter id_3  = 32'd67
) (
    output tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wor _id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output wand id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri1 _id_13,
    output logic id_14,
    output tri0 id_15,
    output wire id_16,
    input wire id_17,
    input wand id_18,
    input tri0 id_19,
    output supply0 id_20,
    input tri1 id_21,
    input wor _id_22,
    output tri0 id_23
);
  wire [id_22 : id_3] id_25;
  logic id_26;
  supply1 id_27 = -1;
  logic _id_28;
  wire [id_28 : id_13] id_29, id_30;
  id_31 :
  assert property (@(negedge id_31) id_25)
  else assign id_30 = -1;
  always
    if (-1) id_14 <= {1};
    else $signed(6);
  ;
  if (1 ? -1'h0 : 1) parameter id_32 = -1;
  else assign id_26 = 1;
  for (id_33 = id_25; 1; id_26 = 1 & -id_29) wire id_34, id_35;
  wire id_36;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_6,
      id_5,
      id_5
  );
  assign id_7  = (-1);
  assign id_20 = 1;
  logic id_37;
  assign id_2 = id_13;
  logic id_38;
  assign id_26 = id_35 == "";
endmodule
