mixedmod bist use embed processor complex system embed processor may use run softwar routin test pattern gener respons evalu system compon complet random pattern testabl test program gener determinist pattern random test usual random test part program requir long run time wherea part determinist test high memori requirementsin paper shown appropri select random pattern test method significantli reduc memori requir determinist part new highli effici scheme softwarebas random pattern test propos shown extend scheme determinist test pattern gener entir test scheme may also use implement scan base bist hardwar b introduct integr complex system singl chip implement multichip modul mcm becom widespread approach varieti embed processor embed corewar found market allow appropri split system function hardwar softwar modul develop howev system test becom enorm challeng complex restrict access hardwar compon requir sophist test strategi builtin selftest combin ieee 1149 standard help tackl problem low cost 10 convent asic test number power bist techniqu develop past 1 3 5 exampl shown combin random effici encod determinist pattern provid complet fault coverag work support dfg grant test und synthes schneller eingebettet system wu 24512 keep cost extra bist hardwar storag requir low 13 14 32 case embed system high qualiti test possibl without extra hardwar use embed processor gener test compon usual kind function test requir larg test program memori space alway avail system paper shown small test program synthes complet coverag nonredund stuckat fault combin part system obtain cost extra bist hardwar convent system test reduc cost hundr byte system memori store test routin propos bist approach effici exploit designfortest structur subcompon shown figur 1 serial bist embed processor execut program gener test pattern shift scan regi ter compon test even effi cientli present approach may use gener test data input regist pipelin combin subsystem embed processor scan input scan output scan input scan output test data random determinist pattern figur 1 serial bist approach structur test program kept sim ple random pattern gener sinc elementari processor instruct use 12 21 25 28 even linear feedback shift regist lfsr emul effici figur 2 show exampl modular lfsr correspond program simplic ccode shown gener fix number state transit void transit int int n unsign int polynomi unsign int state transit modular lfsr degre n int i0 im state n1 state state polynomi els state figur 2 modular lfsr correspond program gener state transit usual subcompon system random pattern testabl remain fault determinist test pattern appli pur pose compact test set may gener describ 16 18 22 27 reproduc test program hardwarebas determinist bist scheme emul test softwar 13 15 32 kind mixedmod test may interleav determinist random test perform success case storag requir determinist part test program directli relat number undetect fault random pattern gener great tradeoff runtim random test memori requir mixedmod program assum small improv random test method lead increas fault coverag 992 996 reduc number undetect fault storag requir factor 12 overal effici mixedmod test scheme improv much higher degre modifi random part rather determinist part paper highli effici softwarebas random bist scheme present also use gener determinist pattern rest paper organ follow next section differ random pattern test scheme emul softwar evalu section 3 extens determinist test describ subsequ section 4 procedur optim overal bist scheme present section 5 describ procedur gener mixedmod test program final section 6 give experiment result base intel 80960ca processor exampl emul random pattern test test routin exploit arithmet function processor produc pattern properti suffici test random pattern testabl circuit 12 25 even complet satisfi condit random state 11 eg howev circuit particular circuit consid random pattern resist arithmet pattern may perform well linear feedback shift regist lfsr correspond primit feedback polynomi cellular automata gener consid stimuli gener good properti random test 9 17 20 gener sequenc still show linear dependen cie differ primit polynomi perform differ circuit case linear depend may support fault detect circuit perform poorli follow fault coverag obtain sever lfsrbase pattern gener scheme discuss experiment data 21 feedback polynomi contrast hardwarebas bist softwarebas approach number posit feedback tap lfsr impact cost bist im plement thu given length achiev fault coverag optim without cost constraint assum test per scan scheme shown figur 3 sensit fault coverag select feedback polynomi studi seri experi combin part iscas85 iscas89 benchmark circuit 4 6 lfsr feedback scan path cut figur 3 scanbas bist circuit pi f degre lfsr1 lfsr2 lfsr3 lfsr4 lfsr5 lfsr6 averag tabl 1 absolut normal w r worst lfsr percentag undetect nonredund fault 10000 pattern fault simul 10000 random pattern perform circuit use sever differ feedback polynomi degre typic result shown tabl 1 first four column contain circuit name number input number nonredund fault select degre feedback polynomi 1 remain column show characterist six differ lfsr first entri report percentag undetect nonredund fault second entri normal number correspond number worst lfsr worst best perform lfsr print bold respect last column give averag lfsr observ big varianc perform differ lfsr degre s641 eg best lfsr reduc number undetect fault 27 fault left undetect worst polynomi 22 multiplepolynomi lfsr one explan consider differ fault coverag observ section 21 given fact linear depend scan posit may prevent certain necessari bit combin scan pattern independ initi state lfsr 2 differ lfsr distribut linear depend scan chain differ depend structur circuit may differ impact fault coverag shown figur 4 impact linear depend reduc sever polynomi use small exampl lfsr oper accord two dif 1 degre polynomi select compat requir determinist test describ section 3 ferent primit feedback polynomi p select input multiplex given initi state lfsr produc scan pattern 0 7 depend select polynomi shown equat hold compon st0 st0 0 1 2 3 4 5 6 7 u figur 4 scanbas bist multiplepolynomi lfsr polynomi p 0 linear relat 3 prevent combin 1 1 1 input andgat impli polynomi p 0 x never produc test stuckat0 fault node 2 contrast polynomi input posit linearli independ produc possibl nonzero bit combin thu test consid fault similarli stuckat0 fault node 1 test use polynomi polynomi p 0 x provid test use polynomi certain number pattern increas chanc detect fault multiplepolynomi lfsr implement effici hardwar tri share part feedback sever polynomi softwar emul also simpl sinc basic procedur simul lfsr modifi slightli control select feedback polynomi sever scheme possibl first shown figur 5 assum n random pattern gener p differ polynomi denot lfsr oper correspond feedback polynomi p initi lfsr gener np pattern lfsrp figur 5 success multiplepolynomi scheme suc polynomi appli success gener contigu subsequ np random pattern scheme therefor refer scheme suc one polynomi scheme degener convent singl polynomi scheme possibl switch differ distribut linear depend paid disadvantag pattern may occur repeatedli p time henc overal increas fault coverag expect experi shown inde improv circuit tabl 2 list result set circuit studi previou section circuit degre tabl 2 absolut normal w r worst best singl lfsr percentag undetect nonredund fault scheme suc 10000 pattern circuit 10000 pattern simul use p polynomi experi percentag undetect nonredund fault report 1st line well correspond normal number worst 2nd line best singl polynomi 3rd line degre appli success scheme exampl circuit c2670 reduc number undetect fault 6958 compar worst singl polynomi even import scheme also outperform best singl polynomi number remain target fault atpg less 75 ie 25 percent fault left best singl polynomi addit cover scheme random sequenc creas polynomi use success select randomli test pattern random select implement second lfsr shown figur 6 refer scheme rnd u feedback cut scan chain figur hardwar scheme random select feedback polynomi rnd select p differ feedback polynomi lfsr1 control log 2 p bit state regist lfsr2 softwar implement structur figur 6 two addit regist requir store feedback polynomi state lfsr2 lfsr2 emul proce dure complet routin gener sequenc n random pattern shown figur 7 initi lfsr1 initi lfsr2 select p base state lfsr2 gener 1 pattern lfsr1p perform 1 state transit lfsr2 figur 7 softwar routin random pattern gener scheme figur 6 rnd tabl 3 show percentag undetect nonredund fault correspond normal number obtain scheme rnd circuit degre tabl 3 absolut normal w r worst best singl lfsr percentag undetect nonredund fault scheme rnd 10000 pattern randomli select polynomi higher chanc pattern repetit randomli switch differ distribut linear depend may improv qualiti pattern cir cuit result improv fault coverag set fault remain determinist test reduc 2 3 multiplepolynomi multiplese anoth way improv effici random test repeatedli store new seed pattern gener investig instanc 23 techniqu combin use multipl polynomi shown figur 8 u feedback cut scan chain figur 8 multiplepolynomi multiplese lfsr scheme rnd log 2 p bit state regist lfsr2 use drive select p differ feedback polynomi degre k lfsr1 remain k bit provid seed lfsr1 sequel scheme refer scheme rnd 2 structur correspond test program shown figur 9 initi lfsr2 select seed polynomi p base state lfsr2 initi lfsr1 gener 1 pattern lfsr1p perform 1 state transit lfsr2 figur 9 test program multiplepolynomi multi plese lfsr rnd 2 scheme pattern may occur repeatedli addit advantag randomli chang distribut linear depend scheme also abl gener zerovector often need complet fault coverag tabl 4 give result percentag undetect nonredund fault correspond normal number tabl 2 3 circuit degre tabl 4 absolut normal w r worst best singl lfsr percentag undetect nonredund fault scheme rnd 2 10000 pattern expect circuit fault coverag increas circuit techniqu lead signific improv circuit s8381 s9234 best result obtain compar experi 3 softwarebas determinist bist structur multiplepolynomi multiplese random bist scheme figur 8 similar determinist bist scheme base reseed multipl polynomi lfsr propos 13 14 see figur 10 u cut scan chain bit id seed figur 10 determinist bist scheme base multipl polynomi lfsr 14 determinist pattern encod polynomi identifi seed respect polynomi test mode pattern reproduc emul lfsr correspond polynomi identifi load seed lfsr perform autonom transit lfsr mth transit scan chain contain desir pattern appli cut calcul encod system linear equat solv fix feedback polynomi degre k lfsr produc output sequenc i0 satisfi feedback equat k lfsrsequenc compat desir test pattern specifi bit hold recurs appli feedback equat provid system linear equat seed variabl 0 k1 solut found given polynomi next avail polynomi tri 14 shown alreadi 16 polynomi high probabl success determinist pattern specifi bit encod sbit seed henc p differ polynomi avail polynomi identifi implement next bit seed next bit determinist test set number specifi bit max requir bit storag minim st requir minim maximum number care bit max number pattern n 15 atpgalgorithm present gener test pattern number specifi bit max mini mize mixedmod bist approach number n pattern highli correl number fault left undetect random test 4 synthes bist scheme sinc effici mixedmod bist scheme strongli depend number hard fault cover determinist pattern major concern synthes bist scheme optim random test experiment data section 2 show signific varianc fault effici achiev differ lfsr scheme exist univers scheme polynomi work circuit sequel procedur present determin optim lfsr scheme select lfsr guid fault effici maxim satisfi requir effici encod determinist pattern random pattern resist fault assum tabl primit polynomi avail propos procedur consist 4 step perform atpg elimin redund fault estim maximum number specifi bit max expect test cube hard fault select polynomi degre max randomli perform fault simul correspond shift regist sequenc rank polynomi accord fault coverag achiev select p best polynomi store highest fault coverag correspond lfsr bestschem use polynomi simul scheme suc rnd rnd 2 updat bestschem best solut obtain far number mainli determin limit comput time spent number p also restrict comput time avail addit lfsr requir two regist processor pattern gener regist file target processor put limit p tabl 5 show result achiev procedur set circuit studi section 2 degre use section 2 sequenc 10000 random pattern appli scheme best uf worst tabl 5 best scheme relat best worst singl polynomi solut second third column show best scheme correspond number polynomi p column 4 provid fault effici fe percentag detect nonredund fault percentag fault left undetect best scheme report column uf uf best normal solut number obtain best singl polynomi uf worst refer worst singl polynomi tabl 5 indic search appropri random test scheme reduc number remain fault significantli procedur need run fault simul may decreas storag amount need determinist pattern consider save memori mixedmod test program particularli import test program store rom startup mainten test gener mixedmod test program test program implement random test scheme reseed scheme determinist pattern gener intel 80960ca target processor larg regist set made compact code possibl sinc part test program gener determinist pattern superset instruct requir implement random scheme exampl complex random scheme shown mixedmod test program figur 11 gener random test pattern multiplepolynomi multipl seed lfsr emul switch reseed scheme afterward program figur 11 requir 27 word memori assum lfsr fit regist steps1 equ number step lfsr1 steps2 equ number step lfsr2 stepsdet equ number step determinist test len1 equ posit msb lfsr1 len2 equ posit msb lfsr2 testport equ address testport nopolybit equ number bit polynomi choic mask equ defin mask start dq startvector defin startvector lfsr2 poli dq polynomi defin polynomi lfsr1 seed dq seedvector defin seed det test seedoffset equ seed start defin offset seed tabl begin lda testport r10 load address testport lda stepsdet r11 load loopcount lfsr1 det mode lda steps1 r12 load loop counter lfsr1 lda start r14 load startvector address lfsr1 ld r14 r6 load startvector lfsr2 ld 4r14 r7 load polynomi lfsr2 l0 mov r6 r4 initi lfsr1 content lfsr2 mask r4 r15 comput polyid ld 8r14r154 r5 polynomi lfsr1 lda nopolybit r15 load number bit polyid l1 shro nopolybit r4 r4 shift polybit lda steps2 r13 load loop counter lfsr1 l2 st r4 r10 write testpattern testport mov r4 r8 shlo 1 r8 r4 shift left bbc len2 r8 l3 branch msb lfsr2 equal zero xor r4 r5 r4 xor decrement loop counter cmpibn r13 0 l2 branch equal zero mov r6 r8 shlo 1 r8 r6 shift left bbc len1 r8 l4 branch msb lfsr1 equal zero xor r6 r7 r6 xor l4 subi r12 1 r12 decrement loop counter cmpibg r12 r11 l0 branch r12 stepsdet ld seedoffsetr14r124r6 load seed cmpibn r120l0 figur 11 mixedmod bist program alway possibl random pattern gener encod determinist pattern may lead lfsr length exceed bit case program figur 11 modifi straightforward way requir memori tabl 6 give relat memori requir lfsr length lfsr length memori requir word tabl length memori requir mixedmod test program addit program size memori reserv store polynomi seed order decod determinist pattern experiment result next section show data form far major part memori requir 6 experiment result describ strategi gener mixedmod test program appli benchmark circuit e circuit 28 run fault simul perform determin best random scheme tabl 7 8 show result circuit pi degre best scheme p tabl 7 circuit characterist best random scheme select random scheme characterist data report tabl 7 column 2 3 list number primari input pi degre poli nomial best random scheme number polynomi report subsequ column tabl 8 show detail result number nonredund fault circuit given column 2 effici random scheme character fault effici fe percentag undetect nonredund fault uf normal number uf respect best uf best averag uf averag singl polynomi solut column 3 6 circuit f fe uf uf best uf averag s8381 931 7648 2352 711 6575 tabl 8 fault effici percentag undetect nonredund fault best random scheme 10000 pattern reduct remain fault obtain best random test scheme signific instanc circuit c7552 known random pattern resi tant singl polynomi solut averag lead fault effici 9579 leav 421 fault determinist encod circuit rnd 2 scheme achiev fault effici 9887 113 absolut 84 fault left correspond reduct remain fault 27 circuit s820 s1423 care select random scheme even make determinist test super fluou final note larger cir cuit alreadi small rel reduct mean consider number fault addit cover random test need consid determinist test exampl circuit s38417 reduct 8575 9226 respect mean addit 313 158 respect fault elimin random test tabl 9 show result number test pattern requir random pattern resist fault amount test date storag bit best random scheme compar random test use averag singl polynomi includ storag need poli nomial initi lfsr state random test encod determinist test set sinc goal work determin impact random test test data storag standard atpg tool select perform experi 24 circuit fault effici 100 determinist test circuit determinist pattern test data storag bit scheme averag polynomi scheme averag polynomi s4201 22 34 503 776 s1238 7 21 198 431 s5378 22 31 759 883 tabl 9 number determinist pattern storag requir complet test data bit result show optim random test fact consider reduc number determinist pattern overal test data storag particularli true circuit known random pattern resist eg circuit c7552 number determinist pattern reduc 92 51 reduct test data storag 5k circuit s38417 best scheme elimin 137 determinist pattern lead reduct test data storag 14k shown tabl alreadi standard atpg propos techniqu requir less test data storag approach base store compact test set cf 16 18 22 27 circuit determinist pattern test data storag bit scheme compact test scheme compact test s4201 22 43 503 1505 s5378 22 104 759 22256 tabl 10 amount test data storag propos approach store compact test set expect test data storag present approach could reduc even atpg tool special tailor encod scheme use describ 15 7 conclus scheme gener mixedmod test program embed processor present test program use new highli effici random test scheme new softwarebas encod determinist pattern shown care select primit polynomi lfsrbase random pattern gener strong impact number undetect fault multiplepolynomi random pattern scheme provid significantli better result mani case qualiti 0of random scheme main impact overal size mixedmod test program exampl processor intel 80960ca test program gener benchmark circuit complet coverag nonredund fault obtain r test embed builtin selftest environ exhaust gener bit pattern applic vlsi selftest neutral netlist 10 combin benchmark design special translat combin profil sequenti benchmark circuit new pattern bias techniqu bist bist hardwar gener mix test scheme multichip modul selftest provid mean test speed shift regist sequenc test gener base arithmet oper gener vector pattern reseed multiplepolynomi linear feedback shift regist pattern gener determinist bist scheme compact test set base symbol fault simul cellular automatabas pseudorandom number gener builtin selftest costeffect gener minim test set stuckat fault combin logic circuit accumul builtin self test highlevel synthesi rotco revers order test compact techniqu multipl seed linear feedback shift regist advanc automat test gener redund identif techniqu synthesi map logic gener transform pseudorandom pattern bist minim test set combin circuit circuit pseudoexhau tive test pattern gener test use unequiprob random pattern multipl distribut bias random test pattern decompress test data use variablelength seed lfsr tr ctr sybil hellebrand huaguo liang hansjoachim wunderlich mix mode bist scheme base reseed fold counter journal electron test theori applic v17 n34 p341349 juneaugust 2001 huaguo liang sybil hellebrand hansjoachim wunderlich twodimension test data compress scanbas determinist bist journal electron test theori applic v18 n2 p159170 april 2002 rainer dorsch hansjoachim wunderlich reus scan chain test pattern decompress journal electron test theori applic v18 n2 p231240 april 2002 liang huaguo sybil hellebrand hansjoachim wunderlich mixedmod bist scheme base fold compress journal comput scienc technolog v17 n2 p203212 march 2002