INFO: [VRFC 10-2263] Analyzing Verilog file "E:/school/Maths/数字电路/watch_king/watch.srcs/sources_1/imports/6_watch/watch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/school/Maths/数字电路/watch_king/watch.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [E:/school/Maths/数字电路/watch_king/watch.srcs/sim_1/new/testbench.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/school/Maths/数字电路/watch_king/watch.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
