Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/CEG/Semester 5/CG3207/Lab/VHDL/Lab3v1/tb_isim_beh.exe -prj D:/CEG/Semester 5/CG3207/Lab/VHDL/Lab3v1/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/CEG/Semester 5/CG3207/Lab/VHDL/Lab3v1/RegFile.vhd" into library work
Parsing VHDL file "D:/CEG/Semester 5/CG3207/Lab/VHDL/Lab3v1/PC.vhd" into library work
Parsing VHDL file "D:/CEG/Semester 5/CG3207/Lab/VHDL/Lab3v1/ControlUnit.vhd" into library work
Parsing VHDL file "D:/CEG/Semester 5/CG3207/Lab/VHDL/Lab3v1/ALU.vhd" into library work
Parsing VHDL file "D:/CEG/Semester 5/CG3207/Lab/VHDL/Lab3v1/MIPS.vhd" into library work
Parsing VHDL file "D:/CEG/Semester 5/CG3207/Lab/VHDL/Lab3v1/TOP.vhd" into library work
Parsing VHDL file "D:/CEG/Semester 5/CG3207/Lab/VHDL/Lab3v1/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture arch_pc of entity PC [pc_default]
Compiling architecture arch_alu of entity ALU [alu_default]
Compiling architecture arch_controlunit of entity ControlUnit [controlunit_default]
Compiling architecture arch_regfile of entity RegFile [regfile_default]
Compiling architecture arch_mips of entity MIPS [mips_default]
Compiling architecture arch_top of entity TOP [top_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable D:/CEG/Semester 5/CG3207/Lab/VHDL/Lab3v1/tb_isim_beh.exe
Fuse Memory Usage: 35956 KB
Fuse CPU Usage: 1341 ms
