(_unit EDIF 1.0.4.38 (Counter 0 7 (Counter 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333566366665622566342769673431373035653436)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 5848 (_ent (_in))))
		(_port (_int BUS14424 0 0 5849 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int BUS14432 1 0 5921 (_arch (_uni))))
		(_port (_int COUNT_reg 0 0 5850 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 5839 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 5840 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 5841 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 5842 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 5843 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_1 -1 0 5844 (_ent (_in ))))
		(_port (_int En1_reg -1 0 5846 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 5845 (_ent (_in ))))
		(_port (_int NET7772 -1 0 5847 (_ent (_in ))))
		(_sig (_int <const1> -1 0 5902 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1_n_0 -1 0 5976 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1_n_0 -1 0 5981 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1_n_0 -1 0 5986 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[0] -1 0 5991 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[1] -1 0 5996 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[2] -1 0 6001 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[3] -1 0 6006 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[4] -1 0 6011 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[5] -1 0 6016 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[6] -1 0 6021 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_0[0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_0[1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_0[2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_0[3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_0[4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_0[5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_0[6]))))))
		))
	(_comp
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 5853 (_comp LUT5)
		(_port
			 ((I0) (COUNT_reg[2]_1))
			 ((I1) (COUNT_reg[0]_2))
			 ((I2) (CE_IBUF))
			 ((I3) (NET7772))
			 ((I4) (BUS14432(0)))
			 ((O) (COUNT[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"cfdf3020"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 5856 (_comp LUT6)
		(_port
			 ((I0) (BUS14432(2)))
			 ((I1) (BUS14432(0)))
			 ((I2) (NET7772))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (COUNT_reg[2]_1))
			 ((I5) (BUS14432(1)))
			 ((O) (COUNT[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ccffcfff22002000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 5859 (_comp LUT6)
		(_port
			 ((I0) (BUS14432(0)))
			 ((I1) (BUS14432(1)))
			 ((I2) (NET7772))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (COUNT_reg[2]_1))
			 ((I5) (BUS14432(2)))
			 ((O) (COUNT[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"eeffefff11001000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_3 0 5862 (_comp LUT6)
		(_port
			 ((I0) (ENABLE1))
			 ((I1) (COUNT_reg[0]_1))
			 ((I2) (BUS14424(0)))
			 ((I3) (BUS14432(0)))
			 ((I4) (BUS14432(1)))
			 ((I5) (BUS14432(2)))
			 ((O) (En1_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0000000000000002"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 5865 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[0]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14432(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 5868 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (AR(0)))
			 ((D) (COUNT[1]_i_1_n_0))
			 ((Q) (BUS14432(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 5871 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[2]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14432(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1[0]_i_1 0 5875 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(1)))
			 ((I1) (BUS14432(2)))
			 ((I2) (BUS14432(0)))
			 ((O) (COUNT_reg(6))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"14"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[1]_i_1__0 0 5879 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(0)))
			 ((I1) (BUS14432(2)))
			 ((I2) (BUS14432(1)))
			 ((O) (COUNT_reg(5))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"48"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[2]_i_1 0 5883 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(2)))
			 ((I1) (BUS14432(1)))
			 ((I2) (BUS14432(0)))
			 ((O) (COUNT_reg(4))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[3]_i_1 0 5887 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(0)))
			 ((I1) (BUS14432(2)))
			 ((I2) (BUS14432(1)))
			 ((O) (COUNT_reg(3))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"86"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[4]_i_1 0 5891 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(0)))
			 ((I1) (BUS14432(1)))
			 ((I2) (BUS14432(2)))
			 ((O) (COUNT_reg(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"ba"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[5]_i_1__0 0 5895 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(1)))
			 ((I1) (BUS14432(0)))
			 ((I2) (BUS14432(2)))
			 ((O) (COUNT_reg(1))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"8e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[6]_i_1 0 5899 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(0)))
			 ((I1) (BUS14432(2)))
			 ((I2) (BUS14432(1)))
			 ((O) (COUNT_reg(0))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"83"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst VCC 0 5874 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Counter_10 0 7 (Counter_10 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333566366665622566342769673431366530323033)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 3847 (_ent (_in))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS14460 1 0 3929 (_arch (_uni))))
		(_port (_int COUNT_reg 0 0 3848 (_ent (_out))))
		(_port (_int En_reg_2 0 0 3849 (_ent (_in))))
		(_port (_int CLK_IBUF_BUFG -1 0 3836 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 3837 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_2 -1 0 3838 (_ent (_in ))))
		(_port (_int COUNT_reg[3]_0 -1 0 3839 (_ent (_out ))))
		(_port (_int En_reg -1 0 3841 (_ent (_out ))))
		(_port (_int En_reg_0 -1 0 3842 (_ent (_in ))))
		(_port (_int En_reg_1 -1 0 3843 (_ent (_in ))))
		(_port (_int En_reg_3 -1 0 3844 (_ent (_in ))))
		(_port (_int En_reg_4 -1 0 3845 (_ent (_in ))))
		(_port (_int En_reg_5 -1 0 3846 (_ent (_in ))))
		(_port (_int END -1 0 3840 (_ent (_in ))))
		(_sig (_int COUNT[0]_i_1__0_n_0 -1 0 4006 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__0_n_0 -1 0 4011 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__2_n_0 -1 0 4016 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__2_n_0 -1 0 4021 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[0] -1 0 4026 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[1] -1 0 4031 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[2] -1 0 4036 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[3] -1 0 4041 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[4] -1 0 4046 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[5] -1 0 4051 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[6] -1 0 4056 (_arch (_uni))))
		(_sig (_int En_i_2_n_0 -1 0 4084 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_3(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_0[0]))))))
			(line_4(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_0[1]))))))
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_0[2]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_0[3]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_0[4]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_0[5]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_0[6]))))))
		))
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__0 0 3852 (_comp LUT1)
		(_port
			 ((I0) (BUS14460(0)))
			 ((O) (COUNT[0]_i_1__0_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[0]_i_2__0 0 3855 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(0)))
			 ((I1) (BUS14460(1)))
			 ((I2) (BUS14460(2)))
			 ((I3) (BUS14460(3)))
			 ((O) (COUNT_reg[0]_1)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0001"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[1]_i_1__0 0 3859 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(3)))
			 ((I1) (BUS14460(2)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(0)))
			 ((O) (COUNT[1]_i_1__0_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f00e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__2 0 3863 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(2)))
			 ((I1) (BUS14460(1)))
			 ((I2) (BUS14460(0)))
			 ((I3) (BUS14460(3)))
			 ((O) (COUNT[2]_i_1__2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a9a8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_2__1 0 3867 (_comp LUT5)
		(_port
			 ((I0) (En_reg_0))
			 ((I1) (BUS14460(3)))
			 ((I2) (BUS14460(2)))
			 ((I3) (BUS14460(1)))
			 ((I4) (BUS14460(0)))
			 ((O) (COUNT_reg[3]_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"00000002"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[3]_i_2__2 0 3871 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(3)))
			 ((I1) (BUS14460(2)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(0)))
			 ((O) (COUNT[3]_i_2__2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aaa9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 3875 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_2))
			 ((D) (COUNT[0]_i_1__0_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14460(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 3878 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_2))
			 ((CLR) (AR(0)))
			 ((D) (COUNT[1]_i_1__0_n_0))
			 ((Q) (BUS14460(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 3881 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_2))
			 ((CLR) (AR(0)))
			 ((D) (COUNT[2]_i_1__2_n_0))
			 ((Q) (BUS14460(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 3884 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_2))
			 ((D) (COUNT[3]_i_2__2_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14460(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst En_i_1 0 3887 (_comp LUT6)
		(_port
			 ((I0) (En_i_2_n_0))
			 ((I1) (En_reg_3))
			 ((I2) (En_reg_0))
			 ((I3) (En_reg_4))
			 ((I4) (En_reg_5))
			 ((I5) (END))
			 ((O) (En_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ececefffecece000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst En_i_2 0 3890 (_comp LUT6)
		(_port
			 ((I0) (En_reg_1))
			 ((I1) (En_reg_2(0)))
			 ((I2) (BUS14460(3)))
			 ((I3) (BUS14460(2)))
			 ((I4) (BUS14460(1)))
			 ((I5) (BUS14460(0)))
			 ((O) (En_i_2_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0000000000000001"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg2[0]_i_1__0 0 3893 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(2)))
			 ((I1) (BUS14460(1)))
			 ((I2) (BUS14460(3)))
			 ((I3) (BUS14460(0)))
			 ((O) (COUNT_reg(6))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"e1e2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[1]_i_1__0 0 3897 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(3)))
			 ((I1) (BUS14460(0)))
			 ((I2) (BUS14460(2)))
			 ((I3) (BUS14460(1)))
			 ((O) (COUNT_reg(5))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"bae0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[2]_i_1__0 0 3901 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(0)))
			 ((I1) (BUS14460(3)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(2)))
			 ((O) (COUNT_reg(4))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ccd0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[3]_i_1__0 0 3905 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(0)))
			 ((I1) (BUS14460(3)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(2)))
			 ((O) (COUNT_reg(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"edc2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[4]_i_1__0 0 3909 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(0)))
			 ((I1) (BUS14460(3)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(2)))
			 ((O) (COUNT_reg(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"efea"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[5]_i_1 0 3913 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(3)))
			 ((I1) (BUS14460(1)))
			 ((I2) (BUS14460(0)))
			 ((I3) (BUS14460(2)))
			 ((O) (COUNT_reg(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eadc"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[6]_i_1__0 0 3917 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(0)))
			 ((I1) (BUS14460(3)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(2)))
			 ((O) (COUNT_reg(0))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ecc3"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_2 0 7 (Counter_2 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333566366665622566342769673431366530313730)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 6077 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int BUS14424 1 0 6153 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 6079 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 6072 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 6073 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 6074 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_0[0] -1 0 6078 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_1 -1 0 6075 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 6076 (_ent (_in ))))
		(_sig (_int COUNT[0]_i_1__1_n_0 -1 0 6210 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__1_n_0 -1 0 6215 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1_n_0 -1 0 6220 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2_n_0 -1 0 6225 (_arch (_uni))))
		(_sig (_int D[0] -1 0 6264 (_arch (_uni))))
		(_sig (_int D[1] -1 0 6269 (_arch (_uni))))
		(_sig (_int D[2] -1 0 6274 (_arch (_uni))))
		(_sig (_int D[3] -1 0 6279 (_arch (_uni))))
		(_sig (_int D[4] -1 0 6284 (_arch (_uni))))
		(_sig (_int D[5] -1 0 6289 (_arch (_uni))))
		(_sig (_int D[6] -1 0 6294 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
	)
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__1 0 6082 (_comp LUT1)
		(_port
			 ((I0) (BUS14424(0)))
			 ((O) (COUNT[0]_i_1__1_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__1 0 6085 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[3]_0[0]))
			 ((I1) (BUS14424(2)))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(0)))
			 ((O) (COUNT[1]_i_1__1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f00e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 6089 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(2)))
			 ((I1) (BUS14424(1)))
			 ((I2) (BUS14424(0)))
			 ((I3) (COUNT_reg[3]_0[0]))
			 ((O) (COUNT[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a9a8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_2__0 0 6093 (_comp LUT5)
		(_port
			 ((I0) (COUNT_reg[3]_0[0]))
			 ((I1) (BUS14424(2)))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(0)))
			 ((I4) (ENABLE1))
			 ((O) (COUNT_reg[3]_1)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"00010000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[3]_i_2 0 6097 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[3]_0[0]))
			 ((I1) (BUS14424(2)))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(0)))
			 ((O) (COUNT[3]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aaa9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_4 0 6101 (_comp LUT3)
		(_port
			 ((I0) (BUS14424(2)))
			 ((I1) (BUS14424(1)))
			 ((I2) (BUS14424(0)))
			 ((O) (COUNT_reg[2]_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"fe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 6105 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (COUNT[0]_i_1__1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14424(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 6108 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (AR(0)))
			 ((D) (COUNT[1]_i_1__1_n_0))
			 ((Q) (BUS14424(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 6111 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (AR(0)))
			 ((D) (COUNT[2]_i_1_n_0))
			 ((Q) (BUS14424(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 6114 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (COUNT[3]_i_2_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (COUNT_reg[3]_0[0])))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0[0]_i_1 0 6117 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(2)))
			 ((I1) (BUS14424(1)))
			 ((I2) (COUNT_reg[3]_0[0]))
			 ((I3) (BUS14424(0)))
			 ((O) (D(0))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"e1e2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[1]_i_1 0 6121 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[3]_0[0]))
			 ((I1) (BUS14424(0)))
			 ((I2) (BUS14424(2)))
			 ((I3) (BUS14424(1)))
			 ((O) (D(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"bae0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[2]_i_1 0 6125 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(0)))
			 ((I1) (COUNT_reg[3]_0[0]))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(2)))
			 ((O) (D(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ccd0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[3]_i_1 0 6129 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(0)))
			 ((I1) (COUNT_reg[3]_0[0]))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(2)))
			 ((O) (D(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"edc2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[4]_i_1 0 6133 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(0)))
			 ((I1) (COUNT_reg[3]_0[0]))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(2)))
			 ((O) (D(4))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"efea"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[5]_i_1__0 0 6137 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[3]_0[0]))
			 ((I1) (BUS14424(1)))
			 ((I2) (BUS14424(0)))
			 ((I3) (BUS14424(2)))
			 ((O) (D(5))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eadc"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[6]_i_1 0 6141 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(0)))
			 ((I1) (COUNT_reg[3]_0[0]))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(2)))
			 ((O) (D(6))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ecc3"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_3 0 7 (Counter_3 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333566366665622566342769673431366530303730)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 5208 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int BUS14398 1 0 5280 (_arch (_uni))))
		(_port (_int COUNT_reg 0 0 5209 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 5198 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 5199 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 5200 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_1 -1 0 5201 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_3 -1 0 5202 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_4 -1 0 5203 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_5 -1 0 5204 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 5205 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_1 -1 0 5206 (_ent (_in ))))
		(_port (_int NET7780 -1 0 5207 (_ent (_in ))))
		(_sig (_int <const1> -1 0 5266 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1_n_0 -1 0 5339 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1_n_0 -1 0 5344 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1_n_0 -1 0 5349 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[0] -1 0 5364 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[1] -1 0 5369 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[2] -1 0 5374 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[3] -1 0 5379 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[4] -1 0 5384 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[5] -1 0 5389 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[6] -1 0 5394 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_2[0]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_2[1]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_2[2]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_2[3]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_2[4]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_2[5]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_2[6]))))))
		))
	(_comp
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 5212 (_comp LUT6)
		(_port
			 ((I0) (COUNT_reg[0]_3))
			 ((I1) (COUNT_reg[0]_4))
			 ((I2) (COUNT_reg[0]_5))
			 ((I3) (CE_IBUF))
			 ((I4) (NET7780))
			 ((I5) (BUS14398(0)))
			 ((O) (COUNT[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"f0fff7ff0f000800"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 5215 (_comp LUT6)
		(_port
			 ((I0) (BUS14398(2)))
			 ((I1) (BUS14398(0)))
			 ((I2) (NET7780))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (COUNT_reg[2]_1))
			 ((I5) (BUS14398(1)))
			 ((O) (COUNT[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ccffcfff22002000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 5218 (_comp LUT6)
		(_port
			 ((I0) (BUS14398(0)))
			 ((I1) (BUS14398(1)))
			 ((I2) (NET7780))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (COUNT_reg[2]_1))
			 ((I5) (BUS14398(2)))
			 ((O) (COUNT[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"eeffefff11001000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 5221 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[0]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14398(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 5224 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (AR(0)))
			 ((D) (COUNT[1]_i_1_n_0))
			 ((Q) (BUS14398(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 5227 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[2]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14398(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst En_i_3 0 5230 (_comp LUT5)
		(_port
			 ((I0) (COUNT_reg[0]_3))
			 ((I1) (BUS14398(0)))
			 ((I2) (BUS14398(2)))
			 ((I3) (BUS14398(1)))
			 ((I4) (COUNT_reg[0]_4))
			 ((O) (COUNT_reg[0]_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"00020000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst En_i_5 0 5234 (_comp LUT6)
		(_port
			 ((I0) (COUNT_reg[0]_3))
			 ((I1) (BUS14398(0)))
			 ((I2) (CE_IBUF))
			 ((I3) (BUS14398(2)))
			 ((I4) (BUS14398(1)))
			 ((I5) (COUNT_reg[0]_4))
			 ((O) (COUNT_reg[0]_1)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0000002000000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg3[0]_i_1 0 5238 (_comp LUT3)
		(_port
			 ((I0) (BUS14398(1)))
			 ((I1) (BUS14398(0)))
			 ((I2) (BUS14398(2)))
			 ((O) (COUNT_reg(6))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"14"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[1]_i_1__0 0 5242 (_comp LUT3)
		(_port
			 ((I0) (BUS14398(0)))
			 ((I1) (BUS14398(2)))
			 ((I2) (BUS14398(1)))
			 ((O) (COUNT_reg(5))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"48"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[2]_i_1 0 5246 (_comp LUT3)
		(_port
			 ((I0) (BUS14398(2)))
			 ((I1) (BUS14398(1)))
			 ((I2) (BUS14398(0)))
			 ((O) (COUNT_reg(4))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[3]_i_1 0 5250 (_comp LUT3)
		(_port
			 ((I0) (BUS14398(2)))
			 ((I1) (BUS14398(0)))
			 ((I2) (BUS14398(1)))
			 ((O) (COUNT_reg(3))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"86"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[4]_i_1 0 5254 (_comp LUT3)
		(_port
			 ((I0) (BUS14398(0)))
			 ((I1) (BUS14398(1)))
			 ((I2) (BUS14398(2)))
			 ((O) (COUNT_reg(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"ba"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[5]_i_1__0 0 5258 (_comp LUT3)
		(_port
			 ((I0) (BUS14398(1)))
			 ((I1) (BUS14398(0)))
			 ((I2) (BUS14398(2)))
			 ((O) (COUNT_reg(1))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"8e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[6]_i_1 0 5262 (_comp LUT3)
		(_port
			 ((I0) (BUS14398(0)))
			 ((I1) (BUS14398(2)))
			 ((I2) (BUS14398(1)))
			 ((O) (COUNT_reg(0))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"83"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst VCC 0 5237 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Counter_4 0 7 (Counter_4 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333566366665622566342769673431366530373730)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 5450 (_ent (_in))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS14402 1 0 5525 (_arch (_uni))))
		(_port (_int COUNT_reg 0 0 5451 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 5445 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 5446 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_2 -1 0 5447 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 5448 (_ent (_in ))))
		(_port (_int COUNT_reg[3]_0 -1 0 5449 (_ent (_out ))))
		(_sig (_int COUNT[0]_i_1__2_n_0 -1 0 5598 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__2_n_0 -1 0 5603 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__0_n_0 -1 0 5608 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__0_n_0 -1 0 5613 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[0] -1 0 5618 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[1] -1 0 5623 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[2] -1 0 5628 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[3] -1 0 5633 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[4] -1 0 5638 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[5] -1 0 5643 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[6] -1 0 5648 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_3(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_0[0]))))))
			(line_4(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_0[1]))))))
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_0[2]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_0[3]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_0[4]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_0[5]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_0[6]))))))
		))
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__2 0 5454 (_comp LUT1)
		(_port
			 ((I0) (BUS14402(0)))
			 ((O) (COUNT[0]_i_1__2_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[0]_i_2 0 5457 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(0)))
			 ((I1) (BUS14402(1)))
			 ((I2) (BUS14402(2)))
			 ((I3) (BUS14402(3)))
			 ((O) (COUNT_reg[0]_1)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0001"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[1]_i_1__2 0 5461 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(3)))
			 ((I1) (BUS14402(2)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(0)))
			 ((O) (COUNT[1]_i_1__2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f00e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__0 0 5465 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(2)))
			 ((I1) (BUS14402(1)))
			 ((I2) (BUS14402(0)))
			 ((I3) (BUS14402(3)))
			 ((O) (COUNT[2]_i_1__0_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a9a8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_2 0 5469 (_comp LUT5)
		(_port
			 ((I0) (COUNT_reg[2]_0))
			 ((I1) (BUS14402(3)))
			 ((I2) (BUS14402(2)))
			 ((I3) (BUS14402(1)))
			 ((I4) (BUS14402(0)))
			 ((O) (COUNT_reg[3]_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"00000002"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[3]_i_2__0 0 5473 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(3)))
			 ((I1) (BUS14402(2)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(0)))
			 ((O) (COUNT[3]_i_2__0_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aaa9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 5477 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_2))
			 ((D) (COUNT[0]_i_1__2_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14402(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 5480 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_2))
			 ((CLR) (AR(0)))
			 ((D) (COUNT[1]_i_1__2_n_0))
			 ((Q) (BUS14402(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 5483 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_2))
			 ((CLR) (AR(0)))
			 ((D) (COUNT[2]_i_1__0_n_0))
			 ((Q) (BUS14402(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 5486 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_2))
			 ((D) (COUNT[3]_i_2__0_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14402(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2[0]_i_1 0 5489 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(2)))
			 ((I1) (BUS14402(1)))
			 ((I2) (BUS14402(3)))
			 ((I3) (BUS14402(0)))
			 ((O) (COUNT_reg(6))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"e1e2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[1]_i_1 0 5493 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(3)))
			 ((I1) (BUS14402(0)))
			 ((I2) (BUS14402(2)))
			 ((I3) (BUS14402(1)))
			 ((O) (COUNT_reg(5))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"bae0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[2]_i_1 0 5497 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(0)))
			 ((I1) (BUS14402(3)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(2)))
			 ((O) (COUNT_reg(4))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ccd0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[3]_i_1 0 5501 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(0)))
			 ((I1) (BUS14402(3)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(2)))
			 ((O) (COUNT_reg(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"edc2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[4]_i_1 0 5505 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(0)))
			 ((I1) (BUS14402(3)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(2)))
			 ((O) (COUNT_reg(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"efea"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[5]_i_1__0 0 5509 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(3)))
			 ((I1) (BUS14402(1)))
			 ((I2) (BUS14402(0)))
			 ((I3) (BUS14402(2)))
			 ((O) (COUNT_reg(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eadc"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[6]_i_1 0 5513 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(0)))
			 ((I1) (BUS14402(3)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(2)))
			 ((O) (COUNT_reg(0))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ecc3"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_7 0 7 (Counter_7 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333566366665622566342769673431366530343730)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 4326 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int BUS14440 1 0 4394 (_arch (_uni))))
		(_port (_int BUS14448 0 0 4327 (_ent (_in))))
		(_port (_int COUNT_reg 0 0 4328 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 4317 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4318 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 4319 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 4320 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_1 -1 0 4321 (_ent (_in ))))
		(_port (_int En2_reg -1 0 4323 (_ent (_out ))))
		(_port (_int En_reg -1 0 4324 (_ent (_in ))))
		(_port (_int ENABLE2 -1 0 4322 (_ent (_in ))))
		(_port (_int NET7792 -1 0 4325 (_ent (_in ))))
		(_sig (_int <const1> -1 0 4380 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1_n_0 -1 0 4454 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1_n_0 -1 0 4459 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1_n_0 -1 0 4464 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[0] -1 0 4469 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[1] -1 0 4474 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[2] -1 0 4479 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[3] -1 0 4484 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[4] -1 0 4489 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[5] -1 0 4494 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[6] -1 0 4499 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_0[0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_0[1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_0[2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_0[3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_0[4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_0[5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_0[6]))))))
		))
	(_comp
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 4331 (_comp LUT5)
		(_port
			 ((I0) (COUNT_reg[2]_1))
			 ((I1) (COUNT_reg[0]_1))
			 ((I2) (CE_IBUF))
			 ((I3) (NET7792))
			 ((I4) (BUS14440(0)))
			 ((O) (COUNT[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"cfdf3020"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 4334 (_comp LUT6)
		(_port
			 ((I0) (BUS14440(2)))
			 ((I1) (BUS14440(0)))
			 ((I2) (NET7792))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (COUNT_reg[2]_1))
			 ((I5) (BUS14440(1)))
			 ((O) (COUNT[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ccffcfff22002000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 4337 (_comp LUT6)
		(_port
			 ((I0) (BUS14440(0)))
			 ((I1) (BUS14440(1)))
			 ((I2) (NET7792))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (COUNT_reg[2]_1))
			 ((I5) (BUS14440(2)))
			 ((O) (COUNT[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"eeffefff11001000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_3__0 0 4340 (_comp LUT6)
		(_port
			 ((I0) (ENABLE2))
			 ((I1) (En_reg))
			 ((I2) (BUS14448(0)))
			 ((I3) (BUS14440(0)))
			 ((I4) (BUS14440(1)))
			 ((I5) (BUS14440(2)))
			 ((O) (En2_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0000000000000002"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 4343 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[0]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14440(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 4346 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (AR(0)))
			 ((D) (COUNT[1]_i_1_n_0))
			 ((Q) (BUS14440(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 4349 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[2]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14440(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1[0]_i_1__0 0 4353 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(1)))
			 ((I1) (BUS14440(2)))
			 ((I2) (BUS14440(0)))
			 ((O) (COUNT_reg(6))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"14"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[1]_i_1 0 4357 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(0)))
			 ((I1) (BUS14440(2)))
			 ((I2) (BUS14440(1)))
			 ((O) (COUNT_reg(5))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"48"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[2]_i_1__0 0 4361 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(2)))
			 ((I1) (BUS14440(1)))
			 ((I2) (BUS14440(0)))
			 ((O) (COUNT_reg(4))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[3]_i_1__0 0 4365 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(0)))
			 ((I1) (BUS14440(2)))
			 ((I2) (BUS14440(1)))
			 ((O) (COUNT_reg(3))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"86"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[4]_i_1__0 0 4369 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(0)))
			 ((I1) (BUS14440(1)))
			 ((I2) (BUS14440(2)))
			 ((O) (COUNT_reg(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"ba"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[5]_i_1 0 4373 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(1)))
			 ((I1) (BUS14440(0)))
			 ((I2) (BUS14440(2)))
			 ((O) (COUNT_reg(1))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"8e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[6]_i_1__0 0 4377 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(0)))
			 ((I1) (BUS14440(2)))
			 ((I2) (BUS14440(1)))
			 ((O) (COUNT_reg(0))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"83"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst VCC 0 4352 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Counter_8 0 7 (Counter_8 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 3335663666656225663427696734313665303b3730)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 4557 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int BUS14448 1 0 4633 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 4559 (_ent (_out))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int p_2_in 3 0 4764 (_arch (_uni))))
		(_port (_int CLK_IBUF_BUFG -1 0 4552 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 4553 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 4554 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_0[0] -1 0 4558 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_1 -1 0 4555 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 4556 (_ent (_in ))))
		(_sig (_int D[0] -1 0 4724 (_arch (_uni))))
		(_sig (_int D[1] -1 0 4729 (_arch (_uni))))
		(_sig (_int D[2] -1 0 4734 (_arch (_uni))))
		(_sig (_int D[3] -1 0 4739 (_arch (_uni))))
		(_sig (_int D[4] -1 0 4744 (_arch (_uni))))
		(_sig (_int D[5] -1 0 4749 (_arch (_uni))))
		(_sig (_int D[6] -1 0 4754 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
	)
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 4562 (_comp LUT1)
		(_port
			 ((I0) (BUS14448(0)))
			 ((O) (p_2_in(0))))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 4565 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[3]_0[0]))
			 ((I1) (BUS14448(2)))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(0)))
			 ((O) (p_2_in(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f00e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__1 0 4569 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(2)))
			 ((I1) (BUS14448(1)))
			 ((I2) (BUS14448(0)))
			 ((I3) (COUNT_reg[3]_0[0]))
			 ((O) (p_2_in(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a9a8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_3 0 4573 (_comp LUT5)
		(_port
			 ((I0) (COUNT_reg[3]_0[0]))
			 ((I1) (BUS14448(2)))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(0)))
			 ((I4) (ENABLE2))
			 ((O) (COUNT_reg[3]_1)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"00010000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[3]_i_2__1 0 4577 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[3]_0[0]))
			 ((I1) (BUS14448(2)))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(0)))
			 ((O) (p_2_in(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aaa9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_4__0 0 4581 (_comp LUT3)
		(_port
			 ((I0) (BUS14448(2)))
			 ((I1) (BUS14448(1)))
			 ((I2) (BUS14448(0)))
			 ((O) (COUNT_reg[2]_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"fe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 4585 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (p_2_in(0)))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14448(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 4588 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (AR(0)))
			 ((D) (p_2_in(1)))
			 ((Q) (BUS14448(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 4591 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (AR(0)))
			 ((D) (p_2_in(2)))
			 ((Q) (BUS14448(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 4594 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (p_2_in(3)))
			 ((PRE) (AR(0)))
			 ((Q) (COUNT_reg[3]_0[0])))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0[0]_i_1__0 0 4597 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(2)))
			 ((I1) (BUS14448(1)))
			 ((I2) (COUNT_reg[3]_0[0]))
			 ((I3) (BUS14448(0)))
			 ((O) (D(0))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"e1e2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[1]_i_1__0 0 4601 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[3]_0[0]))
			 ((I1) (BUS14448(0)))
			 ((I2) (BUS14448(2)))
			 ((I3) (BUS14448(1)))
			 ((O) (D(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"bae0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[2]_i_1__0 0 4605 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(0)))
			 ((I1) (COUNT_reg[3]_0[0]))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(2)))
			 ((O) (D(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ccd0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[3]_i_1__0 0 4609 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(0)))
			 ((I1) (COUNT_reg[3]_0[0]))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(2)))
			 ((O) (D(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"edc2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[4]_i_1__0 0 4613 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(0)))
			 ((I1) (COUNT_reg[3]_0[0]))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(2)))
			 ((O) (D(4))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"efea"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[5]_i_1 0 4617 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[3]_0[0]))
			 ((I1) (BUS14448(1)))
			 ((I2) (BUS14448(0)))
			 ((I3) (BUS14448(2)))
			 ((O) (D(5))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eadc"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[6]_i_1__0 0 4621 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(0)))
			 ((I1) (COUNT_reg[3]_0[0]))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(2)))
			 ((O) (D(6))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ecc3"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_9 0 7 (Counter_9 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 3335663666656225663427696734313665303a3730)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 3601 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_sig (_int BUS14456 1 0 3674 (_arch (_uni))))
		(_port (_int COUNT_reg 0 0 3603 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 3591 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 3592 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0[0] -1 0 3602 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_2 -1 0 3593 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_3 -1 0 3594 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_4 -1 0 3595 (_ent (_in ))))
		(_port (_int COUNT_reg[1]_0 -1 0 3596 (_ent (_out ))))
		(_port (_int COUNT_reg[1]_1 -1 0 3597 (_ent (_out ))))
		(_port (_int COUNT_reg[2]_0 -1 0 3598 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_1 -1 0 3599 (_ent (_in ))))
		(_port (_int NET7808 -1 0 3600 (_ent (_in ))))
		(_sig (_int <const1> -1 0 3660 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1_n_0 -1 0 3717 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1_n_0 -1 0 3722 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1_n_0 -1 0 3727 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[0] -1 0 3748 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[1] -1 0 3753 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[2] -1 0 3758 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[3] -1 0 3763 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[4] -1 0 3768 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[5] -1 0 3773 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[6] -1 0 3778 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_1[0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_1[1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_1[2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_1[3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_1[4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_1[5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_1[6]))))))
		))
	(_comp
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT2
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 3606 (_comp LUT6)
		(_port
			 ((I0) (COUNT_reg[0]_2))
			 ((I1) (COUNT_reg[0]_3))
			 ((I2) (COUNT_reg[0]_4))
			 ((I3) (CE_IBUF))
			 ((I4) (NET7808))
			 ((I5) (COUNT_reg[0]_0[0]))
			 ((O) (COUNT[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"f0fff7ff0f000800"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 3609 (_comp LUT6)
		(_port
			 ((I0) (BUS14456(2)))
			 ((I1) (COUNT_reg[0]_0[0]))
			 ((I2) (NET7808))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (COUNT_reg[2]_1))
			 ((I5) (BUS14456(1)))
			 ((O) (COUNT[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ccffcfff22002000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 3612 (_comp LUT6)
		(_port
			 ((I0) (COUNT_reg[0]_0[0]))
			 ((I1) (BUS14456(1)))
			 ((I2) (NET7808))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (COUNT_reg[2]_1))
			 ((I5) (BUS14456(2)))
			 ((O) (COUNT[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"eeffefff11001000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 3615 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[0]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (COUNT_reg[0]_0[0])))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 3618 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (AR(0)))
			 ((D) (COUNT[1]_i_1_n_0))
			 ((Q) (BUS14456(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 3621 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[2]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (BUS14456(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst En_i_4 0 3624 (_comp LUT5)
		(_port
			 ((I0) (BUS14456(1)))
			 ((I1) (BUS14456(2)))
			 ((I2) (CE_IBUF))
			 ((I3) (COUNT_reg[0]_0[0]))
			 ((I4) (COUNT_reg[0]_2))
			 ((O) (COUNT_reg[1]_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"00100000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst En_i_6 0 3628 (_comp LUT2)
		(_port
			 ((I0) (BUS14456(1)))
			 ((I1) (BUS14456(2)))
			 ((O) (COUNT_reg[1]_1)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst seg3[0]_i_1__0 0 3632 (_comp LUT3)
		(_port
			 ((I0) (BUS14456(1)))
			 ((I1) (COUNT_reg[0]_0[0]))
			 ((I2) (BUS14456(2)))
			 ((O) (COUNT_reg(6))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"14"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[1]_i_1 0 3636 (_comp LUT3)
		(_port
			 ((I0) (COUNT_reg[0]_0[0]))
			 ((I1) (BUS14456(2)))
			 ((I2) (BUS14456(1)))
			 ((O) (COUNT_reg(5))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"48"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[2]_i_1__0 0 3640 (_comp LUT3)
		(_port
			 ((I0) (BUS14456(2)))
			 ((I1) (BUS14456(1)))
			 ((I2) (COUNT_reg[0]_0[0]))
			 ((O) (COUNT_reg(4))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[3]_i_1__0 0 3644 (_comp LUT3)
		(_port
			 ((I0) (BUS14456(2)))
			 ((I1) (COUNT_reg[0]_0[0]))
			 ((I2) (BUS14456(1)))
			 ((O) (COUNT_reg(3))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"86"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[4]_i_1__0 0 3648 (_comp LUT3)
		(_port
			 ((I0) (COUNT_reg[0]_0[0]))
			 ((I1) (BUS14456(1)))
			 ((I2) (BUS14456(2)))
			 ((O) (COUNT_reg(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"ba"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[5]_i_1 0 3652 (_comp LUT3)
		(_port
			 ((I0) (BUS14456(1)))
			 ((I1) (COUNT_reg[0]_0[0]))
			 ((I2) (BUS14456(2)))
			 ((O) (COUNT_reg(1))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"8e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg3[6]_i_1__0 0 3656 (_comp LUT3)
		(_port
			 ((I0) (COUNT_reg[0]_0[0]))
			 ((I1) (BUS14456(2)))
			 ((I2) (BUS14456(1)))
			 ((O) (COUNT_reg(0))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"83"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst VCC 0 3631 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Decoder 0 7 (Decoder 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333561363564642565352769673431373735363530)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 185 (_ent (_in))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_sig (_int BUS1184 1 0 332 (_arch (_uni))))
		(_sig (_int BUS1190 1 0 367 (_arch (_uni))))
		(_sig (_int BUS1196 1 0 402 (_arch (_uni))))
		(_port (_int D 1 0 186 (_ent (_in))))
		(_port (_int Q 1 0 187 (_ent (_in))))
		(_port (_int seg0_reg 1 0 188 (_ent (_out))))
		(_port (_int seg1_reg 1 0 189 (_ent (_in))))
		(_port (_int seg2_reg 1 0 190 (_ent (_in))))
		(_port (_int seg3_reg 1 0 191 (_ent (_in))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int seg_select__0 2 0 192 (_ent (_in))))
		(_port (_int CE_IBUF -1 0 176 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 177 (_ent (_in ))))
		(_port (_int seg0_reg[0]_0 -1 0 178 (_ent (_out ))))
		(_port (_int seg0_reg[1]_0 -1 0 179 (_ent (_out ))))
		(_port (_int seg0_reg[2]_0 -1 0 180 (_ent (_out ))))
		(_port (_int seg0_reg[3]_0 -1 0 181 (_ent (_out ))))
		(_port (_int seg0_reg[4]_0 -1 0 182 (_ent (_out ))))
		(_port (_int seg0_reg[5]_0 -1 0 183 (_ent (_out ))))
		(_port (_int seg0_reg[6]_0 -1 0 184 (_ent (_out ))))
		(_sig (_int D[0] -1 0 501 (_arch (_uni))))
		(_sig (_int D[1] -1 0 506 (_arch (_uni))))
		(_sig (_int D[2] -1 0 511 (_arch (_uni))))
		(_sig (_int D[3] -1 0 516 (_arch (_uni))))
		(_sig (_int D[4] -1 0 521 (_arch (_uni))))
		(_sig (_int D[5] -1 0 526 (_arch (_uni))))
		(_sig (_int D[6] -1 0 531 (_arch (_uni))))
		(_sig (_int Q[0] -1 0 536 (_arch (_uni))))
		(_sig (_int Q[1] -1 0 541 (_arch (_uni))))
		(_sig (_int Q[2] -1 0 546 (_arch (_uni))))
		(_sig (_int Q[3] -1 0 551 (_arch (_uni))))
		(_sig (_int Q[4] -1 0 556 (_arch (_uni))))
		(_sig (_int Q[5] -1 0 561 (_arch (_uni))))
		(_sig (_int Q[6] -1 0 566 (_arch (_uni))))
		(_sig (_int seg0_reg[6]_1[0] -1 0 606 (_arch (_uni))))
		(_sig (_int seg0_reg[6]_1[1] -1 0 611 (_arch (_uni))))
		(_sig (_int seg0_reg[6]_1[2] -1 0 616 (_arch (_uni))))
		(_sig (_int seg0_reg[6]_1[3] -1 0 621 (_arch (_uni))))
		(_sig (_int seg0_reg[6]_1[4] -1 0 626 (_arch (_uni))))
		(_sig (_int seg0_reg[6]_1[5] -1 0 631 (_arch (_uni))))
		(_sig (_int seg0_reg[6]_1[6] -1 0 636 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[0] -1 0 641 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[1] -1 0 646 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[2] -1 0 651 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[3] -1 0 656 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[4] -1 0 661 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[5] -1 0 666 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[6] -1 0 671 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[0] -1 0 676 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[1] -1 0 681 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[2] -1 0 686 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[3] -1 0 691 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[4] -1 0 696 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[5] -1 0 701 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[6] -1 0 706 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[0] -1 0 711 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[1] -1 0 716 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[2] -1 0 721 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[3] -1 0 726 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[4] -1 0 731 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[5] -1 0 736 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[6] -1 0 741 (_arch (_uni))))
		(_sig (_int seg_select__0[0] -1 0 746 (_arch (_uni))))
		(_sig (_int seg_select__0[1] -1 0 757 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_25(_arch -1 0 0 ((_alias((seg0_reg(0)) (seg0_reg[6]_1[0]))))))
			(line_26(_arch -1 0 0 ((_alias((seg0_reg(1)) (seg0_reg[6]_1[1]))))))
			(line_27(_arch -1 0 0 ((_alias((seg0_reg(2)) (seg0_reg[6]_1[2]))))))
			(line_28(_arch -1 0 0 ((_alias((seg0_reg(3)) (seg0_reg[6]_1[3]))))))
			(line_29(_arch -1 0 0 ((_alias((seg0_reg(4)) (seg0_reg[6]_1[4]))))))
			(line_30(_arch -1 0 0 ((_alias((seg0_reg(5)) (seg0_reg[6]_1[5]))))))
			(line_31(_arch -1 0 0 ((_alias((seg0_reg(6)) (seg0_reg[6]_1[6]))))))
			(line_32(_arch -1 0 0 ((_alias((seg1_reg[6]_0[0]) (seg1_reg(0)))))))
			(line_33(_arch -1 0 0 ((_alias((seg1_reg[6]_0[1]) (seg1_reg(1)))))))
			(line_34(_arch -1 0 0 ((_alias((seg1_reg[6]_0[2]) (seg1_reg(2)))))))
			(line_35(_arch -1 0 0 ((_alias((seg1_reg[6]_0[3]) (seg1_reg(3)))))))
			(line_36(_arch -1 0 0 ((_alias((seg1_reg[6]_0[4]) (seg1_reg(4)))))))
			(line_37(_arch -1 0 0 ((_alias((seg1_reg[6]_0[5]) (seg1_reg(5)))))))
			(line_38(_arch -1 0 0 ((_alias((seg1_reg[6]_0[6]) (seg1_reg(6)))))))
			(line_39(_arch -1 0 0 ((_alias((seg2_reg[6]_0[0]) (seg2_reg(0)))))))
			(line_40(_arch -1 0 0 ((_alias((seg2_reg[6]_0[1]) (seg2_reg(1)))))))
			(line_41(_arch -1 0 0 ((_alias((seg2_reg[6]_0[2]) (seg2_reg(2)))))))
			(line_42(_arch -1 0 0 ((_alias((seg2_reg[6]_0[3]) (seg2_reg(3)))))))
			(line_43(_arch -1 0 0 ((_alias((seg2_reg[6]_0[4]) (seg2_reg(4)))))))
			(line_44(_arch -1 0 0 ((_alias((seg2_reg[6]_0[5]) (seg2_reg(5)))))))
			(line_45(_arch -1 0 0 ((_alias((seg2_reg[6]_0[6]) (seg2_reg(6)))))))
			(line_46(_arch -1 0 0 ((_alias((seg3_reg[6]_0[0]) (seg3_reg(0)))))))
			(line_47(_arch -1 0 0 ((_alias((seg3_reg[6]_0[1]) (seg3_reg(1)))))))
			(line_48(_arch -1 0 0 ((_alias((seg3_reg[6]_0[2]) (seg3_reg(2)))))))
			(line_49(_arch -1 0 0 ((_alias((seg3_reg[6]_0[3]) (seg3_reg(3)))))))
			(line_50(_arch -1 0 0 ((_alias((seg3_reg[6]_0[4]) (seg3_reg(4)))))))
			(line_51(_arch -1 0 0 ((_alias((seg3_reg[6]_0[5]) (seg3_reg(5)))))))
			(line_52(_arch -1 0 0 ((_alias((seg3_reg[6]_0[6]) (seg3_reg(6)))))))
		))
	(_comp
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst seg0_reg[0] 0 195 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(0)))
			 ((Q) (seg0_reg(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[1] 0 198 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(1)))
			 ((Q) (seg0_reg(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[2] 0 201 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(2)))
			 ((Q) (seg0_reg(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[3] 0 204 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(3)))
			 ((Q) (seg0_reg(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[4] 0 207 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(4)))
			 ((Q) (seg0_reg(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[5] 0 210 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(5)))
			 ((Q) (seg0_reg(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[6] 0 213 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(6)))
			 ((Q) (seg0_reg(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[0] 0 216 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(0)))
			 ((Q) (BUS1184(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[1] 0 219 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(1)))
			 ((Q) (BUS1184(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[2] 0 222 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(2)))
			 ((Q) (BUS1184(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[3] 0 225 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(3)))
			 ((Q) (BUS1184(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[4] 0 228 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(4)))
			 ((Q) (BUS1184(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[5] 0 231 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(5)))
			 ((Q) (BUS1184(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[6] 0 234 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(6)))
			 ((Q) (BUS1184(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[0] 0 237 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(0)))
			 ((Q) (BUS1190(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[1] 0 240 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(1)))
			 ((Q) (BUS1190(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[2] 0 243 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(2)))
			 ((Q) (BUS1190(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[3] 0 246 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(3)))
			 ((Q) (BUS1190(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[4] 0 249 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(4)))
			 ((Q) (BUS1190(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[5] 0 252 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(5)))
			 ((Q) (BUS1190(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[6] 0 255 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(6)))
			 ((Q) (BUS1190(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[0] 0 258 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(0)))
			 ((Q) (BUS1196(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[1] 0 261 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(1)))
			 ((Q) (BUS1196(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[2] 0 264 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(2)))
			 ((Q) (BUS1196(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[3] 0 267 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(3)))
			 ((Q) (BUS1196(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[4] 0 270 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(4)))
			 ((Q) (BUS1196(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[5] 0 273 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(5)))
			 ((Q) (BUS1196(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[6] 0 276 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(6)))
			 ((Q) (BUS1196(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out[0]_i_2 0 279 (_comp LUT6)
		(_port
			 ((I0) (Q(0)))
			 ((I1) (BUS1196(0)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS1190(0)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS1184(0)))
			 ((O) (seg0_reg[0]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[1]_i_2 0 282 (_comp LUT6)
		(_port
			 ((I0) (Q(1)))
			 ((I1) (BUS1196(1)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS1190(1)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS1184(1)))
			 ((O) (seg0_reg[1]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[2]_i_2 0 285 (_comp LUT6)
		(_port
			 ((I0) (Q(2)))
			 ((I1) (BUS1196(2)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS1190(2)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS1184(2)))
			 ((O) (seg0_reg[2]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[3]_i_2 0 288 (_comp LUT6)
		(_port
			 ((I0) (Q(3)))
			 ((I1) (BUS1196(3)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS1190(3)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS1184(3)))
			 ((O) (seg0_reg[3]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[4]_i_2 0 291 (_comp LUT6)
		(_port
			 ((I0) (Q(4)))
			 ((I1) (BUS1196(4)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS1190(4)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS1184(4)))
			 ((O) (seg0_reg[4]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[5]_i_2 0 294 (_comp LUT6)
		(_port
			 ((I0) (Q(5)))
			 ((I1) (BUS1196(5)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS1190(5)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS1184(5)))
			 ((O) (seg0_reg[5]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[6]_i_3 0 297 (_comp LUT6)
		(_port
			 ((I0) (Q(6)))
			 ((I1) (BUS1196(6)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS1190(6)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS1184(6)))
			 ((O) (seg0_reg[6]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Decoder_0 0 7 (Decoder_0 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333561363564642565352769673431366530333737)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 783 (_ent (_in))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_sig (_int BUS9133 1 0 930 (_arch (_uni))))
		(_sig (_int BUS9141 1 0 965 (_arch (_uni))))
		(_sig (_int BUS9149 1 0 1000 (_arch (_uni))))
		(_port (_int D 1 0 784 (_ent (_in))))
		(_port (_int Q 1 0 785 (_ent (_out))))
		(_port (_int seg1_reg 1 0 786 (_ent (_in))))
		(_port (_int seg2_reg 1 0 787 (_ent (_in))))
		(_port (_int seg3_reg 1 0 788 (_ent (_in))))
		(_port (_int seg_out_reg 1 0 789 (_ent (_in))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int seg_select__0 2 0 790 (_ent (_in))))
		(_port (_int CE_IBUF -1 0 774 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 775 (_ent (_in ))))
		(_port (_int seg0_reg[0]_0 -1 0 776 (_ent (_out ))))
		(_port (_int seg0_reg[1]_0 -1 0 777 (_ent (_out ))))
		(_port (_int seg0_reg[2]_0 -1 0 778 (_ent (_out ))))
		(_port (_int seg0_reg[3]_0 -1 0 779 (_ent (_out ))))
		(_port (_int seg0_reg[4]_0 -1 0 780 (_ent (_out ))))
		(_port (_int seg0_reg[5]_0 -1 0 781 (_ent (_out ))))
		(_port (_int seg0_reg[6]_0 -1 0 782 (_ent (_out ))))
		(_sig (_int D[0] -1 0 1099 (_arch (_uni))))
		(_sig (_int D[1] -1 0 1104 (_arch (_uni))))
		(_sig (_int D[2] -1 0 1109 (_arch (_uni))))
		(_sig (_int D[3] -1 0 1114 (_arch (_uni))))
		(_sig (_int D[4] -1 0 1119 (_arch (_uni))))
		(_sig (_int D[5] -1 0 1124 (_arch (_uni))))
		(_sig (_int D[6] -1 0 1129 (_arch (_uni))))
		(_sig (_int Q[0] -1 0 1134 (_arch (_uni))))
		(_sig (_int Q[1] -1 0 1139 (_arch (_uni))))
		(_sig (_int Q[2] -1 0 1144 (_arch (_uni))))
		(_sig (_int Q[3] -1 0 1149 (_arch (_uni))))
		(_sig (_int Q[4] -1 0 1154 (_arch (_uni))))
		(_sig (_int Q[5] -1 0 1159 (_arch (_uni))))
		(_sig (_int Q[6] -1 0 1164 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[0] -1 0 1204 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[1] -1 0 1209 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[2] -1 0 1214 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[3] -1 0 1219 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[4] -1 0 1224 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[5] -1 0 1229 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[6] -1 0 1234 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[0] -1 0 1239 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[1] -1 0 1244 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[2] -1 0 1249 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[3] -1 0 1254 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[4] -1 0 1259 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[5] -1 0 1264 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[6] -1 0 1269 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[0] -1 0 1274 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[1] -1 0 1279 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[2] -1 0 1284 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[3] -1 0 1289 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[4] -1 0 1294 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[5] -1 0 1299 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_0[6] -1 0 1304 (_arch (_uni))))
		(_sig (_int seg_out_reg[6][0] -1 0 1309 (_arch (_uni))))
		(_sig (_int seg_out_reg[6][1] -1 0 1314 (_arch (_uni))))
		(_sig (_int seg_out_reg[6][2] -1 0 1319 (_arch (_uni))))
		(_sig (_int seg_out_reg[6][3] -1 0 1324 (_arch (_uni))))
		(_sig (_int seg_out_reg[6][4] -1 0 1329 (_arch (_uni))))
		(_sig (_int seg_out_reg[6][5] -1 0 1334 (_arch (_uni))))
		(_sig (_int seg_out_reg[6][6] -1 0 1339 (_arch (_uni))))
		(_sig (_int seg_select__0[0] -1 0 1344 (_arch (_uni))))
		(_sig (_int seg_select__0[1] -1 0 1355 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_25(_arch -1 0 0 ((_alias((seg1_reg[6]_0[0]) (seg1_reg(0)))))))
			(line_26(_arch -1 0 0 ((_alias((seg1_reg[6]_0[1]) (seg1_reg(1)))))))
			(line_27(_arch -1 0 0 ((_alias((seg1_reg[6]_0[2]) (seg1_reg(2)))))))
			(line_28(_arch -1 0 0 ((_alias((seg1_reg[6]_0[3]) (seg1_reg(3)))))))
			(line_29(_arch -1 0 0 ((_alias((seg1_reg[6]_0[4]) (seg1_reg(4)))))))
			(line_30(_arch -1 0 0 ((_alias((seg1_reg[6]_0[5]) (seg1_reg(5)))))))
			(line_31(_arch -1 0 0 ((_alias((seg1_reg[6]_0[6]) (seg1_reg(6)))))))
			(line_32(_arch -1 0 0 ((_alias((seg2_reg[6]_0[0]) (seg2_reg(0)))))))
			(line_33(_arch -1 0 0 ((_alias((seg2_reg[6]_0[1]) (seg2_reg(1)))))))
			(line_34(_arch -1 0 0 ((_alias((seg2_reg[6]_0[2]) (seg2_reg(2)))))))
			(line_35(_arch -1 0 0 ((_alias((seg2_reg[6]_0[3]) (seg2_reg(3)))))))
			(line_36(_arch -1 0 0 ((_alias((seg2_reg[6]_0[4]) (seg2_reg(4)))))))
			(line_37(_arch -1 0 0 ((_alias((seg2_reg[6]_0[5]) (seg2_reg(5)))))))
			(line_38(_arch -1 0 0 ((_alias((seg2_reg[6]_0[6]) (seg2_reg(6)))))))
			(line_39(_arch -1 0 0 ((_alias((seg3_reg[6]_0[0]) (seg3_reg(0)))))))
			(line_40(_arch -1 0 0 ((_alias((seg3_reg[6]_0[1]) (seg3_reg(1)))))))
			(line_41(_arch -1 0 0 ((_alias((seg3_reg[6]_0[2]) (seg3_reg(2)))))))
			(line_42(_arch -1 0 0 ((_alias((seg3_reg[6]_0[3]) (seg3_reg(3)))))))
			(line_43(_arch -1 0 0 ((_alias((seg3_reg[6]_0[4]) (seg3_reg(4)))))))
			(line_44(_arch -1 0 0 ((_alias((seg3_reg[6]_0[5]) (seg3_reg(5)))))))
			(line_45(_arch -1 0 0 ((_alias((seg3_reg[6]_0[6]) (seg3_reg(6)))))))
			(line_46(_arch -1 0 0 ((_alias((seg_out_reg[6][0]) (seg_out_reg(0)))))))
			(line_47(_arch -1 0 0 ((_alias((seg_out_reg[6][1]) (seg_out_reg(1)))))))
			(line_48(_arch -1 0 0 ((_alias((seg_out_reg[6][2]) (seg_out_reg(2)))))))
			(line_49(_arch -1 0 0 ((_alias((seg_out_reg[6][3]) (seg_out_reg(3)))))))
			(line_50(_arch -1 0 0 ((_alias((seg_out_reg[6][4]) (seg_out_reg(4)))))))
			(line_51(_arch -1 0 0 ((_alias((seg_out_reg[6][5]) (seg_out_reg(5)))))))
			(line_52(_arch -1 0 0 ((_alias((seg_out_reg[6][6]) (seg_out_reg(6)))))))
		))
	(_comp
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst seg0_reg[0] 0 793 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(0)))
			 ((Q) (Q(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[1] 0 796 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(1)))
			 ((Q) (Q(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[2] 0 799 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(2)))
			 ((Q) (Q(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[3] 0 802 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(3)))
			 ((Q) (Q(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[4] 0 805 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(4)))
			 ((Q) (Q(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[5] 0 808 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(5)))
			 ((Q) (Q(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[6] 0 811 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (D(6)))
			 ((Q) (Q(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[0] 0 814 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(0)))
			 ((Q) (BUS9133(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[1] 0 817 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(1)))
			 ((Q) (BUS9133(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[2] 0 820 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(2)))
			 ((Q) (BUS9133(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[3] 0 823 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(3)))
			 ((Q) (BUS9133(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[4] 0 826 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(4)))
			 ((Q) (BUS9133(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[5] 0 829 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(5)))
			 ((Q) (BUS9133(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[6] 0 832 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg1_reg(6)))
			 ((Q) (BUS9133(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[0] 0 835 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(0)))
			 ((Q) (BUS9141(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[1] 0 838 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(1)))
			 ((Q) (BUS9141(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[2] 0 841 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(2)))
			 ((Q) (BUS9141(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[3] 0 844 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(3)))
			 ((Q) (BUS9141(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[4] 0 847 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(4)))
			 ((Q) (BUS9141(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[5] 0 850 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(5)))
			 ((Q) (BUS9141(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[6] 0 853 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg2_reg(6)))
			 ((Q) (BUS9141(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[0] 0 856 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(0)))
			 ((Q) (BUS9149(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[1] 0 859 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(1)))
			 ((Q) (BUS9149(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[2] 0 862 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(2)))
			 ((Q) (BUS9149(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[3] 0 865 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(3)))
			 ((Q) (BUS9149(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[4] 0 868 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(4)))
			 ((Q) (BUS9149(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[5] 0 871 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(5)))
			 ((Q) (BUS9149(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[6] 0 874 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (seg3_reg(6)))
			 ((Q) (BUS9149(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out[0]_i_3 0 877 (_comp LUT6)
		(_port
			 ((I0) (seg_out_reg(0)))
			 ((I1) (BUS9149(0)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS9141(0)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS9133(0)))
			 ((O) (seg0_reg[0]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[1]_i_3 0 880 (_comp LUT6)
		(_port
			 ((I0) (seg_out_reg(1)))
			 ((I1) (BUS9149(1)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS9141(1)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS9133(1)))
			 ((O) (seg0_reg[1]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[2]_i_3 0 883 (_comp LUT6)
		(_port
			 ((I0) (seg_out_reg(2)))
			 ((I1) (BUS9149(2)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS9141(2)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS9133(2)))
			 ((O) (seg0_reg[2]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[3]_i_3 0 886 (_comp LUT6)
		(_port
			 ((I0) (seg_out_reg(3)))
			 ((I1) (BUS9149(3)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS9141(3)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS9133(3)))
			 ((O) (seg0_reg[3]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[4]_i_3 0 889 (_comp LUT6)
		(_port
			 ((I0) (seg_out_reg(4)))
			 ((I1) (BUS9149(4)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS9141(4)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS9133(4)))
			 ((O) (seg0_reg[4]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[5]_i_3 0 892 (_comp LUT6)
		(_port
			 ((I0) (seg_out_reg(5)))
			 ((I1) (BUS9149(5)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS9141(5)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS9133(5)))
			 ((O) (seg0_reg[5]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[6]_i_4 0 895 (_comp LUT6)
		(_port
			 ((I0) (seg_out_reg(6)))
			 ((I1) (BUS9149(6)))
			 ((I2) (seg_select__0(1)))
			 ((I3) (BUS9141(6)))
			 ((I4) (seg_select__0(0)))
			 ((I5) (BUS9133(6)))
			 ((O) (seg0_reg[6]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Minute_counter 0 7 (Minute_counter 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333531363964322436342769673665353035653436)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 5693 (_ent (_in))))
		(_port (_int COUNT_reg 0 0 5686 (_ent (_inout))))
		(_port (_int COUNT_reg 0 0 5694 (_ent (_out))))
		(_port (_int COUNT_reg 0 0 5695 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 5684 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 5685 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 5687 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_3 -1 0 5688 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_4 -1 0 5689 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_5 -1 0 5690 (_ent (_in ))))
		(_port (_int COUNT_reg[2] -1 0 5691 (_ent (_in ))))
		(_port (_int NET7780 -1 0 5692 (_ent (_in ))))
		(_sig (_int COUNT_reg[0]_1[0] -1 0 5727 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[1] -1 0 5732 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[2] -1 0 5737 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[3] -1 0 5742 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[4] -1 0 5747 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[5] -1 0 5752 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[6] -1 0 5757 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[0] -1 0 5762 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[1] -1 0 5767 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[2] -1 0 5772 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[3] -1 0 5777 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[4] -1 0 5782 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[5] -1 0 5787 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[6] -1 0 5792 (_arch (_uni))))
		(_sig (_int unit_min_n_0 -1 0 5823 (_arch (_uni))))
		(_sig (_int unit_min_n_8 -1 0 5828 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_1[0]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_1[1]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_1[2]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_1[3]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_1[4]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_1[5]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_1[6]))))))
			(line_13(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_2[0]))))))
			(line_14(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_2[1]))))))
			(line_15(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_2[2]))))))
			(line_16(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_2[3]))))))
			(line_17(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_2[4]))))))
			(line_18(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_2[5]))))))
			(line_19(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_2[6]))))))
		))
	(_comp
		(Counter_3
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_3 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_4 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_5 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7780 -1 0 7 (_ent (_in ))))))
		(Counter_4
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3]_0 -1 0 7 (_ent (_out )))))))
	(_inst tens_min 0 5698 (_comp Counter_3)
		(_port
			 ((AR(0)) (AR(0)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg[0]_0) (COUNT_reg(0)))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_0))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_3) (unit_min_n_8))
			 ((COUNT_reg[0]_4) (COUNT_reg[0]_3))
			 ((COUNT_reg[0]_5) (COUNT_reg[0]_5))
			 ((COUNT_reg[2]_0) (COUNT_reg[2]))
			 ((COUNT_reg[2]_1) (unit_min_n_0))
			 ((NET7780) (NET7780)))
		(_use (_ent . Counter_3)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_3) (COUNT_reg[0]_3))
				((COUNT_reg[0]_4) (COUNT_reg[0]_4))
				((COUNT_reg[0]_5) (COUNT_reg[0]_5))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[2]_1) (COUNT_reg[2]_1))
				((NET7780) (NET7780)))))
	(_inst unit_min 0 5699 (_comp Counter_4)
		(_port
			 ((AR(0)) (AR(0)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_1) (unit_min_n_8))
			 ((COUNT_reg[0]_2) (COUNT_reg[0]_4))
			 ((COUNT_reg[2]_0) (COUNT_reg[0]_3))
			 ((COUNT_reg[3]_0) (unit_min_n_0)))
		(_use (_ent . Counter_4)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[3]_0) (COUNT_reg[3]_0))))))
(_unit EDIF 1.0.4.38 (Minute_counter_5 0 7 (Minute_counter_5 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333531363964322436342769673665353035653436)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 4144 (_ent (_in))))
		(_sig (_int BUS14456 0 0 4157 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_port (_int COUNT_reg 1 0 4137 (_ent (_in))))
		(_port (_int COUNT_reg 0 0 4145 (_ent (_out))))
		(_port (_int COUNT_reg 0 0 4146 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 4133 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4134 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 4135 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 4136 (_ent (_in ))))
		(_port (_int En_reg -1 0 4139 (_ent (_out ))))
		(_port (_int En_reg_0 -1 0 4140 (_ent (_in ))))
		(_port (_int En_reg_1 -1 0 4141 (_ent (_in ))))
		(_port (_int En_reg_2 -1 0 4142 (_ent (_in ))))
		(_port (_int END -1 0 4138 (_ent (_in ))))
		(_port (_int NET7808 -1 0 4143 (_ent (_in ))))
		(_sig (_int COUNT_reg[0][0] -1 0 4173 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[0] -1 0 4208 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[1] -1 0 4213 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[2] -1 0 4218 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[3] -1 0 4223 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[4] -1 0 4228 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[5] -1 0 4233 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[6] -1 0 4238 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][1] -1 0 4178 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][2] -1 0 4183 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][3] -1 0 4188 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][4] -1 0 4193 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][5] -1 0 4198 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][6] -1 0 4203 (_arch (_uni))))
		(_sig (_int tens_min_n_0 -1 0 4289 (_arch (_uni))))
		(_sig (_int tens_min_n_9 -1 0 4294 (_arch (_uni))))
		(_sig (_int unit_min_n_0 -1 0 4299 (_arch (_uni))))
		(_sig (_int unit_min_n_8 -1 0 4304 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_4(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0][0]))))))
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0][1]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0][2]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0][3]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0][4]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0][5]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0][6]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_0[0]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_0[1]))))))
			(line_13(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_0[2]))))))
			(line_14(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_0[3]))))))
			(line_15(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_0[4]))))))
			(line_16(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_0[5]))))))
			(line_17(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_0[6]))))))
		))
	(_comp
		(Counter_9
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0[0] -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_3 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_4 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[1]_1 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7808 -1 0 7 (_ent (_in ))))))
		(Counter_10
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int En_reg_2 0 0 0 (_ent (_in))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int En_reg -1 0 7 (_ent (_out ))))
			(_port (_int En_reg_0 -1 0 7 (_ent (_in ))))
			(_port (_int En_reg_1 -1 0 7 (_ent (_in ))))
			(_port (_int En_reg_3 -1 0 7 (_ent (_in ))))
			(_port (_int En_reg_4 -1 0 7 (_ent (_in ))))
			(_port (_int En_reg_5 -1 0 7 (_ent (_in ))))
			(_port (_int END -1 0 7 (_ent (_in )))))))
	(_inst tens_min 0 4149 (_comp Counter_9)
		(_port
			 ((AR(0)) (AR(0)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg[0]_0[0]) (BUS14456(0)))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_2) (unit_min_n_8))
			 ((COUNT_reg[0]_3) (En_reg_0))
			 ((COUNT_reg[0]_4) (COUNT_reg[0]_2))
			 ((COUNT_reg[1]_0) (tens_min_n_0))
			 ((COUNT_reg[1]_1) (tens_min_n_9))
			 ((COUNT_reg[2]_0) (COUNT_reg(2)))
			 ((COUNT_reg[2]_1) (unit_min_n_0))
			 ((NET7808) (NET7808)))
		(_use (_ent . Counter_9)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_0[0]) (COUNT_reg[0]_0[0]))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[0]_3) (COUNT_reg[0]_3))
				((COUNT_reg[0]_4) (COUNT_reg[0]_4))
				((COUNT_reg[1]_0) (COUNT_reg[1]_0))
				((COUNT_reg[1]_1) (COUNT_reg[1]_1))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[2]_1) (COUNT_reg[2]_1))
				((NET7808) (NET7808)))))
	(_inst unit_min 0 4150 (_comp Counter_10)
		(_port
			 ((AR(0)) (AR(0)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_1) (unit_min_n_8))
			 ((COUNT_reg[0]_2) (COUNT_reg[0]_1))
			 ((COUNT_reg[3]_0) (unit_min_n_0))
			 ((En_reg) (En_reg))
			 ((En_reg_0) (En_reg_0))
			 ((En_reg_1) (tens_min_n_9))
			 ((En_reg_2(0)) (BUS14456(0)))
			 ((En_reg_3) (En_reg_1))
			 ((En_reg_4) (tens_min_n_0))
			 ((En_reg_5) (En_reg_2))
			 ((END) (END)))
		(_use (_ent . Counter_10)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((En_reg_2) (En_reg_2))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[3]_0) (COUNT_reg[3]_0))
				((En_reg) (En_reg))
				((En_reg_0) (En_reg_0))
				((En_reg_1) (En_reg_1))
				((En_reg_3) (En_reg_3))
				((En_reg_4) (En_reg_4))
				((En_reg_5) (En_reg_5))
				((END) (END))))))
(_unit EDIF 1.0.4.38 (Overflow_Handler 0 7 (Overflow_Handler 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 33353337366462243135256931356534343665373b)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 2429 (_ent (_in))))
		(_port (_int CE_IBUF -1 0 2421 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 2422 (_ent (_in ))))
		(_port (_int En1 -1 0 2424 (_ent (_out ))))
		(_port (_int En2 -1 0 2425 (_ent (_out ))))
		(_port (_int En_reg_0 -1 0 2426 (_ent (_in ))))
		(_port (_int END -1 0 2423 (_ent (_out ))))
		(_port (_int SELECT_IBUF -1 0 2427 (_ent (_in ))))
		(_port (_int STOP_IBUF -1 0 2428 (_ent (_in ))))
		(_sig (_int <const1> -1 0 2444 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
	)
	(_comp
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst En1_i_1 0 2432 (_comp LUT4)
		(_port
			 ((I0) (SELECT_IBUF))
			 ((I1) (END))
			 ((I2) (STOP_IBUF))
			 ((I3) (CE_IBUF))
			 ((O) (En1)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0100"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst En2_i_1 0 2436 (_comp LUT4)
		(_port
			 ((I0) (END))
			 ((I1) (SELECT_IBUF))
			 ((I2) (STOP_IBUF))
			 ((I3) (CE_IBUF))
			 ((O) (En2)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0400"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst En_reg 0 2440 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (AR(0)))
			 ((D) (En_reg_0))
			 ((Q) (END)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst VCC 0 2443 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Prescaler 0 7 (Prescaler 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333465373264622430352069633560353634313633)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 2509 (_ent (_in))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_sig (_int data0 1 0 3350 (_arch (_uni))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_sig (_int Divider 2 0 2983 (_arch (_uni))))
		(_sig (_int Divider_reg_n_0_ 2 0 3187 (_arch (_uni))))
		(_port (_int CE -1 0 2505 (_ent (_out ))))
		(_port (_int CE_IBUF -1 0 2506 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 2507 (_ent (_in ))))
		(_port (_int Divider_reg[15]_0 -1 0 2508 (_ent (_out ))))
		(_sig (_int <const0> -1 0 2737 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_0 -1 0 2877 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_1 -1 0 2882 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_2 -1 0 2886 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_3 -1 0 2890 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_0 -1 0 2894 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_1 -1 0 2899 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_2 -1 0 2903 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_3 -1 0 2907 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_0 -1 0 2911 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_1 -1 0 2916 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_2 -1 0 2920 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_3 -1 0 2924 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_0 -1 0 2928 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_1 -1 0 2933 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_2 -1 0 2937 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_3 -1 0 2941 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_0 -1 0 2945 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_1 -1 0 2950 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_2 -1 0 2954 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_3 -1 0 2958 (_arch (_uni))))
		(_sig (_int Divider0_carry__5_n_3 -1 0 2962 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_0 -1 0 2966 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_1 -1 0 2971 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_2 -1 0 2975 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_3 -1 0 2979 (_arch (_uni))))
		(_sig (_int Divider[26]_i_3_n_0 -1 0 3078 (_arch (_uni))))
		(_sig (_int Divider[26]_i_4_n_0 -1 0 3084 (_arch (_uni))))
		(_sig (_int Divider[26]_i_5_n_0 -1 0 3090 (_arch (_uni))))
		(_sig (_int Divider[26]_i_6_n_0 -1 0 3096 (_arch (_uni))))
		(_sig (_int Divider[26]_i_7_n_0 -1 0 3101 (_arch (_uni))))
		(_sig (_int Divider[26]_i_8_n_0 -1 0 3106 (_arch (_uni))))
		(_sig (_int Divider[26]_i_9_n_0 -1 0 3111 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
	)
	(_comp
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(CARRY4
			(_object
			(_port (_int CO 3 0 0 (_ent (_out))))
			(_port (_int DI 3 0 0 (_ent (_in))))
			(_port (_int O 3 0 0 (_ent (_out))))
			(_port (_int S 3 0 0 (_ent (_in))))
			(_port (_int CI -1 0 7 (_ent (_in ))))
			(_port (_int CYINIT -1 0 7 (_ent (_in ))))))
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT2
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(GND
			(_object
			(_port (_int G -1 0 7 (_ent (_out )))))))
	(_inst COUNT[2]_i_2__2 0 2512 (_comp LUT4)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (Divider[26]_i_5_n_0))
			 ((I2) (Divider[26]_i_4_n_0))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((O) (CE)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0002"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider0_carry 0 2515 (_comp CARRY4)
		(_port
			 ((CI) (<const0>))
			 ((CO(0)) (Divider0_carry_n_3))
			 ((CO(1)) (Divider0_carry_n_2))
			 ((CO(2)) (Divider0_carry_n_1))
			 ((CO(3)) (Divider0_carry_n_0))
			 ((CYINIT) (Divider_reg_n_0_(0)))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(1)))
			 ((O(1)) (data0(2)))
			 ((O(2)) (data0(3)))
			 ((O(3)) (data0(4)))
			 ((S(0)) (Divider_reg_n_0_(1)))
			 ((S(1)) (Divider_reg_n_0_(2)))
			 ((S(2)) (Divider_reg_n_0_(3)))
			 ((S(3)) (Divider_reg_n_0_(4))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__0 0 2516 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry_n_0))
			 ((CO(0)) (Divider0_carry__0_n_3))
			 ((CO(1)) (Divider0_carry__0_n_2))
			 ((CO(2)) (Divider0_carry__0_n_1))
			 ((CO(3)) (Divider0_carry__0_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(5)))
			 ((O(1)) (data0(6)))
			 ((O(2)) (data0(7)))
			 ((O(3)) (data0(8)))
			 ((S(0)) (Divider_reg_n_0_(5)))
			 ((S(1)) (Divider_reg_n_0_(6)))
			 ((S(2)) (Divider_reg_n_0_(7)))
			 ((S(3)) (Divider_reg_n_0_(8))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__1 0 2517 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__0_n_0))
			 ((CO(0)) (Divider0_carry__1_n_3))
			 ((CO(1)) (Divider0_carry__1_n_2))
			 ((CO(2)) (Divider0_carry__1_n_1))
			 ((CO(3)) (Divider0_carry__1_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(9)))
			 ((O(1)) (data0(10)))
			 ((O(2)) (data0(11)))
			 ((O(3)) (data0(12)))
			 ((S(0)) (Divider_reg_n_0_(9)))
			 ((S(1)) (Divider_reg_n_0_(10)))
			 ((S(2)) (Divider_reg_n_0_(11)))
			 ((S(3)) (Divider_reg_n_0_(12))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__2 0 2518 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__1_n_0))
			 ((CO(0)) (Divider0_carry__2_n_3))
			 ((CO(1)) (Divider0_carry__2_n_2))
			 ((CO(2)) (Divider0_carry__2_n_1))
			 ((CO(3)) (Divider0_carry__2_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(13)))
			 ((O(1)) (data0(14)))
			 ((O(2)) (data0(15)))
			 ((O(3)) (data0(16)))
			 ((S(0)) (Divider_reg_n_0_(13)))
			 ((S(1)) (Divider_reg_n_0_(14)))
			 ((S(2)) (Divider_reg_n_0_(15)))
			 ((S(3)) (Divider_reg_n_0_(16))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__3 0 2519 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__2_n_0))
			 ((CO(0)) (Divider0_carry__3_n_3))
			 ((CO(1)) (Divider0_carry__3_n_2))
			 ((CO(2)) (Divider0_carry__3_n_1))
			 ((CO(3)) (Divider0_carry__3_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(17)))
			 ((O(1)) (data0(18)))
			 ((O(2)) (data0(19)))
			 ((O(3)) (data0(20)))
			 ((S(0)) (Divider_reg_n_0_(17)))
			 ((S(1)) (Divider_reg_n_0_(18)))
			 ((S(2)) (Divider_reg_n_0_(19)))
			 ((S(3)) (Divider_reg_n_0_(20))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__4 0 2520 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__3_n_0))
			 ((CO(0)) (Divider0_carry__4_n_3))
			 ((CO(1)) (Divider0_carry__4_n_2))
			 ((CO(2)) (Divider0_carry__4_n_1))
			 ((CO(3)) (Divider0_carry__4_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(21)))
			 ((O(1)) (data0(22)))
			 ((O(2)) (data0(23)))
			 ((O(3)) (data0(24)))
			 ((S(0)) (Divider_reg_n_0_(21)))
			 ((S(1)) (Divider_reg_n_0_(22)))
			 ((S(2)) (Divider_reg_n_0_(23)))
			 ((S(3)) (Divider_reg_n_0_(24))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__5 0 2521 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__4_n_0))
			 ((CO(0)) (Divider0_carry__5_n_3))
			 ((CO(1)) (_string \"Z"\))
			 ((CO(2)) (_string \"Z"\))
			 ((CO(3)) (_string \"Z"\))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(25)))
			 ((O(1)) (data0(26)))
			 ((O(2)) (_string \"Z"\))
			 ((O(3)) (_string \"Z"\))
			 ((S(0)) (Divider_reg_n_0_(25)))
			 ((S(1)) (Divider_reg_n_0_(26)))
			 ((S(2)) (<const0>))
			 ((S(3)) (<const0>)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider[0]_i_1 0 2522 (_comp LUT1)
		(_port
			 ((I0) (Divider_reg_n_0_(0)))
			 ((O) (Divider(0))))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst Divider[10]_i_1 0 2526 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(10)))
			 ((O) (Divider(10))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[11]_i_1 0 2530 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(11)))
			 ((O) (Divider(11))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[12]_i_1 0 2534 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(12)))
			 ((O) (Divider(12))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[13]_i_1 0 2538 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(13)))
			 ((O) (Divider(13))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[14]_i_1 0 2542 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(14)))
			 ((O) (Divider(14))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[15]_i_1 0 2546 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(15)))
			 ((O) (Divider(15))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[16]_i_1 0 2550 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(16)))
			 ((O) (Divider(16))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[17]_i_1 0 2554 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(17)))
			 ((O) (Divider(17))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[18]_i_1 0 2558 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(18)))
			 ((O) (Divider(18))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[19]_i_1 0 2562 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(19)))
			 ((O) (Divider(19))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[1]_i_1 0 2566 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(1)))
			 ((O) (Divider(1))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[20]_i_1 0 2570 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(20)))
			 ((O) (Divider(20))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[21]_i_1 0 2574 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(21)))
			 ((O) (Divider(21))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[22]_i_1 0 2578 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(22)))
			 ((O) (Divider(22))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[23]_i_1 0 2582 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(23)))
			 ((O) (Divider(23))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[24]_i_1 0 2586 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(24)))
			 ((O) (Divider(24))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[25]_i_1 0 2590 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(25)))
			 ((O) (Divider(25))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[26]_i_1 0 2594 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(26)))
			 ((O) (Divider(26))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[26]_i_2 0 2598 (_comp LUT3)
		(_port
			 ((I0) (Divider[26]_i_3_n_0))
			 ((I1) (Divider[26]_i_4_n_0))
			 ((I2) (Divider[26]_i_5_n_0))
			 ((O) (Divider_reg[15]_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"fe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst Divider[26]_i_3 0 2601 (_comp LUT5)
		(_port
			 ((I0) (Divider_reg_n_0_(15)))
			 ((I1) (Divider_reg_n_0_(16)))
			 ((I2) (Divider_reg_n_0_(13)))
			 ((I3) (Divider_reg_n_0_(14)))
			 ((I4) (Divider[26]_i_6_n_0))
			 ((O) (Divider[26]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"ffff7fff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst Divider[26]_i_4 0 2604 (_comp LUT5)
		(_port
			 ((I0) (Divider_reg_n_0_(8)))
			 ((I1) (Divider_reg_n_0_(7)))
			 ((I2) (Divider_reg_n_0_(5)))
			 ((I3) (Divider_reg_n_0_(6)))
			 ((I4) (Divider[26]_i_7_n_0))
			 ((O) (Divider[26]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"ffffbfff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst Divider[26]_i_5 0 2607 (_comp LUT5)
		(_port
			 ((I0) (Divider_reg_n_0_(26)))
			 ((I1) (Divider_reg_n_0_(25)))
			 ((I2) (Divider_reg_n_0_(0)))
			 ((I3) (Divider[26]_i_8_n_0))
			 ((I4) (Divider[26]_i_9_n_0))
			 ((O) (Divider[26]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"ffffffdf"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst Divider[26]_i_6 0 2611 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(18)))
			 ((I1) (Divider_reg_n_0_(17)))
			 ((I2) (Divider_reg_n_0_(20)))
			 ((I3) (Divider_reg_n_0_(19)))
			 ((O) (Divider[26]_i_6_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ffdf"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[26]_i_7 0 2614 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(10)))
			 ((I1) (Divider_reg_n_0_(9)))
			 ((I2) (Divider_reg_n_0_(12)))
			 ((I3) (Divider_reg_n_0_(11)))
			 ((O) (Divider[26]_i_7_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fffe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[26]_i_8 0 2617 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(22)))
			 ((I1) (Divider_reg_n_0_(21)))
			 ((I2) (Divider_reg_n_0_(24)))
			 ((I3) (Divider_reg_n_0_(23)))
			 ((O) (Divider[26]_i_8_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7fff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[26]_i_9 0 2620 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(2)))
			 ((I1) (Divider_reg_n_0_(1)))
			 ((I2) (Divider_reg_n_0_(4)))
			 ((I3) (Divider_reg_n_0_(3)))
			 ((O) (Divider[26]_i_9_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7fff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[2]_i_1 0 2623 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(2)))
			 ((O) (Divider(2))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[3]_i_1 0 2627 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(3)))
			 ((O) (Divider(3))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[4]_i_1 0 2631 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(4)))
			 ((O) (Divider(4))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[5]_i_1 0 2635 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(5)))
			 ((O) (Divider(5))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[6]_i_1 0 2639 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(6)))
			 ((O) (Divider(6))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[7]_i_1 0 2643 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(7)))
			 ((O) (Divider(7))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[8]_i_1 0 2647 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(8)))
			 ((O) (Divider(8))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider[9]_i_1 0 2651 (_comp LUT2)
		(_port
			 ((I0) (Divider_reg[15]_0))
			 ((I1) (data0(9)))
			 ((O) (Divider(9))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst Divider_reg[0] 0 2655 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(0)))
			 ((Q) (Divider_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[10] 0 2658 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(10)))
			 ((Q) (Divider_reg_n_0_(10))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[11] 0 2661 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(11)))
			 ((Q) (Divider_reg_n_0_(11))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[12] 0 2664 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(12)))
			 ((Q) (Divider_reg_n_0_(12))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[13] 0 2667 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(13)))
			 ((Q) (Divider_reg_n_0_(13))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[14] 0 2670 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(14)))
			 ((Q) (Divider_reg_n_0_(14))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[15] 0 2673 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(15)))
			 ((Q) (Divider_reg_n_0_(15))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[16] 0 2676 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(16)))
			 ((Q) (Divider_reg_n_0_(16))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[17] 0 2679 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(17)))
			 ((Q) (Divider_reg_n_0_(17))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[18] 0 2682 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(18)))
			 ((Q) (Divider_reg_n_0_(18))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[19] 0 2685 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(19)))
			 ((Q) (Divider_reg_n_0_(19))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[1] 0 2688 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(1)))
			 ((Q) (Divider_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[20] 0 2691 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(20)))
			 ((Q) (Divider_reg_n_0_(20))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[21] 0 2694 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(21)))
			 ((Q) (Divider_reg_n_0_(21))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[22] 0 2697 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(22)))
			 ((Q) (Divider_reg_n_0_(22))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[23] 0 2700 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(23)))
			 ((Q) (Divider_reg_n_0_(23))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[24] 0 2703 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(24)))
			 ((Q) (Divider_reg_n_0_(24))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[25] 0 2706 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(25)))
			 ((Q) (Divider_reg_n_0_(25))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[26] 0 2709 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(26)))
			 ((Q) (Divider_reg_n_0_(26))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[2] 0 2712 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(2)))
			 ((Q) (Divider_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[3] 0 2715 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(3)))
			 ((Q) (Divider_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[4] 0 2718 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(4)))
			 ((Q) (Divider_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[5] 0 2721 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(5)))
			 ((Q) (Divider_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[6] 0 2724 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(6)))
			 ((Q) (Divider_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[7] 0 2727 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(7)))
			 ((Q) (Divider_reg_n_0_(7))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[8] 0 2730 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(8)))
			 ((Q) (Divider_reg_n_0_(8))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[9] 0 2733 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (Divider(9)))
			 ((Q) (Divider_reg_n_0_(9))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst GND 0 2736 (_comp GND)
		(_port
			 ((G) (<const0>)))
		(_use (_ent hdi_primitives GND)
			(_port
				((G) (G))))))
(_unit EDIF 1.0.4.38 (Second_counter 0 7 (Second_counter 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333466363564642565357669663665353035653436)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 6320 (_ent (_in))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_sig (_int BUS14424 1 0 6333 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_port (_int COUNT_reg 2 0 6316 (_ent (_in))))
		(_port (_int COUNT_reg 0 0 6321 (_ent (_out))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 3 0 6322 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 6312 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 6313 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 6314 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 6315 (_ent (_in ))))
		(_port (_int En1_reg -1 0 6318 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 6317 (_ent (_in ))))
		(_port (_int NET7772 -1 0 6319 (_ent (_in ))))
		(_sig (_int COUNT_reg[0][0] -1 0 6349 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][1] -1 0 6354 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][2] -1 0 6359 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][3] -1 0 6364 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][4] -1 0 6369 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][5] -1 0 6374 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][6] -1 0 6379 (_arch (_uni))))
		(_sig (_int D[0] -1 0 6399 (_arch (_uni))))
		(_sig (_int D[1] -1 0 6404 (_arch (_uni))))
		(_sig (_int D[2] -1 0 6409 (_arch (_uni))))
		(_sig (_int D[3] -1 0 6414 (_arch (_uni))))
		(_sig (_int D[4] -1 0 6419 (_arch (_uni))))
		(_sig (_int D[5] -1 0 6424 (_arch (_uni))))
		(_sig (_int D[6] -1 0 6429 (_arch (_uni))))
		(_sig (_int unit_sec_n_8 -1 0 6450 (_arch (_uni))))
		(_sig (_int unit_sec_n_9 -1 0 6455 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_4(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0][0]))))))
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0][1]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0][2]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0][3]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0][4]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0][5]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0][6]))))))
		))
	(_comp
		(Counter
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int BUS14424 0 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int En1_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7772 -1 0 7 (_ent (_in ))))))
		(Counter_2
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int D 3 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_0[0] -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_1 -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in )))))))
	(_inst tens_sec 0 6325 (_comp Counter)
		(_port
			 ((AR(0)) (AR(0)))
			 ((BUS14424(0)) (BUS14424(3)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_1) (unit_sec_n_9))
			 ((COUNT_reg[0]_2) (COUNT_reg[0]_1))
			 ((COUNT_reg[2]_0) (COUNT_reg(2)))
			 ((COUNT_reg[2]_1) (unit_sec_n_8))
			 ((En1_reg) (En1_reg))
			 ((ENABLE1) (ENABLE1))
			 ((NET7772) (NET7772)))
		(_use (_ent . Counter)
			(_port
				((AR) (AR))
				((BUS14424) (BUS14424))
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[2]_1) (COUNT_reg[2]_1))
				((En1_reg) (En1_reg))
				((ENABLE1) (ENABLE1))
				((NET7772) (NET7772)))))
	(_inst unit_sec 0 6326 (_comp Counter_2)
		(_port
			 ((AR(0)) (AR(0)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]_0))
			 ((COUNT_reg[2]_0) (unit_sec_n_9))
			 ((COUNT_reg[3]_0[0]) (BUS14424(3)))
			 ((COUNT_reg[3]_1) (unit_sec_n_8))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((ENABLE1) (ENABLE1)))
		(_use (_ent . Counter_2)
			(_port
				((AR) (AR))
				((D) (D))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[3]_0[0]) (COUNT_reg[3]_0[0]))
				((COUNT_reg[3]_1) (COUNT_reg[3]_1))
				((ENABLE1) (ENABLE1))))))
(_unit EDIF 1.0.4.38 (Second_counter_6 0 7 (Second_counter_6 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333466363564642565357669663665353035653436)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 4800 (_ent (_in))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_sig (_int BUS14448 1 0 4813 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_port (_int COUNT_reg 2 0 4796 (_ent (_in))))
		(_port (_int COUNT_reg 0 0 4801 (_ent (_out))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 3 0 4802 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 4792 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4793 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 4794 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 4795 (_ent (_in ))))
		(_port (_int En2_reg -1 0 4798 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 4797 (_ent (_in ))))
		(_port (_int NET7792 -1 0 4799 (_ent (_in ))))
		(_sig (_int COUNT_reg[0][0] -1 0 4829 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][1] -1 0 4834 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][2] -1 0 4839 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][3] -1 0 4844 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][4] -1 0 4849 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][5] -1 0 4854 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][6] -1 0 4859 (_arch (_uni))))
		(_sig (_int D[0] -1 0 4879 (_arch (_uni))))
		(_sig (_int D[1] -1 0 4884 (_arch (_uni))))
		(_sig (_int D[2] -1 0 4889 (_arch (_uni))))
		(_sig (_int D[3] -1 0 4894 (_arch (_uni))))
		(_sig (_int D[4] -1 0 4899 (_arch (_uni))))
		(_sig (_int D[5] -1 0 4904 (_arch (_uni))))
		(_sig (_int D[6] -1 0 4909 (_arch (_uni))))
		(_sig (_int unit_sec_n_8 -1 0 4930 (_arch (_uni))))
		(_sig (_int unit_sec_n_9 -1 0 4935 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_4(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0][0]))))))
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0][1]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0][2]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0][3]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0][4]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0][5]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0][6]))))))
		))
	(_comp
		(Counter_7
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int BUS14448 0 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int En2_reg -1 0 7 (_ent (_out ))))
			(_port (_int En_reg -1 0 7 (_ent (_in ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7792 -1 0 7 (_ent (_in ))))))
		(Counter_8
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int D 3 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_0[0] -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_1 -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in )))))))
	(_inst tens_sec 0 4805 (_comp Counter_7)
		(_port
			 ((AR(0)) (AR(0)))
			 ((BUS14448(0)) (BUS14448(3)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_1))
			 ((COUNT_reg[2]_0) (COUNT_reg(2)))
			 ((COUNT_reg[2]_1) (unit_sec_n_8))
			 ((En2_reg) (En2_reg))
			 ((En_reg) (unit_sec_n_9))
			 ((ENABLE2) (ENABLE2))
			 ((NET7792) (NET7792)))
		(_use (_ent . Counter_7)
			(_port
				((AR) (AR))
				((BUS14448) (BUS14448))
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[2]_1) (COUNT_reg[2]_1))
				((En2_reg) (En2_reg))
				((En_reg) (En_reg))
				((ENABLE2) (ENABLE2))
				((NET7792) (NET7792)))))
	(_inst unit_sec 0 4806 (_comp Counter_8)
		(_port
			 ((AR(0)) (AR(0)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]_0))
			 ((COUNT_reg[2]_0) (unit_sec_n_9))
			 ((COUNT_reg[3]_0[0]) (BUS14448(3)))
			 ((COUNT_reg[3]_1) (unit_sec_n_8))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((ENABLE2) (ENABLE2)))
		(_use (_ent . Counter_8)
			(_port
				((AR) (AR))
				((D) (D))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[3]_0[0]) (COUNT_reg[3]_0[0]))
				((COUNT_reg[3]_1) (COUNT_reg[3]_1))
				((ENABLE2) (ENABLE2))))))
(_unit EDIF 1.0.4.38 (Seven_seg_driver 0 7 (Seven_seg_driver 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 33346636356561253635766a343430353635343665)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 1390 (_ent (_in))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_sig (_int counter 1 0 1716 (_arch (_uni))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_sig (_int counter__70 2 0 1874 (_arch (_uni))))
		(_port (_int FSM_sequential_seg_select_reg 2 0 1391 (_ent (_out))))
		(_sig (_int p_0_in 1 0 1884 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int Q 3 0 1392 (_ent (_out))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_sig (_int seg_select__0 4 0 2093 (_arch (_uni))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_port (_int seg_select_OBUF 5 0 1393 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 1374 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 1375 (_ent (_in ))))
		(_port (_int seg_out_reg[0]_0 -1 0 1376 (_ent (_in ))))
		(_port (_int seg_out_reg[0]_1 -1 0 1377 (_ent (_in ))))
		(_port (_int seg_out_reg[1]_0 -1 0 1378 (_ent (_in ))))
		(_port (_int seg_out_reg[1]_1 -1 0 1379 (_ent (_in ))))
		(_port (_int seg_out_reg[2]_0 -1 0 1380 (_ent (_in ))))
		(_port (_int seg_out_reg[2]_1 -1 0 1381 (_ent (_in ))))
		(_port (_int seg_out_reg[3]_0 -1 0 1382 (_ent (_in ))))
		(_port (_int seg_out_reg[3]_1 -1 0 1383 (_ent (_in ))))
		(_port (_int seg_out_reg[4]_0 -1 0 1384 (_ent (_in ))))
		(_port (_int seg_out_reg[4]_1 -1 0 1385 (_ent (_in ))))
		(_port (_int seg_out_reg[5]_0 -1 0 1386 (_ent (_in ))))
		(_port (_int seg_out_reg[5]_1 -1 0 1387 (_ent (_in ))))
		(_port (_int seg_out_reg[6]_0 -1 0 1388 (_ent (_in ))))
		(_port (_int seg_out_reg[6]_1 -1 0 1389 (_ent (_in ))))
		(_sig (_int <const1> -1 0 1573 (_arch (_uni))))
		(_sig (_int counter[0]_i_2_n_0 -1 0 1730 (_arch (_uni))))
		(_sig (_int counter[1]_i_4_n_0 -1 0 1749 (_arch (_uni))))
		(_sig (_int counter[1]_i_5_n_0 -1 0 1754 (_arch (_uni))))
		(_sig (_int counter[6]_i_2_n_0 -1 0 1817 (_arch (_uni))))
		(_sig (_int counter[9]_i_1_n_0 -1 0 1852 (_arch (_uni))))
		(_sig (_int counter[9]_i_3_n_0 -1 0 1866 (_arch (_uni))))
		(_sig (_int FSM_sequential_seg_select[0]_i_1_n_0 -1 0 1635 (_arch (_uni))))
		(_sig (_int FSM_sequential_seg_select[1]_i_1_n_0 -1 0 1640 (_arch (_uni))))
		(_sig (_int FSM_sequential_seg_select[2]_i_1_n_0 -1 0 1645 (_arch (_uni))))
		(_sig (_int FSM_sequential_seg_select_reg[1]_0[0] -1 0 1650 (_arch (_uni))))
		(_sig (_int FSM_sequential_seg_select_reg[1]_0[1] -1 0 1666 (_arch (_uni))))
		(_sig (_int Q[0] -1 0 1681 (_arch (_uni))))
		(_sig (_int Q[1] -1 0 1686 (_arch (_uni))))
		(_sig (_int Q[2] -1 0 1691 (_arch (_uni))))
		(_sig (_int Q[3] -1 0 1696 (_arch (_uni))))
		(_sig (_int Q[4] -1 0 1701 (_arch (_uni))))
		(_sig (_int Q[5] -1 0 1706 (_arch (_uni))))
		(_sig (_int Q[6] -1 0 1711 (_arch (_uni))))
		(_sig (_int seg_out[6]_i_1_n_0 -1 0 1934 (_arch (_uni))))
		(_sig (_int seg_out_reg[0]_i_1_n_0 -1 0 1958 (_arch (_uni))))
		(_sig (_int seg_out_reg[1]_i_1_n_0 -1 0 1973 (_arch (_uni))))
		(_sig (_int seg_out_reg[2]_i_1_n_0 -1 0 1988 (_arch (_uni))))
		(_sig (_int seg_out_reg[3]_i_1_n_0 -1 0 2003 (_arch (_uni))))
		(_sig (_int seg_out_reg[4]_i_1_n_0 -1 0 2018 (_arch (_uni))))
		(_sig (_int seg_out_reg[5]_i_1_n_0 -1 0 2033 (_arch (_uni))))
		(_sig (_int seg_out_reg[6]_i_2_n_0 -1 0 2048 (_arch (_uni))))
		(_sig (_int seg_select_OBUF[0] -1 0 2053 (_arch (_uni))))
		(_sig (_int seg_select_OBUF[1] -1 0 2058 (_arch (_uni))))
		(_sig (_int seg_select_OBUF[2] -1 0 2063 (_arch (_uni))))
		(_sig (_int seg_select_OBUF[3] -1 0 2068 (_arch (_uni))))
		(_sig (_int seg_select_OBUF[4] -1 0 2073 (_arch (_uni))))
		(_sig (_int seg_select_OBUF[5] -1 0 2078 (_arch (_uni))))
		(_sig (_int seg_select_OBUF[6] -1 0 2083 (_arch (_uni))))
		(_sig (_int seg_select_OBUF[7] -1 0 2088 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_4(_arch -1 0 0 ((_alias((FSM_sequential_seg_select_reg(0)) (FSM_sequential_seg_select_reg[1]_0[0]))))))
			(line_5(_arch -1 0 0 ((_alias((FSM_sequential_seg_select_reg(1)) (FSM_sequential_seg_select_reg[1]_0[1]))))))
		))
	(_comp
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT2
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(MUXF7
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))
			(_port (_int S -1 0 7 (_ent (_in ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst counter[0]_i_1 0 1420 (_comp LUT5)
		(_port
			 ((I0) (counter[0]_i_2_n_0))
			 ((I1) (counter(3)))
			 ((I2) (counter(2)))
			 ((I3) (counter(1)))
			 ((I4) (counter(0)))
			 ((O) (p_0_in(0))))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"8000ffff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst counter[0]_i_2 0 1424 (_comp LUT6)
		(_port
			 ((I0) (counter(6)))
			 ((I1) (counter(7)))
			 ((I2) (counter(4)))
			 ((I3) (counter(5)))
			 ((I4) (counter(9)))
			 ((I5) (counter(8)))
			 ((O) (counter[0]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"8000000000000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst counter[1]_i_1 0 1427 (_comp LUT2)
		(_port
			 ((I0) (counter__70(0)))
			 ((I1) (counter__70(1)))
			 ((O) (p_0_in(1))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"6"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst counter[1]_i_2 0 1430 (_comp LUT6)
		(_port
			 ((I0) (counter(7)))
			 ((I1) (counter(8)))
			 ((I2) (counter[1]_i_4_n_0))
			 ((I3) (counter(6)))
			 ((I4) (counter(9)))
			 ((I5) (counter(0)))
			 ((O) (counter__70(0))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"f7ffffff80000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst counter[1]_i_3 0 1433 (_comp LUT6)
		(_port
			 ((I0) (counter(7)))
			 ((I1) (counter(8)))
			 ((I2) (counter[1]_i_5_n_0))
			 ((I3) (counter(6)))
			 ((I4) (counter(9)))
			 ((I5) (counter(1)))
			 ((O) (counter__70(1))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"f7ffffff80000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst counter[1]_i_4 0 1436 (_comp LUT6)
		(_port
			 ((I0) (counter(4)))
			 ((I1) (counter(5)))
			 ((I2) (counter(1)))
			 ((I3) (counter(2)))
			 ((I4) (counter(3)))
			 ((I5) (counter(0)))
			 ((O) (counter[1]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"7fffffff00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst counter[1]_i_5 0 1439 (_comp LUT6)
		(_port
			 ((I0) (counter(4)))
			 ((I1) (counter(5)))
			 ((I2) (counter(2)))
			 ((I3) (counter(0)))
			 ((I4) (counter(3)))
			 ((I5) (counter(1)))
			 ((O) (counter[1]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"7fffffff00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst counter[2]_i_1 0 1442 (_comp LUT3)
		(_port
			 ((I0) (counter(1)))
			 ((I1) (counter(0)))
			 ((I2) (counter(2)))
			 ((O) (p_0_in(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"78"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst counter[3]_i_1 0 1446 (_comp LUT4)
		(_port
			 ((I0) (counter(2)))
			 ((I1) (counter(0)))
			 ((I2) (counter(1)))
			 ((I3) (counter(3)))
			 ((O) (p_0_in(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7f80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst counter[4]_i_1 0 1450 (_comp LUT5)
		(_port
			 ((I0) (counter(3)))
			 ((I1) (counter(1)))
			 ((I2) (counter(0)))
			 ((I3) (counter(2)))
			 ((I4) (counter(4)))
			 ((O) (p_0_in(4))))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"7fff8000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst counter[5]_i_1 0 1454 (_comp LUT6)
		(_port
			 ((I0) (counter(4)))
			 ((I1) (counter(2)))
			 ((I2) (counter(0)))
			 ((I3) (counter(1)))
			 ((I4) (counter(3)))
			 ((I5) (counter(5)))
			 ((O) (p_0_in(5))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"7fffffff80000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst counter[6]_i_1 0 1457 (_comp LUT6)
		(_port
			 ((I0) (counter(5)))
			 ((I1) (counter(3)))
			 ((I2) (counter[6]_i_2_n_0))
			 ((I3) (counter(2)))
			 ((I4) (counter(4)))
			 ((I5) (counter(6)))
			 ((O) (p_0_in(6))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"f7ffffff08000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst counter[6]_i_2 0 1460 (_comp LUT2)
		(_port
			 ((I0) (counter(0)))
			 ((I1) (counter(1)))
			 ((O) (counter[6]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"7"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst counter[7]_i_1 0 1463 (_comp LUT3)
		(_port
			 ((I0) (counter(6)))
			 ((I1) (counter[9]_i_3_n_0))
			 ((I2) (counter(7)))
			 ((O) (p_0_in(7))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"d2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst counter[8]_i_1 0 1466 (_comp LUT4)
		(_port
			 ((I0) (counter(7)))
			 ((I1) (counter[9]_i_3_n_0))
			 ((I2) (counter(6)))
			 ((I3) (counter(8)))
			 ((O) (p_0_in(8))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"df20"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst counter[9]_i_1 0 1470 (_comp LUT2)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (AR(0)))
			 ((O) (counter[9]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst counter[9]_i_2 0 1473 (_comp LUT5)
		(_port
			 ((I0) (counter(8)))
			 ((I1) (counter(6)))
			 ((I2) (counter[9]_i_3_n_0))
			 ((I3) (counter(7)))
			 ((I4) (counter(9)))
			 ((O) (p_0_in(9))))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"f7ff0800"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst counter[9]_i_3 0 1477 (_comp LUT6)
		(_port
			 ((I0) (counter(4)))
			 ((I1) (counter(2)))
			 ((I2) (counter(0)))
			 ((I3) (counter(1)))
			 ((I4) (counter(3)))
			 ((I5) (counter(5)))
			 ((O) (counter[9]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"7fffffffffffffff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst counter_reg[0] 0 1480 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (counter[9]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (p_0_in(0)))
			 ((Q) (counter(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter_reg[1] 0 1483 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (counter[9]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (p_0_in(1)))
			 ((Q) (counter(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter_reg[2] 0 1486 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (counter[9]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (p_0_in(2)))
			 ((Q) (counter(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter_reg[3] 0 1489 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (counter[9]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (p_0_in(3)))
			 ((Q) (counter(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter_reg[4] 0 1492 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (counter[9]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (p_0_in(4)))
			 ((Q) (counter(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter_reg[5] 0 1495 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (counter[9]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (p_0_in(5)))
			 ((Q) (counter(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter_reg[6] 0 1498 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (counter[9]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (p_0_in(6)))
			 ((Q) (counter(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter_reg[7] 0 1501 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (counter[9]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (p_0_in(7)))
			 ((Q) (counter(7))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter_reg[8] 0 1504 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (counter[9]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (p_0_in(8)))
			 ((Q) (counter(8))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter_reg[9] 0 1507 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (counter[9]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (p_0_in(9)))
			 ((Q) (counter(9))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst FSM_sequential_seg_select[0]_i_1 0 1396 (_comp LUT2)
		(_port
			 ((I0) (seg_out[6]_i_1_n_0))
			 ((I1) (FSM_sequential_seg_select_reg(0)))
			 ((O) (FSM_sequential_seg_select[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"6"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst FSM_sequential_seg_select[1]_i_1 0 1399 (_comp LUT3)
		(_port
			 ((I0) (FSM_sequential_seg_select_reg(0)))
			 ((I1) (seg_out[6]_i_1_n_0))
			 ((I2) (FSM_sequential_seg_select_reg(1)))
			 ((O) (FSM_sequential_seg_select[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"78"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst FSM_sequential_seg_select[2]_i_1 0 1403 (_comp LUT4)
		(_port
			 ((I0) (FSM_sequential_seg_select_reg(1)))
			 ((I1) (FSM_sequential_seg_select_reg(0)))
			 ((I2) (seg_out[6]_i_1_n_0))
			 ((I3) (seg_select__0(2)))
			 ((O) (FSM_sequential_seg_select[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7f80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst FSM_sequential_seg_select_reg[0] 0 1407 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (AR(0)))
			 ((D) (FSM_sequential_seg_select[0]_i_1_n_0))
			 ((Q) (FSM_sequential_seg_select_reg(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst FSM_sequential_seg_select_reg[1] 0 1411 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (AR(0)))
			 ((D) (FSM_sequential_seg_select[1]_i_1_n_0))
			 ((Q) (FSM_sequential_seg_select_reg(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst FSM_sequential_seg_select_reg[2] 0 1415 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (AR(0)))
			 ((D) (FSM_sequential_seg_select[2]_i_1_n_0))
			 ((Q) (seg_select__0(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out[6]_i_1 0 1510 (_comp LUT6)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (counter(9)))
			 ((I2) (counter(8)))
			 ((I3) (counter(6)))
			 ((I4) (counter[9]_i_3_n_0))
			 ((I5) (counter(7)))
			 ((O) (seg_out[6]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0000800000000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out_reg[0] 0 1513 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((D) (seg_out_reg[0]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (Q(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg_out_reg[0]_i_1 0 1516 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[0]_0))
			 ((I1) (seg_out_reg[0]_1))
			 ((O) (seg_out_reg[0]_i_1_n_0))
			 ((S) (seg_select__0(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[1] 0 1517 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((D) (seg_out_reg[1]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (Q(1))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg_out_reg[1]_i_1 0 1520 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[1]_0))
			 ((I1) (seg_out_reg[1]_1))
			 ((O) (seg_out_reg[1]_i_1_n_0))
			 ((S) (seg_select__0(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[2] 0 1521 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((D) (seg_out_reg[2]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (Q(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg_out_reg[2]_i_1 0 1524 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[2]_0))
			 ((I1) (seg_out_reg[2]_1))
			 ((O) (seg_out_reg[2]_i_1_n_0))
			 ((S) (seg_select__0(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[3] 0 1525 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((D) (seg_out_reg[3]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (Q(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg_out_reg[3]_i_1 0 1528 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[3]_0))
			 ((I1) (seg_out_reg[3]_1))
			 ((O) (seg_out_reg[3]_i_1_n_0))
			 ((S) (seg_select__0(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[4] 0 1529 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((D) (seg_out_reg[4]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (Q(4))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg_out_reg[4]_i_1 0 1532 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[4]_0))
			 ((I1) (seg_out_reg[4]_1))
			 ((O) (seg_out_reg[4]_i_1_n_0))
			 ((S) (seg_select__0(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[5] 0 1533 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((D) (seg_out_reg[5]_i_1_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (Q(5))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg_out_reg[5]_i_1 0 1536 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[5]_0))
			 ((I1) (seg_out_reg[5]_1))
			 ((O) (seg_out_reg[5]_i_1_n_0))
			 ((S) (seg_select__0(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[6] 0 1537 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((D) (seg_out_reg[6]_i_2_n_0))
			 ((PRE) (AR(0)))
			 ((Q) (Q(6))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg_out_reg[6]_i_2 0 1540 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[6]_0))
			 ((I1) (seg_out_reg[6]_1))
			 ((O) (seg_out_reg[6]_i_2_n_0))
			 ((S) (seg_select__0(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_select_OBUF[0]_inst_i_1 0 1541 (_comp LUT3)
		(_port
			 ((I0) (FSM_sequential_seg_select_reg(1)))
			 ((I1) (seg_select__0(2)))
			 ((I2) (FSM_sequential_seg_select_reg(0)))
			 ((O) (seg_select_OBUF(0))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"fe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select_OBUF[1]_inst_i_1 0 1545 (_comp LUT3)
		(_port
			 ((I0) (FSM_sequential_seg_select_reg(1)))
			 ((I1) (seg_select__0(2)))
			 ((I2) (FSM_sequential_seg_select_reg(0)))
			 ((O) (seg_select_OBUF(1))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"ef"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select_OBUF[2]_inst_i_1 0 1549 (_comp LUT3)
		(_port
			 ((I0) (seg_select__0(2)))
			 ((I1) (FSM_sequential_seg_select_reg(0)))
			 ((I2) (FSM_sequential_seg_select_reg(1)))
			 ((O) (seg_select_OBUF(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"ef"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select_OBUF[3]_inst_i_1 0 1553 (_comp LUT3)
		(_port
			 ((I0) (FSM_sequential_seg_select_reg(1)))
			 ((I1) (FSM_sequential_seg_select_reg(0)))
			 ((I2) (seg_select__0(2)))
			 ((O) (seg_select_OBUF(3))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"f7"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select_OBUF[4]_inst_i_1 0 1557 (_comp LUT3)
		(_port
			 ((I0) (FSM_sequential_seg_select_reg(1)))
			 ((I1) (FSM_sequential_seg_select_reg(0)))
			 ((I2) (seg_select__0(2)))
			 ((O) (seg_select_OBUF(4))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"ef"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select_OBUF[5]_inst_i_1 0 1561 (_comp LUT3)
		(_port
			 ((I0) (seg_select__0(2)))
			 ((I1) (FSM_sequential_seg_select_reg(0)))
			 ((I2) (FSM_sequential_seg_select_reg(1)))
			 ((O) (seg_select_OBUF(5))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"f7"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select_OBUF[6]_inst_i_1 0 1565 (_comp LUT3)
		(_port
			 ((I0) (FSM_sequential_seg_select_reg(1)))
			 ((I1) (seg_select__0(2)))
			 ((I2) (FSM_sequential_seg_select_reg(0)))
			 ((O) (seg_select_OBUF(6))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"f7"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select_OBUF[7]_inst_i_1 0 1569 (_comp LUT3)
		(_port
			 ((I0) (seg_select__0(2)))
			 ((I1) (FSM_sequential_seg_select_reg(0)))
			 ((I2) (FSM_sequential_seg_select_reg(1)))
			 ((O) (seg_select_OBUF(7))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"7f"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst VCC 0 1419 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Switch 0 7 (Switch 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 3334663737646e24373520696a36303434353a3437)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 3497 (_ent (_in))))
		(_port (_int COUNT_reg 0 0 3488 (_ent (_in))))
		(_port (_int CE_IBUF -1 0 3486 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 3487 (_ent (_in ))))
		(_port (_int En1 -1 0 3491 (_ent (_in ))))
		(_port (_int En1_reg_0 -1 0 3492 (_ent (_out ))))
		(_port (_int En2 -1 0 3493 (_ent (_in ))))
		(_port (_int En2_reg_0 -1 0 3494 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 3489 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 3490 (_ent (_out ))))
		(_port (_int NET7768 -1 0 3495 (_ent (_in ))))
		(_port (_int NET7784 -1 0 3496 (_ent (_in ))))
		(_sig (_int <const1> -1 0 3513 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
	)
	(_comp
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst COUNT[3]_i_1__1 0 3500 (_comp LUT4)
		(_port
			 ((I0) (ENABLE1))
			 ((I1) (NET7768))
			 ((I2) (CE_IBUF))
			 ((I3) (COUNT_reg(0)))
			 ((O) (En1_reg_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"00e0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_1__2 0 3503 (_comp LUT4)
		(_port
			 ((I0) (ENABLE2))
			 ((I1) (NET7784))
			 ((I2) (CE_IBUF))
			 ((I3) (COUNT_reg(0)))
			 ((O) (En2_reg_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"00e0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst En1_reg 0 3506 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (AR(0)))
			 ((D) (En1))
			 ((Q) (ENABLE1)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst En2_reg 0 3509 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (AR(0)))
			 ((D) (En2))
			 ((Q) (ENABLE2)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst VCC 0 3512 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Timer_Clock 0 7 (Timer_Clock 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 33346136396433253634216a343730356035653530)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 4962 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_port (_int COUNT_reg 1 0 4953 (_ent (_in))))
		(_port (_int COUNT_reg 0 0 4963 (_ent (_out))))
		(_port (_int COUNT_reg 0 0 4964 (_ent (_inout))))
		(_port (_int COUNT_reg 0 0 4965 (_ent (_out))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 4966 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 4948 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4949 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 4950 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_3 -1 0 4951 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_4 -1 0 4952 (_ent (_in ))))
		(_port (_int En2_reg -1 0 4956 (_ent (_out ))))
		(_port (_int En_reg -1 0 4957 (_ent (_out ))))
		(_port (_int En_reg_0 -1 0 4958 (_ent (_in ))))
		(_port (_int En_reg_1 -1 0 4959 (_ent (_in ))))
		(_port (_int ENABLE2 -1 0 4954 (_ent (_in ))))
		(_port (_int END -1 0 4955 (_ent (_in ))))
		(_port (_int NET7792 -1 0 4960 (_ent (_in ))))
		(_port (_int NET7808 -1 0 4961 (_ent (_in ))))
		(_sig (_int COUNT_reg[0][0] -1 0 4989 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[0] -1 0 5024 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[1] -1 0 5029 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[2] -1 0 5034 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[3] -1 0 5039 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[4] -1 0 5044 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[5] -1 0 5049 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[6] -1 0 5054 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][1] -1 0 4994 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[0] -1 0 5059 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[1] -1 0 5064 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[2] -1 0 5069 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[3] -1 0 5074 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[4] -1 0 5079 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[5] -1 0 5084 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[6] -1 0 5089 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][2] -1 0 4999 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][3] -1 0 5004 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][4] -1 0 5009 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][5] -1 0 5014 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][6] -1 0 5019 (_arch (_uni))))
		(_sig (_int D[0] -1 0 5116 (_arch (_uni))))
		(_sig (_int D[1] -1 0 5121 (_arch (_uni))))
		(_sig (_int D[2] -1 0 5126 (_arch (_uni))))
		(_sig (_int D[3] -1 0 5131 (_arch (_uni))))
		(_sig (_int D[4] -1 0 5136 (_arch (_uni))))
		(_sig (_int D[5] -1 0 5141 (_arch (_uni))))
		(_sig (_int D[6] -1 0 5146 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_4(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0][0]))))))
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0][1]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0][2]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0][3]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0][4]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0][5]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0][6]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_0[0]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_0[1]))))))
			(line_13(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_0[2]))))))
			(line_14(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_0[3]))))))
			(line_15(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_0[4]))))))
			(line_16(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_0[5]))))))
			(line_17(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_0[6]))))))
			(line_18(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_1[0]))))))
			(line_19(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_1[1]))))))
			(line_20(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_1[2]))))))
			(line_21(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_1[3]))))))
			(line_22(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_1[4]))))))
			(line_23(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_1[5]))))))
			(line_24(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_1[6]))))))
		))
	(_comp
		(Minute_counter_5
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 1 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int En_reg -1 0 7 (_ent (_out ))))
			(_port (_int En_reg_0 -1 0 7 (_ent (_in ))))
			(_port (_int En_reg_1 -1 0 7 (_ent (_in ))))
			(_port (_int En_reg_2 -1 0 7 (_ent (_in ))))
			(_port (_int END -1 0 7 (_ent (_in ))))
			(_port (_int NET7808 -1 0 7 (_ent (_in ))))))
		(Second_counter_6
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 1 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int D 2 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int En2_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7792 -1 0 7 (_ent (_in )))))))
	(_inst min 0 4969 (_comp Minute_counter_5)
		(_port
			 ((AR(0)) (AR(0)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_4))
			 ((COUNT_reg[0]_2) (COUNT_reg[0]_3))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((En_reg) (En_reg))
			 ((En_reg_0) (En2_reg))
			 ((En_reg_1) (En_reg_0))
			 ((En_reg_2) (En_reg_1))
			 ((END) (END))
			 ((NET7808) (NET7808)))
		(_use (_ent . Minute_counter_5)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((En_reg) (En_reg))
				((En_reg_0) (En_reg_0))
				((En_reg_1) (En_reg_1))
				((En_reg_2) (En_reg_2))
				((END) (END))
				((NET7808) (NET7808)))))
	(_inst sec 0 4970 (_comp Second_counter_6)
		(_port
			 ((AR(0)) (AR(0)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]_2))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_3))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((En2_reg) (En2_reg))
			 ((ENABLE2) (ENABLE2))
			 ((NET7792) (NET7792)))
		(_use (_ent . Second_counter_6)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((D) (D))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((En2_reg) (En2_reg))
				((ENABLE2) (ENABLE2))
				((NET7792) (NET7792))))))
(_unit EDIF 1.0.4.38 (Timer_Clock_1 0 7 (Timer_Clock_1 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 33346136396433253634216a343730356035653530)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 6478 (_ent (_in))))
		(_port (_int COUNT_reg 0 0 6468 (_ent (_out))))
		(_port (_int COUNT_reg 0 0 6479 (_ent (_out))))
		(_port (_int COUNT_reg 0 0 6480 (_ent (_inout))))
		(_port (_int COUNT_reg 0 0 6481 (_ent (_out))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 1 0 6482 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 6466 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 6467 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 6469 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_4 -1 0 6470 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_5 -1 0 6471 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_6 -1 0 6472 (_ent (_in ))))
		(_port (_int COUNT_reg[2] -1 0 6473 (_ent (_in ))))
		(_port (_int En1_reg -1 0 6475 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 6474 (_ent (_in ))))
		(_port (_int NET7772 -1 0 6476 (_ent (_in ))))
		(_port (_int NET7780 -1 0 6477 (_ent (_in ))))
		(_sig (_int COUNT_reg[0]_1[0] -1 0 6515 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[1] -1 0 6520 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[2] -1 0 6525 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[3] -1 0 6530 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[4] -1 0 6535 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[5] -1 0 6540 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[6] -1 0 6545 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[0] -1 0 6550 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[1] -1 0 6555 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[2] -1 0 6560 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[3] -1 0 6565 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[4] -1 0 6570 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[5] -1 0 6575 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_2[6] -1 0 6580 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_3[0] -1 0 6585 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_3[1] -1 0 6590 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_3[2] -1 0 6595 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_3[3] -1 0 6600 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_3[4] -1 0 6605 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_3[5] -1 0 6610 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_3[6] -1 0 6615 (_arch (_uni))))
		(_sig (_int D[0] -1 0 6642 (_arch (_uni))))
		(_sig (_int D[1] -1 0 6647 (_arch (_uni))))
		(_sig (_int D[2] -1 0 6652 (_arch (_uni))))
		(_sig (_int D[3] -1 0 6657 (_arch (_uni))))
		(_sig (_int D[4] -1 0 6662 (_arch (_uni))))
		(_sig (_int D[5] -1 0 6667 (_arch (_uni))))
		(_sig (_int D[6] -1 0 6672 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_prcs
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_1[0]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_1[1]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_1[2]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_1[3]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_1[4]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_1[5]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_1[6]))))))
			(line_13(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_2[0]))))))
			(line_14(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_2[1]))))))
			(line_15(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_2[2]))))))
			(line_16(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_2[3]))))))
			(line_17(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_2[4]))))))
			(line_18(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_2[5]))))))
			(line_19(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_2[6]))))))
			(line_20(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_3[0]))))))
			(line_21(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_3[1]))))))
			(line_22(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_3[2]))))))
			(line_23(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_3[3]))))))
			(line_24(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_3[4]))))))
			(line_25(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_3[5]))))))
			(line_26(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_3[6]))))))
		))
	(_comp
		(Minute_counter
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_inout))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_3 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_4 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_5 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2] -1 0 7 (_ent (_in ))))
			(_port (_int NET7780 -1 0 7 (_ent (_in ))))))
		(Second_counter
			(_object
			(_port (_int AR 0 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 6 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int D 1 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int En1_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7772 -1 0 7 (_ent (_in )))))))
	(_inst min 0 6485 (_comp Minute_counter)
		(_port
			 ((AR(0)) (AR(0)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]_0))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_3) (En1_reg))
			 ((COUNT_reg[0]_4) (COUNT_reg[0]_6))
			 ((COUNT_reg[0]_5) (COUNT_reg[0]_5))
			 ((COUNT_reg[2]) (COUNT_reg[2]))
			 ((NET7780) (NET7780)))
		(_use (_ent . Minute_counter)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_3) (COUNT_reg[0]_3))
				((COUNT_reg[0]_4) (COUNT_reg[0]_4))
				((COUNT_reg[0]_5) (COUNT_reg[0]_5))
				((COUNT_reg[2]) (COUNT_reg[2]))
				((NET7780) (NET7780)))))
	(_inst sec 0 6486 (_comp Second_counter)
		(_port
			 ((AR(0)) (AR(0)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]_4))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_5))
			 ((COUNT_reg(2)) (COUNT_reg[2]))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((En1_reg) (En1_reg))
			 ((ENABLE1) (ENABLE1))
			 ((NET7772) (NET7772)))
		(_use (_ent . Second_counter)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((D) (D))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((En1_reg) (En1_reg))
				((ENABLE1) (ENABLE1))
				((NET7772) (NET7772))))))
(_unit EDIF 1.0.4.38 (Timer_Setter 0 7 (Timer_Setter 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 33346136396433253634216a343630353634373437)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 2142 (_ent (_in))))
		(_port (_int COUNT_reg 0 0 2121 (_ent (_in))))
		(_port (_int CE_IBUF -1 0 2119 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 2120 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 2122 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 2123 (_ent (_in ))))
		(_port (_int D1_IBUF -1 0 2124 (_ent (_in ))))
		(_port (_int D2_IBUF -1 0 2125 (_ent (_in ))))
		(_port (_int D3_IBUF -1 0 2126 (_ent (_in ))))
		(_port (_int D4_IBUF -1 0 2127 (_ent (_in ))))
		(_port (_int D5_IBUF -1 0 2128 (_ent (_in ))))
		(_port (_int D6_IBUF -1 0 2129 (_ent (_in ))))
		(_port (_int D7_IBUF -1 0 2130 (_ent (_in ))))
		(_port (_int D8_IBUF -1 0 2131 (_ent (_in ))))
		(_port (_int NET7768 -1 0 2132 (_ent (_out ))))
		(_port (_int NET7772 -1 0 2133 (_ent (_out ))))
		(_port (_int NET7780 -1 0 2134 (_ent (_out ))))
		(_port (_int NET7784 -1 0 2135 (_ent (_out ))))
		(_port (_int NET7792 -1 0 2136 (_ent (_out ))))
		(_port (_int NET7808 -1 0 2137 (_ent (_out ))))
		(_port (_int r_D3_reg_0 -1 0 2140 (_ent (_out ))))
		(_port (_int r_D7_reg_0 -1 0 2141 (_ent (_out ))))
		(_port (_int Set_Impulse_IBUF -1 0 2139 (_ent (_in ))))
		(_port (_int STOP_IBUF -1 0 2138 (_ent (_in ))))
		(_sig (_int NET7776 -1 0 2311 (_arch (_uni))))
		(_sig (_int NET7800 -1 0 2331 (_arch (_uni))))
		(_sig (_int r_D1 -1 0 2365 (_arch (_uni))))
		(_sig (_int r_D2 -1 0 2370 (_arch (_uni))))
		(_sig (_int r_D3 -1 0 2375 (_arch (_uni))))
		(_sig (_int r_D4 -1 0 2385 (_arch (_uni))))
		(_sig (_int r_D5 -1 0 2390 (_arch (_uni))))
		(_sig (_int r_D6 -1 0 2395 (_arch (_uni))))
		(_sig (_int r_D7 -1 0 2400 (_arch (_uni))))
		(_sig (_int r_D8 -1 0 2410 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
	)
	(_comp
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[3]_i_1 0 2145 (_comp LUT4)
		(_port
			 ((I0) (NET7776))
			 ((I1) (CE_IBUF))
			 ((I2) (COUNT_reg(0)))
			 ((I3) (COUNT_reg[0]_0))
			 ((O) (r_D3_reg_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0c08"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_1__0 0 2148 (_comp LUT4)
		(_port
			 ((I0) (NET7800))
			 ((I1) (CE_IBUF))
			 ((I2) (COUNT_reg(0)))
			 ((I3) (COUNT_reg[0]_1))
			 ((O) (r_D7_reg_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0c08"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst r_D1_i_1 0 2151 (_comp LUT3)
		(_port
			 ((I0) (Set_Impulse_IBUF))
			 ((I1) (STOP_IBUF))
			 ((I2) (D1_IBUF))
			 ((O) (r_D1)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D1_reg 0 2155 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (r_D1))
			 ((Q) (NET7768)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D2_i_1 0 2158 (_comp LUT3)
		(_port
			 ((I0) (Set_Impulse_IBUF))
			 ((I1) (STOP_IBUF))
			 ((I2) (D2_IBUF))
			 ((O) (r_D2)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D2_reg 0 2162 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (r_D2))
			 ((Q) (NET7772)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D3_i_1 0 2165 (_comp LUT3)
		(_port
			 ((I0) (Set_Impulse_IBUF))
			 ((I1) (STOP_IBUF))
			 ((I2) (D3_IBUF))
			 ((O) (r_D3)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D3_reg 0 2169 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (r_D3))
			 ((Q) (NET7776)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D4_i_1 0 2172 (_comp LUT3)
		(_port
			 ((I0) (Set_Impulse_IBUF))
			 ((I1) (STOP_IBUF))
			 ((I2) (D4_IBUF))
			 ((O) (r_D4)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D4_reg 0 2176 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (r_D4))
			 ((Q) (NET7780)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D5_i_1 0 2179 (_comp LUT3)
		(_port
			 ((I0) (Set_Impulse_IBUF))
			 ((I1) (STOP_IBUF))
			 ((I2) (D5_IBUF))
			 ((O) (r_D5)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D5_reg 0 2183 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (r_D5))
			 ((Q) (NET7784)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D6_i_1 0 2186 (_comp LUT3)
		(_port
			 ((I0) (Set_Impulse_IBUF))
			 ((I1) (STOP_IBUF))
			 ((I2) (D6_IBUF))
			 ((O) (r_D6)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D6_reg 0 2190 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (r_D6))
			 ((Q) (NET7792)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D7_i_1 0 2193 (_comp LUT3)
		(_port
			 ((I0) (Set_Impulse_IBUF))
			 ((I1) (STOP_IBUF))
			 ((I2) (D7_IBUF))
			 ((O) (r_D7)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D7_reg 0 2197 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (r_D7))
			 ((Q) (NET7800)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D8_i_1 0 2200 (_comp LUT3)
		(_port
			 ((I0) (Set_Impulse_IBUF))
			 ((I1) (STOP_IBUF))
			 ((I2) (D8_IBUF))
			 ((O) (r_D8)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D8_reg 0 2204 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (r_D8))
			 ((Q) (NET7808)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q))))))
(_unit EDIF 1.0.4.38 (Top 0 7 (Top 0 7))
	(_version vf2)
	(_time 1738157617324 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 333461366665672637357568623637356534333637)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738157617324))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_sig (_int BUS1178 0 0 6763 (_arch (_uni))))
		(_sig (_int BUS9125 0 0 6798 (_arch (_uni))))
		(_type (_int ~std_logic_vector{5~downto~0}~ 0 0 (_array -1((_dto i 5 i 0)))))
		(_sig (_int reverse0_return 1 0 7337 (_arch (_uni))))
		(_sig (_int reverse1_return 0 0 7367 (_arch (_uni))))
		(_sig (_int reverse2_return 1 0 7402 (_arch (_uni))))
		(_sig (_int reverse_return 0 0 7432 (_arch (_uni))))
		(_port (_int seg_out 0 0 6720 (_ent (_out))))
		(_sig (_int seg_out_OBUF 0 0 7502 (_arch (_uni))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_port (_int seg_select 2 0 6721 (_ent (_out))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_sig (_int seg_select__0 3 0 7617 (_arch (_uni))))
		(_sig (_int seg_select_OBUF 2 0 7577 (_arch (_uni))))
		(_port (_int CE -1 0 6706 (_ent (_in ))))
		(_port (_int CLK -1 0 6707 (_ent (_in ))))
		(_port (_int CLR -1 0 6708 (_ent (_in ))))
		(_port (_int D1 -1 0 6709 (_ent (_in ))))
		(_port (_int D2 -1 0 6710 (_ent (_in ))))
		(_port (_int D3 -1 0 6711 (_ent (_in ))))
		(_port (_int D4 -1 0 6712 (_ent (_in ))))
		(_port (_int D5 -1 0 6713 (_ent (_in ))))
		(_port (_int D6 -1 0 6714 (_ent (_in ))))
		(_port (_int D7 -1 0 6715 (_ent (_in ))))
		(_port (_int D8 -1 0 6716 (_ent (_in ))))
		(_port (_int SELECT -1 0 6717 (_ent (_in ))))
		(_port (_int Set_Impulse -1 0 6719 (_ent (_in ))))
		(_port (_int STOP -1 0 6718 (_ent (_in ))))
		(_sig (_int CE_IBUF -1 0 6838 (_arch (_uni))))
		(_sig (_int CLK_IBUF -1 0 6856 (_arch (_uni))))
		(_sig (_int CLK_IBUF_BUFG -1 0 6861 (_arch (_uni))))
		(_sig (_int CLR_IBUF -1 0 6879 (_arch (_uni))))
		(_sig (_int D1_IBUF -1 0 6897 (_arch (_uni))))
		(_sig (_int D2_IBUF -1 0 6907 (_arch (_uni))))
		(_sig (_int D3_IBUF -1 0 6917 (_arch (_uni))))
		(_sig (_int D4_IBUF -1 0 6927 (_arch (_uni))))
		(_sig (_int D5_IBUF -1 0 6937 (_arch (_uni))))
		(_sig (_int D6_IBUF -1 0 6947 (_arch (_uni))))
		(_sig (_int D7_IBUF -1 0 6957 (_arch (_uni))))
		(_sig (_int D8_IBUF -1 0 6967 (_arch (_uni))))
		(_sig (_int E_II_203 -1 0 0 (_arch (_uni))))
		(_sig (_int En1 -1 0 6987 (_arch (_uni))))
		(_sig (_int En2 -1 0 6992 (_arch (_uni))))
		(_sig (_int ENABLE1 -1 0 6972 (_arch (_uni))))
		(_sig (_int ENABLE2 -1 0 6977 (_arch (_uni))))
		(_sig (_int END -1 0 6982 (_arch (_uni))))
		(_sig (_int NET7768 -1 0 6997 (_arch (_uni))))
		(_sig (_int NET7772 -1 0 7002 (_arch (_uni))))
		(_sig (_int NET7780 -1 0 7007 (_arch (_uni))))
		(_sig (_int NET7784 -1 0 7012 (_arch (_uni))))
		(_sig (_int NET7792 -1 0 7017 (_arch (_uni))))
		(_sig (_int NET7808 -1 0 7022 (_arch (_uni))))
		(_sig (_int seg_out[0] -1 0 7467 (_arch (_uni))))
		(_sig (_int seg_out[1] -1 0 7472 (_arch (_uni))))
		(_sig (_int seg_out[2] -1 0 7477 (_arch (_uni))))
		(_sig (_int seg_out[3] -1 0 7482 (_arch (_uni))))
		(_sig (_int seg_out[4] -1 0 7487 (_arch (_uni))))
		(_sig (_int seg_out[5] -1 0 7492 (_arch (_uni))))
		(_sig (_int seg_out[6] -1 0 7497 (_arch (_uni))))
		(_sig (_int seg_select[0] -1 0 7537 (_arch (_uni))))
		(_sig (_int seg_select[1] -1 0 7542 (_arch (_uni))))
		(_sig (_int seg_select[2] -1 0 7547 (_arch (_uni))))
		(_sig (_int seg_select[3] -1 0 7552 (_arch (_uni))))
		(_sig (_int seg_select[4] -1 0 7557 (_arch (_uni))))
		(_sig (_int seg_select[5] -1 0 7562 (_arch (_uni))))
		(_sig (_int seg_select[6] -1 0 7567 (_arch (_uni))))
		(_sig (_int seg_select[7] -1 0 7572 (_arch (_uni))))
		(_sig (_int SELECT_IBUF -1 0 7032 (_arch (_uni))))
		(_sig (_int Set_Impulse_IBUF -1 0 7053 (_arch (_uni))))
		(_sig (_int STOP_IBUF -1 0 7042 (_arch (_uni))))
		(_sig (_int U10_n_0 -1 0 7058 (_arch (_uni))))
		(_sig (_int U10_n_1 -1 0 7063 (_arch (_uni))))
		(_sig (_int U10_n_2 -1 0 7068 (_arch (_uni))))
		(_sig (_int U10_n_3 -1 0 7073 (_arch (_uni))))
		(_sig (_int U10_n_4 -1 0 7078 (_arch (_uni))))
		(_sig (_int U10_n_5 -1 0 7083 (_arch (_uni))))
		(_sig (_int U10_n_6 -1 0 7088 (_arch (_uni))))
		(_sig (_int U11_n_0 -1 0 7093 (_arch (_uni))))
		(_sig (_int U11_n_1 -1 0 7098 (_arch (_uni))))
		(_sig (_int U11_n_2 -1 0 7103 (_arch (_uni))))
		(_sig (_int U11_n_3 -1 0 7108 (_arch (_uni))))
		(_sig (_int U11_n_4 -1 0 7113 (_arch (_uni))))
		(_sig (_int U11_n_5 -1 0 7118 (_arch (_uni))))
		(_sig (_int U11_n_6 -1 0 7123 (_arch (_uni))))
		(_sig (_int U16_n_6 -1 0 7128 (_arch (_uni))))
		(_sig (_int U16_n_7 -1 0 7133 (_arch (_uni))))
		(_sig (_int U18_n_0 -1 0 7138 (_arch (_uni))))
		(_sig (_int U18_n_1 -1 0 7146 (_arch (_uni))))
		(_sig (_int U19_n_2 -1 0 7152 (_arch (_uni))))
		(_sig (_int U19_n_3 -1 0 7157 (_arch (_uni))))
		(_sig (_int U4_n_0 -1 0 7162 (_arch (_uni))))
		(_sig (_int U4_n_1 -1 0 7167 (_arch (_uni))))
		(_sig (_int U4_n_10 -1 0 7172 (_arch (_uni))))
		(_sig (_int U4_n_11 -1 0 7177 (_arch (_uni))))
		(_sig (_int U4_n_12 -1 0 7182 (_arch (_uni))))
		(_sig (_int U4_n_13 -1 0 7187 (_arch (_uni))))
		(_sig (_int U4_n_14 -1 0 7192 (_arch (_uni))))
		(_sig (_int U4_n_15 -1 0 7197 (_arch (_uni))))
		(_sig (_int U4_n_16 -1 0 7202 (_arch (_uni))))
		(_sig (_int U4_n_17 -1 0 7207 (_arch (_uni))))
		(_sig (_int U4_n_18 -1 0 7212 (_arch (_uni))))
		(_sig (_int U4_n_19 -1 0 7217 (_arch (_uni))))
		(_sig (_int U4_n_2 -1 0 7222 (_arch (_uni))))
		(_sig (_int U4_n_20 -1 0 7227 (_arch (_uni))))
		(_sig (_int U4_n_21 -1 0 7232 (_arch (_uni))))
		(_sig (_int U4_n_22 -1 0 7237 (_arch (_uni))))
		(_sig (_int U4_n_23 -1 0 7242 (_arch (_uni))))
		(_sig (_int U4_n_24 -1 0 7247 (_arch (_uni))))
		(_sig (_int U4_n_25 -1 0 7252 (_arch (_uni))))
		(_sig (_int U4_n_26 -1 0 7257 (_arch (_uni))))
		(_sig (_int U4_n_27 -1 0 7262 (_arch (_uni))))
		(_sig (_int U4_n_28 -1 0 7267 (_arch (_uni))))
		(_sig (_int U4_n_29 -1 0 7272 (_arch (_uni))))
		(_sig (_int U4_n_3 -1 0 7277 (_arch (_uni))))
		(_sig (_int U4_n_4 -1 0 7282 (_arch (_uni))))
		(_sig (_int U4_n_5 -1 0 7287 (_arch (_uni))))
		(_sig (_int U4_n_6 -1 0 7292 (_arch (_uni))))
		(_sig (_int U4_n_7 -1 0 7297 (_arch (_uni))))
		(_sig (_int U4_n_8 -1 0 7302 (_arch (_uni))))
		(_sig (_int U4_n_9 -1 0 7307 (_arch (_uni))))
		(_sig (_int U9_n_10 -1 0 7312 (_arch (_uni))))
		(_sig (_int U9_n_24 -1 0 7317 (_arch (_uni))))
		(_sig (_int U9_n_7 -1 0 7322 (_arch (_uni))))
		(_sig (_int U9_n_8 -1 0 7327 (_arch (_uni))))
		(_sig (_int U9_n_9 -1 0 7332 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~1}~ 0 0 (_array -1((_dto i 2 i 1)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{3~to~3}~ 0 0 (_array -1((_to i 3 i 3)))))
		(_type (_int ~std_logic_vector{9~downto~0}~ 0 0 (_array -1((_dto i 9 i 0)))))
	)
	(_comp
		(IBUF
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(BUFG
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(OBUF
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(Decoder
			(_object
			(_port (_int AR 5 0 0 (_ent (_in))))
			(_port (_int D 0 0 0 (_ent (_in))))
			(_port (_int Q 0 0 0 (_ent (_in))))
			(_port (_int seg0_reg 0 0 0 (_ent (_out))))
			(_port (_int seg1_reg 0 0 0 (_ent (_in))))
			(_port (_int seg2_reg 0 0 0 (_ent (_in))))
			(_port (_int seg3_reg 0 0 0 (_ent (_in))))
			(_port (_int seg_select__0 3 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int seg0_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[4]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[5]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[6]_0 -1 0 7 (_ent (_out ))))))
		(Decoder_0
			(_object
			(_port (_int AR 5 0 0 (_ent (_in))))
			(_port (_int D 0 0 0 (_ent (_in))))
			(_port (_int Q 0 0 0 (_ent (_out))))
			(_port (_int seg1_reg 0 0 0 (_ent (_in))))
			(_port (_int seg2_reg 0 0 0 (_ent (_in))))
			(_port (_int seg3_reg 0 0 0 (_ent (_in))))
			(_port (_int seg_out_reg 0 0 0 (_ent (_in))))
			(_port (_int seg_select__0 3 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int seg0_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[4]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[5]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg0_reg[6]_0 -1 0 7 (_ent (_out ))))))
		(Seven_seg_driver
			(_object
			(_port (_int AR 5 0 0 (_ent (_in))))
			(_port (_int FSM_sequential_seg_select_reg 3 0 0 (_ent (_out))))
			(_port (_int Q 0 0 0 (_ent (_out))))
			(_port (_int seg_select_OBUF 2 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[1]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[1]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[3]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[3]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[4]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[4]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[5]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[5]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[6]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[6]_1 -1 0 7 (_ent (_in ))))))
		(Timer_Setter
			(_object
			(_port (_int AR 5 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int D1_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D2_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D3_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D4_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D5_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D6_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D7_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D8_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int NET7768 -1 0 7 (_ent (_out ))))
			(_port (_int NET7772 -1 0 7 (_ent (_out ))))
			(_port (_int NET7780 -1 0 7 (_ent (_out ))))
			(_port (_int NET7784 -1 0 7 (_ent (_out ))))
			(_port (_int NET7792 -1 0 7 (_ent (_out ))))
			(_port (_int NET7808 -1 0 7 (_ent (_out ))))
			(_port (_int r_D3_reg_0 -1 0 7 (_ent (_out ))))
			(_port (_int r_D7_reg_0 -1 0 7 (_ent (_out ))))
			(_port (_int Set_Impulse_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int STOP_IBUF -1 0 7 (_ent (_in ))))))
		(Overflow_Handler
			(_object
			(_port (_int AR 5 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int En1 -1 0 7 (_ent (_out ))))
			(_port (_int En2 -1 0 7 (_ent (_out ))))
			(_port (_int En_reg_0 -1 0 7 (_ent (_in ))))
			(_port (_int END -1 0 7 (_ent (_out ))))
			(_port (_int SELECT_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int STOP_IBUF -1 0 7 (_ent (_in ))))))
		(Prescaler
			(_object
			(_port (_int AR 5 0 0 (_ent (_in))))
			(_port (_int CE -1 0 7 (_ent (_out ))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int Divider_reg[15]_0 -1 0 7 (_ent (_out ))))))
		(Switch
			(_object
			(_port (_int AR 5 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int En1 -1 0 7 (_ent (_in ))))
			(_port (_int En1_reg_0 -1 0 7 (_ent (_out ))))
			(_port (_int En2 -1 0 7 (_ent (_in ))))
			(_port (_int En2_reg_0 -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_out ))))
			(_port (_int NET7768 -1 0 7 (_ent (_in ))))
			(_port (_int NET7784 -1 0 7 (_ent (_in ))))))
		(Timer_Clock
			(_object
			(_port (_int AR 5 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 8 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_inout))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_out))))
			(_port (_int D 0 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_3 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_4 -1 0 7 (_ent (_in ))))
			(_port (_int En2_reg -1 0 7 (_ent (_out ))))
			(_port (_int En_reg -1 0 7 (_ent (_out ))))
			(_port (_int En_reg_0 -1 0 7 (_ent (_in ))))
			(_port (_int En_reg_1 -1 0 7 (_ent (_in ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int END -1 0 7 (_ent (_in ))))
			(_port (_int NET7792 -1 0 7 (_ent (_in ))))
			(_port (_int NET7808 -1 0 7 (_ent (_in ))))))
		(Timer_Clock_1
			(_object
			(_port (_int AR 5 0 0 (_ent (_in))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_inout))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_out))))
			(_port (_int D 0 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_4 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_5 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_6 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2] -1 0 7 (_ent (_in ))))
			(_port (_int En1_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7772 -1 0 7 (_ent (_in ))))
			(_port (_int NET7780 -1 0 7 (_ent (_in )))))))
	(_inst CE_IBUF_inst 0 6724 (_comp IBUF)
		(_port
			 ((I) (CE))
			 ((O) (CE_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLK_IBUF_BUFG_inst 0 6725 (_comp BUFG)
		(_port
			 ((I) (CLK_IBUF))
			 ((O) (CLK_IBUF_BUFG)))
		(_use (_ent hdi_primitives BUFG)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLK_IBUF_inst 0 6726 (_comp IBUF)
		(_port
			 ((I) (CLK))
			 ((O) (CLK_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLR_IBUF_inst 0 6727 (_comp IBUF)
		(_port
			 ((I) (CLR))
			 ((O) (CLR_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D1_IBUF_inst 0 6728 (_comp IBUF)
		(_port
			 ((I) (D1))
			 ((O) (D1_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D2_IBUF_inst 0 6729 (_comp IBUF)
		(_port
			 ((I) (D2))
			 ((O) (D2_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D3_IBUF_inst 0 6730 (_comp IBUF)
		(_port
			 ((I) (D3))
			 ((O) (D3_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D4_IBUF_inst 0 6731 (_comp IBUF)
		(_port
			 ((I) (D4))
			 ((O) (D4_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D5_IBUF_inst 0 6732 (_comp IBUF)
		(_port
			 ((I) (D5))
			 ((O) (D5_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D6_IBUF_inst 0 6733 (_comp IBUF)
		(_port
			 ((I) (D6))
			 ((O) (D6_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D7_IBUF_inst 0 6734 (_comp IBUF)
		(_port
			 ((I) (D7))
			 ((O) (D7_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D8_IBUF_inst 0 6735 (_comp IBUF)
		(_port
			 ((I) (D8))
			 ((O) (D8_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[0]_inst 0 6748 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(0)))
			 ((O) (seg_out(0))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[1]_inst 0 6749 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(1)))
			 ((O) (seg_out(1))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[2]_inst 0 6750 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(2)))
			 ((O) (seg_out(2))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[3]_inst 0 6751 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(3)))
			 ((O) (seg_out(3))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[4]_inst 0 6752 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(4)))
			 ((O) (seg_out(4))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[5]_inst 0 6753 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(5)))
			 ((O) (seg_out(5))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[6]_inst 0 6754 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(6)))
			 ((O) (seg_out(6))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[0]_inst 0 6755 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(0)))
			 ((O) (seg_select(0))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[1]_inst 0 6756 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(1)))
			 ((O) (seg_select(1))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[2]_inst 0 6757 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(2)))
			 ((O) (seg_select(2))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[3]_inst 0 6758 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(3)))
			 ((O) (seg_select(3))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[4]_inst 0 6759 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(4)))
			 ((O) (seg_select(4))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[5]_inst 0 6760 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(5)))
			 ((O) (seg_select(5))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[6]_inst 0 6761 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(6)))
			 ((O) (seg_select(6))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[7]_inst 0 6762 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(7)))
			 ((O) (seg_select(7))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SELECT_IBUF_inst 0 6736 (_comp IBUF)
		(_port
			 ((I) (SELECT))
			 ((O) (SELECT_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst Set_Impulse_IBUF_inst 0 6738 (_comp IBUF)
		(_port
			 ((I) (Set_Impulse))
			 ((O) (Set_Impulse_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst STOP_IBUF_inst 0 6737 (_comp IBUF)
		(_port
			 ((I) (STOP))
			 ((O) (STOP_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst U10 0 6739 (_comp Decoder)
		(_port
			 ((AR(0)) (CLR_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((D(0)) (reverse_return(0)))
			 ((D(1)) (reverse_return(1)))
			 ((D(2)) (reverse_return(2)))
			 ((D(3)) (reverse_return(3)))
			 ((D(4)) (reverse_return(4)))
			 ((D(5)) (reverse_return(5)))
			 ((D(6)) (reverse_return(6)))
			 ((Q(0)) (BUS9125(0)))
			 ((Q(1)) (BUS9125(1)))
			 ((Q(2)) (BUS9125(2)))
			 ((Q(3)) (BUS9125(3)))
			 ((Q(4)) (BUS9125(4)))
			 ((Q(5)) (BUS9125(5)))
			 ((Q(6)) (BUS9125(6)))
			 ((seg0_reg[0]_0) (U10_n_0))
			 ((seg0_reg[1]_0) (U10_n_1))
			 ((seg0_reg[2]_0) (U10_n_2))
			 ((seg0_reg[3]_0) (U10_n_3))
			 ((seg0_reg[4]_0) (U10_n_4))
			 ((seg0_reg[5]_0) (U10_n_5))
			 ((seg0_reg[6]_0) (U10_n_6))
			 ((seg0_reg(0)) (BUS1178(0)))
			 ((seg0_reg(1)) (BUS1178(1)))
			 ((seg0_reg(2)) (BUS1178(2)))
			 ((seg0_reg(3)) (BUS1178(3)))
			 ((seg0_reg(4)) (BUS1178(4)))
			 ((seg0_reg(5)) (BUS1178(5)))
			 ((seg0_reg(6)) (BUS1178(6)))
			 ((seg1_reg(0)) (reverse0_return(0)))
			 ((seg1_reg(1)) (reverse0_return(1)))
			 ((seg1_reg(2)) (reverse0_return(2)))
			 ((seg1_reg(3)) (reverse0_return(3)))
			 ((seg1_reg(4)) (reverse0_return(4)))
			 ((seg1_reg(5)) (reverse0_return(5)))
			 ((seg1_reg(6)) (U9_n_10))
			 ((seg2_reg(0)) (reverse1_return(0)))
			 ((seg2_reg(1)) (reverse1_return(1)))
			 ((seg2_reg(2)) (reverse1_return(2)))
			 ((seg2_reg(3)) (reverse1_return(3)))
			 ((seg2_reg(4)) (reverse1_return(4)))
			 ((seg2_reg(5)) (reverse1_return(5)))
			 ((seg2_reg(6)) (reverse1_return(6)))
			 ((seg3_reg(0)) (reverse2_return(0)))
			 ((seg3_reg(1)) (reverse2_return(1)))
			 ((seg3_reg(2)) (reverse2_return(2)))
			 ((seg3_reg(3)) (reverse2_return(3)))
			 ((seg3_reg(4)) (reverse2_return(4)))
			 ((seg3_reg(5)) (reverse2_return(5)))
			 ((seg3_reg(6)) (U9_n_24))
			 ((seg_select__0(0)) (seg_select__0(0)))
			 ((seg_select__0(1)) (seg_select__0(1))))
		(_use (_ent . Decoder)
			(_port
				((AR) (AR))
				((D) (D))
				((Q) (Q))
				((seg0_reg) (seg0_reg))
				((seg1_reg) (seg1_reg))
				((seg2_reg) (seg2_reg))
				((seg3_reg) (seg3_reg))
				((seg_select__0) (seg_select__0))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((seg0_reg[0]_0) (seg0_reg[0]_0))
				((seg0_reg[1]_0) (seg0_reg[1]_0))
				((seg0_reg[2]_0) (seg0_reg[2]_0))
				((seg0_reg[3]_0) (seg0_reg[3]_0))
				((seg0_reg[4]_0) (seg0_reg[4]_0))
				((seg0_reg[5]_0) (seg0_reg[5]_0))
				((seg0_reg[6]_0) (seg0_reg[6]_0)))))
	(_inst U11 0 6740 (_comp Decoder_0)
		(_port
			 ((AR(0)) (CLR_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((D(0)) (U4_n_6))
			 ((D(1)) (U4_n_5))
			 ((D(2)) (U4_n_4))
			 ((D(3)) (U4_n_3))
			 ((D(4)) (U4_n_2))
			 ((D(5)) (U4_n_1))
			 ((D(6)) (U4_n_0))
			 ((Q(0)) (BUS9125(0)))
			 ((Q(1)) (BUS9125(1)))
			 ((Q(2)) (BUS9125(2)))
			 ((Q(3)) (BUS9125(3)))
			 ((Q(4)) (BUS9125(4)))
			 ((Q(5)) (BUS9125(5)))
			 ((Q(6)) (BUS9125(6)))
			 ((seg0_reg[0]_0) (U11_n_0))
			 ((seg0_reg[1]_0) (U11_n_1))
			 ((seg0_reg[2]_0) (U11_n_2))
			 ((seg0_reg[3]_0) (U11_n_3))
			 ((seg0_reg[4]_0) (U11_n_4))
			 ((seg0_reg[5]_0) (U11_n_5))
			 ((seg0_reg[6]_0) (U11_n_6))
			 ((seg1_reg(0)) (U4_n_14))
			 ((seg1_reg(1)) (U4_n_13))
			 ((seg1_reg(2)) (U4_n_12))
			 ((seg1_reg(3)) (U4_n_11))
			 ((seg1_reg(4)) (U4_n_10))
			 ((seg1_reg(5)) (U4_n_9))
			 ((seg1_reg(6)) (U4_n_8))
			 ((seg2_reg(0)) (U4_n_21))
			 ((seg2_reg(1)) (U4_n_20))
			 ((seg2_reg(2)) (U4_n_19))
			 ((seg2_reg(3)) (U4_n_18))
			 ((seg2_reg(4)) (U4_n_17))
			 ((seg2_reg(5)) (U4_n_16))
			 ((seg2_reg(6)) (U4_n_15))
			 ((seg3_reg(0)) (U4_n_28))
			 ((seg3_reg(1)) (U4_n_27))
			 ((seg3_reg(2)) (U4_n_26))
			 ((seg3_reg(3)) (U4_n_25))
			 ((seg3_reg(4)) (U4_n_24))
			 ((seg3_reg(5)) (U4_n_23))
			 ((seg3_reg(6)) (U4_n_22))
			 ((seg_out_reg(0)) (BUS1178(0)))
			 ((seg_out_reg(1)) (BUS1178(1)))
			 ((seg_out_reg(2)) (BUS1178(2)))
			 ((seg_out_reg(3)) (BUS1178(3)))
			 ((seg_out_reg(4)) (BUS1178(4)))
			 ((seg_out_reg(5)) (BUS1178(5)))
			 ((seg_out_reg(6)) (BUS1178(6)))
			 ((seg_select__0(0)) (seg_select__0(0)))
			 ((seg_select__0(1)) (seg_select__0(1))))
		(_use (_ent . Decoder_0)
			(_port
				((AR) (AR))
				((D) (D))
				((Q) (Q))
				((seg1_reg) (seg1_reg))
				((seg2_reg) (seg2_reg))
				((seg3_reg) (seg3_reg))
				((seg_out_reg) (seg_out_reg))
				((seg_select__0) (seg_select__0))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((seg0_reg[0]_0) (seg0_reg[0]_0))
				((seg0_reg[1]_0) (seg0_reg[1]_0))
				((seg0_reg[2]_0) (seg0_reg[2]_0))
				((seg0_reg[3]_0) (seg0_reg[3]_0))
				((seg0_reg[4]_0) (seg0_reg[4]_0))
				((seg0_reg[5]_0) (seg0_reg[5]_0))
				((seg0_reg[6]_0) (seg0_reg[6]_0)))))
	(_inst U12 0 6741 (_comp Seven_seg_driver)
		(_port
			 ((AR(0)) (CLR_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((FSM_sequential_seg_select_reg(0)) (seg_select__0(0)))
			 ((FSM_sequential_seg_select_reg(1)) (seg_select__0(1)))
			 ((Q(0)) (seg_out_OBUF(0)))
			 ((Q(1)) (seg_out_OBUF(1)))
			 ((Q(2)) (seg_out_OBUF(2)))
			 ((Q(3)) (seg_out_OBUF(3)))
			 ((Q(4)) (seg_out_OBUF(4)))
			 ((Q(5)) (seg_out_OBUF(5)))
			 ((Q(6)) (seg_out_OBUF(6)))
			 ((seg_out_reg[0]_0) (U10_n_0))
			 ((seg_out_reg[0]_1) (U11_n_0))
			 ((seg_out_reg[1]_0) (U10_n_1))
			 ((seg_out_reg[1]_1) (U11_n_1))
			 ((seg_out_reg[2]_0) (U10_n_2))
			 ((seg_out_reg[2]_1) (U11_n_2))
			 ((seg_out_reg[3]_0) (U10_n_3))
			 ((seg_out_reg[3]_1) (U11_n_3))
			 ((seg_out_reg[4]_0) (U10_n_4))
			 ((seg_out_reg[4]_1) (U11_n_4))
			 ((seg_out_reg[5]_0) (U10_n_5))
			 ((seg_out_reg[5]_1) (U11_n_5))
			 ((seg_out_reg[6]_0) (U10_n_6))
			 ((seg_out_reg[6]_1) (U11_n_6))
			 ((seg_select_OBUF(0)) (seg_select_OBUF(0)))
			 ((seg_select_OBUF(1)) (seg_select_OBUF(1)))
			 ((seg_select_OBUF(2)) (seg_select_OBUF(2)))
			 ((seg_select_OBUF(3)) (seg_select_OBUF(3)))
			 ((seg_select_OBUF(4)) (seg_select_OBUF(4)))
			 ((seg_select_OBUF(5)) (seg_select_OBUF(5)))
			 ((seg_select_OBUF(6)) (seg_select_OBUF(6)))
			 ((seg_select_OBUF(7)) (seg_select_OBUF(7))))
		(_use (_ent . Seven_seg_driver)
			(_port
				((AR) (AR))
				((FSM_sequential_seg_select_reg) (FSM_sequential_seg_select_reg))
				((Q) (Q))
				((seg_select_OBUF) (seg_select_OBUF))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((seg_out_reg[0]_0) (seg_out_reg[0]_0))
				((seg_out_reg[0]_1) (seg_out_reg[0]_1))
				((seg_out_reg[1]_0) (seg_out_reg[1]_0))
				((seg_out_reg[1]_1) (seg_out_reg[1]_1))
				((seg_out_reg[2]_0) (seg_out_reg[2]_0))
				((seg_out_reg[2]_1) (seg_out_reg[2]_1))
				((seg_out_reg[3]_0) (seg_out_reg[3]_0))
				((seg_out_reg[3]_1) (seg_out_reg[3]_1))
				((seg_out_reg[4]_0) (seg_out_reg[4]_0))
				((seg_out_reg[4]_1) (seg_out_reg[4]_1))
				((seg_out_reg[5]_0) (seg_out_reg[5]_0))
				((seg_out_reg[5]_1) (seg_out_reg[5]_1))
				((seg_out_reg[6]_0) (seg_out_reg[6]_0))
				((seg_out_reg[6]_1) (seg_out_reg[6]_1)))))
	(_inst U16 0 6742 (_comp Timer_Setter)
		(_port
			 ((AR(0)) (CLR_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(0)) (U18_n_0))
			 ((COUNT_reg[0]_0) (U9_n_8))
			 ((COUNT_reg[0]_1) (U4_n_7))
			 ((D1_IBUF) (D1_IBUF))
			 ((D2_IBUF) (D2_IBUF))
			 ((D3_IBUF) (D3_IBUF))
			 ((D4_IBUF) (D4_IBUF))
			 ((D5_IBUF) (D5_IBUF))
			 ((D6_IBUF) (D6_IBUF))
			 ((D7_IBUF) (D7_IBUF))
			 ((D8_IBUF) (D8_IBUF))
			 ((NET7768) (NET7768))
			 ((NET7772) (NET7772))
			 ((NET7780) (NET7780))
			 ((NET7784) (NET7784))
			 ((NET7792) (NET7792))
			 ((NET7808) (NET7808))
			 ((r_D3_reg_0) (U16_n_6))
			 ((r_D7_reg_0) (U16_n_7))
			 ((Set_Impulse_IBUF) (Set_Impulse_IBUF))
			 ((STOP_IBUF) (STOP_IBUF)))
		(_use (_ent . Timer_Setter)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((D1_IBUF) (D1_IBUF))
				((D2_IBUF) (D2_IBUF))
				((D3_IBUF) (D3_IBUF))
				((D4_IBUF) (D4_IBUF))
				((D5_IBUF) (D5_IBUF))
				((D6_IBUF) (D6_IBUF))
				((D7_IBUF) (D7_IBUF))
				((D8_IBUF) (D8_IBUF))
				((NET7768) (NET7768))
				((NET7772) (NET7772))
				((NET7780) (NET7780))
				((NET7784) (NET7784))
				((NET7792) (NET7792))
				((NET7808) (NET7808))
				((r_D3_reg_0) (r_D3_reg_0))
				((r_D7_reg_0) (r_D7_reg_0))
				((Set_Impulse_IBUF) (Set_Impulse_IBUF))
				((STOP_IBUF) (STOP_IBUF)))))
	(_inst U17 0 6743 (_comp Overflow_Handler)
		(_port
			 ((AR(0)) (CLR_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((En1) (En1))
			 ((En2) (En2))
			 ((En_reg_0) (U4_n_29))
			 ((END) (END))
			 ((SELECT_IBUF) (SELECT_IBUF))
			 ((STOP_IBUF) (STOP_IBUF)))
		(_use (_ent . Overflow_Handler)
			(_port
				((AR) (AR))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((En1) (En1))
				((En2) (En2))
				((En_reg_0) (En_reg_0))
				((END) (END))
				((SELECT_IBUF) (SELECT_IBUF))
				((STOP_IBUF) (STOP_IBUF)))))
	(_inst U18 0 6744 (_comp Prescaler)
		(_port
			 ((AR(0)) (CLR_IBUF))
			 ((CE) (U18_n_1))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((Divider_reg[15]_0) (U18_n_0)))
		(_use (_ent . Prescaler)
			(_port
				((AR) (AR))
				((CE) (CE))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((Divider_reg[15]_0) (Divider_reg[15]_0)))))
	(_inst U19 0 6745 (_comp Switch)
		(_port
			 ((AR(0)) (CLR_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(0)) (U18_n_0))
			 ((En1) (En1))
			 ((En1_reg_0) (U19_n_2))
			 ((En2) (En2))
			 ((En2_reg_0) (U19_n_3))
			 ((ENABLE1) (ENABLE1))
			 ((ENABLE2) (ENABLE2))
			 ((NET7768) (NET7768))
			 ((NET7784) (NET7784)))
		(_use (_ent . Switch)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((En1) (En1))
				((En1_reg_0) (En1_reg_0))
				((En2) (En2))
				((En2_reg_0) (En2_reg_0))
				((ENABLE1) (ENABLE1))
				((ENABLE2) (ENABLE2))
				((NET7768) (NET7768))
				((NET7784) (NET7784)))))
	(_inst U4 0 6746 (_comp Timer_Clock)
		(_port
			 ((AR(0)) (CLR_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(6)) (U4_n_14))
			 ((COUNT_reg(5)) (U4_n_13))
			 ((COUNT_reg(4)) (U4_n_12))
			 ((COUNT_reg(3)) (U4_n_11))
			 ((COUNT_reg(2)) (U4_n_10))
			 ((COUNT_reg(1)) (U4_n_9))
			 ((COUNT_reg(0)) (U4_n_8))
			 ((COUNT_reg(6)) (U4_n_21))
			 ((COUNT_reg(5)) (U4_n_20))
			 ((COUNT_reg(4)) (U4_n_19))
			 ((COUNT_reg(3)) (U4_n_18))
			 ((COUNT_reg(2)) (U4_n_17))
			 ((COUNT_reg(1)) (U4_n_16))
			 ((COUNT_reg(0)) (U4_n_15))
			 ((COUNT_reg(6)) (U4_n_28))
			 ((COUNT_reg(5)) (U4_n_27))
			 ((COUNT_reg(4)) (U4_n_26))
			 ((COUNT_reg(3)) (U4_n_25))
			 ((COUNT_reg(2)) (U4_n_24))
			 ((COUNT_reg(1)) (U4_n_23))
			 ((COUNT_reg(0)) (U4_n_22))
			 ((COUNT_reg[0]_2) (U19_n_3))
			 ((COUNT_reg[0]_3) (U18_n_0))
			 ((COUNT_reg[0]_4) (U16_n_7))
			 ((COUNT_reg(0)) (E_II_203))
			 ((COUNT_reg(2)) (U18_n_1))
			 ((D(0)) (U4_n_6))
			 ((D(1)) (U4_n_5))
			 ((D(2)) (U4_n_4))
			 ((D(3)) (U4_n_3))
			 ((D(4)) (U4_n_2))
			 ((D(5)) (U4_n_1))
			 ((D(6)) (U4_n_0))
			 ((En2_reg) (U4_n_7))
			 ((En_reg) (U4_n_29))
			 ((En_reg_0) (U9_n_7))
			 ((En_reg_1) (U9_n_9))
			 ((ENABLE2) (ENABLE2))
			 ((END) (END))
			 ((NET7792) (NET7792))
			 ((NET7808) (NET7808)))
		(_use (_ent . Timer_Clock)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((D) (D))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[0]_3) (COUNT_reg[0]_3))
				((COUNT_reg[0]_4) (COUNT_reg[0]_4))
				((En2_reg) (En2_reg))
				((En_reg) (En_reg))
				((En_reg_0) (En_reg_0))
				((En_reg_1) (En_reg_1))
				((ENABLE2) (ENABLE2))
				((END) (END))
				((NET7792) (NET7792))
				((NET7808) (NET7808)))))
	(_inst U9 0 6747 (_comp Timer_Clock_1)
		(_port
			 ((AR(0)) (CLR_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((COUNT_reg(6)) (reverse1_return(0)))
			 ((COUNT_reg(5)) (reverse1_return(1)))
			 ((COUNT_reg(4)) (reverse1_return(2)))
			 ((COUNT_reg(3)) (reverse1_return(3)))
			 ((COUNT_reg(2)) (reverse1_return(4)))
			 ((COUNT_reg(1)) (reverse1_return(5)))
			 ((COUNT_reg(0)) (reverse1_return(6)))
			 ((COUNT_reg(0)) (U9_n_7))
			 ((COUNT_reg[0]_0) (U9_n_9))
			 ((COUNT_reg(6)) (reverse0_return(0)))
			 ((COUNT_reg(5)) (reverse0_return(1)))
			 ((COUNT_reg(4)) (reverse0_return(2)))
			 ((COUNT_reg(3)) (reverse0_return(3)))
			 ((COUNT_reg(2)) (reverse0_return(4)))
			 ((COUNT_reg(1)) (reverse0_return(5)))
			 ((COUNT_reg(0)) (U9_n_10))
			 ((COUNT_reg(6)) (reverse2_return(0)))
			 ((COUNT_reg(5)) (reverse2_return(1)))
			 ((COUNT_reg(4)) (reverse2_return(2)))
			 ((COUNT_reg(3)) (reverse2_return(3)))
			 ((COUNT_reg(2)) (reverse2_return(4)))
			 ((COUNT_reg(1)) (reverse2_return(5)))
			 ((COUNT_reg(0)) (U9_n_24))
			 ((COUNT_reg[0]_4) (U19_n_2))
			 ((COUNT_reg[0]_5) (U18_n_0))
			 ((COUNT_reg[0]_6) (U16_n_6))
			 ((COUNT_reg[2]) (U18_n_1))
			 ((D(0)) (reverse_return(0)))
			 ((D(1)) (reverse_return(1)))
			 ((D(2)) (reverse_return(2)))
			 ((D(3)) (reverse_return(3)))
			 ((D(4)) (reverse_return(4)))
			 ((D(5)) (reverse_return(5)))
			 ((D(6)) (reverse_return(6)))
			 ((En1_reg) (U9_n_8))
			 ((ENABLE1) (ENABLE1))
			 ((NET7772) (NET7772))
			 ((NET7780) (NET7780)))
		(_use (_ent . Timer_Clock_1)
			(_port
				((AR) (AR))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((D) (D))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_4) (COUNT_reg[0]_4))
				((COUNT_reg[0]_5) (COUNT_reg[0]_5))
				((COUNT_reg[0]_6) (COUNT_reg[0]_6))
				((COUNT_reg[2]) (COUNT_reg[2]))
				((En1_reg) (En1_reg))
				((ENABLE1) (ENABLE1))
				((NET7772) (NET7772))
				((NET7780) (NET7780))))))
