# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {D:/RTL_FPGA/Projeto_Final/inverter/sim_inverter/sim_inverter.mdo}
# Loading project sim_inverter
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:14 on Jul 23,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/Projeto_Final/inverter" -work work D:/RTL_FPGA/Projeto_Final/inverter/reciprocal_q16_16.v 
# -- Compiling module reciprocal_q16_16
# 
# Top level modules:
# 	reciprocal_q16_16
# End time: 17:48:14 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:14 on Jul 23,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/Projeto_Final/inverter" -work work D:/RTL_FPGA/Projeto_Final/inverter/inverter.v 
# -- Compiling module matrix_inv
# ** Warning: D:/RTL_FPGA/Projeto_Final/inverter/inverter.v(93): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	matrix_inv
# End time: 17:48:15 on Jul 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:15 on Jul 23,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/Projeto_Final/inverter" -work work D:/RTL_FPGA/Projeto_Final/inverter/matrix_inv_tf.v 
# -- Compiling module tb_matrix_inv
# 
# Top level modules:
# 	tb_matrix_inv
# End time: 17:48:15 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u tb_matrix_inv 
# Start time: 17:48:15 on Jul 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_matrix_inv(fast)
# Loading work.matrix_inv(fast)
# Loading work.reciprocal_q16_16(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# Test 1 results:
#   Original: [1.0000, 0.5000; 0.5000, 1.0000]
#   Inverse:  [0.5003, 0.4998; 0.4998, 0.5003]
#   Error: 0
# ------------------------------------
# Test 2 results:
#   Original: [1.5000, 0.2500; -0.5000, 0.7500]
#   Inverse:  [0.5001, 0.4999; 0.5001, 0.5002]
#   Error: 0
# ------------------------------------
# Test 3 results:
#   Original: [1.0000, 1.0000; 1.0000, 1.0000]
#   Inverse:  [0.5000, 0.5000; 0.5000, 0.5000]
#   Error: 1
# ------------------------------------
# Matrix inverter testbench completed
# ** Note: $stop    : D:/RTL_FPGA/Projeto_Final/inverter/matrix_inv_tf.v(99)
#    Time: 76 ns  Iteration: 0  Instance: /tb_matrix_inv
# Break in Module tb_matrix_inv at D:/RTL_FPGA/Projeto_Final/inverter/matrix_inv_tf.v line 99
# Causality operation skipped due to absence of debug database file
restart
run
# End time: 19:19:54 on Jul 23,2025, Elapsed time: 1:31:39
# Errors: 0, Warnings: 7
