# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../cl_test_ss.gen/sources_1/bd/AXIcrossbar1/ipshared/ec67/hdl" \
"../../../../cl_test_ss.ip_user_files/bd/AXIcrossbar1/ip/AXIcrossbar1_axi_crossbar_0_0/sim/AXIcrossbar1_axi_crossbar_0_0.v" \
"../../../../cl_test_ss.ip_user_files/bd/AXIcrossbar1/ip/AXIcrossbar1_axi_crossbar_1_0/sim/AXIcrossbar1_axi_crossbar_1_0.v" \
"../../../../cl_test_ss.ip_user_files/bd/AXIcrossbar1/ip/AXIcrossbar1_axi_dwidth_converter_0_0/sim/AXIcrossbar1_axi_dwidth_converter_0_0.v" \
"../../../../cl_test_ss.ip_user_files/bd/AXIcrossbar1/ip/AXIcrossbar1_axi_protocol_convert_0_0/sim/AXIcrossbar1_axi_protocol_convert_0_0.v" \
"../../../../cl_test_ss.ip_user_files/bd/AXIcrossbar1/ip/AXIcrossbar1_axi_dwidth_converter_1_0/sim/AXIcrossbar1_axi_dwidth_converter_1_0.v" \
"../../../../cl_test_ss.ip_user_files/bd/AXIcrossbar1/sim/AXIcrossbar1.v" \

sv xil_defaultlib  --include "../../../../cl_test_ss.gen/sources_1/bd/AXIcrossbar1/ipshared/ec67/hdl" \
"../../../../cl_test_ss.srcs/sources_1/imports/new/test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
