

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_181_12'
================================================================
* Date:           Wed Sep 14 20:24:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.831 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.220 us|  0.220 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_181_12  |        9|        9|         5|          1|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 8 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs_V_8 = alloca i32 1"   --->   Operation 9 'alloca' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 10 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i205_le3926"   --->   Operation 11 'read' 'conv_i_i_i205_le3926_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i131_le3933"   --->   Operation 12 'read' 'conv_i_i_i131_le3933_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i131_le3933_read, i22 %lhs_V_8"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i205_le3926_read, i22 %lhs_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_V_8 = load i3 %i_V"   --->   Operation 17 'load' 'i_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.58ns)   --->   "%icmp_ln1057 = icmp_eq  i3 %i_V_8, i3 6"   --->   Operation 19 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%add_ln870 = add i3 %i_V_8, i3 1"   --->   Operation 21 'add' 'add_ln870' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln1057, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.split, void %._crit_edge3839.loopexit.exitStub" [../channel_code/channel_gen.cpp:181]   --->   Operation 22 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_V_19_cast = zext i3 %i_V_8"   --->   Operation 23 'zext' 'i_V_19_cast' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_6taps_addr = getelementptr i15 %weight_6taps, i64 0, i64 %i_V_19_cast"   --->   Operation 24 'getelementptr' 'weight_6taps_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%r_V = load i3 %weight_6taps_addr"   --->   Operation 25 'load' 'r_V' <Predicate = (!icmp_ln1057)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 6> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%n_6taps_V_addr = getelementptr i22 %n_6taps_V, i64 0, i64 %i_V_19_cast"   --->   Operation 26 'getelementptr' 'n_6taps_V_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%n_6taps_V_load = load i3 %n_6taps_V_addr"   --->   Operation 27 'load' 'n_6taps_V_load' <Predicate = (!icmp_ln1057)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln870 = store i3 %add_ln870, i3 %i_V"   --->   Operation 28 'store' 'store_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 29 [1/2] (0.67ns)   --->   "%r_V = load i3 %weight_6taps_addr"   --->   Operation 29 'load' 'r_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 6> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i15 %r_V"   --->   Operation 30 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.67ns)   --->   "%n_6taps_V_load = load i3 %n_6taps_V_addr"   --->   Operation 31 'load' 'n_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i22 %n_6taps_V_load"   --->   Operation 32 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i37 %sext_ln1171, i37 %zext_ln1168"   --->   Operation 33 'mul' 'r_V_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 34 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i37 %sext_ln1171, i37 %zext_ln1168"   --->   Operation 34 'mul' 'r_V_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 35 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i37 %sext_ln1171, i37 %zext_ln1168"   --->   Operation 35 'mul' 'r_V_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%x_real_6taps_V_addr = getelementptr i22 %x_real_6taps_V, i64 0, i64 %i_V_19_cast"   --->   Operation 36 'getelementptr' 'x_real_6taps_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (0.67ns)   --->   "%x_real_6taps_V_load = load i3 %x_real_6taps_V_addr"   --->   Operation 37 'load' 'x_real_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%x_imag_6taps_V_addr = getelementptr i22 %x_imag_6taps_V, i64 0, i64 %i_V_19_cast"   --->   Operation 38 'getelementptr' 'x_imag_6taps_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (0.67ns)   --->   "%x_imag_6taps_V_load = load i3 %x_imag_6taps_V_addr"   --->   Operation 39 'load' 'x_imag_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_V_load = load i22 %lhs_V"   --->   Operation 61 'load' 'lhs_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_8_load = load i22 %lhs_V_8"   --->   Operation 62 'load' 'lhs_V_8_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_18_out, i22 %lhs_V_8_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_16_out, i22 %lhs_V_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.83>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V_load_2 = load i22 %lhs_V"   --->   Operation 40 'load' 'lhs_V_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%lhs_V_8_load_1 = load i22 %lhs_V_8"   --->   Operation 41 'load' 'lhs_V_8_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../channel_code/channel_gen.cpp:18]   --->   Operation 42 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_20 = mul i37 %sext_ln1171, i37 %zext_ln1168"   --->   Operation 43 'mul' 'r_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_21 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %r_V_20, i32 15, i32 36"   --->   Operation 44 'partselect' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (0.67ns)   --->   "%x_real_6taps_V_load = load i3 %x_real_6taps_V_addr"   --->   Operation 45 'load' 'x_real_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i22 %r_V_21"   --->   Operation 46 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i22 %x_real_6taps_V_load"   --->   Operation 47 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V_9 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_load_2, i15 0"   --->   Operation 48 'bitconcatenate' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.70ns)   --->   "%mul_ln1245 = mul i37 %sext_ln1171_3, i37 %sext_ln1171_4"   --->   Operation 49 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.02ns)   --->   "%ret_V = add i37 %lhs_V_9, i37 %mul_ln1245"   --->   Operation 50 'add' 'ret_V' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V, i32 15, i32 36"   --->   Operation 51 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (0.67ns)   --->   "%x_imag_6taps_V_load = load i3 %x_imag_6taps_V_addr"   --->   Operation 52 'load' 'x_imag_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i22 %x_imag_6taps_V_load"   --->   Operation 53 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_10 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_8_load_1, i15 0"   --->   Operation 54 'bitconcatenate' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.70ns)   --->   "%mul_ln1245_2 = mul i37 %sext_ln1171_3, i37 %sext_ln1171_5"   --->   Operation 55 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.02ns)   --->   "%ret_V_13 = add i37 %lhs_V_10, i37 %mul_ln1245_2"   --->   Operation 56 'add' 'ret_V_13' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V_13, i32 15, i32 36"   --->   Operation 57 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_s, i22 %lhs_V_8"   --->   Operation 58 'store' 'store_ln717' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_9, i22 %lhs_V"   --->   Operation 59 'store' 'store_ln717' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('i.V') [11]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [19]  (0 ns)
	'add' operation ('add_ln870') [23]  (0.673 ns)
	'store' operation ('store_ln870') of variable 'add_ln870' on local variable 'i.V' [53]  (0.427 ns)

 <State 2>: 1.21ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'weight_6taps' [31]  (0.677 ns)
	'mul' operation of DSP[36] ('r.V') [36]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[36] ('r.V') [36]  (0.535 ns)

 <State 4>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('x_real_6taps_V_addr') [38]  (0 ns)
	'load' operation ('x_real_6taps_V_load') on array 'x_real_6taps_V' [39]  (0.677 ns)

 <State 5>: 4.83ns
The critical path consists of the following:
	'load' operation ('x_imag_6taps_V_load') on array 'x_imag_6taps_V' [47]  (0.677 ns)
	'mul' operation ('mul_ln1245_2') [50]  (2.7 ns)
	'add' operation ('ret.V') [51]  (1.03 ns)
	'store' operation ('store_ln717') of variable 'trunc_ln717_s' on local variable 'lhs.V' [54]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
