{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_cgs.v@71:91@HdlStmProcess", "wire beat_is_all_error = &char_is_error;\n\nassign ready = rdy;\nassign status_state = state;\n\nalways @(posedge clk) begin\n  if (state == CGS_STATE_INIT) begin\n    beat_error_count <= 'h00;\n  end else begin\n    if (beat_has_error == 1'b1) begin\n      beat_error_count <= beat_error_count + 1'b1;\n    end else begin\n      beat_error_count <= 'h00;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    state <= CGS_STATE_INIT;\n  end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[76, "always @(posedge clk) begin\n"], [77, "  if (state == CGS_STATE_INIT) begin\n"], [78, "    beat_error_count <= 'h00;\n"], [79, "  end else begin\n"], [80, "    if (beat_has_error == 1'b1) begin\n"], [81, "      beat_error_count <= beat_error_count + 1'b1;\n"], [82, "    end else begin\n"], [86, "end\n"]], "Add": [[82, "  always @(posedge clk) begin\n"], [82, "    if (state == CGS_STATE_INIT) begin\n"], [83, "    end else begin\n"], [83, "      if (beat_has_error == 1'b1) begin\n"], [83, "        beat_error_count <= beat_error_count + 1'b1;\n"], [83, "      end else begin\n"], [83, "        beat_error_count <= 'h00;\n"], [83, "      end\n"]]}}