/* Generated by Yosys 0.18+10 (git sha1 3f07f9e91, gcc 11.2.0 -fPIC -Os) */

module dsp_add_shifted_input_to_the_mul_coeff0_output(clk, reset, subtract_i, A, B, P, acc_fir);
  input [19:0] A;
  input [17:0] B;
  output [37:0] P;
  input [3:0] acc_fir;
  input clk;
  input reset;
  input subtract_i;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:43.7-43.9" *)
  wire _000_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:43.7-43.9" *)
  wire _001_;
  (* keep = 32'h00000001 *)
  wire _002_;
  (* keep = 32'h00000001 *)
  wire _003_;
  (* keep = 32'h00000001 *)
  wire _004_;
  (* keep = 32'h00000001 *)
  wire _005_;
  (* keep = 32'h00000001 *)
  wire _006_;
  (* keep = 32'h00000001 *)
  wire _007_;
  (* keep = 32'h00000001 *)
  wire _008_;
  (* keep = 32'h00000001 *)
  wire _009_;
  (* keep = 32'h00000001 *)
  wire _010_;
  (* keep = 32'h00000001 *)
  wire _011_;
  (* keep = 32'h00000001 *)
  wire _012_;
  (* keep = 32'h00000001 *)
  wire _013_;
  (* keep = 32'h00000001 *)
  wire _014_;
  (* keep = 32'h00000001 *)
  wire _015_;
  (* keep = 32'h00000001 *)
  wire _016_;
  (* keep = 32'h00000001 *)
  wire _017_;
  (* keep = 32'h00000001 *)
  wire _018_;
  (* keep = 32'h00000001 *)
  wire _019_;
  (* keep = 32'h00000001 *)
  wire _020_;
  (* keep = 32'h00000001 *)
  wire _021_;
  (* keep = 32'h00000001 *)
  wire _022_;
  (* keep = 32'h00000001 *)
  wire _023_;
  (* keep = 32'h00000001 *)
  wire _024_;
  (* keep = 32'h00000001 *)
  wire _025_;
  (* keep = 32'h00000001 *)
  wire _026_;
  (* keep = 32'h00000001 *)
  wire _027_;
  (* keep = 32'h00000001 *)
  wire _028_;
  (* keep = 32'h00000001 *)
  wire _029_;
  (* keep = 32'h00000001 *)
  wire _030_;
  (* keep = 32'h00000001 *)
  wire _031_;
  (* keep = 32'h00000001 *)
  wire _032_;
  (* keep = 32'h00000001 *)
  wire _033_;
  (* keep = 32'h00000001 *)
  wire _034_;
  (* keep = 32'h00000001 *)
  wire _035_;
  (* keep = 32'h00000001 *)
  wire _036_;
  (* keep = 32'h00000001 *)
  wire _037_;
  (* keep = 32'h00000001 *)
  wire _038_;
  (* keep = 32'h00000001 *)
  wire _039_;
  (* keep = 32'h00000001 *)
  wire _040_;
  (* keep = 32'h00000001 *)
  wire _041_;
  (* keep = 32'h00000001 *)
  wire _042_;
  (* keep = 32'h00000001 *)
  wire _043_;
  (* keep = 32'h00000001 *)
  wire _044_;
  (* keep = 32'h00000001 *)
  wire _045_;
  (* keep = 32'h00000001 *)
  wire _046_;
  (* keep = 32'h00000001 *)
  wire _047_;
  (* keep = 32'h00000001 *)
  wire _048_;
  (* keep = 32'h00000001 *)
  wire _049_;
  (* keep = 32'h00000001 *)
  wire _050_;
  (* keep = 32'h00000001 *)
  wire _051_;
  (* keep = 32'h00000001 *)
  wire _052_;
  (* keep = 32'h00000001 *)
  wire _053_;
  (* keep = 32'h00000001 *)
  wire _054_;
  (* keep = 32'h00000001 *)
  wire _055_;
  (* keep = 32'h00000001 *)
  wire _056_;
  (* keep = 32'h00000001 *)
  wire _057_;
  (* keep = 32'h00000001 *)
  wire _058_;
  (* keep = 32'h00000001 *)
  wire _059_;
  (* keep = 32'h00000001 *)
  wire _060_;
  (* keep = 32'h00000001 *)
  wire _061_;
  (* keep = 32'h00000001 *)
  wire _062_;
  (* keep = 32'h00000001 *)
  wire _063_;
  (* keep = 32'h00000001 *)
  wire _064_;
  (* keep = 32'h00000001 *)
  wire _065_;
  (* keep = 32'h00000001 *)
  wire _066_;
  (* keep = 32'h00000001 *)
  wire _067_;
  (* keep = 32'h00000001 *)
  wire _068_;
  (* keep = 32'h00000001 *)
  wire _069_;
  (* keep = 32'h00000001 *)
  wire _070_;
  (* keep = 32'h00000001 *)
  wire _071_;
  (* keep = 32'h00000001 *)
  wire _072_;
  (* keep = 32'h00000001 *)
  wire _073_;
  (* keep = 32'h00000001 *)
  wire _074_;
  (* keep = 32'h00000001 *)
  wire _075_;
  (* keep = 32'h00000001 *)
  wire _076_;
  (* keep = 32'h00000001 *)
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  (* keep = 32'h00000001 *)
  wire _102_;
  (* keep = 32'h00000001 *)
  wire _103_;
  (* keep = 32'h00000001 *)
  wire _104_;
  (* keep = 32'h00000001 *)
  wire _105_;
  (* keep = 32'h00000001 *)
  wire _106_;
  (* keep = 32'h00000001 *)
  wire _107_;
  (* keep = 32'h00000001 *)
  wire _108_;
  (* keep = 32'h00000001 *)
  wire _109_;
  (* keep = 32'h00000001 *)
  wire _110_;
  (* keep = 32'h00000001 *)
  wire _111_;
  (* keep = 32'h00000001 *)
  wire _112_;
  (* keep = 32'h00000001 *)
  wire _113_;
  (* keep = 32'h00000001 *)
  wire _114_;
  (* keep = 32'h00000001 *)
  wire _115_;
  (* keep = 32'h00000001 *)
  wire _116_;
  (* keep = 32'h00000001 *)
  wire _117_;
  (* keep = 32'h00000001 *)
  wire _118_;
  (* keep = 32'h00000001 *)
  wire _119_;
  (* keep = 32'h00000001 *)
  wire _120_;
  (* keep = 32'h00000001 *)
  wire _121_;
  (* keep = 32'h00000001 *)
  wire _122_;
  (* keep = 32'h00000001 *)
  wire _123_;
  (* keep = 32'h00000001 *)
  wire _124_;
  (* keep = 32'h00000001 *)
  wire _125_;
  (* keep = 32'h00000001 *)
  wire _126_;
  (* keep = 32'h00000001 *)
  wire _127_;
  (* keep = 32'h00000001 *)
  wire _128_;
  (* keep = 32'h00000001 *)
  wire _129_;
  (* keep = 32'h00000001 *)
  wire _130_;
  (* keep = 32'h00000001 *)
  wire _131_;
  (* keep = 32'h00000001 *)
  wire _132_;
  (* keep = 32'h00000001 *)
  wire _133_;
  (* keep = 32'h00000001 *)
  wire _134_;
  (* keep = 32'h00000001 *)
  wire _135_;
  (* keep = 32'h00000001 *)
  wire _136_;
  (* keep = 32'h00000001 *)
  wire _137_;
  (* keep = 32'h00000001 *)
  wire _138_;
  (* keep = 32'h00000001 *)
  wire _139_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:40.21-40.23" *)
  (* unused_bits = "36 37" *)
  wire [37:0] _140_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:47.19-47.20" *)
  (* unused_bits = "37 38" *)
  wire [38:0] _141_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:23.26-23.27" *)
  (* unused_bits = "36 37" *)
  wire [37:0] _142_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:47.19-47.20" *)
  (* unused_bits = "37 38" *)
  wire [38:0] _143_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:49.21-49.22" *)
  (* unused_bits = "36 37" *)
  wire [37:0] _144_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:3" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:3" *)
  wire [19:0] A;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:4" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:4" *)
  wire [17:0] B;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:6" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:6" *)
  wire [37:0] P;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:5" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:5" *)
  wire [3:0] acc_fir;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:7" *)
  (* unused_bits = "36 37" *)
  wire [37:0] add_or_sub;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:2" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:2" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:7" *)
  wire [37:0] mul;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:2" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:2" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:8" *)
  wire [37:0] shift_out;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:2" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:2" *)
  wire subtract_i;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _145_ (
    .C(clk),
    .D(add_or_sub[0]),
    .E(1'h1),
    .Q(P[0]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _146_ (
    .C(clk),
    .D(add_or_sub[1]),
    .E(1'h1),
    .Q(P[1]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _147_ (
    .C(clk),
    .D(add_or_sub[2]),
    .E(1'h1),
    .Q(P[2]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _148_ (
    .C(clk),
    .D(add_or_sub[3]),
    .E(1'h1),
    .Q(P[3]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _149_ (
    .C(clk),
    .D(add_or_sub[4]),
    .E(1'h1),
    .Q(P[4]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _150_ (
    .C(clk),
    .D(add_or_sub[5]),
    .E(1'h1),
    .Q(P[5]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _151_ (
    .C(clk),
    .D(add_or_sub[6]),
    .E(1'h1),
    .Q(P[6]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _152_ (
    .C(clk),
    .D(add_or_sub[7]),
    .E(1'h1),
    .Q(P[7]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _153_ (
    .C(clk),
    .D(add_or_sub[8]),
    .E(1'h1),
    .Q(P[8]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _154_ (
    .C(clk),
    .D(add_or_sub[9]),
    .E(1'h1),
    .Q(P[9]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _155_ (
    .C(clk),
    .D(add_or_sub[10]),
    .E(1'h1),
    .Q(P[10]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _156_ (
    .C(clk),
    .D(add_or_sub[11]),
    .E(1'h1),
    .Q(P[11]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _157_ (
    .C(clk),
    .D(add_or_sub[12]),
    .E(1'h1),
    .Q(P[12]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _158_ (
    .C(clk),
    .D(add_or_sub[13]),
    .E(1'h1),
    .Q(P[13]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _159_ (
    .C(clk),
    .D(add_or_sub[14]),
    .E(1'h1),
    .Q(P[14]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _160_ (
    .C(clk),
    .D(add_or_sub[15]),
    .E(1'h1),
    .Q(P[15]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _161_ (
    .C(clk),
    .D(add_or_sub[16]),
    .E(1'h1),
    .Q(P[16]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _162_ (
    .C(clk),
    .D(add_or_sub[17]),
    .E(1'h1),
    .Q(P[17]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _163_ (
    .C(clk),
    .D(add_or_sub[18]),
    .E(1'h1),
    .Q(P[18]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _164_ (
    .C(clk),
    .D(add_or_sub[19]),
    .E(1'h1),
    .Q(P[19]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _165_ (
    .C(clk),
    .D(add_or_sub[20]),
    .E(1'h1),
    .Q(P[20]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _166_ (
    .C(clk),
    .D(add_or_sub[21]),
    .E(1'h1),
    .Q(P[21]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _167_ (
    .C(clk),
    .D(add_or_sub[22]),
    .E(1'h1),
    .Q(P[22]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _168_ (
    .C(clk),
    .D(add_or_sub[23]),
    .E(1'h1),
    .Q(P[23]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _169_ (
    .C(clk),
    .D(add_or_sub[24]),
    .E(1'h1),
    .Q(P[24]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _170_ (
    .C(clk),
    .D(add_or_sub[25]),
    .E(1'h1),
    .Q(P[25]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _171_ (
    .C(clk),
    .D(add_or_sub[26]),
    .E(1'h1),
    .Q(P[26]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _172_ (
    .C(clk),
    .D(add_or_sub[27]),
    .E(1'h1),
    .Q(P[27]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _173_ (
    .C(clk),
    .D(add_or_sub[28]),
    .E(1'h1),
    .Q(P[28]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _174_ (
    .C(clk),
    .D(add_or_sub[29]),
    .E(1'h1),
    .Q(P[29]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _175_ (
    .C(clk),
    .D(add_or_sub[30]),
    .E(1'h1),
    .Q(P[30]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _176_ (
    .C(clk),
    .D(add_or_sub[31]),
    .E(1'h1),
    .Q(P[31]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _177_ (
    .C(clk),
    .D(add_or_sub[32]),
    .E(1'h1),
    .Q(P[32]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _178_ (
    .C(clk),
    .D(add_or_sub[33]),
    .E(1'h1),
    .Q(P[33]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _179_ (
    .C(clk),
    .D(add_or_sub[34]),
    .E(1'h1),
    .Q(P[34]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _180_ (
    .C(clk),
    .D(add_or_sub[35]),
    .E(1'h1),
    .Q(P[35]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _181_ (
    .C(clk),
    .D(_078_),
    .E(1'h1),
    .Q(P[36]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _182_ (
    .C(clk),
    .D(_079_),
    .E(1'h1),
    .Q(P[37]),
    .R(reset)
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) _183_ (
    .A({ A[0], acc_fir[0], acc_fir[1] }),
    .Y(_080_)
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) _184_ (
    .A({ A[0], acc_fir[2], acc_fir[3], acc_fir[0], acc_fir[1] }),
    .Y(shift_out[0])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _185_ (
    .A({ shift_out[0], subtract_i, _142_[0], mul[0] }),
    .Y(_144_[0])
  );
  \$lut  #(
    .LUT(16'hf3f5),
    .WIDTH(32'h00000004)
  ) _186_ (
    .A({ acc_fir[0], acc_fir[1], A[0], A[1] }),
    .Y(_081_)
  );
  \$lut  #(
    .LUT(64'h0000000c0000000a),
    .WIDTH(32'h00000006)
  ) _187_ (
    .A({ acc_fir[0], acc_fir[2], acc_fir[3], acc_fir[1], A[0], A[1] }),
    .Y(shift_out[1])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _188_ (
    .A({ shift_out[1], subtract_i, _142_[1], mul[1] }),
    .Y(_144_[1])
  );
  \$lut  #(
    .LUT(32'hff330f55),
    .WIDTH(32'h00000005)
  ) _189_ (
    .A({ acc_fir[0], acc_fir[1], A[0], A[1], A[2] }),
    .Y(_082_)
  );
  \$lut  #(
    .LUT(8'h01),
    .WIDTH(32'h00000003)
  ) _190_ (
    .A({ _082_, acc_fir[2], acc_fir[3] }),
    .Y(shift_out[2])
  );
  \$lut  #(
    .LUT(64'h555655560003fffc),
    .WIDTH(32'h00000006)
  ) _191_ (
    .A({ subtract_i, _142_[2], _082_, acc_fir[2], acc_fir[3], mul[2] }),
    .Y(_144_[2])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _192_ (
    .A({ acc_fir[0], acc_fir[1], A[0], A[1], A[2], A[3] }),
    .Y(_083_)
  );
  \$lut  #(
    .LUT(8'h01),
    .WIDTH(32'h00000003)
  ) _193_ (
    .A({ _083_, acc_fir[2], acc_fir[3] }),
    .Y(shift_out[3])
  );
  \$lut  #(
    .LUT(64'h555655560003fffc),
    .WIDTH(32'h00000006)
  ) _194_ (
    .A({ subtract_i, _142_[3], _083_, acc_fir[2], acc_fir[3], mul[3] }),
    .Y(_144_[3])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _195_ (
    .A({ acc_fir[0], acc_fir[1], A[1], A[2], A[3], A[4] }),
    .Y(_084_)
  );
  \$lut  #(
    .LUT(16'h0c05),
    .WIDTH(32'h00000004)
  ) _196_ (
    .A({ acc_fir[2], acc_fir[3], _080_, _084_ }),
    .Y(shift_out[4])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _197_ (
    .A({ shift_out[4], subtract_i, _142_[4], mul[4] }),
    .Y(_144_[4])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _198_ (
    .A({ acc_fir[0], acc_fir[1], A[2], A[3], A[4], A[5] }),
    .Y(_085_)
  );
  \$lut  #(
    .LUT(16'h0305),
    .WIDTH(32'h00000004)
  ) _199_ (
    .A({ acc_fir[2], acc_fir[3], _081_, _085_ }),
    .Y(shift_out[5])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _200_ (
    .A({ shift_out[5], subtract_i, _142_[5], mul[5] }),
    .Y(_144_[5])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _201_ (
    .A({ acc_fir[0], acc_fir[1], A[3], A[4], A[5], A[6] }),
    .Y(_086_)
  );
  \$lut  #(
    .LUT(16'h0305),
    .WIDTH(32'h00000004)
  ) _202_ (
    .A({ acc_fir[2], acc_fir[3], _082_, _086_ }),
    .Y(shift_out[6])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _203_ (
    .A({ shift_out[6], subtract_i, _142_[6], mul[6] }),
    .Y(_144_[6])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _204_ (
    .A({ acc_fir[0], acc_fir[1], A[4], A[5], A[6], A[7] }),
    .Y(_087_)
  );
  \$lut  #(
    .LUT(16'h0305),
    .WIDTH(32'h00000004)
  ) _205_ (
    .A({ acc_fir[2], acc_fir[3], _083_, _087_ }),
    .Y(shift_out[7])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _206_ (
    .A({ shift_out[7], subtract_i, _142_[7], mul[7] }),
    .Y(_144_[7])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _207_ (
    .A({ acc_fir[0], acc_fir[1], A[5], A[6], A[7], A[8] }),
    .Y(_088_)
  );
  \$lut  #(
    .LUT(32'h0033f055),
    .WIDTH(32'h00000005)
  ) _208_ (
    .A({ acc_fir[2], acc_fir[3], _080_, _084_, _088_ }),
    .Y(shift_out[8])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _209_ (
    .A({ shift_out[8], subtract_i, _142_[8], mul[8] }),
    .Y(_144_[8])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _210_ (
    .A({ acc_fir[0], acc_fir[1], A[6], A[7], A[8], A[9] }),
    .Y(_089_)
  );
  \$lut  #(
    .LUT(32'h00330f55),
    .WIDTH(32'h00000005)
  ) _211_ (
    .A({ acc_fir[2], acc_fir[3], _081_, _085_, _089_ }),
    .Y(shift_out[9])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _212_ (
    .A({ shift_out[9], subtract_i, _142_[9], mul[9] }),
    .Y(_144_[9])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _213_ (
    .A({ acc_fir[0], acc_fir[1], A[7], A[8], A[9], A[10] }),
    .Y(_090_)
  );
  \$lut  #(
    .LUT(32'h00330f55),
    .WIDTH(32'h00000005)
  ) _214_ (
    .A({ acc_fir[2], acc_fir[3], _082_, _086_, _090_ }),
    .Y(shift_out[10])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _215_ (
    .A({ shift_out[10], subtract_i, _142_[10], mul[10] }),
    .Y(_144_[10])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _216_ (
    .A({ acc_fir[0], acc_fir[1], A[8], A[9], A[10], A[11] }),
    .Y(_091_)
  );
  \$lut  #(
    .LUT(32'h00330f55),
    .WIDTH(32'h00000005)
  ) _217_ (
    .A({ acc_fir[2], acc_fir[3], _083_, _087_, _091_ }),
    .Y(shift_out[11])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _218_ (
    .A({ shift_out[11], subtract_i, _142_[11], mul[11] }),
    .Y(_144_[11])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _219_ (
    .A({ acc_fir[0], acc_fir[1], A[9], A[10], A[11], A[12] }),
    .Y(_092_)
  );
  \$lut  #(
    .LUT(64'hff0033330f0f5555),
    .WIDTH(32'h00000006)
  ) _220_ (
    .A({ acc_fir[2], acc_fir[3], _080_, _084_, _088_, _092_ }),
    .Y(shift_out[12])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _221_ (
    .A({ shift_out[12], subtract_i, _142_[12], mul[12] }),
    .Y(_144_[12])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _222_ (
    .A({ acc_fir[0], acc_fir[1], A[10], A[11], A[12], A[13] }),
    .Y(_093_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _223_ (
    .A({ acc_fir[2], acc_fir[3], _081_, _085_, _089_, _093_ }),
    .Y(shift_out[13])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _224_ (
    .A({ shift_out[13], subtract_i, _142_[13], mul[13] }),
    .Y(_144_[13])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _225_ (
    .A({ acc_fir[0], acc_fir[1], A[11], A[12], A[13], A[14] }),
    .Y(_094_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _226_ (
    .A({ acc_fir[2], acc_fir[3], _082_, _086_, _090_, _094_ }),
    .Y(shift_out[14])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _227_ (
    .A({ shift_out[14], subtract_i, _142_[14], mul[14] }),
    .Y(_144_[14])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _228_ (
    .A({ acc_fir[0], acc_fir[1], A[12], A[13], A[14], A[15] }),
    .Y(_095_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _229_ (
    .A({ acc_fir[2], acc_fir[3], _083_, _087_, _091_, _095_ }),
    .Y(shift_out[15])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _230_ (
    .A({ shift_out[15], subtract_i, _142_[15], mul[15] }),
    .Y(_144_[15])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _231_ (
    .A({ acc_fir[0], acc_fir[1], A[13], A[14], A[15], A[16] }),
    .Y(_096_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _232_ (
    .A({ acc_fir[2], acc_fir[3], _084_, _088_, _092_, _096_ }),
    .Y(shift_out[16])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _233_ (
    .A({ shift_out[16], subtract_i, _142_[16], mul[16] }),
    .Y(_144_[16])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _234_ (
    .A({ acc_fir[0], acc_fir[1], A[14], A[15], A[16], A[17] }),
    .Y(_097_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _235_ (
    .A({ acc_fir[2], acc_fir[3], _085_, _089_, _093_, _097_ }),
    .Y(shift_out[17])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _236_ (
    .A({ shift_out[17], subtract_i, _142_[17], mul[17] }),
    .Y(_144_[17])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _237_ (
    .A({ acc_fir[0], acc_fir[1], A[15], A[16], A[17], A[18] }),
    .Y(_098_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _238_ (
    .A({ acc_fir[2], acc_fir[3], _086_, _090_, _094_, _098_ }),
    .Y(shift_out[18])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _239_ (
    .A({ shift_out[18], subtract_i, _142_[18], mul[18] }),
    .Y(_144_[18])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _240_ (
    .A({ acc_fir[0], acc_fir[1], A[16], A[17], A[18], A[19] }),
    .Y(_099_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _241_ (
    .A({ acc_fir[2], acc_fir[3], _087_, _091_, _095_, _099_ }),
    .Y(shift_out[19])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _242_ (
    .A({ shift_out[19], subtract_i, _142_[19], mul[19] }),
    .Y(_144_[19])
  );
  \$lut  #(
    .LUT(32'h33550f0f),
    .WIDTH(32'h00000005)
  ) _243_ (
    .A({ acc_fir[1:0], A[19], A[17], A[18] }),
    .Y(_100_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _244_ (
    .A({ acc_fir[2], acc_fir[3], _088_, _092_, _096_, _100_ }),
    .Y(shift_out[20])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _245_ (
    .A({ shift_out[20], subtract_i, _142_[20], mul[20] }),
    .Y(_144_[20])
  );
  \$lut  #(
    .LUT(16'h5333),
    .WIDTH(32'h00000004)
  ) _246_ (
    .A({ acc_fir[0], acc_fir[1], A[19:18] }),
    .Y(_101_)
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) _247_ (
    .A({ acc_fir[2], acc_fir[3], _089_, _093_, _097_, _101_ }),
    .Y(shift_out[21])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _248_ (
    .A({ shift_out[21], subtract_i, _142_[21], mul[21] }),
    .Y(_144_[21])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0faaaa),
    .WIDTH(32'h00000006)
  ) _249_ (
    .A({ acc_fir[2], acc_fir[3], _090_, _094_, _098_, A[19] }),
    .Y(shift_out[22])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _250_ (
    .A({ shift_out[22], subtract_i, _142_[22], mul[22] }),
    .Y(_144_[22])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0faaaa),
    .WIDTH(32'h00000006)
  ) _251_ (
    .A({ acc_fir[2], acc_fir[3], _091_, _095_, _099_, A[19] }),
    .Y(shift_out[23])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _252_ (
    .A({ shift_out[23], subtract_i, _142_[23], mul[23] }),
    .Y(_144_[23])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0faaaa),
    .WIDTH(32'h00000006)
  ) _253_ (
    .A({ acc_fir[2], acc_fir[3], _092_, _096_, _100_, A[19] }),
    .Y(shift_out[24])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _254_ (
    .A({ shift_out[24], subtract_i, _142_[24], mul[24] }),
    .Y(_144_[24])
  );
  \$lut  #(
    .LUT(64'h00ff33330f0faaaa),
    .WIDTH(32'h00000006)
  ) _255_ (
    .A({ acc_fir[2], acc_fir[3], _093_, _097_, _101_, A[19] }),
    .Y(shift_out[25])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _256_ (
    .A({ shift_out[25], subtract_i, _142_[25], mul[25] }),
    .Y(_144_[25])
  );
  \$lut  #(
    .LUT(32'h3355f0f0),
    .WIDTH(32'h00000005)
  ) _257_ (
    .A({ acc_fir[3:2], A[19], _094_, _098_ }),
    .Y(shift_out[26])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _258_ (
    .A({ shift_out[26], subtract_i, _142_[26], mul[26] }),
    .Y(_144_[26])
  );
  \$lut  #(
    .LUT(32'h3355f0f0),
    .WIDTH(32'h00000005)
  ) _259_ (
    .A({ acc_fir[3:2], A[19], _095_, _099_ }),
    .Y(shift_out[27])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _260_ (
    .A({ shift_out[27], subtract_i, _142_[27], mul[27] }),
    .Y(_144_[27])
  );
  \$lut  #(
    .LUT(32'h3355f0f0),
    .WIDTH(32'h00000005)
  ) _261_ (
    .A({ acc_fir[3:2], A[19], _096_, _100_ }),
    .Y(shift_out[28])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _262_ (
    .A({ shift_out[28], subtract_i, _142_[28], mul[28] }),
    .Y(_144_[28])
  );
  \$lut  #(
    .LUT(32'h3355f0f0),
    .WIDTH(32'h00000005)
  ) _263_ (
    .A({ acc_fir[3:2], A[19], _097_, _101_ }),
    .Y(shift_out[29])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _264_ (
    .A({ shift_out[29], subtract_i, _142_[29], mul[29] }),
    .Y(_144_[29])
  );
  \$lut  #(
    .LUT(16'h5ccc),
    .WIDTH(32'h00000004)
  ) _265_ (
    .A({ acc_fir[2], acc_fir[3], A[19], _098_ }),
    .Y(shift_out[30])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _266_ (
    .A({ shift_out[30], subtract_i, _142_[30], mul[30] }),
    .Y(_144_[30])
  );
  \$lut  #(
    .LUT(16'h5ccc),
    .WIDTH(32'h00000004)
  ) _267_ (
    .A({ acc_fir[2], acc_fir[3], A[19], _099_ }),
    .Y(shift_out[31])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _268_ (
    .A({ shift_out[31], subtract_i, _142_[31], mul[31] }),
    .Y(_144_[31])
  );
  \$lut  #(
    .LUT(16'h5ccc),
    .WIDTH(32'h00000004)
  ) _269_ (
    .A({ acc_fir[2], acc_fir[3], A[19], _100_ }),
    .Y(shift_out[32])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _270_ (
    .A({ shift_out[32], subtract_i, _142_[32], mul[32] }),
    .Y(_144_[32])
  );
  \$lut  #(
    .LUT(64'hbfffffff80000000),
    .WIDTH(32'h00000006)
  ) _271_ (
    .A({ A[19], acc_fir[2], acc_fir[3], acc_fir[0], acc_fir[1], A[18] }),
    .Y(shift_out[33])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _272_ (
    .A({ shift_out[33], subtract_i, _142_[33], mul[33] }),
    .Y(_144_[33])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _273_ (
    .A({ A[19], subtract_i, _142_[34], mul[34] }),
    .Y(_144_[34])
  );
  \$lut  #(
    .LUT(16'hac53),
    .WIDTH(32'h00000004)
  ) _274_ (
    .A({ A[19], subtract_i, _142_[35], mul[35] }),
    .Y(_144_[35])
  );
  \$lut  #(
    .LUT(32'h1ee1e11e),
    .WIDTH(32'h00000005)
  ) _275_ (
    .A({ _001_, mul[36], A[19], _000_, subtract_i }),
    .Y(_078_)
  );
  \$lut  #(
    .LUT(64'h321fd301cde02cfe),
    .WIDTH(32'h00000006)
  ) _276_ (
    .A({ mul[37], _001_, mul[36], A[19], subtract_i, _000_ }),
    .Y(_079_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _277_ (
    .A(mul[0]),
    .Y(_140_[0])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _278_ (
    .A(mul[1]),
    .Y(_140_[1])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _279_ (
    .A(mul[2]),
    .Y(_140_[2])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _280_ (
    .A(mul[3]),
    .Y(_140_[3])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _281_ (
    .A(mul[4]),
    .Y(_140_[4])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _282_ (
    .A(mul[5]),
    .Y(_140_[5])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _283_ (
    .A(mul[6]),
    .Y(_140_[6])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _284_ (
    .A(mul[7]),
    .Y(_140_[7])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _285_ (
    .A(mul[8]),
    .Y(_140_[8])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _286_ (
    .A(mul[9]),
    .Y(_140_[9])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _287_ (
    .A(mul[10]),
    .Y(_140_[10])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _288_ (
    .A(mul[11]),
    .Y(_140_[11])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _289_ (
    .A(mul[12]),
    .Y(_140_[12])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _290_ (
    .A(mul[13]),
    .Y(_140_[13])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _291_ (
    .A(mul[14]),
    .Y(_140_[14])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _292_ (
    .A(mul[15]),
    .Y(_140_[15])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _293_ (
    .A(mul[16]),
    .Y(_140_[16])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _294_ (
    .A(mul[17]),
    .Y(_140_[17])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _295_ (
    .A(mul[18]),
    .Y(_140_[18])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _296_ (
    .A(mul[19]),
    .Y(_140_[19])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _297_ (
    .A(mul[20]),
    .Y(_140_[20])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _298_ (
    .A(mul[21]),
    .Y(_140_[21])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _299_ (
    .A(mul[22]),
    .Y(_140_[22])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _300_ (
    .A(mul[23]),
    .Y(_140_[23])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _301_ (
    .A(mul[24]),
    .Y(_140_[24])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _302_ (
    .A(mul[25]),
    .Y(_140_[25])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _303_ (
    .A(mul[26]),
    .Y(_140_[26])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _304_ (
    .A(mul[27]),
    .Y(_140_[27])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _305_ (
    .A(mul[28]),
    .Y(_140_[28])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _306_ (
    .A(mul[29]),
    .Y(_140_[29])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _307_ (
    .A(mul[30]),
    .Y(_140_[30])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _308_ (
    .A(mul[31]),
    .Y(_140_[31])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _309_ (
    .A(mul[32]),
    .Y(_140_[32])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _310_ (
    .A(mul[33]),
    .Y(_140_[33])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _311_ (
    .A(mul[34]),
    .Y(_140_[34])
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _312_ (
    .A(mul[35]),
    .Y(_140_[35])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:79.15-85.8" *)
  fa_1bit _313_ (
    .cin(_141_[36]),
    .g(1'h0),
    .p(1'h0),
    .sum(_000_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _314_ (
    .cin(_141_[0]),
    .cout(_141_[1]),
    .g(1'h0),
    .p(_140_[0]),
    .sum(_142_[0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _315_ (
    .cin(_141_[10]),
    .cout(_141_[11]),
    .g(1'h0),
    .p(_140_[10]),
    .sum(_142_[10])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _316_ (
    .cin(_141_[11]),
    .cout(_141_[12]),
    .g(1'h0),
    .p(_140_[11]),
    .sum(_142_[11])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _317_ (
    .cin(_141_[12]),
    .cout(_141_[13]),
    .g(1'h0),
    .p(_140_[12]),
    .sum(_142_[12])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _318_ (
    .cin(_141_[13]),
    .cout(_141_[14]),
    .g(1'h0),
    .p(_140_[13]),
    .sum(_142_[13])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _319_ (
    .cin(_141_[14]),
    .cout(_141_[15]),
    .g(1'h0),
    .p(_140_[14]),
    .sum(_142_[14])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _320_ (
    .cin(_141_[15]),
    .cout(_141_[16]),
    .g(1'h0),
    .p(_140_[15]),
    .sum(_142_[15])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _321_ (
    .cin(_141_[16]),
    .cout(_141_[17]),
    .g(1'h0),
    .p(_140_[16]),
    .sum(_142_[16])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _322_ (
    .cin(_141_[17]),
    .cout(_141_[18]),
    .g(1'h0),
    .p(_140_[17]),
    .sum(_142_[17])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _323_ (
    .cin(_141_[18]),
    .cout(_141_[19]),
    .g(1'h0),
    .p(_140_[18]),
    .sum(_142_[18])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _324_ (
    .cin(_141_[19]),
    .cout(_141_[20]),
    .g(1'h0),
    .p(_140_[19]),
    .sum(_142_[19])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _325_ (
    .cin(_141_[1]),
    .cout(_141_[2]),
    .g(1'h0),
    .p(_140_[1]),
    .sum(_142_[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _326_ (
    .cin(_141_[20]),
    .cout(_141_[21]),
    .g(1'h0),
    .p(_140_[20]),
    .sum(_142_[20])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _327_ (
    .cin(_141_[21]),
    .cout(_141_[22]),
    .g(1'h0),
    .p(_140_[21]),
    .sum(_142_[21])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _328_ (
    .cin(_141_[22]),
    .cout(_141_[23]),
    .g(1'h0),
    .p(_140_[22]),
    .sum(_142_[22])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _329_ (
    .cin(_141_[23]),
    .cout(_141_[24]),
    .g(1'h0),
    .p(_140_[23]),
    .sum(_142_[23])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _330_ (
    .cin(_141_[24]),
    .cout(_141_[25]),
    .g(1'h0),
    .p(_140_[24]),
    .sum(_142_[24])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _331_ (
    .cin(_141_[25]),
    .cout(_141_[26]),
    .g(1'h0),
    .p(_140_[25]),
    .sum(_142_[25])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _332_ (
    .cin(_141_[26]),
    .cout(_141_[27]),
    .g(1'h0),
    .p(_140_[26]),
    .sum(_142_[26])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _333_ (
    .cin(_141_[27]),
    .cout(_141_[28]),
    .g(1'h0),
    .p(_140_[27]),
    .sum(_142_[27])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _334_ (
    .cin(_141_[28]),
    .cout(_141_[29]),
    .g(1'h0),
    .p(_140_[28]),
    .sum(_142_[28])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _335_ (
    .cin(_141_[29]),
    .cout(_141_[30]),
    .g(1'h0),
    .p(_140_[29]),
    .sum(_142_[29])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _336_ (
    .cin(_141_[2]),
    .cout(_141_[3]),
    .g(1'h0),
    .p(_140_[2]),
    .sum(_142_[2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _337_ (
    .cin(_141_[30]),
    .cout(_141_[31]),
    .g(1'h0),
    .p(_140_[30]),
    .sum(_142_[30])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _338_ (
    .cin(_141_[31]),
    .cout(_141_[32]),
    .g(1'h0),
    .p(_140_[31]),
    .sum(_142_[31])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _339_ (
    .cin(_141_[32]),
    .cout(_141_[33]),
    .g(1'h0),
    .p(_140_[32]),
    .sum(_142_[32])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _340_ (
    .cin(_141_[33]),
    .cout(_141_[34]),
    .g(1'h0),
    .p(_140_[33]),
    .sum(_142_[33])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _341_ (
    .cin(_141_[34]),
    .cout(_141_[35]),
    .g(1'h0),
    .p(_140_[34]),
    .sum(_142_[34])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _342_ (
    .cin(_141_[35]),
    .cout(_141_[36]),
    .g(1'h0),
    .p(_140_[35]),
    .sum(_142_[35])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _343_ (
    .cin(_141_[3]),
    .cout(_141_[4]),
    .g(1'h0),
    .p(_140_[3]),
    .sum(_142_[3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _344_ (
    .cin(_141_[4]),
    .cout(_141_[5]),
    .g(1'h0),
    .p(_140_[4]),
    .sum(_142_[4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _345_ (
    .cin(_141_[5]),
    .cout(_141_[6]),
    .g(1'h0),
    .p(_140_[5]),
    .sum(_142_[5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _346_ (
    .cin(_141_[6]),
    .cout(_141_[7]),
    .g(1'h0),
    .p(_140_[6]),
    .sum(_142_[6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _347_ (
    .cin(_141_[7]),
    .cout(_141_[8]),
    .g(1'h0),
    .p(_140_[7]),
    .sum(_142_[7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _348_ (
    .cin(_141_[8]),
    .cout(_141_[9]),
    .g(1'h0),
    .p(_140_[8]),
    .sum(_142_[8])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _349_ (
    .cin(_141_[9]),
    .cout(_141_[10]),
    .g(1'h0),
    .p(_140_[9]),
    .sum(_142_[9])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:54.15-60.8" *)
  fa_1bit _350_ (
    .cout(_141_[0]),
    .g(1'h1),
    .p(1'h0)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:79.15-85.8" *)
  fa_1bit _351_ (
    .cin(_143_[36]),
    .g(1'h0),
    .p(1'h0),
    .sum(_001_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _352_ (
    .cin(_143_[0]),
    .cout(_143_[1]),
    .g(shift_out[0]),
    .p(_144_[0]),
    .sum(add_or_sub[0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _353_ (
    .cin(_143_[10]),
    .cout(_143_[11]),
    .g(shift_out[10]),
    .p(_144_[10]),
    .sum(add_or_sub[10])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _354_ (
    .cin(_143_[11]),
    .cout(_143_[12]),
    .g(shift_out[11]),
    .p(_144_[11]),
    .sum(add_or_sub[11])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _355_ (
    .cin(_143_[12]),
    .cout(_143_[13]),
    .g(shift_out[12]),
    .p(_144_[12]),
    .sum(add_or_sub[12])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _356_ (
    .cin(_143_[13]),
    .cout(_143_[14]),
    .g(shift_out[13]),
    .p(_144_[13]),
    .sum(add_or_sub[13])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _357_ (
    .cin(_143_[14]),
    .cout(_143_[15]),
    .g(shift_out[14]),
    .p(_144_[14]),
    .sum(add_or_sub[14])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _358_ (
    .cin(_143_[15]),
    .cout(_143_[16]),
    .g(shift_out[15]),
    .p(_144_[15]),
    .sum(add_or_sub[15])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _359_ (
    .cin(_143_[16]),
    .cout(_143_[17]),
    .g(shift_out[16]),
    .p(_144_[16]),
    .sum(add_or_sub[16])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _360_ (
    .cin(_143_[17]),
    .cout(_143_[18]),
    .g(shift_out[17]),
    .p(_144_[17]),
    .sum(add_or_sub[17])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _361_ (
    .cin(_143_[18]),
    .cout(_143_[19]),
    .g(shift_out[18]),
    .p(_144_[18]),
    .sum(add_or_sub[18])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _362_ (
    .cin(_143_[19]),
    .cout(_143_[20]),
    .g(shift_out[19]),
    .p(_144_[19]),
    .sum(add_or_sub[19])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _363_ (
    .cin(_143_[1]),
    .cout(_143_[2]),
    .g(shift_out[1]),
    .p(_144_[1]),
    .sum(add_or_sub[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _364_ (
    .cin(_143_[20]),
    .cout(_143_[21]),
    .g(shift_out[20]),
    .p(_144_[20]),
    .sum(add_or_sub[20])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _365_ (
    .cin(_143_[21]),
    .cout(_143_[22]),
    .g(shift_out[21]),
    .p(_144_[21]),
    .sum(add_or_sub[21])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _366_ (
    .cin(_143_[22]),
    .cout(_143_[23]),
    .g(shift_out[22]),
    .p(_144_[22]),
    .sum(add_or_sub[22])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _367_ (
    .cin(_143_[23]),
    .cout(_143_[24]),
    .g(shift_out[23]),
    .p(_144_[23]),
    .sum(add_or_sub[23])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _368_ (
    .cin(_143_[24]),
    .cout(_143_[25]),
    .g(shift_out[24]),
    .p(_144_[24]),
    .sum(add_or_sub[24])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _369_ (
    .cin(_143_[25]),
    .cout(_143_[26]),
    .g(shift_out[25]),
    .p(_144_[25]),
    .sum(add_or_sub[25])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _370_ (
    .cin(_143_[26]),
    .cout(_143_[27]),
    .g(shift_out[26]),
    .p(_144_[26]),
    .sum(add_or_sub[26])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _371_ (
    .cin(_143_[27]),
    .cout(_143_[28]),
    .g(shift_out[27]),
    .p(_144_[27]),
    .sum(add_or_sub[27])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _372_ (
    .cin(_143_[28]),
    .cout(_143_[29]),
    .g(shift_out[28]),
    .p(_144_[28]),
    .sum(add_or_sub[28])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _373_ (
    .cin(_143_[29]),
    .cout(_143_[30]),
    .g(shift_out[29]),
    .p(_144_[29]),
    .sum(add_or_sub[29])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _374_ (
    .cin(_143_[2]),
    .cout(_143_[3]),
    .g(shift_out[2]),
    .p(_144_[2]),
    .sum(add_or_sub[2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _375_ (
    .cin(_143_[30]),
    .cout(_143_[31]),
    .g(shift_out[30]),
    .p(_144_[30]),
    .sum(add_or_sub[30])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _376_ (
    .cin(_143_[31]),
    .cout(_143_[32]),
    .g(shift_out[31]),
    .p(_144_[31]),
    .sum(add_or_sub[31])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _377_ (
    .cin(_143_[32]),
    .cout(_143_[33]),
    .g(shift_out[32]),
    .p(_144_[32]),
    .sum(add_or_sub[32])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _378_ (
    .cin(_143_[33]),
    .cout(_143_[34]),
    .g(shift_out[33]),
    .p(_144_[33]),
    .sum(add_or_sub[33])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _379_ (
    .cin(_143_[34]),
    .cout(_143_[35]),
    .g(A[19]),
    .p(_144_[34]),
    .sum(add_or_sub[34])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _380_ (
    .cin(_143_[35]),
    .cout(_143_[36]),
    .g(A[19]),
    .p(_144_[35]),
    .sum(add_or_sub[35])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _381_ (
    .cin(_143_[3]),
    .cout(_143_[4]),
    .g(shift_out[3]),
    .p(_144_[3]),
    .sum(add_or_sub[3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _382_ (
    .cin(_143_[4]),
    .cout(_143_[5]),
    .g(shift_out[4]),
    .p(_144_[4]),
    .sum(add_or_sub[4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _383_ (
    .cin(_143_[5]),
    .cout(_143_[6]),
    .g(shift_out[5]),
    .p(_144_[5]),
    .sum(add_or_sub[5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _384_ (
    .cin(_143_[6]),
    .cout(_143_[7]),
    .g(shift_out[6]),
    .p(_144_[6]),
    .sum(add_or_sub[6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _385_ (
    .cin(_143_[7]),
    .cout(_143_[8]),
    .g(shift_out[7]),
    .p(_144_[7]),
    .sum(add_or_sub[7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _386_ (
    .cin(_143_[8]),
    .cout(_143_[9]),
    .g(shift_out[8]),
    .p(_144_[8]),
    .sum(add_or_sub[8])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:66.12-72.4" *)
  fa_1bit _387_ (
    .cin(_143_[9]),
    .cout(_143_[10]),
    .g(shift_out[9]),
    .p(_144_[9]),
    .sum(add_or_sub[9])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:25|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v:54.15-60.8" *)
  fa_1bit _388_ (
    .cout(_143_[0]),
    .g(1'h1),
    .p(1'h0)
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/dsp_add_shifted_input_to_the_mul_coeff0_output.sv:20|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v:255.6-259.5|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v:24.31-39.6|/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v:43.7-62.6" *)
  (* valid_map = 32'h00000001 *)
  RS_DSP_MULT #(
    .MODE_BITS(84'h000000000000000000000)
  ) _389_ (
    .a(20'hfaaa1),
    .b(B),
    .feedback(3'h0),
    .unsigned_a(1'h1),
    .unsigned_b(1'h1),
    .z(mul)
  );
  assign _002_ = P[0];
  assign _003_ = P[1];
  assign _004_ = P[2];
  assign _005_ = P[3];
  assign _006_ = P[4];
  assign _007_ = P[5];
  assign _008_ = P[6];
  assign _009_ = P[7];
  assign _010_ = P[8];
  assign _011_ = P[9];
  assign _012_ = P[10];
  assign _013_ = P[11];
  assign _014_ = P[12];
  assign _015_ = P[13];
  assign _016_ = P[14];
  assign _017_ = P[15];
  assign _018_ = P[16];
  assign _019_ = P[17];
  assign _020_ = P[18];
  assign _021_ = P[19];
  assign _022_ = P[20];
  assign _023_ = P[21];
  assign _024_ = P[22];
  assign _025_ = P[23];
  assign _026_ = P[24];
  assign _027_ = P[25];
  assign _028_ = P[26];
  assign _029_ = P[27];
  assign _030_ = P[28];
  assign _031_ = P[29];
  assign _032_ = P[30];
  assign _033_ = P[31];
  assign _034_ = P[32];
  assign _035_ = P[33];
  assign _036_ = P[34];
  assign _037_ = P[35];
  assign _038_ = P[36];
  assign _039_ = P[37];
  assign _040_ = P[0];
  assign _041_ = P[1];
  assign _042_ = P[2];
  assign _043_ = P[3];
  assign _044_ = P[4];
  assign _045_ = P[5];
  assign _046_ = P[6];
  assign _047_ = P[7];
  assign _048_ = P[8];
  assign _049_ = P[9];
  assign _050_ = P[10];
  assign _051_ = P[11];
  assign _052_ = P[12];
  assign _053_ = P[13];
  assign _054_ = P[14];
  assign _055_ = P[15];
  assign _056_ = P[16];
  assign _057_ = P[17];
  assign _058_ = P[18];
  assign _059_ = P[19];
  assign _060_ = P[20];
  assign _061_ = P[21];
  assign _062_ = P[22];
  assign _063_ = P[23];
  assign _064_ = P[24];
  assign _065_ = P[25];
  assign _066_ = P[26];
  assign _067_ = P[27];
  assign _068_ = P[28];
  assign _069_ = P[29];
  assign _070_ = P[30];
  assign _071_ = P[31];
  assign _072_ = P[32];
  assign _073_ = P[33];
  assign _074_ = P[34];
  assign _075_ = P[35];
  assign _076_ = P[36];
  assign _077_ = P[37];
  assign _102_ = P[0];
  assign _103_ = P[1];
  assign _104_ = P[2];
  assign _105_ = P[3];
  assign _106_ = P[4];
  assign _107_ = P[5];
  assign _108_ = P[6];
  assign _109_ = P[7];
  assign _110_ = P[8];
  assign _111_ = P[9];
  assign _112_ = P[10];
  assign _113_ = P[11];
  assign _114_ = P[12];
  assign _115_ = P[13];
  assign _116_ = P[14];
  assign _117_ = P[15];
  assign _118_ = P[16];
  assign _119_ = P[17];
  assign _120_ = P[18];
  assign _121_ = P[19];
  assign _122_ = P[20];
  assign _123_ = P[21];
  assign _124_ = P[22];
  assign _125_ = P[23];
  assign _126_ = P[24];
  assign _127_ = P[25];
  assign _128_ = P[26];
  assign _129_ = P[27];
  assign _130_ = P[28];
  assign _131_ = P[29];
  assign _132_ = P[30];
  assign _133_ = P[31];
  assign _134_ = P[32];
  assign _135_ = P[33];
  assign _136_ = P[34];
  assign _137_ = P[35];
  assign _138_ = P[36];
  assign _139_ = P[37];
  assign shift_out[37:34] = { A[19], A[19], A[19], A[19] };
endmodule
