
embarcados_aula_freeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ceb4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f98  0800d098  0800d098  0000e098  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e030  0800e030  000105d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e030  0800e030  0000f030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e038  0800e038  000105d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e038  0800e038  0000f038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e03c  0800e03c  0000f03c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000005d8  20000000  0800e040  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007354  200005d8  0800e618  000105d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000792c  0800e618  0001092c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000105d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000296c1  00000000  00000000  00010608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005385  00000000  00000000  00039cc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001db8  00000000  00000000  0003f050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001652  00000000  00000000  00040e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005235  00000000  00000000  0004245a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022d45  00000000  00000000  0004768f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb13b  00000000  00000000  0006a3d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  0015550f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008e80  00000000  00000000  001555c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0015e448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00002a3a  00000000  00000000  0015e4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000138  00000000  00000000  00160ef6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200005d8 	.word	0x200005d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d07c 	.word	0x0800d07c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200005dc 	.word	0x200005dc
 800021c:	0800d07c 	.word	0x0800d07c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <HAL_UART_TxCpltCallback>:
    char data = huart->Instance->RDR;
    xQueueSendFromISR(uart_rx_q, &data, &pxHigherPriorityTaskWoken);
    portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
    BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(sem_tx_uart, &pxHigherPriorityTaskWoken);
 8000f94:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <HAL_UART_TxCpltCallback+0x3c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f107 020c 	add.w	r2, r7, #12
 8000f9c:	4611      	mov	r1, r2
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f006 fca8 	bl	80078f4 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d007      	beq.n	8000fba <HAL_UART_TxCpltCallback+0x32>
 8000faa:	4b07      	ldr	r3, [pc, #28]	@ (8000fc8 <HAL_UART_TxCpltCallback+0x40>)
 8000fac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	f3bf 8f4f 	dsb	sy
 8000fb6:	f3bf 8f6f 	isb	sy
}
 8000fba:	bf00      	nop
 8000fbc:	3710      	adds	r7, #16
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	200008c4 	.word	0x200008c4
 8000fc8:	e000ed04 	.word	0xe000ed04
 8000fcc:	00000000 	.word	0x00000000

08000fd0 <adc_task>:

BaseType_t UART_RX_RTOS(char *pData, TickType_t timeout) {
    return xQueueReceive(uart_rx_q, pData, timeout);
}

void adc_task(void *param) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	f5ad 6d62 	sub.w	sp, sp, #3616	@ 0xe20
 8000fd6:	af02      	add	r7, sp, #8
 8000fd8:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8000fdc:	f6a3 6314 	subw	r3, r3, #3604	@ 0xe14
 8000fe0:	6018      	str	r0, [r3, #0]
    uint16_t adcBuffer[256];
    float ReIm[256 * 2];
    float mod[256];
    // uint32_t count = 0;

    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcBuffer, 256);
 8000fe2:	f507 6341 	add.w	r3, r7, #3088	@ 0xc10
 8000fe6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fea:	4619      	mov	r1, r3
 8000fec:	485a      	ldr	r0, [pc, #360]	@ (8001158 <adc_task+0x188>)
 8000fee:	f001 fb4f 	bl	8002690 <HAL_ADC_Start_DMA>
    HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1,
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ffa:	4a58      	ldr	r2, [pc, #352]	@ (800115c <adc_task+0x18c>)
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4858      	ldr	r0, [pc, #352]	@ (8001160 <adc_task+0x190>)
 8001000:	f002 fae4 	bl	80035cc <HAL_DAC_Start_DMA>
                      (const uint32_t *)sin_wave_3rd_harmonic, 256,
                      DAC_ALIGN_12B_R);

    HAL_TIM_Base_Start(&htim2);
 8001004:	4857      	ldr	r0, [pc, #348]	@ (8001164 <adc_task+0x194>)
 8001006:	f004 fb69 	bl	80056dc <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start(&htim3);
 800100a:	4857      	ldr	r0, [pc, #348]	@ (8001168 <adc_task+0x198>)
 800100c:	f004 fb66 	bl	80056dc <HAL_TIM_Base_Start>

    while (1) {
        xSemaphoreTake(sem_adc, portMAX_DELAY);
 8001010:	4b56      	ldr	r3, [pc, #344]	@ (800116c <adc_task+0x19c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f04f 31ff 	mov.w	r1, #4294967295
 8001018:	4618      	mov	r0, r3
 800101a:	f006 fcfb 	bl	8007a14 <xQueueSemaphoreTake>

        // volatile TickType_t start = xTaskGetTickCount();

        int k = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	f8c7 3e14 	str.w	r3, [r7, #3604]	@ 0xe14
        for (int i = 0; i < 256; i++) {
 8001024:	2300      	movs	r3, #0
 8001026:	f8c7 3e10 	str.w	r3, [r7, #3600]	@ 0xe10
 800102a:	e02f      	b.n	800108c <adc_task+0xbc>
            ReIm[k] = (float)adcBuffer[i] * 0.0008056640625f;
 800102c:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8001030:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8001034:	f8d7 2e10 	ldr.w	r2, [r7, #3600]	@ 0xe10
 8001038:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800103c:	ee07 3a90 	vmov	s15, r3
 8001040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001044:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001170 <adc_task+0x1a0>
 8001048:	ee67 7a87 	vmul.f32	s15, s15, s14
 800104c:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8001050:	f6a3 2208 	subw	r2, r3, #2568	@ 0xa08
 8001054:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	@ 0xe14
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	4413      	add	r3, r2
 800105c:	edc3 7a00 	vstr	s15, [r3]
            ReIm[k + 1] = 0.0;
 8001060:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	@ 0xe14
 8001064:	3301      	adds	r3, #1
 8001066:	f607 6218 	addw	r2, r7, #3608	@ 0xe18
 800106a:	f6a2 2208 	subw	r2, r2, #2568	@ 0xa08
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	4413      	add	r3, r2
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
            k += 2;
 8001078:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	@ 0xe14
 800107c:	3302      	adds	r3, #2
 800107e:	f8c7 3e14 	str.w	r3, [r7, #3604]	@ 0xe14
        for (int i = 0; i < 256; i++) {
 8001082:	f8d7 3e10 	ldr.w	r3, [r7, #3600]	@ 0xe10
 8001086:	3301      	adds	r3, #1
 8001088:	f8c7 3e10 	str.w	r3, [r7, #3600]	@ 0xe10
 800108c:	f8d7 3e10 	ldr.w	r3, [r7, #3600]	@ 0xe10
 8001090:	2bff      	cmp	r3, #255	@ 0xff
 8001092:	ddcb      	ble.n	800102c <adc_task+0x5c>
        }

        arm_cfft_f32(&arm_cfft_sR_f32_len256, ReIm, 0, 1);
 8001094:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 8001098:	2301      	movs	r3, #1
 800109a:	2200      	movs	r2, #0
 800109c:	4835      	ldr	r0, [pc, #212]	@ (8001174 <adc_task+0x1a4>)
 800109e:	f008 fcb9 	bl	8009a14 <arm_cfft_f32>
        arm_cmplx_mag_f32(ReIm, mod, 256);
 80010a2:	f107 0110 	add.w	r1, r7, #16
 80010a6:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80010aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010ae:	4618      	mov	r0, r3
 80010b0:	f008 fd48 	bl	8009b44 <arm_cmplx_mag_f32>
        arm_scale_f32(mod, 0.0078125, mod, 128);
 80010b4:	f107 0110 	add.w	r1, r7, #16
 80010b8:	f107 0310 	add.w	r3, r7, #16
 80010bc:	2280      	movs	r2, #128	@ 0x80
 80010be:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 8001178 <adc_task+0x1a8>
 80010c2:	4618      	mov	r0, r3
 80010c4:	f008 fe62 	bl	8009d8c <arm_scale_f32>
        mod[0] = mod[0] * 0.5;
 80010c8:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 80010cc:	f6a3 6308 	subw	r3, r3, #3592	@ 0xe08
 80010d0:	edd3 7a00 	vldr	s15, [r3]
 80010d4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80010d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010dc:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 80010e0:	f6a3 6308 	subw	r3, r3, #3592	@ 0xe08
 80010e4:	edc3 7a00 	vstr	s15, [r3]

        volatile float fund_phase = atan2f(ReIm[3], ReIm[2]) * 180 /
 80010e8:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 80010ec:	f6a3 2308 	subw	r3, r3, #2568	@ 0xa08
 80010f0:	edd3 7a03 	vldr	s15, [r3, #12]
 80010f4:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 80010f8:	f6a3 2308 	subw	r3, r3, #2568	@ 0xa08
 80010fc:	ed93 7a02 	vldr	s14, [r3, #8]
 8001100:	eef0 0a47 	vmov.f32	s1, s14
 8001104:	eeb0 0a67 	vmov.f32	s0, s15
 8001108:	f00b fe18 	bl	800cd3c <atan2f>
 800110c:	eef0 7a40 	vmov.f32	s15, s0
 8001110:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800117c <adc_task+0x1ac>
 8001114:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001118:	ee17 0a90 	vmov	r0, s15
 800111c:	f7ff fa3c 	bl	8000598 <__aeabi_f2d>
 8001120:	a30b      	add	r3, pc, #44	@ (adr r3, 8001150 <adc_task+0x180>)
 8001122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001126:	f7ff fbb9 	bl	800089c <__aeabi_ddiv>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	4610      	mov	r0, r2
 8001130:	4619      	mov	r1, r3
 8001132:	f7ff fd61 	bl	8000bf8 <__aeabi_d2f>
 8001136:	4602      	mov	r2, r0
 8001138:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 800113c:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 8001140:	601a      	str	r2, [r3, #0]
                                    M_PI;  // Fase R da harmonica fundamental
        (void)fund_phase;
 8001142:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8001146:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 800114a:	681b      	ldr	r3, [r3, #0]
    while (1) {
 800114c:	e760      	b.n	8001010 <adc_task+0x40>
 800114e:	bf00      	nop
 8001150:	54442d18 	.word	0x54442d18
 8001154:	400921fb 	.word	0x400921fb
 8001158:	200005f4 	.word	0x200005f4
 800115c:	20000200 	.word	0x20000200
 8001160:	200006c0 	.word	0x200006c0
 8001164:	20000828 	.word	0x20000828
 8001168:	20000874 	.word	0x20000874
 800116c:	200008c8 	.word	0x200008c8
 8001170:	3a533333 	.word	0x3a533333
 8001174:	0800d104 	.word	0x0800d104
 8001178:	3c000000 	.word	0x3c000000
 800117c:	43340000 	.word	0x43340000

08001180 <HAL_ADC_ConvCpltCallback>:
        // volatile TickType_t stop = xTaskGetTickCount();
        //(void)fund_phase;
    }
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
    portBASE_TYPE pxHigherPriorityTaskWoken = pdFALSE;
 8001188:	2300      	movs	r3, #0
 800118a:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(sem_adc, &pxHigherPriorityTaskWoken);
 800118c:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <HAL_ADC_ConvCpltCallback+0x3c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f107 020c 	add.w	r2, r7, #12
 8001194:	4611      	mov	r1, r2
 8001196:	4618      	mov	r0, r3
 8001198:	f006 fbac 	bl	80078f4 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d007      	beq.n	80011b2 <HAL_ADC_ConvCpltCallback+0x32>
 80011a2:	4b07      	ldr	r3, [pc, #28]	@ (80011c0 <HAL_ADC_ConvCpltCallback+0x40>)
 80011a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	f3bf 8f4f 	dsb	sy
 80011ae:	f3bf 8f6f 	isb	sy
}
 80011b2:	bf00      	nop
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200008c8 	.word	0x200008c8
 80011c0:	e000ed04 	.word	0xe000ed04

080011c4 <HAL_DAC_ConvCpltCallbackCh1>:

volatile int dac_counter = 0;
volatile int flag = 0;
void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hadc) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af02      	add	r7, sp, #8
 80011ca:	6078      	str	r0, [r7, #4]
#if 1
    dac_counter++;
 80011cc:	4b1b      	ldr	r3, [pc, #108]	@ (800123c <HAL_DAC_ConvCpltCallbackCh1+0x78>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	3301      	adds	r3, #1
 80011d2:	4a1a      	ldr	r2, [pc, #104]	@ (800123c <HAL_DAC_ConvCpltCallbackCh1+0x78>)
 80011d4:	6013      	str	r3, [r2, #0]
    if (dac_counter >= 120) {
 80011d6:	4b19      	ldr	r3, [pc, #100]	@ (800123c <HAL_DAC_ConvCpltCallbackCh1+0x78>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2b77      	cmp	r3, #119	@ 0x77
 80011dc:	dd29      	ble.n	8001232 <HAL_DAC_ConvCpltCallbackCh1+0x6e>
        dac_counter = 0;
 80011de:	4b17      	ldr	r3, [pc, #92]	@ (800123c <HAL_DAC_ConvCpltCallbackCh1+0x78>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
        HAL_TIM_Base_Stop(&htim2);
 80011e4:	4816      	ldr	r0, [pc, #88]	@ (8001240 <HAL_DAC_ConvCpltCallbackCh1+0x7c>)
 80011e6:	f004 fadb 	bl	80057a0 <HAL_TIM_Base_Stop>
        HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80011ea:	2100      	movs	r1, #0
 80011ec:	4815      	ldr	r0, [pc, #84]	@ (8001244 <HAL_DAC_ConvCpltCallbackCh1+0x80>)
 80011ee:	f002 fac1 	bl	8003774 <HAL_DAC_Stop_DMA>

        if (flag == 0) {
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <HAL_DAC_ConvCpltCallbackCh1+0x84>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d10c      	bne.n	8001214 <HAL_DAC_ConvCpltCallbackCh1+0x50>
            HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1,
 80011fa:	2300      	movs	r3, #0
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001202:	4a12      	ldr	r2, [pc, #72]	@ (800124c <HAL_DAC_ConvCpltCallbackCh1+0x88>)
 8001204:	2100      	movs	r1, #0
 8001206:	480f      	ldr	r0, [pc, #60]	@ (8001244 <HAL_DAC_ConvCpltCallbackCh1+0x80>)
 8001208:	f002 f9e0 	bl	80035cc <HAL_DAC_Start_DMA>
                              (uint32_t *)sin_wave_3rd_harmonic, 256,
                              DAC_ALIGN_12B_R);
            flag = 1;
 800120c:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <HAL_DAC_ConvCpltCallbackCh1+0x84>)
 800120e:	2201      	movs	r2, #1
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	e00b      	b.n	800122c <HAL_DAC_ConvCpltCallbackCh1+0x68>
        } else {
            HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)sin_wave, 256,
 8001214:	2300      	movs	r3, #0
 8001216:	9300      	str	r3, [sp, #0]
 8001218:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800121c:	4a0c      	ldr	r2, [pc, #48]	@ (8001250 <HAL_DAC_ConvCpltCallbackCh1+0x8c>)
 800121e:	2100      	movs	r1, #0
 8001220:	4808      	ldr	r0, [pc, #32]	@ (8001244 <HAL_DAC_ConvCpltCallbackCh1+0x80>)
 8001222:	f002 f9d3 	bl	80035cc <HAL_DAC_Start_DMA>
                              DAC_ALIGN_12B_R);
            flag = 0;
 8001226:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <HAL_DAC_ConvCpltCallbackCh1+0x84>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
        }
        HAL_TIM_Base_Start(&htim2);
 800122c:	4804      	ldr	r0, [pc, #16]	@ (8001240 <HAL_DAC_ConvCpltCallbackCh1+0x7c>)
 800122e:	f004 fa55 	bl	80056dc <HAL_TIM_Base_Start>
    }
#endif
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	200008d0 	.word	0x200008d0
 8001240:	20000828 	.word	0x20000828
 8001244:	200006c0 	.word	0x200006c0
 8001248:	200008d4 	.word	0x200008d4
 800124c:	20000200 	.word	0x20000200
 8001250:	20000000 	.word	0x20000000

08001254 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001254:	b5b0      	push	{r4, r5, r7, lr}
 8001256:	b088      	sub	sp, #32
 8001258:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800125a:	f000 fe40 	bl	8001ede <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800125e:	f000 f853 	bl	8001308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001262:	f000 fa71 	bl	8001748 <MX_GPIO_Init>
  MX_DMA_Init();
 8001266:	f000 fa29 	bl	80016bc <MX_DMA_Init>
  MX_ADC1_Init();
 800126a:	f000 f88d 	bl	8001388 <MX_ADC1_Init>
  MX_TIM3_Init();
 800126e:	f000 f9d7 	bl	8001620 <MX_TIM3_Init>
  MX_DAC1_Init();
 8001272:	f000 f903 	bl	800147c <MX_DAC1_Init>
  MX_TIM2_Init();
 8001276:	f000 f985 	bl	8001584 <MX_TIM2_Init>
  MX_LPUART1_UART_Init();
 800127a:	f000 f939 	bl	80014f0 <MX_LPUART1_UART_Init>
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
    /* add semaphores, ... */

    sem_tx_uart = xSemaphoreCreateBinary();
 800127e:	2203      	movs	r2, #3
 8001280:	2100      	movs	r1, #0
 8001282:	2001      	movs	r0, #1
 8001284:	f006 fae0 	bl	8007848 <xQueueGenericCreate>
 8001288:	4603      	mov	r3, r0
 800128a:	4a18      	ldr	r2, [pc, #96]	@ (80012ec <main+0x98>)
 800128c:	6013      	str	r3, [r2, #0]
    sem_adc = xSemaphoreCreateBinary();
 800128e:	2203      	movs	r2, #3
 8001290:	2100      	movs	r1, #0
 8001292:	2001      	movs	r0, #1
 8001294:	f006 fad8 	bl	8007848 <xQueueGenericCreate>
 8001298:	4603      	mov	r3, r0
 800129a:	4a15      	ldr	r2, [pc, #84]	@ (80012f0 <main+0x9c>)
 800129c:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
    /* add queues, ... */

    uart_rx_q = xQueueCreate(32, sizeof(char));
 800129e:	2200      	movs	r2, #0
 80012a0:	2101      	movs	r1, #1
 80012a2:	2020      	movs	r0, #32
 80012a4:	f006 fad0 	bl	8007848 <xQueueGenericCreate>
 80012a8:	4603      	mov	r3, r0
 80012aa:	4a12      	ldr	r2, [pc, #72]	@ (80012f4 <main+0xa0>)
 80012ac:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80012ae:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <main+0xa4>)
 80012b0:	1d3c      	adds	r4, r7, #4
 80012b2:	461d      	mov	r5, r3
 80012b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012b8:	682b      	ldr	r3, [r5, #0]
 80012ba:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80012bc:	1d3b      	adds	r3, r7, #4
 80012be:	2100      	movs	r1, #0
 80012c0:	4618      	mov	r0, r3
 80012c2:	f006 f968 	bl	8007596 <osThreadCreate>
 80012c6:	4603      	mov	r3, r0
 80012c8:	4a0c      	ldr	r2, [pc, #48]	@ (80012fc <main+0xa8>)
 80012ca:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

    /* CRIADO COM BASE NA FUNO terminal_task  */
    //(void)xTaskCreate(terminal_task, "Console", 256, NULL, 3, NULL);
    (void)xTaskCreate(adc_task, "ADC", 2048, NULL, 6, NULL);
 80012cc:	2300      	movs	r3, #0
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	2306      	movs	r3, #6
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	2300      	movs	r3, #0
 80012d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012da:	4909      	ldr	r1, [pc, #36]	@ (8001300 <main+0xac>)
 80012dc:	4809      	ldr	r0, [pc, #36]	@ (8001304 <main+0xb0>)
 80012de:	f006 fd29 	bl	8007d34 <xTaskCreate>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80012e2:	f006 f951 	bl	8007588 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1) {
 80012e6:	bf00      	nop
 80012e8:	e7fd      	b.n	80012e6 <main+0x92>
 80012ea:	bf00      	nop
 80012ec:	200008c4 	.word	0x200008c4
 80012f0:	200008c8 	.word	0x200008c8
 80012f4:	200008cc 	.word	0x200008cc
 80012f8:	0800d0a8 	.word	0x0800d0a8
 80012fc:	200008c0 	.word	0x200008c0
 8001300:	0800d098 	.word	0x0800d098
 8001304:	08000fd1 	.word	0x08000fd1

08001308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b094      	sub	sp, #80	@ 0x50
 800130c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800130e:	f107 0318 	add.w	r3, r7, #24
 8001312:	2238      	movs	r2, #56	@ 0x38
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f009 fd99 	bl	800ae4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
 8001328:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800132a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800132e:	f003 f979 	bl	8004624 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001332:	2302      	movs	r3, #2
 8001334:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001336:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800133a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800133c:	2340      	movs	r3, #64	@ 0x40
 800133e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001340:	2300      	movs	r3, #0
 8001342:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001344:	f107 0318 	add.w	r3, r7, #24
 8001348:	4618      	mov	r0, r3
 800134a:	f003 fa1f 	bl	800478c <HAL_RCC_OscConfig>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001354:	f000 fa2a 	bl	80017ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001358:	230f      	movs	r3, #15
 800135a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800135c:	2301      	movs	r3, #1
 800135e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001364:	2300      	movs	r3, #0
 8001366:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800136c:	1d3b      	adds	r3, r7, #4
 800136e:	2100      	movs	r1, #0
 8001370:	4618      	mov	r0, r3
 8001372:	f003 fd1d 	bl	8004db0 <HAL_RCC_ClockConfig>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800137c:	f000 fa16 	bl	80017ac <Error_Handler>
  }
}
 8001380:	bf00      	nop
 8001382:	3750      	adds	r7, #80	@ 0x50
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08c      	sub	sp, #48	@ 0x30
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800138e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800139a:	1d3b      	adds	r3, r7, #4
 800139c:	2220      	movs	r2, #32
 800139e:	2100      	movs	r1, #0
 80013a0:	4618      	mov	r0, r3
 80013a2:	f009 fd54 	bl	800ae4e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013a6:	4b33      	ldr	r3, [pc, #204]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013a8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80013ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013ae:	4b31      	ldr	r3, [pc, #196]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013b0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013bc:	4b2d      	ldr	r3, [pc, #180]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013be:	2200      	movs	r2, #0
 80013c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80013c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013ce:	4b29      	ldr	r3, [pc, #164]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013d0:	2204      	movs	r2, #4
 80013d2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013d4:	4b27      	ldr	r3, [pc, #156]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013da:	4b26      	ldr	r3, [pc, #152]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013dc:	2200      	movs	r2, #0
 80013de:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80013e0:	4b24      	ldr	r3, [pc, #144]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013e6:	4b23      	ldr	r3, [pc, #140]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 80013ee:	4b21      	ldr	r3, [pc, #132]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013f0:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 80013f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80013f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <MX_ADC1_Init+0xec>)
 80013f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013fc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80013fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001474 <MX_ADC1_Init+0xec>)
 8001400:	2201      	movs	r2, #1
 8001402:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001406:	4b1b      	ldr	r3, [pc, #108]	@ (8001474 <MX_ADC1_Init+0xec>)
 8001408:	2200      	movs	r2, #0
 800140a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800140c:	4b19      	ldr	r3, [pc, #100]	@ (8001474 <MX_ADC1_Init+0xec>)
 800140e:	2200      	movs	r2, #0
 8001410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001414:	4817      	ldr	r0, [pc, #92]	@ (8001474 <MX_ADC1_Init+0xec>)
 8001416:	f000 ffb7 	bl	8002388 <HAL_ADC_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001420:	f000 f9c4 	bl	80017ac <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001424:	2300      	movs	r3, #0
 8001426:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001428:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800142c:	4619      	mov	r1, r3
 800142e:	4811      	ldr	r0, [pc, #68]	@ (8001474 <MX_ADC1_Init+0xec>)
 8001430:	f001 ff26 	bl	8003280 <HAL_ADCEx_MultiModeConfigChannel>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800143a:	f000 f9b7 	bl	80017ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800143e:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <MX_ADC1_Init+0xf0>)
 8001440:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001442:	2306      	movs	r3, #6
 8001444:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800144a:	237f      	movs	r3, #127	@ 0x7f
 800144c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800144e:	2304      	movs	r3, #4
 8001450:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001456:	1d3b      	adds	r3, r7, #4
 8001458:	4619      	mov	r1, r3
 800145a:	4806      	ldr	r0, [pc, #24]	@ (8001474 <MX_ADC1_Init+0xec>)
 800145c:	f001 f9e0 	bl	8002820 <HAL_ADC_ConfigChannel>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001466:	f000 f9a1 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800146a:	bf00      	nop
 800146c:	3730      	adds	r7, #48	@ 0x30
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	200005f4 	.word	0x200005f4
 8001478:	04300002 	.word	0x04300002

0800147c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08c      	sub	sp, #48	@ 0x30
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001482:	463b      	mov	r3, r7
 8001484:	2230      	movs	r2, #48	@ 0x30
 8001486:	2100      	movs	r1, #0
 8001488:	4618      	mov	r0, r3
 800148a:	f009 fce0 	bl	800ae4e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800148e:	4b16      	ldr	r3, [pc, #88]	@ (80014e8 <MX_DAC1_Init+0x6c>)
 8001490:	4a16      	ldr	r2, [pc, #88]	@ (80014ec <MX_DAC1_Init+0x70>)
 8001492:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001494:	4814      	ldr	r0, [pc, #80]	@ (80014e8 <MX_DAC1_Init+0x6c>)
 8001496:	f002 f877 	bl	8003588 <HAL_DAC_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80014a0:	f000 f984 	bl	80017ac <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80014a4:	2302      	movs	r3, #2
 80014a6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80014a8:	2300      	movs	r3, #0
 80014aa:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80014ac:	2300      	movs	r3, #0
 80014ae:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80014b0:	2300      	movs	r3, #0
 80014b2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80014b4:	2312      	movs	r3, #18
 80014b6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80014b8:	2300      	movs	r3, #0
 80014ba:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80014bc:	2300      	movs	r3, #0
 80014be:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 80014c0:	2304      	movs	r3, #4
 80014c2:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80014c8:	463b      	mov	r3, r7
 80014ca:	2200      	movs	r2, #0
 80014cc:	4619      	mov	r1, r3
 80014ce:	4806      	ldr	r0, [pc, #24]	@ (80014e8 <MX_DAC1_Init+0x6c>)
 80014d0:	f002 f9b2 	bl	8003838 <HAL_DAC_ConfigChannel>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80014da:	f000 f967 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80014de:	bf00      	nop
 80014e0:	3730      	adds	r7, #48	@ 0x30
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200006c0 	.word	0x200006c0
 80014ec:	50000800 	.word	0x50000800

080014f0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80014f4:	4b21      	ldr	r3, [pc, #132]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 80014f6:	4a22      	ldr	r2, [pc, #136]	@ (8001580 <MX_LPUART1_UART_Init+0x90>)
 80014f8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80014fa:	4b20      	ldr	r3, [pc, #128]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 80014fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001500:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001502:	4b1e      	ldr	r3, [pc, #120]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001508:	4b1c      	ldr	r3, [pc, #112]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 800150a:	2200      	movs	r2, #0
 800150c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800150e:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001514:	4b19      	ldr	r3, [pc, #100]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 8001516:	220c      	movs	r2, #12
 8001518:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151a:	4b18      	ldr	r3, [pc, #96]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001520:	4b16      	ldr	r3, [pc, #88]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 8001522:	2200      	movs	r2, #0
 8001524:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001526:	4b15      	ldr	r3, [pc, #84]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 8001528:	2200      	movs	r2, #0
 800152a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800152c:	4b13      	ldr	r3, [pc, #76]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 800152e:	2200      	movs	r2, #0
 8001530:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001532:	4812      	ldr	r0, [pc, #72]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 8001534:	f004 fe38 	bl	80061a8 <HAL_UART_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800153e:	f000 f935 	bl	80017ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001542:	2100      	movs	r1, #0
 8001544:	480d      	ldr	r0, [pc, #52]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 8001546:	f005 ff3c 	bl	80073c2 <HAL_UARTEx_SetTxFifoThreshold>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001550:	f000 f92c 	bl	80017ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001554:	2100      	movs	r1, #0
 8001556:	4809      	ldr	r0, [pc, #36]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 8001558:	f005 ff71 	bl	800743e <HAL_UARTEx_SetRxFifoThreshold>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001562:	f000 f923 	bl	80017ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001566:	4805      	ldr	r0, [pc, #20]	@ (800157c <MX_LPUART1_UART_Init+0x8c>)
 8001568:	f005 fef2 	bl	8007350 <HAL_UARTEx_DisableFifoMode>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001572:	f000 f91b 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000734 	.word	0x20000734
 8001580:	40008000 	.word	0x40008000

08001584 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800158a:	f107 0310 	add.w	r3, r7, #16
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015a2:	4b1e      	ldr	r3, [pc, #120]	@ (800161c <MX_TIM2_Init+0x98>)
 80015a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015a8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015aa:	4b1c      	ldr	r3, [pc, #112]	@ (800161c <MX_TIM2_Init+0x98>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b0:	4b1a      	ldr	r3, [pc, #104]	@ (800161c <MX_TIM2_Init+0x98>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 11067;
 80015b6:	4b19      	ldr	r3, [pc, #100]	@ (800161c <MX_TIM2_Init+0x98>)
 80015b8:	f642 323b 	movw	r2, #11067	@ 0x2b3b
 80015bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015be:	4b17      	ldr	r3, [pc, #92]	@ (800161c <MX_TIM2_Init+0x98>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015c4:	4b15      	ldr	r3, [pc, #84]	@ (800161c <MX_TIM2_Init+0x98>)
 80015c6:	2280      	movs	r2, #128	@ 0x80
 80015c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015ca:	4814      	ldr	r0, [pc, #80]	@ (800161c <MX_TIM2_Init+0x98>)
 80015cc:	f004 f82e 	bl	800562c <HAL_TIM_Base_Init>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80015d6:	f000 f8e9 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015e0:	f107 0310 	add.w	r3, r7, #16
 80015e4:	4619      	mov	r1, r3
 80015e6:	480d      	ldr	r0, [pc, #52]	@ (800161c <MX_TIM2_Init+0x98>)
 80015e8:	f004 fabc 	bl	8005b64 <HAL_TIM_ConfigClockSource>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80015f2:	f000 f8db 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015f6:	2320      	movs	r3, #32
 80015f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	4619      	mov	r1, r3
 8001602:	4806      	ldr	r0, [pc, #24]	@ (800161c <MX_TIM2_Init+0x98>)
 8001604:	f004 fd08 	bl	8006018 <HAL_TIMEx_MasterConfigSynchronization>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800160e:	f000 f8cd 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	3720      	adds	r7, #32
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000828 	.word	0x20000828

08001620 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b088      	sub	sp, #32
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001626:	f107 0310 	add.w	r3, r7, #16
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]
 8001632:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001634:	1d3b      	adds	r3, r7, #4
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800163e:	4b1d      	ldr	r3, [pc, #116]	@ (80016b4 <MX_TIM3_Init+0x94>)
 8001640:	4a1d      	ldr	r2, [pc, #116]	@ (80016b8 <MX_TIM3_Init+0x98>)
 8001642:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001644:	4b1b      	ldr	r3, [pc, #108]	@ (80016b4 <MX_TIM3_Init+0x94>)
 8001646:	2200      	movs	r2, #0
 8001648:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800164a:	4b1a      	ldr	r3, [pc, #104]	@ (80016b4 <MX_TIM3_Init+0x94>)
 800164c:	2200      	movs	r2, #0
 800164e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 11067;
 8001650:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <MX_TIM3_Init+0x94>)
 8001652:	f642 323b 	movw	r2, #11067	@ 0x2b3b
 8001656:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001658:	4b16      	ldr	r3, [pc, #88]	@ (80016b4 <MX_TIM3_Init+0x94>)
 800165a:	2200      	movs	r2, #0
 800165c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800165e:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <MX_TIM3_Init+0x94>)
 8001660:	2280      	movs	r2, #128	@ 0x80
 8001662:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001664:	4813      	ldr	r0, [pc, #76]	@ (80016b4 <MX_TIM3_Init+0x94>)
 8001666:	f003 ffe1 	bl	800562c <HAL_TIM_Base_Init>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001670:	f000 f89c 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001674:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001678:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800167a:	f107 0310 	add.w	r3, r7, #16
 800167e:	4619      	mov	r1, r3
 8001680:	480c      	ldr	r0, [pc, #48]	@ (80016b4 <MX_TIM3_Init+0x94>)
 8001682:	f004 fa6f 	bl	8005b64 <HAL_TIM_ConfigClockSource>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800168c:	f000 f88e 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001690:	2320      	movs	r3, #32
 8001692:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	4619      	mov	r1, r3
 800169c:	4805      	ldr	r0, [pc, #20]	@ (80016b4 <MX_TIM3_Init+0x94>)
 800169e:	f004 fcbb 	bl	8006018 <HAL_TIMEx_MasterConfigSynchronization>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80016a8:	f000 f880 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	3720      	adds	r7, #32
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20000874 	.word	0x20000874
 80016b8:	40000400 	.word	0x40000400

080016bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016c2:	4b20      	ldr	r3, [pc, #128]	@ (8001744 <MX_DMA_Init+0x88>)
 80016c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016c6:	4a1f      	ldr	r2, [pc, #124]	@ (8001744 <MX_DMA_Init+0x88>)
 80016c8:	f043 0304 	orr.w	r3, r3, #4
 80016cc:	6493      	str	r3, [r2, #72]	@ 0x48
 80016ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001744 <MX_DMA_Init+0x88>)
 80016d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016d2:	f003 0304 	and.w	r3, r3, #4
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016da:	4b1a      	ldr	r3, [pc, #104]	@ (8001744 <MX_DMA_Init+0x88>)
 80016dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016de:	4a19      	ldr	r2, [pc, #100]	@ (8001744 <MX_DMA_Init+0x88>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80016e6:	4b17      	ldr	r3, [pc, #92]	@ (8001744 <MX_DMA_Init+0x88>)
 80016e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	60bb      	str	r3, [r7, #8]
 80016f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016f2:	4b14      	ldr	r3, [pc, #80]	@ (8001744 <MX_DMA_Init+0x88>)
 80016f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016f6:	4a13      	ldr	r2, [pc, #76]	@ (8001744 <MX_DMA_Init+0x88>)
 80016f8:	f043 0302 	orr.w	r3, r3, #2
 80016fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80016fe:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <MX_DMA_Init+0x88>)
 8001700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	607b      	str	r3, [r7, #4]
 8001708:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2105      	movs	r1, #5
 800170e:	200b      	movs	r0, #11
 8001710:	f001 ff12 	bl	8003538 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001714:	200b      	movs	r0, #11
 8001716:	f001 ff29 	bl	800356c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2105      	movs	r1, #5
 800171e:	200c      	movs	r0, #12
 8001720:	f001 ff0a 	bl	8003538 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001724:	200c      	movs	r0, #12
 8001726:	f001 ff21 	bl	800356c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 800172a:	2200      	movs	r2, #0
 800172c:	2105      	movs	r1, #5
 800172e:	2039      	movs	r0, #57	@ 0x39
 8001730:	f001 ff02 	bl	8003538 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8001734:	2039      	movs	r0, #57	@ 0x39
 8001736:	f001 ff19 	bl	800356c <HAL_NVIC_EnableIRQ>

}
 800173a:	bf00      	nop
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40021000 	.word	0x40021000

08001748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <MX_GPIO_Init+0x2c>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001752:	4a08      	ldr	r2, [pc, #32]	@ (8001774 <MX_GPIO_Init+0x2c>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175a:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <MX_GPIO_Init+0x2c>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	607b      	str	r3, [r7, #4]
 8001764:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	40021000 	.word	0x40021000

08001778 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 8001780:	2001      	movs	r0, #1
 8001782:	f005 ff2f 	bl	80075e4 <osDelay>
 8001786:	e7fb      	b.n	8001780 <StartDefaultTask+0x8>

08001788 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a04      	ldr	r2, [pc, #16]	@ (80017a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d101      	bne.n	800179e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800179a:	f000 fbb9 	bl	8001f10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40012c00 	.word	0x40012c00

080017ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b0:	b672      	cpsid	i
}
 80017b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state
     */
    __disable_irq();
    while (1) {
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <Error_Handler+0x8>

080017b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017be:	4b12      	ldr	r3, [pc, #72]	@ (8001808 <HAL_MspInit+0x50>)
 80017c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c2:	4a11      	ldr	r2, [pc, #68]	@ (8001808 <HAL_MspInit+0x50>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001808 <HAL_MspInit+0x50>)
 80017cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <HAL_MspInit+0x50>)
 80017d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017da:	4a0b      	ldr	r2, [pc, #44]	@ (8001808 <HAL_MspInit+0x50>)
 80017dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80017e2:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <HAL_MspInit+0x50>)
 80017e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ea:	603b      	str	r3, [r7, #0]
 80017ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017ee:	2200      	movs	r2, #0
 80017f0:	210f      	movs	r1, #15
 80017f2:	f06f 0001 	mvn.w	r0, #1
 80017f6:	f001 fe9f 	bl	8003538 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80017fa:	f002 ffb7 	bl	800476c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40021000 	.word	0x40021000

0800180c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b09a      	sub	sp, #104	@ 0x68
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
 8001822:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	2244      	movs	r2, #68	@ 0x44
 800182a:	2100      	movs	r1, #0
 800182c:	4618      	mov	r0, r3
 800182e:	f009 fb0e 	bl	800ae4e <memset>
  if(hadc->Instance==ADC1)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800183a:	d15f      	bne.n	80018fc <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800183c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001840:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001842:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001846:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001848:	f107 0310 	add.w	r3, r7, #16
 800184c:	4618      	mov	r0, r3
 800184e:	f003 fcfd 	bl	800524c <HAL_RCCEx_PeriphCLKConfig>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001858:	f7ff ffa8 	bl	80017ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800185c:	4b29      	ldr	r3, [pc, #164]	@ (8001904 <HAL_ADC_MspInit+0xf8>)
 800185e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001860:	4a28      	ldr	r2, [pc, #160]	@ (8001904 <HAL_ADC_MspInit+0xf8>)
 8001862:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001866:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001868:	4b26      	ldr	r3, [pc, #152]	@ (8001904 <HAL_ADC_MspInit+0xf8>)
 800186a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001874:	4b23      	ldr	r3, [pc, #140]	@ (8001904 <HAL_ADC_MspInit+0xf8>)
 8001876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001878:	4a22      	ldr	r2, [pc, #136]	@ (8001904 <HAL_ADC_MspInit+0xf8>)
 800187a:	f043 0301 	orr.w	r3, r3, #1
 800187e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001880:	4b20      	ldr	r3, [pc, #128]	@ (8001904 <HAL_ADC_MspInit+0xf8>)
 8001882:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001884:	f003 0301 	and.w	r3, r3, #1
 8001888:	60bb      	str	r3, [r7, #8]
 800188a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800188c:	2301      	movs	r3, #1
 800188e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001890:	2303      	movs	r3, #3
 8001892:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001898:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800189c:	4619      	mov	r1, r3
 800189e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018a2:	f002 fd3d 	bl	8004320 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80018a6:	4b18      	ldr	r3, [pc, #96]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018a8:	4a18      	ldr	r2, [pc, #96]	@ (800190c <HAL_ADC_MspInit+0x100>)
 80018aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80018ac:	4b16      	ldr	r3, [pc, #88]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018ae:	2205      	movs	r2, #5
 80018b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018b2:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018b8:	4b13      	ldr	r3, [pc, #76]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80018be:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018c0:	2280      	movs	r2, #128	@ 0x80
 80018c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018c4:	4b10      	ldr	r3, [pc, #64]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018d2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80018d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018d6:	2220      	movs	r2, #32
 80018d8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80018da:	4b0b      	ldr	r3, [pc, #44]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018dc:	2200      	movs	r2, #0
 80018de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80018e0:	4809      	ldr	r0, [pc, #36]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018e2:	f002 f9eb 	bl	8003cbc <HAL_DMA_Init>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80018ec:	f7ff ff5e 	bl	80017ac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4a05      	ldr	r2, [pc, #20]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018f4:	655a      	str	r2, [r3, #84]	@ 0x54
 80018f6:	4a04      	ldr	r2, [pc, #16]	@ (8001908 <HAL_ADC_MspInit+0xfc>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018fc:	bf00      	nop
 80018fe:	3768      	adds	r7, #104	@ 0x68
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40021000 	.word	0x40021000
 8001908:	20000660 	.word	0x20000660
 800190c:	40020008 	.word	0x40020008

08001910 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b08a      	sub	sp, #40	@ 0x28
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001918:	f107 0314 	add.w	r3, r7, #20
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	60da      	str	r2, [r3, #12]
 8001926:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a2b      	ldr	r2, [pc, #172]	@ (80019dc <HAL_DAC_MspInit+0xcc>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d14f      	bne.n	80019d2 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001932:	4b2b      	ldr	r3, [pc, #172]	@ (80019e0 <HAL_DAC_MspInit+0xd0>)
 8001934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001936:	4a2a      	ldr	r2, [pc, #168]	@ (80019e0 <HAL_DAC_MspInit+0xd0>)
 8001938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800193c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800193e:	4b28      	ldr	r3, [pc, #160]	@ (80019e0 <HAL_DAC_MspInit+0xd0>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001942:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001946:	613b      	str	r3, [r7, #16]
 8001948:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194a:	4b25      	ldr	r3, [pc, #148]	@ (80019e0 <HAL_DAC_MspInit+0xd0>)
 800194c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194e:	4a24      	ldr	r2, [pc, #144]	@ (80019e0 <HAL_DAC_MspInit+0xd0>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001956:	4b22      	ldr	r3, [pc, #136]	@ (80019e0 <HAL_DAC_MspInit+0xd0>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001962:	2310      	movs	r3, #16
 8001964:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001966:	2303      	movs	r3, #3
 8001968:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196a:	2300      	movs	r3, #0
 800196c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196e:	f107 0314 	add.w	r3, r7, #20
 8001972:	4619      	mov	r1, r3
 8001974:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001978:	f002 fcd2 	bl	8004320 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA2_Channel2;
 800197c:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 800197e:	4a1a      	ldr	r2, [pc, #104]	@ (80019e8 <HAL_DAC_MspInit+0xd8>)
 8001980:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8001982:	4b18      	ldr	r3, [pc, #96]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 8001984:	2206      	movs	r2, #6
 8001986:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001988:	4b16      	ldr	r3, [pc, #88]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 800198a:	2210      	movs	r2, #16
 800198c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800198e:	4b15      	ldr	r3, [pc, #84]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 8001990:	2200      	movs	r2, #0
 8001992:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001994:	4b13      	ldr	r3, [pc, #76]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 8001996:	2280      	movs	r2, #128	@ 0x80
 8001998:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800199a:	4b12      	ldr	r3, [pc, #72]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 800199c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019a0:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019a2:	4b10      	ldr	r3, [pc, #64]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 80019a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019a8:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 80019ac:	2220      	movs	r2, #32
 80019ae:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80019b6:	480b      	ldr	r0, [pc, #44]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 80019b8:	f002 f980 	bl	8003cbc <HAL_DMA_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80019c2:	f7ff fef3 	bl	80017ac <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a06      	ldr	r2, [pc, #24]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	4a05      	ldr	r2, [pc, #20]	@ (80019e4 <HAL_DAC_MspInit+0xd4>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80019d2:	bf00      	nop
 80019d4:	3728      	adds	r7, #40	@ 0x28
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	50000800 	.word	0x50000800
 80019e0:	40021000 	.word	0x40021000
 80019e4:	200006d4 	.word	0x200006d4
 80019e8:	4002041c 	.word	0x4002041c

080019ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b09a      	sub	sp, #104	@ 0x68
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a04:	f107 0310 	add.w	r3, r7, #16
 8001a08:	2244      	movs	r2, #68	@ 0x44
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f009 fa1e 	bl	800ae4e <memset>
  if(huart->Instance==LPUART1)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a37      	ldr	r2, [pc, #220]	@ (8001af4 <HAL_UART_MspInit+0x108>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d167      	bne.n	8001aec <HAL_UART_MspInit+0x100>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001a1c:	2320      	movs	r3, #32
 8001a1e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a24:	f107 0310 	add.w	r3, r7, #16
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f003 fc0f 	bl	800524c <HAL_RCCEx_PeriphCLKConfig>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a34:	f7ff feba 	bl	80017ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a38:	4b2f      	ldr	r3, [pc, #188]	@ (8001af8 <HAL_UART_MspInit+0x10c>)
 8001a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a3c:	4a2e      	ldr	r2, [pc, #184]	@ (8001af8 <HAL_UART_MspInit+0x10c>)
 8001a3e:	f043 0301 	orr.w	r3, r3, #1
 8001a42:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001a44:	4b2c      	ldr	r3, [pc, #176]	@ (8001af8 <HAL_UART_MspInit+0x10c>)
 8001a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a48:	f003 0301 	and.w	r3, r3, #1
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a50:	4b29      	ldr	r3, [pc, #164]	@ (8001af8 <HAL_UART_MspInit+0x10c>)
 8001a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a54:	4a28      	ldr	r2, [pc, #160]	@ (8001af8 <HAL_UART_MspInit+0x10c>)
 8001a56:	f043 0301 	orr.w	r3, r3, #1
 8001a5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a5c:	4b26      	ldr	r3, [pc, #152]	@ (8001af8 <HAL_UART_MspInit+0x10c>)
 8001a5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a68:	230c      	movs	r3, #12
 8001a6a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a74:	2300      	movs	r3, #0
 8001a76:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001a78:	230c      	movs	r3, #12
 8001a7a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a7c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a80:	4619      	mov	r1, r3
 8001a82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a86:	f002 fc4b 	bl	8004320 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001a8c:	4a1c      	ldr	r2, [pc, #112]	@ (8001b00 <HAL_UART_MspInit+0x114>)
 8001a8e:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8001a90:	4b1a      	ldr	r3, [pc, #104]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001a92:	2223      	movs	r2, #35	@ 0x23
 8001a94:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a96:	4b19      	ldr	r3, [pc, #100]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001a98:	2210      	movs	r2, #16
 8001a9a:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a9c:	4b17      	ldr	r3, [pc, #92]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001aa2:	4b16      	ldr	r3, [pc, #88]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001aa4:	2280      	movs	r2, #128	@ 0x80
 8001aa6:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001aa8:	4b14      	ldr	r3, [pc, #80]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001aae:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8001ab4:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001aba:	4b10      	ldr	r3, [pc, #64]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8001ac0:	480e      	ldr	r0, [pc, #56]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001ac2:	f002 f8fb 	bl	8003cbc <HAL_DMA_Init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8001acc:	f7ff fe6e 	bl	80017ac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001ad4:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001ad6:	4a09      	ldr	r2, [pc, #36]	@ (8001afc <HAL_UART_MspInit+0x110>)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8001adc:	2200      	movs	r2, #0
 8001ade:	2105      	movs	r1, #5
 8001ae0:	205b      	movs	r0, #91	@ 0x5b
 8001ae2:	f001 fd29 	bl	8003538 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001ae6:	205b      	movs	r0, #91	@ 0x5b
 8001ae8:	f001 fd40 	bl	800356c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001aec:	bf00      	nop
 8001aee:	3768      	adds	r7, #104	@ 0x68
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40008000 	.word	0x40008000
 8001af8:	40021000 	.word	0x40021000
 8001afc:	200007c8 	.word	0x200007c8
 8001b00:	4002001c 	.word	0x4002001c

08001b04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b14:	d10c      	bne.n	8001b30 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b16:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <HAL_TIM_Base_MspInit+0x5c>)
 8001b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1a:	4a11      	ldr	r2, [pc, #68]	@ (8001b60 <HAL_TIM_Base_MspInit+0x5c>)
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b22:	4b0f      	ldr	r3, [pc, #60]	@ (8001b60 <HAL_TIM_Base_MspInit+0x5c>)
 8001b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b2e:	e010      	b.n	8001b52 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a0b      	ldr	r2, [pc, #44]	@ (8001b64 <HAL_TIM_Base_MspInit+0x60>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d10b      	bne.n	8001b52 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b3a:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <HAL_TIM_Base_MspInit+0x5c>)
 8001b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3e:	4a08      	ldr	r2, [pc, #32]	@ (8001b60 <HAL_TIM_Base_MspInit+0x5c>)
 8001b40:	f043 0302 	orr.w	r3, r3, #2
 8001b44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b46:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <HAL_TIM_Base_MspInit+0x5c>)
 8001b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	60bb      	str	r3, [r7, #8]
 8001b50:	68bb      	ldr	r3, [r7, #8]
}
 8001b52:	bf00      	nop
 8001b54:	3714      	adds	r7, #20
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40000400 	.word	0x40000400

08001b68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08c      	sub	sp, #48	@ 0x30
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001b70:	2300      	movs	r3, #0
 8001b72:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001b74:	2300      	movs	r3, #0
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b78:	4b2c      	ldr	r3, [pc, #176]	@ (8001c2c <HAL_InitTick+0xc4>)
 8001b7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b7c:	4a2b      	ldr	r2, [pc, #172]	@ (8001c2c <HAL_InitTick+0xc4>)
 8001b7e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b82:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b84:	4b29      	ldr	r3, [pc, #164]	@ (8001c2c <HAL_InitTick+0xc4>)
 8001b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b8c:	60bb      	str	r3, [r7, #8]
 8001b8e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b90:	f107 020c 	add.w	r2, r7, #12
 8001b94:	f107 0310 	add.w	r3, r7, #16
 8001b98:	4611      	mov	r1, r2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f003 fade 	bl	800515c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001ba0:	f003 fac6 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8001ba4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ba8:	4a21      	ldr	r2, [pc, #132]	@ (8001c30 <HAL_InitTick+0xc8>)
 8001baa:	fba2 2303 	umull	r2, r3, r2, r3
 8001bae:	0c9b      	lsrs	r3, r3, #18
 8001bb0:	3b01      	subs	r3, #1
 8001bb2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001bb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c34 <HAL_InitTick+0xcc>)
 8001bb6:	4a20      	ldr	r2, [pc, #128]	@ (8001c38 <HAL_InitTick+0xd0>)
 8001bb8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001bba:	4b1e      	ldr	r3, [pc, #120]	@ (8001c34 <HAL_InitTick+0xcc>)
 8001bbc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001bc0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001bc2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c34 <HAL_InitTick+0xcc>)
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c34 <HAL_InitTick+0xcc>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bce:	4b19      	ldr	r3, [pc, #100]	@ (8001c34 <HAL_InitTick+0xcc>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8001bd4:	4817      	ldr	r0, [pc, #92]	@ (8001c34 <HAL_InitTick+0xcc>)
 8001bd6:	f003 fd29 	bl	800562c <HAL_TIM_Base_Init>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001be0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d11b      	bne.n	8001c20 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001be8:	4812      	ldr	r0, [pc, #72]	@ (8001c34 <HAL_InitTick+0xcc>)
 8001bea:	f003 fe01 	bl	80057f0 <HAL_TIM_Base_Start_IT>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001bf4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d111      	bne.n	8001c20 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001bfc:	2019      	movs	r0, #25
 8001bfe:	f001 fcb5 	bl	800356c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b0f      	cmp	r3, #15
 8001c06:	d808      	bhi.n	8001c1a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	6879      	ldr	r1, [r7, #4]
 8001c0c:	2019      	movs	r0, #25
 8001c0e:	f001 fc93 	bl	8003538 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c12:	4a0a      	ldr	r2, [pc, #40]	@ (8001c3c <HAL_InitTick+0xd4>)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6013      	str	r3, [r2, #0]
 8001c18:	e002      	b.n	8001c20 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001c20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3730      	adds	r7, #48	@ 0x30
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	431bde83 	.word	0x431bde83
 8001c34:	200008d8 	.word	0x200008d8
 8001c38:	40012c00 	.word	0x40012c00
 8001c3c:	20000404 	.word	0x20000404

08001c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <NMI_Handler+0x4>

08001c48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <HardFault_Handler+0x4>

08001c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <MemManage_Handler+0x4>

08001c58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <BusFault_Handler+0x4>

08001c60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c64:	bf00      	nop
 8001c66:	e7fd      	b.n	8001c64 <UsageFault_Handler+0x4>

08001c68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
	...

08001c78 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c7c:	4802      	ldr	r0, [pc, #8]	@ (8001c88 <DMA1_Channel1_IRQHandler+0x10>)
 8001c7e:	f002 fa00 	bl	8004082 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000660 	.word	0x20000660

08001c8c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8001c90:	4802      	ldr	r0, [pc, #8]	@ (8001c9c <DMA1_Channel2_IRQHandler+0x10>)
 8001c92:	f002 f9f6 	bl	8004082 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	200007c8 	.word	0x200007c8

08001ca0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ca4:	4802      	ldr	r0, [pc, #8]	@ (8001cb0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001ca6:	f003 fe0d 	bl	80058c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	200008d8 	.word	0x200008d8

08001cb4 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001cb8:	4802      	ldr	r0, [pc, #8]	@ (8001cc4 <DMA2_Channel2_IRQHandler+0x10>)
 8001cba:	f002 f9e2 	bl	8004082 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	200006d4 	.word	0x200006d4

08001cc8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001ccc:	4802      	ldr	r0, [pc, #8]	@ (8001cd8 <LPUART1_IRQHandler+0x10>)
 8001cce:	f004 fabb 	bl	8006248 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000734 	.word	0x20000734

08001cdc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  return 1;
 8001ce0:	2301      	movs	r3, #1
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <_kill>:

int _kill(int pid, int sig)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cf6:	f009 f953 	bl	800afa0 <__errno>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2216      	movs	r2, #22
 8001cfe:	601a      	str	r2, [r3, #0]
  return -1;
 8001d00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <_exit>:

void _exit (int status)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d14:	f04f 31ff 	mov.w	r1, #4294967295
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f7ff ffe7 	bl	8001cec <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d1e:	bf00      	nop
 8001d20:	e7fd      	b.n	8001d1e <_exit+0x12>

08001d22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b086      	sub	sp, #24
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	60f8      	str	r0, [r7, #12]
 8001d2a:	60b9      	str	r1, [r7, #8]
 8001d2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	e00a      	b.n	8001d4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d34:	f3af 8000 	nop.w
 8001d38:	4601      	mov	r1, r0
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	1c5a      	adds	r2, r3, #1
 8001d3e:	60ba      	str	r2, [r7, #8]
 8001d40:	b2ca      	uxtb	r2, r1
 8001d42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	3301      	adds	r3, #1
 8001d48:	617b      	str	r3, [r7, #20]
 8001d4a:	697a      	ldr	r2, [r7, #20]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	dbf0      	blt.n	8001d34 <_read+0x12>
  }

  return len;
 8001d52:	687b      	ldr	r3, [r7, #4]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	e009      	b.n	8001d82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	1c5a      	adds	r2, r3, #1
 8001d72:	60ba      	str	r2, [r7, #8]
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	617b      	str	r3, [r7, #20]
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	dbf1      	blt.n	8001d6e <_write+0x12>
  }
  return len;
 8001d8a:	687b      	ldr	r3, [r7, #4]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3718      	adds	r7, #24
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <_close>:

int _close(int file)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dbc:	605a      	str	r2, [r3, #4]
  return 0;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <_isatty>:

int _isatty(int file)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dd4:	2301      	movs	r3, #1
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001de2:	b480      	push	{r7}
 8001de4:	b085      	sub	sp, #20
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	60f8      	str	r0, [r7, #12]
 8001dea:	60b9      	str	r1, [r7, #8]
 8001dec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3714      	adds	r7, #20
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e04:	4a14      	ldr	r2, [pc, #80]	@ (8001e58 <_sbrk+0x5c>)
 8001e06:	4b15      	ldr	r3, [pc, #84]	@ (8001e5c <_sbrk+0x60>)
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e10:	4b13      	ldr	r3, [pc, #76]	@ (8001e60 <_sbrk+0x64>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d102      	bne.n	8001e1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e18:	4b11      	ldr	r3, [pc, #68]	@ (8001e60 <_sbrk+0x64>)
 8001e1a:	4a12      	ldr	r2, [pc, #72]	@ (8001e64 <_sbrk+0x68>)
 8001e1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e1e:	4b10      	ldr	r3, [pc, #64]	@ (8001e60 <_sbrk+0x64>)
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4413      	add	r3, r2
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d207      	bcs.n	8001e3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e2c:	f009 f8b8 	bl	800afa0 <__errno>
 8001e30:	4603      	mov	r3, r0
 8001e32:	220c      	movs	r2, #12
 8001e34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e36:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3a:	e009      	b.n	8001e50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e3c:	4b08      	ldr	r3, [pc, #32]	@ (8001e60 <_sbrk+0x64>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e42:	4b07      	ldr	r3, [pc, #28]	@ (8001e60 <_sbrk+0x64>)
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4413      	add	r3, r2
 8001e4a:	4a05      	ldr	r2, [pc, #20]	@ (8001e60 <_sbrk+0x64>)
 8001e4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3718      	adds	r7, #24
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20008000 	.word	0x20008000
 8001e5c:	00000400 	.word	0x00000400
 8001e60:	20000924 	.word	0x20000924
 8001e64:	20007930 	.word	0x20007930

08001e68 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e6c:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <SystemInit+0x20>)
 8001e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e72:	4a05      	ldr	r2, [pc, #20]	@ (8001e88 <SystemInit+0x20>)
 8001e74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e8c:	480d      	ldr	r0, [pc, #52]	@ (8001ec4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e8e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e90:	f7ff ffea 	bl	8001e68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e94:	480c      	ldr	r0, [pc, #48]	@ (8001ec8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e96:	490d      	ldr	r1, [pc, #52]	@ (8001ecc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e98:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed0 <LoopForever+0xe>)
  movs r3, #0
 8001e9a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e9c:	e002      	b.n	8001ea4 <LoopCopyDataInit>

08001e9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ea2:	3304      	adds	r3, #4

08001ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ea4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ea6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ea8:	d3f9      	bcc.n	8001e9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001eac:	4c0a      	ldr	r4, [pc, #40]	@ (8001ed8 <LoopForever+0x16>)
  movs r3, #0
 8001eae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb0:	e001      	b.n	8001eb6 <LoopFillZerobss>

08001eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eb4:	3204      	adds	r2, #4

08001eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eb8:	d3fb      	bcc.n	8001eb2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001eba:	f009 f877 	bl	800afac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ebe:	f7ff f9c9 	bl	8001254 <main>

08001ec2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ec2:	e7fe      	b.n	8001ec2 <LoopForever>
  ldr   r0, =_estack
 8001ec4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001ec8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ecc:	200005d8 	.word	0x200005d8
  ldr r2, =_sidata
 8001ed0:	0800e040 	.word	0x0800e040
  ldr r2, =_sbss
 8001ed4:	200005d8 	.word	0x200005d8
  ldr r4, =_ebss
 8001ed8:	2000792c 	.word	0x2000792c

08001edc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001edc:	e7fe      	b.n	8001edc <ADC1_2_IRQHandler>

08001ede <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ee8:	2003      	movs	r0, #3
 8001eea:	f001 fb1a 	bl	8003522 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001eee:	200f      	movs	r0, #15
 8001ef0:	f7ff fe3a 	bl	8001b68 <HAL_InitTick>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d002      	beq.n	8001f00 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	71fb      	strb	r3, [r7, #7]
 8001efe:	e001      	b.n	8001f04 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f00:	f7ff fc5a 	bl	80017b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f04:	79fb      	ldrb	r3, [r7, #7]

}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
	...

08001f10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f14:	4b05      	ldr	r3, [pc, #20]	@ (8001f2c <HAL_IncTick+0x1c>)
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4b05      	ldr	r3, [pc, #20]	@ (8001f30 <HAL_IncTick+0x20>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	4a03      	ldr	r2, [pc, #12]	@ (8001f2c <HAL_IncTick+0x1c>)
 8001f20:	6013      	str	r3, [r2, #0]
}
 8001f22:	bf00      	nop
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	20000928 	.word	0x20000928
 8001f30:	20000408 	.word	0x20000408

08001f34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  return uwTick;
 8001f38:	4b03      	ldr	r3, [pc, #12]	@ (8001f48 <HAL_GetTick+0x14>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	20000928 	.word	0x20000928

08001f4c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	431a      	orrs	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	609a      	str	r2, [r3, #8]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
 8001f7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	431a      	orrs	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b087      	sub	sp, #28
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
 8001fc0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	3360      	adds	r3, #96	@ 0x60
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	4413      	add	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	4b08      	ldr	r3, [pc, #32]	@ (8001ff8 <LL_ADC_SetOffset+0x44>)
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001fde:	683a      	ldr	r2, [r7, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001fec:	bf00      	nop
 8001fee:	371c      	adds	r7, #28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr
 8001ff8:	03fff000 	.word	0x03fff000

08001ffc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	3360      	adds	r3, #96	@ 0x60
 800200a:	461a      	mov	r2, r3
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4413      	add	r3, r2
 8002012:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800201c:	4618      	mov	r0, r3
 800201e:	3714      	adds	r7, #20
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002028:	b480      	push	{r7}
 800202a:	b087      	sub	sp, #28
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	3360      	adds	r3, #96	@ 0x60
 8002038:	461a      	mov	r2, r3
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	431a      	orrs	r2, r3
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002052:	bf00      	nop
 8002054:	371c      	adds	r7, #28
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800205e:	b480      	push	{r7}
 8002060:	b087      	sub	sp, #28
 8002062:	af00      	add	r7, sp, #0
 8002064:	60f8      	str	r0, [r7, #12]
 8002066:	60b9      	str	r1, [r7, #8]
 8002068:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	3360      	adds	r3, #96	@ 0x60
 800206e:	461a      	mov	r2, r3
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	4413      	add	r3, r2
 8002076:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	431a      	orrs	r2, r3
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002088:	bf00      	nop
 800208a:	371c      	adds	r7, #28
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002094:	b480      	push	{r7}
 8002096:	b087      	sub	sp, #28
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	3360      	adds	r3, #96	@ 0x60
 80020a4:	461a      	mov	r2, r3
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	431a      	orrs	r2, r3
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80020be:	bf00      	nop
 80020c0:	371c      	adds	r7, #28
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b083      	sub	sp, #12
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	695b      	ldr	r3, [r3, #20]
 80020d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	431a      	orrs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	615a      	str	r2, [r3, #20]
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002100:	2b00      	cmp	r3, #0
 8002102:	d101      	bne.n	8002108 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002104:	2301      	movs	r3, #1
 8002106:	e000      	b.n	800210a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002116:	b480      	push	{r7}
 8002118:	b087      	sub	sp, #28
 800211a:	af00      	add	r7, sp, #0
 800211c:	60f8      	str	r0, [r7, #12]
 800211e:	60b9      	str	r1, [r7, #8]
 8002120:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	3330      	adds	r3, #48	@ 0x30
 8002126:	461a      	mov	r2, r3
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	0a1b      	lsrs	r3, r3, #8
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	4413      	add	r3, r2
 8002134:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	f003 031f 	and.w	r3, r3, #31
 8002140:	211f      	movs	r1, #31
 8002142:	fa01 f303 	lsl.w	r3, r1, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	401a      	ands	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	0e9b      	lsrs	r3, r3, #26
 800214e:	f003 011f 	and.w	r1, r3, #31
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	f003 031f 	and.w	r3, r3, #31
 8002158:	fa01 f303 	lsl.w	r3, r1, r3
 800215c:	431a      	orrs	r2, r3
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002162:	bf00      	nop
 8002164:	371c      	adds	r7, #28
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800216e:	b480      	push	{r7}
 8002170:	b087      	sub	sp, #28
 8002172:	af00      	add	r7, sp, #0
 8002174:	60f8      	str	r0, [r7, #12]
 8002176:	60b9      	str	r1, [r7, #8]
 8002178:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	3314      	adds	r3, #20
 800217e:	461a      	mov	r2, r3
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	0e5b      	lsrs	r3, r3, #25
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	f003 0304 	and.w	r3, r3, #4
 800218a:	4413      	add	r3, r2
 800218c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	0d1b      	lsrs	r3, r3, #20
 8002196:	f003 031f 	and.w	r3, r3, #31
 800219a:	2107      	movs	r1, #7
 800219c:	fa01 f303 	lsl.w	r3, r1, r3
 80021a0:	43db      	mvns	r3, r3
 80021a2:	401a      	ands	r2, r3
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	0d1b      	lsrs	r3, r3, #20
 80021a8:	f003 031f 	and.w	r3, r3, #31
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	fa01 f303 	lsl.w	r3, r1, r3
 80021b2:	431a      	orrs	r2, r3
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021b8:	bf00      	nop
 80021ba:	371c      	adds	r7, #28
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021dc:	43db      	mvns	r3, r3
 80021de:	401a      	ands	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f003 0318 	and.w	r3, r3, #24
 80021e6:	4908      	ldr	r1, [pc, #32]	@ (8002208 <LL_ADC_SetChannelSingleDiff+0x44>)
 80021e8:	40d9      	lsrs	r1, r3
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	400b      	ands	r3, r1
 80021ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021f2:	431a      	orrs	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021fa:	bf00      	nop
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	0007ffff 	.word	0x0007ffff

0800220c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 031f 	and.w	r3, r3, #31
}
 800221c:	4618      	mov	r0, r3
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002238:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	6093      	str	r3, [r2, #8]
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800225c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002260:	d101      	bne.n	8002266 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002284:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002288:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022b0:	d101      	bne.n	80022b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022b2:	2301      	movs	r3, #1
 80022b4:	e000      	b.n	80022b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022d8:	f043 0201 	orr.w	r2, r3, #1
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f003 0301 	and.w	r3, r3, #1
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d101      	bne.n	8002304 <LL_ADC_IsEnabled+0x18>
 8002300:	2301      	movs	r3, #1
 8002302:	e000      	b.n	8002306 <LL_ADC_IsEnabled+0x1a>
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002322:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002326:	f043 0204 	orr.w	r2, r3, #4
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr

0800233a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800233a:	b480      	push	{r7}
 800233c:	b083      	sub	sp, #12
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f003 0304 	and.w	r3, r3, #4
 800234a:	2b04      	cmp	r3, #4
 800234c:	d101      	bne.n	8002352 <LL_ADC_REG_IsConversionOngoing+0x18>
 800234e:	2301      	movs	r3, #1
 8002350:	e000      	b.n	8002354 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b08      	cmp	r3, #8
 8002372:	d101      	bne.n	8002378 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002374:	2301      	movs	r3, #1
 8002376:	e000      	b.n	800237a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
	...

08002388 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002388:	b590      	push	{r4, r7, lr}
 800238a:	b089      	sub	sp, #36	@ 0x24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002390:	2300      	movs	r3, #0
 8002392:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002394:	2300      	movs	r3, #0
 8002396:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e167      	b.n	8002672 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d109      	bne.n	80023c4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7ff fa2b 	bl	800180c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff ff3f 	bl	800224c <LL_ADC_IsDeepPowerDownEnabled>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d004      	beq.n	80023de <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff ff25 	bl	8002228 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7ff ff5a 	bl	800229c <LL_ADC_IsInternalRegulatorEnabled>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d115      	bne.n	800241a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff ff3e 	bl	8002274 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023f8:	4ba0      	ldr	r3, [pc, #640]	@ (800267c <HAL_ADC_Init+0x2f4>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	099b      	lsrs	r3, r3, #6
 80023fe:	4aa0      	ldr	r2, [pc, #640]	@ (8002680 <HAL_ADC_Init+0x2f8>)
 8002400:	fba2 2303 	umull	r2, r3, r2, r3
 8002404:	099b      	lsrs	r3, r3, #6
 8002406:	3301      	adds	r3, #1
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800240c:	e002      	b.n	8002414 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	3b01      	subs	r3, #1
 8002412:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d1f9      	bne.n	800240e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff ff3c 	bl	800229c <LL_ADC_IsInternalRegulatorEnabled>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d10d      	bne.n	8002446 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800242e:	f043 0210 	orr.w	r2, r3, #16
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800243a:	f043 0201 	orr.w	r2, r3, #1
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff ff75 	bl	800233a <LL_ADC_REG_IsConversionOngoing>
 8002450:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002456:	f003 0310 	and.w	r3, r3, #16
 800245a:	2b00      	cmp	r3, #0
 800245c:	f040 8100 	bne.w	8002660 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	2b00      	cmp	r3, #0
 8002464:	f040 80fc 	bne.w	8002660 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800246c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002470:	f043 0202 	orr.w	r2, r3, #2
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff ff35 	bl	80022ec <LL_ADC_IsEnabled>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d111      	bne.n	80024ac <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002488:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800248c:	f7ff ff2e 	bl	80022ec <LL_ADC_IsEnabled>
 8002490:	4604      	mov	r4, r0
 8002492:	487c      	ldr	r0, [pc, #496]	@ (8002684 <HAL_ADC_Init+0x2fc>)
 8002494:	f7ff ff2a 	bl	80022ec <LL_ADC_IsEnabled>
 8002498:	4603      	mov	r3, r0
 800249a:	4323      	orrs	r3, r4
 800249c:	2b00      	cmp	r3, #0
 800249e:	d105      	bne.n	80024ac <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	4619      	mov	r1, r3
 80024a6:	4878      	ldr	r0, [pc, #480]	@ (8002688 <HAL_ADC_Init+0x300>)
 80024a8:	f7ff fd50 	bl	8001f4c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	7f5b      	ldrb	r3, [r3, #29]
 80024b0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024b6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80024bc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80024c2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024ca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024cc:	4313      	orrs	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d106      	bne.n	80024e8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024de:	3b01      	subs	r3, #1
 80024e0:	045b      	lsls	r3, r3, #17
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d009      	beq.n	8002504 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	4313      	orrs	r3, r2
 8002502:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68da      	ldr	r2, [r3, #12]
 800250a:	4b60      	ldr	r3, [pc, #384]	@ (800268c <HAL_ADC_Init+0x304>)
 800250c:	4013      	ands	r3, r2
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	6812      	ldr	r2, [r2, #0]
 8002512:	69b9      	ldr	r1, [r7, #24]
 8002514:	430b      	orrs	r3, r1
 8002516:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff ff14 	bl	8002360 <LL_ADC_INJ_IsConversionOngoing>
 8002538:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d16d      	bne.n	800261c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d16a      	bne.n	800261c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800254a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002552:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002554:	4313      	orrs	r3, r2
 8002556:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002562:	f023 0302 	bic.w	r3, r3, #2
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	6812      	ldr	r2, [r2, #0]
 800256a:	69b9      	ldr	r1, [r7, #24]
 800256c:	430b      	orrs	r3, r1
 800256e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d017      	beq.n	80025a8 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	691a      	ldr	r2, [r3, #16]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002586:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002590:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002594:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6911      	ldr	r1, [r2, #16]
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	6812      	ldr	r2, [r2, #0]
 80025a0:	430b      	orrs	r3, r1
 80025a2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80025a6:	e013      	b.n	80025d0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	691a      	ldr	r2, [r3, #16]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80025b6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	6812      	ldr	r2, [r2, #0]
 80025c4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80025c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025cc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d118      	bne.n	800260c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80025e4:	f023 0304 	bic.w	r3, r3, #4
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80025f0:	4311      	orrs	r1, r2
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80025f6:	4311      	orrs	r1, r2
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80025fc:	430a      	orrs	r2, r1
 80025fe:	431a      	orrs	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f042 0201 	orr.w	r2, r2, #1
 8002608:	611a      	str	r2, [r3, #16]
 800260a:	e007      	b.n	800261c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	691a      	ldr	r2, [r3, #16]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 0201 	bic.w	r2, r2, #1
 800261a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d10c      	bne.n	800263e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262a:	f023 010f 	bic.w	r1, r3, #15
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a1b      	ldr	r3, [r3, #32]
 8002632:	1e5a      	subs	r2, r3, #1
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	631a      	str	r2, [r3, #48]	@ 0x30
 800263c:	e007      	b.n	800264e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 020f 	bic.w	r2, r2, #15
 800264c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002652:	f023 0303 	bic.w	r3, r3, #3
 8002656:	f043 0201 	orr.w	r2, r3, #1
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800265e:	e007      	b.n	8002670 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002664:	f043 0210 	orr.w	r2, r3, #16
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002670:	7ffb      	ldrb	r3, [r7, #31]
}
 8002672:	4618      	mov	r0, r3
 8002674:	3724      	adds	r7, #36	@ 0x24
 8002676:	46bd      	mov	sp, r7
 8002678:	bd90      	pop	{r4, r7, pc}
 800267a:	bf00      	nop
 800267c:	20000400 	.word	0x20000400
 8002680:	053e2d63 	.word	0x053e2d63
 8002684:	50000100 	.word	0x50000100
 8002688:	50000300 	.word	0x50000300
 800268c:	fff04007 	.word	0xfff04007

08002690 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800269c:	4851      	ldr	r0, [pc, #324]	@ (80027e4 <HAL_ADC_Start_DMA+0x154>)
 800269e:	f7ff fdb5 	bl	800220c <LL_ADC_GetMultimode>
 80026a2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff fe46 	bl	800233a <LL_ADC_REG_IsConversionOngoing>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	f040 808f 	bne.w	80027d4 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d101      	bne.n	80026c4 <HAL_ADC_Start_DMA+0x34>
 80026c0:	2302      	movs	r3, #2
 80026c2:	e08a      	b.n	80027da <HAL_ADC_Start_DMA+0x14a>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d005      	beq.n	80026de <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	2b05      	cmp	r3, #5
 80026d6:	d002      	beq.n	80026de <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	2b09      	cmp	r3, #9
 80026dc:	d173      	bne.n	80027c6 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 fc8e 	bl	8003000 <ADC_Enable>
 80026e4:	4603      	mov	r3, r0
 80026e6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80026e8:	7dfb      	ldrb	r3, [r7, #23]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d166      	bne.n	80027bc <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80026f6:	f023 0301 	bic.w	r3, r3, #1
 80026fa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a38      	ldr	r2, [pc, #224]	@ (80027e8 <HAL_ADC_Start_DMA+0x158>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d002      	beq.n	8002712 <HAL_ADC_Start_DMA+0x82>
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	e001      	b.n	8002716 <HAL_ADC_Start_DMA+0x86>
 8002712:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002716:	68fa      	ldr	r2, [r7, #12]
 8002718:	6812      	ldr	r2, [r2, #0]
 800271a:	4293      	cmp	r3, r2
 800271c:	d002      	beq.n	8002724 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d105      	bne.n	8002730 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002728:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002734:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d006      	beq.n	800274a <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002740:	f023 0206 	bic.w	r2, r3, #6
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	661a      	str	r2, [r3, #96]	@ 0x60
 8002748:	e002      	b.n	8002750 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2200      	movs	r2, #0
 800274e:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002754:	4a25      	ldr	r2, [pc, #148]	@ (80027ec <HAL_ADC_Start_DMA+0x15c>)
 8002756:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800275c:	4a24      	ldr	r2, [pc, #144]	@ (80027f0 <HAL_ADC_Start_DMA+0x160>)
 800275e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002764:	4a23      	ldr	r2, [pc, #140]	@ (80027f4 <HAL_ADC_Start_DMA+0x164>)
 8002766:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	221c      	movs	r2, #28
 800276e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	685a      	ldr	r2, [r3, #4]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f042 0210 	orr.w	r2, r2, #16
 8002786:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f042 0201 	orr.w	r2, r2, #1
 8002796:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	3340      	adds	r3, #64	@ 0x40
 80027a2:	4619      	mov	r1, r3
 80027a4:	68ba      	ldr	r2, [r7, #8]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f001 fb30 	bl	8003e0c <HAL_DMA_Start_IT>
 80027ac:	4603      	mov	r3, r0
 80027ae:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff fdac 	bl	8002312 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80027ba:	e00d      	b.n	80027d8 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80027c4:	e008      	b.n	80027d8 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80027d2:	e001      	b.n	80027d8 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80027d4:	2302      	movs	r3, #2
 80027d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80027d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3718      	adds	r7, #24
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	50000300 	.word	0x50000300
 80027e8:	50000100 	.word	0x50000100
 80027ec:	0800310d 	.word	0x0800310d
 80027f0:	080031e5 	.word	0x080031e5
 80027f4:	08003201 	.word	0x08003201

080027f8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b0b6      	sub	sp, #216	@ 0xd8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800282a:	2300      	movs	r3, #0
 800282c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800283a:	2b01      	cmp	r3, #1
 800283c:	d101      	bne.n	8002842 <HAL_ADC_ConfigChannel+0x22>
 800283e:	2302      	movs	r3, #2
 8002840:	e3c8      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x7b4>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff fd73 	bl	800233a <LL_ADC_REG_IsConversionOngoing>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	f040 83ad 	bne.w	8002fb6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6818      	ldr	r0, [r3, #0]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	6859      	ldr	r1, [r3, #4]
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	461a      	mov	r2, r3
 800286a:	f7ff fc54 	bl	8002116 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f7ff fd61 	bl	800233a <LL_ADC_REG_IsConversionOngoing>
 8002878:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff fd6d 	bl	8002360 <LL_ADC_INJ_IsConversionOngoing>
 8002886:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800288a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800288e:	2b00      	cmp	r3, #0
 8002890:	f040 81d9 	bne.w	8002c46 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002894:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002898:	2b00      	cmp	r3, #0
 800289a:	f040 81d4 	bne.w	8002c46 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80028a6:	d10f      	bne.n	80028c8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6818      	ldr	r0, [r3, #0]
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2200      	movs	r2, #0
 80028b2:	4619      	mov	r1, r3
 80028b4:	f7ff fc5b 	bl	800216e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff fc02 	bl	80020ca <LL_ADC_SetSamplingTimeCommonConfig>
 80028c6:	e00e      	b.n	80028e6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6818      	ldr	r0, [r3, #0]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	6819      	ldr	r1, [r3, #0]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	461a      	mov	r2, r3
 80028d6:	f7ff fc4a 	bl	800216e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2100      	movs	r1, #0
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff fbf2 	bl	80020ca <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	695a      	ldr	r2, [r3, #20]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	08db      	lsrs	r3, r3, #3
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	2b04      	cmp	r3, #4
 8002906:	d022      	beq.n	800294e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6818      	ldr	r0, [r3, #0]
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	6919      	ldr	r1, [r3, #16]
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002918:	f7ff fb4c 	bl	8001fb4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6818      	ldr	r0, [r3, #0]
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	6919      	ldr	r1, [r3, #16]
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	461a      	mov	r2, r3
 800292a:	f7ff fb98 	bl	800205e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6818      	ldr	r0, [r3, #0]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800293a:	2b01      	cmp	r3, #1
 800293c:	d102      	bne.n	8002944 <HAL_ADC_ConfigChannel+0x124>
 800293e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002942:	e000      	b.n	8002946 <HAL_ADC_ConfigChannel+0x126>
 8002944:	2300      	movs	r3, #0
 8002946:	461a      	mov	r2, r3
 8002948:	f7ff fba4 	bl	8002094 <LL_ADC_SetOffsetSaturation>
 800294c:	e17b      	b.n	8002c46 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2100      	movs	r1, #0
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff fb51 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 800295a:	4603      	mov	r3, r0
 800295c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10a      	bne.n	800297a <HAL_ADC_ConfigChannel+0x15a>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2100      	movs	r1, #0
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff fb46 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002970:	4603      	mov	r3, r0
 8002972:	0e9b      	lsrs	r3, r3, #26
 8002974:	f003 021f 	and.w	r2, r3, #31
 8002978:	e01e      	b.n	80029b8 <HAL_ADC_ConfigChannel+0x198>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2100      	movs	r1, #0
 8002980:	4618      	mov	r0, r3
 8002982:	f7ff fb3b 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002986:	4603      	mov	r3, r0
 8002988:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002990:	fa93 f3a3 	rbit	r3, r3
 8002994:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002998:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800299c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80029a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80029a8:	2320      	movs	r3, #32
 80029aa:	e004      	b.n	80029b6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80029ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029b0:	fab3 f383 	clz	r3, r3
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d105      	bne.n	80029d0 <HAL_ADC_ConfigChannel+0x1b0>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	0e9b      	lsrs	r3, r3, #26
 80029ca:	f003 031f 	and.w	r3, r3, #31
 80029ce:	e018      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x1e2>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80029dc:	fa93 f3a3 	rbit	r3, r3
 80029e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80029e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80029ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d101      	bne.n	80029f8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80029f4:	2320      	movs	r3, #32
 80029f6:	e004      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80029f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029fc:	fab3 f383 	clz	r3, r3
 8002a00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d106      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff fb0a 	bl	8002028 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2101      	movs	r1, #1
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff faee 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002a20:	4603      	mov	r3, r0
 8002a22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10a      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x220>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2101      	movs	r1, #1
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff fae3 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002a36:	4603      	mov	r3, r0
 8002a38:	0e9b      	lsrs	r3, r3, #26
 8002a3a:	f003 021f 	and.w	r2, r3, #31
 8002a3e:	e01e      	b.n	8002a7e <HAL_ADC_ConfigChannel+0x25e>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2101      	movs	r1, #1
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff fad8 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a56:	fa93 f3a3 	rbit	r3, r3
 8002a5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002a5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002a66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002a6e:	2320      	movs	r3, #32
 8002a70:	e004      	b.n	8002a7c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002a72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a76:	fab3 f383 	clz	r3, r3
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d105      	bne.n	8002a96 <HAL_ADC_ConfigChannel+0x276>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	0e9b      	lsrs	r3, r3, #26
 8002a90:	f003 031f 	and.w	r3, r3, #31
 8002a94:	e018      	b.n	8002ac8 <HAL_ADC_ConfigChannel+0x2a8>
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002aa2:	fa93 f3a3 	rbit	r3, r3
 8002aa6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002aaa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002aae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002ab2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002aba:	2320      	movs	r3, #32
 8002abc:	e004      	b.n	8002ac8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002abe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ac2:	fab3 f383 	clz	r3, r3
 8002ac6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d106      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff faa7 	bl	8002028 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2102      	movs	r1, #2
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff fa8b 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10a      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x2e6>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2102      	movs	r1, #2
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff fa80 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002afc:	4603      	mov	r3, r0
 8002afe:	0e9b      	lsrs	r3, r3, #26
 8002b00:	f003 021f 	and.w	r2, r3, #31
 8002b04:	e01e      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x324>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2102      	movs	r1, #2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff fa75 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002b12:	4603      	mov	r3, r0
 8002b14:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b1c:	fa93 f3a3 	rbit	r3, r3
 8002b20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002b24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002b2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d101      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002b34:	2320      	movs	r3, #32
 8002b36:	e004      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002b38:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b3c:	fab3 f383 	clz	r3, r3
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d105      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x33c>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	0e9b      	lsrs	r3, r3, #26
 8002b56:	f003 031f 	and.w	r3, r3, #31
 8002b5a:	e016      	b.n	8002b8a <HAL_ADC_ConfigChannel+0x36a>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b68:	fa93 f3a3 	rbit	r3, r3
 8002b6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002b6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002b74:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d101      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002b7c:	2320      	movs	r3, #32
 8002b7e:	e004      	b.n	8002b8a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002b80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b84:	fab3 f383 	clz	r3, r3
 8002b88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d106      	bne.n	8002b9c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2200      	movs	r2, #0
 8002b94:	2102      	movs	r1, #2
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7ff fa46 	bl	8002028 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2103      	movs	r1, #3
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7ff fa2a 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10a      	bne.n	8002bc8 <HAL_ADC_ConfigChannel+0x3a8>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2103      	movs	r1, #3
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7ff fa1f 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	0e9b      	lsrs	r3, r3, #26
 8002bc2:	f003 021f 	and.w	r2, r3, #31
 8002bc6:	e017      	b.n	8002bf8 <HAL_ADC_ConfigChannel+0x3d8>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2103      	movs	r1, #3
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff fa14 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bda:	fa93 f3a3 	rbit	r3, r3
 8002bde:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002be0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002be2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002be4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002bea:	2320      	movs	r3, #32
 8002bec:	e003      	b.n	8002bf6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002bee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002bf0:	fab3 f383 	clz	r3, r3
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d105      	bne.n	8002c10 <HAL_ADC_ConfigChannel+0x3f0>
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	0e9b      	lsrs	r3, r3, #26
 8002c0a:	f003 031f 	and.w	r3, r3, #31
 8002c0e:	e011      	b.n	8002c34 <HAL_ADC_ConfigChannel+0x414>
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c18:	fa93 f3a3 	rbit	r3, r3
 8002c1c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002c1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c20:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002c22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d101      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002c28:	2320      	movs	r3, #32
 8002c2a:	e003      	b.n	8002c34 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002c2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c2e:	fab3 f383 	clz	r3, r3
 8002c32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d106      	bne.n	8002c46 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	2103      	movs	r1, #3
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff f9f1 	bl	8002028 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7ff fb4e 	bl	80022ec <LL_ADC_IsEnabled>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	f040 8140 	bne.w	8002ed8 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6818      	ldr	r0, [r3, #0]
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	6819      	ldr	r1, [r3, #0]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	461a      	mov	r2, r3
 8002c66:	f7ff faad 	bl	80021c4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	4a8f      	ldr	r2, [pc, #572]	@ (8002eac <HAL_ADC_ConfigChannel+0x68c>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	f040 8131 	bne.w	8002ed8 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d10b      	bne.n	8002c9e <HAL_ADC_ConfigChannel+0x47e>
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	0e9b      	lsrs	r3, r3, #26
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	f003 031f 	and.w	r3, r3, #31
 8002c92:	2b09      	cmp	r3, #9
 8002c94:	bf94      	ite	ls
 8002c96:	2301      	movls	r3, #1
 8002c98:	2300      	movhi	r3, #0
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	e019      	b.n	8002cd2 <HAL_ADC_ConfigChannel+0x4b2>
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ca6:	fa93 f3a3 	rbit	r3, r3
 8002caa:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002cac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cae:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002cb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002cb6:	2320      	movs	r3, #32
 8002cb8:	e003      	b.n	8002cc2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002cba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cbc:	fab3 f383 	clz	r3, r3
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	f003 031f 	and.w	r3, r3, #31
 8002cc8:	2b09      	cmp	r3, #9
 8002cca:	bf94      	ite	ls
 8002ccc:	2301      	movls	r3, #1
 8002cce:	2300      	movhi	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d079      	beq.n	8002dca <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d107      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x4d2>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	0e9b      	lsrs	r3, r3, #26
 8002ce8:	3301      	adds	r3, #1
 8002cea:	069b      	lsls	r3, r3, #26
 8002cec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cf0:	e015      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x4fe>
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cfa:	fa93 f3a3 	rbit	r3, r3
 8002cfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002d00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d02:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002d04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002d0a:	2320      	movs	r3, #32
 8002d0c:	e003      	b.n	8002d16 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002d0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d10:	fab3 f383 	clz	r3, r3
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	3301      	adds	r3, #1
 8002d18:	069b      	lsls	r3, r3, #26
 8002d1a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d109      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x51e>
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	0e9b      	lsrs	r3, r3, #26
 8002d30:	3301      	adds	r3, #1
 8002d32:	f003 031f 	and.w	r3, r3, #31
 8002d36:	2101      	movs	r1, #1
 8002d38:	fa01 f303 	lsl.w	r3, r1, r3
 8002d3c:	e017      	b.n	8002d6e <HAL_ADC_ConfigChannel+0x54e>
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002d4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002d50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002d56:	2320      	movs	r3, #32
 8002d58:	e003      	b.n	8002d62 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002d5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d5c:	fab3 f383 	clz	r3, r3
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	3301      	adds	r3, #1
 8002d64:	f003 031f 	and.w	r3, r3, #31
 8002d68:	2101      	movs	r1, #1
 8002d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6e:	ea42 0103 	orr.w	r1, r2, r3
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10a      	bne.n	8002d94 <HAL_ADC_ConfigChannel+0x574>
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	0e9b      	lsrs	r3, r3, #26
 8002d84:	3301      	adds	r3, #1
 8002d86:	f003 021f 	and.w	r2, r3, #31
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	4413      	add	r3, r2
 8002d90:	051b      	lsls	r3, r3, #20
 8002d92:	e018      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0x5a6>
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d9c:	fa93 f3a3 	rbit	r3, r3
 8002da0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d101      	bne.n	8002db0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002dac:	2320      	movs	r3, #32
 8002dae:	e003      	b.n	8002db8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002db0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002db2:	fab3 f383 	clz	r3, r3
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	3301      	adds	r3, #1
 8002dba:	f003 021f 	and.w	r2, r3, #31
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	005b      	lsls	r3, r3, #1
 8002dc2:	4413      	add	r3, r2
 8002dc4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dc6:	430b      	orrs	r3, r1
 8002dc8:	e081      	b.n	8002ece <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d107      	bne.n	8002de6 <HAL_ADC_ConfigChannel+0x5c6>
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	0e9b      	lsrs	r3, r3, #26
 8002ddc:	3301      	adds	r3, #1
 8002dde:	069b      	lsls	r3, r3, #26
 8002de0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002de4:	e015      	b.n	8002e12 <HAL_ADC_ConfigChannel+0x5f2>
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dee:	fa93 f3a3 	rbit	r3, r3
 8002df2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d101      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002dfe:	2320      	movs	r3, #32
 8002e00:	e003      	b.n	8002e0a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e04:	fab3 f383 	clz	r3, r3
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	069b      	lsls	r3, r3, #26
 8002e0e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d109      	bne.n	8002e32 <HAL_ADC_ConfigChannel+0x612>
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	0e9b      	lsrs	r3, r3, #26
 8002e24:	3301      	adds	r3, #1
 8002e26:	f003 031f 	and.w	r3, r3, #31
 8002e2a:	2101      	movs	r1, #1
 8002e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e30:	e017      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x642>
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e38:	6a3b      	ldr	r3, [r7, #32]
 8002e3a:	fa93 f3a3 	rbit	r3, r3
 8002e3e:	61fb      	str	r3, [r7, #28]
  return result;
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002e4a:	2320      	movs	r3, #32
 8002e4c:	e003      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e50:	fab3 f383 	clz	r3, r3
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	3301      	adds	r3, #1
 8002e58:	f003 031f 	and.w	r3, r3, #31
 8002e5c:	2101      	movs	r1, #1
 8002e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e62:	ea42 0103 	orr.w	r1, r2, r3
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10d      	bne.n	8002e8e <HAL_ADC_ConfigChannel+0x66e>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	0e9b      	lsrs	r3, r3, #26
 8002e78:	3301      	adds	r3, #1
 8002e7a:	f003 021f 	and.w	r2, r3, #31
 8002e7e:	4613      	mov	r3, r2
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	4413      	add	r3, r2
 8002e84:	3b1e      	subs	r3, #30
 8002e86:	051b      	lsls	r3, r3, #20
 8002e88:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e8c:	e01e      	b.n	8002ecc <HAL_ADC_ConfigChannel+0x6ac>
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	fa93 f3a3 	rbit	r3, r3
 8002e9a:	613b      	str	r3, [r7, #16]
  return result;
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d104      	bne.n	8002eb0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002ea6:	2320      	movs	r3, #32
 8002ea8:	e006      	b.n	8002eb8 <HAL_ADC_ConfigChannel+0x698>
 8002eaa:	bf00      	nop
 8002eac:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	fab3 f383 	clz	r3, r3
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	3301      	adds	r3, #1
 8002eba:	f003 021f 	and.w	r2, r3, #31
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	4413      	add	r3, r2
 8002ec4:	3b1e      	subs	r3, #30
 8002ec6:	051b      	lsls	r3, r3, #20
 8002ec8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ecc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	f7ff f94b 	bl	800216e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	4b3f      	ldr	r3, [pc, #252]	@ (8002fdc <HAL_ADC_ConfigChannel+0x7bc>)
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d071      	beq.n	8002fc8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ee4:	483e      	ldr	r0, [pc, #248]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ee6:	f7ff f857 	bl	8001f98 <LL_ADC_GetCommonPathInternalCh>
 8002eea:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a3c      	ldr	r2, [pc, #240]	@ (8002fe4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d004      	beq.n	8002f02 <HAL_ADC_ConfigChannel+0x6e2>
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a3a      	ldr	r2, [pc, #232]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x7c8>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d127      	bne.n	8002f52 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002f02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d121      	bne.n	8002f52 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f16:	d157      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f1c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f20:	4619      	mov	r1, r3
 8002f22:	482f      	ldr	r0, [pc, #188]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002f24:	f7ff f825 	bl	8001f72 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f28:	4b30      	ldr	r3, [pc, #192]	@ (8002fec <HAL_ADC_ConfigChannel+0x7cc>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	099b      	lsrs	r3, r3, #6
 8002f2e:	4a30      	ldr	r2, [pc, #192]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002f30:	fba2 2303 	umull	r2, r3, r2, r3
 8002f34:	099b      	lsrs	r3, r3, #6
 8002f36:	1c5a      	adds	r2, r3, #1
 8002f38:	4613      	mov	r3, r2
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	4413      	add	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f42:	e002      	b.n	8002f4a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	3b01      	subs	r3, #1
 8002f48:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1f9      	bne.n	8002f44 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f50:	e03a      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a27      	ldr	r2, [pc, #156]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x7d4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d113      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d10d      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a22      	ldr	r2, [pc, #136]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d02a      	beq.n	8002fc8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	4818      	ldr	r0, [pc, #96]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002f7e:	f7fe fff8 	bl	8001f72 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f82:	e021      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a1c      	ldr	r2, [pc, #112]	@ (8002ffc <HAL_ADC_ConfigChannel+0x7dc>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d11c      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d116      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a16      	ldr	r2, [pc, #88]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d011      	beq.n	8002fc8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fa4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002fa8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002fac:	4619      	mov	r1, r3
 8002fae:	480c      	ldr	r0, [pc, #48]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002fb0:	f7fe ffdf 	bl	8001f72 <LL_ADC_SetCommonPathInternalCh>
 8002fb4:	e008      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fba:	f043 0220 	orr.w	r2, r3, #32
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002fd0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	37d8      	adds	r7, #216	@ 0xd8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	80080000 	.word	0x80080000
 8002fe0:	50000300 	.word	0x50000300
 8002fe4:	c3210000 	.word	0xc3210000
 8002fe8:	90c00010 	.word	0x90c00010
 8002fec:	20000400 	.word	0x20000400
 8002ff0:	053e2d63 	.word	0x053e2d63
 8002ff4:	c7520000 	.word	0xc7520000
 8002ff8:	50000100 	.word	0x50000100
 8002ffc:	cb840000 	.word	0xcb840000

08003000 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003008:	2300      	movs	r3, #0
 800300a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff f96b 	bl	80022ec <LL_ADC_IsEnabled>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d169      	bne.n	80030f0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689a      	ldr	r2, [r3, #8]
 8003022:	4b36      	ldr	r3, [pc, #216]	@ (80030fc <ADC_Enable+0xfc>)
 8003024:	4013      	ands	r3, r2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00d      	beq.n	8003046 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302e:	f043 0210 	orr.w	r2, r3, #16
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800303a:	f043 0201 	orr.w	r2, r3, #1
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e055      	b.n	80030f2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f7ff f93a 	bl	80022c4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003050:	482b      	ldr	r0, [pc, #172]	@ (8003100 <ADC_Enable+0x100>)
 8003052:	f7fe ffa1 	bl	8001f98 <LL_ADC_GetCommonPathInternalCh>
 8003056:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003058:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800305c:	2b00      	cmp	r3, #0
 800305e:	d013      	beq.n	8003088 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003060:	4b28      	ldr	r3, [pc, #160]	@ (8003104 <ADC_Enable+0x104>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	099b      	lsrs	r3, r3, #6
 8003066:	4a28      	ldr	r2, [pc, #160]	@ (8003108 <ADC_Enable+0x108>)
 8003068:	fba2 2303 	umull	r2, r3, r2, r3
 800306c:	099b      	lsrs	r3, r3, #6
 800306e:	1c5a      	adds	r2, r3, #1
 8003070:	4613      	mov	r3, r2
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	4413      	add	r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800307a:	e002      	b.n	8003082 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	3b01      	subs	r3, #1
 8003080:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d1f9      	bne.n	800307c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003088:	f7fe ff54 	bl	8001f34 <HAL_GetTick>
 800308c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800308e:	e028      	b.n	80030e2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff f929 	bl	80022ec <LL_ADC_IsEnabled>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d104      	bne.n	80030aa <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7ff f90d 	bl	80022c4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030aa:	f7fe ff43 	bl	8001f34 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d914      	bls.n	80030e2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d00d      	beq.n	80030e2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ca:	f043 0210 	orr.w	r2, r3, #16
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030d6:	f043 0201 	orr.w	r2, r3, #1
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e007      	b.n	80030f2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0301 	and.w	r3, r3, #1
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d1cf      	bne.n	8003090 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	8000003f 	.word	0x8000003f
 8003100:	50000300 	.word	0x50000300
 8003104:	20000400 	.word	0x20000400
 8003108:	053e2d63 	.word	0x053e2d63

0800310c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003118:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800311e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003122:	2b00      	cmp	r3, #0
 8003124:	d14b      	bne.n	80031be <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0308 	and.w	r3, r3, #8
 800313c:	2b00      	cmp	r3, #0
 800313e:	d021      	beq.n	8003184 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f7fe ffd3 	bl	80020f0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d032      	beq.n	80031b6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d12b      	bne.n	80031b6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003162:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800316e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d11f      	bne.n	80031b6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317a:	f043 0201 	orr.w	r2, r3, #1
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003182:	e018      	b.n	80031b6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d111      	bne.n	80031b6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003196:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d105      	bne.n	80031b6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ae:	f043 0201 	orr.w	r2, r3, #1
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	f7fd ffe2 	bl	8001180 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031bc:	e00e      	b.n	80031dc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c2:	f003 0310 	and.w	r3, r3, #16
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d003      	beq.n	80031d2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f7ff fb1e 	bl	800280c <HAL_ADC_ErrorCallback>
}
 80031d0:	e004      	b.n	80031dc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	4798      	blx	r3
}
 80031dc:	bf00      	nop
 80031de:	3710      	adds	r7, #16
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f7ff fb00 	bl	80027f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031f8:	bf00      	nop
 80031fa:	3710      	adds	r7, #16
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800320c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003212:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800321e:	f043 0204 	orr.w	r2, r3, #4
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f7ff faf0 	bl	800280c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800322c:	bf00      	nop
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <LL_ADC_IsEnabled>:
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	2b01      	cmp	r3, #1
 8003246:	d101      	bne.n	800324c <LL_ADC_IsEnabled+0x18>
 8003248:	2301      	movs	r3, #1
 800324a:	e000      	b.n	800324e <LL_ADC_IsEnabled+0x1a>
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr

0800325a <LL_ADC_REG_IsConversionOngoing>:
{
 800325a:	b480      	push	{r7}
 800325c:	b083      	sub	sp, #12
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f003 0304 	and.w	r3, r3, #4
 800326a:	2b04      	cmp	r3, #4
 800326c:	d101      	bne.n	8003272 <LL_ADC_REG_IsConversionOngoing+0x18>
 800326e:	2301      	movs	r3, #1
 8003270:	e000      	b.n	8003274 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003280:	b590      	push	{r4, r7, lr}
 8003282:	b0a1      	sub	sp, #132	@ 0x84
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800328a:	2300      	movs	r3, #0
 800328c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800329a:	2302      	movs	r3, #2
 800329c:	e08b      	b.n	80033b6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80032a6:	2300      	movs	r3, #0
 80032a8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80032aa:	2300      	movs	r3, #0
 80032ac:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032b6:	d102      	bne.n	80032be <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80032b8:	4b41      	ldr	r3, [pc, #260]	@ (80033c0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80032ba:	60bb      	str	r3, [r7, #8]
 80032bc:	e001      	b.n	80032c2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80032be:	2300      	movs	r3, #0
 80032c0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d10b      	bne.n	80032e0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032cc:	f043 0220 	orr.w	r2, r3, #32
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e06a      	b.n	80033b6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7ff ffb9 	bl	800325a <LL_ADC_REG_IsConversionOngoing>
 80032e8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff ffb3 	bl	800325a <LL_ADC_REG_IsConversionOngoing>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d14c      	bne.n	8003394 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80032fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d149      	bne.n	8003394 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003300:	4b30      	ldr	r3, [pc, #192]	@ (80033c4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003302:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d028      	beq.n	800335e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800330c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	6859      	ldr	r1, [r3, #4]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800331e:	035b      	lsls	r3, r3, #13
 8003320:	430b      	orrs	r3, r1
 8003322:	431a      	orrs	r2, r3
 8003324:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003326:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003328:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800332c:	f7ff ff82 	bl	8003234 <LL_ADC_IsEnabled>
 8003330:	4604      	mov	r4, r0
 8003332:	4823      	ldr	r0, [pc, #140]	@ (80033c0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003334:	f7ff ff7e 	bl	8003234 <LL_ADC_IsEnabled>
 8003338:	4603      	mov	r3, r0
 800333a:	4323      	orrs	r3, r4
 800333c:	2b00      	cmp	r3, #0
 800333e:	d133      	bne.n	80033a8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003340:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003348:	f023 030f 	bic.w	r3, r3, #15
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	6811      	ldr	r1, [r2, #0]
 8003350:	683a      	ldr	r2, [r7, #0]
 8003352:	6892      	ldr	r2, [r2, #8]
 8003354:	430a      	orrs	r2, r1
 8003356:	431a      	orrs	r2, r3
 8003358:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800335a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800335c:	e024      	b.n	80033a8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800335e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003366:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003368:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800336a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800336e:	f7ff ff61 	bl	8003234 <LL_ADC_IsEnabled>
 8003372:	4604      	mov	r4, r0
 8003374:	4812      	ldr	r0, [pc, #72]	@ (80033c0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003376:	f7ff ff5d 	bl	8003234 <LL_ADC_IsEnabled>
 800337a:	4603      	mov	r3, r0
 800337c:	4323      	orrs	r3, r4
 800337e:	2b00      	cmp	r3, #0
 8003380:	d112      	bne.n	80033a8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003382:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800338a:	f023 030f 	bic.w	r3, r3, #15
 800338e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003390:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003392:	e009      	b.n	80033a8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003398:	f043 0220 	orr.w	r2, r3, #32
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80033a6:	e000      	b.n	80033aa <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80033b2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3784      	adds	r7, #132	@ 0x84
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd90      	pop	{r4, r7, pc}
 80033be:	bf00      	nop
 80033c0:	50000100 	.word	0x50000100
 80033c4:	50000300 	.word	0x50000300

080033c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033d8:	4b0c      	ldr	r3, [pc, #48]	@ (800340c <__NVIC_SetPriorityGrouping+0x44>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033de:	68ba      	ldr	r2, [r7, #8]
 80033e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033e4:	4013      	ands	r3, r2
 80033e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033fa:	4a04      	ldr	r2, [pc, #16]	@ (800340c <__NVIC_SetPriorityGrouping+0x44>)
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	60d3      	str	r3, [r2, #12]
}
 8003400:	bf00      	nop
 8003402:	3714      	adds	r7, #20
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	e000ed00 	.word	0xe000ed00

08003410 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003414:	4b04      	ldr	r3, [pc, #16]	@ (8003428 <__NVIC_GetPriorityGrouping+0x18>)
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	0a1b      	lsrs	r3, r3, #8
 800341a:	f003 0307 	and.w	r3, r3, #7
}
 800341e:	4618      	mov	r0, r3
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	e000ed00 	.word	0xe000ed00

0800342c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	4603      	mov	r3, r0
 8003434:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343a:	2b00      	cmp	r3, #0
 800343c:	db0b      	blt.n	8003456 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800343e:	79fb      	ldrb	r3, [r7, #7]
 8003440:	f003 021f 	and.w	r2, r3, #31
 8003444:	4907      	ldr	r1, [pc, #28]	@ (8003464 <__NVIC_EnableIRQ+0x38>)
 8003446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344a:	095b      	lsrs	r3, r3, #5
 800344c:	2001      	movs	r0, #1
 800344e:	fa00 f202 	lsl.w	r2, r0, r2
 8003452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003456:	bf00      	nop
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	e000e100 	.word	0xe000e100

08003468 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	4603      	mov	r3, r0
 8003470:	6039      	str	r1, [r7, #0]
 8003472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003478:	2b00      	cmp	r3, #0
 800347a:	db0a      	blt.n	8003492 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	b2da      	uxtb	r2, r3
 8003480:	490c      	ldr	r1, [pc, #48]	@ (80034b4 <__NVIC_SetPriority+0x4c>)
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	0112      	lsls	r2, r2, #4
 8003488:	b2d2      	uxtb	r2, r2
 800348a:	440b      	add	r3, r1
 800348c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003490:	e00a      	b.n	80034a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	b2da      	uxtb	r2, r3
 8003496:	4908      	ldr	r1, [pc, #32]	@ (80034b8 <__NVIC_SetPriority+0x50>)
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	f003 030f 	and.w	r3, r3, #15
 800349e:	3b04      	subs	r3, #4
 80034a0:	0112      	lsls	r2, r2, #4
 80034a2:	b2d2      	uxtb	r2, r2
 80034a4:	440b      	add	r3, r1
 80034a6:	761a      	strb	r2, [r3, #24]
}
 80034a8:	bf00      	nop
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	e000e100 	.word	0xe000e100
 80034b8:	e000ed00 	.word	0xe000ed00

080034bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034bc:	b480      	push	{r7}
 80034be:	b089      	sub	sp, #36	@ 0x24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f003 0307 	and.w	r3, r3, #7
 80034ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	f1c3 0307 	rsb	r3, r3, #7
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	bf28      	it	cs
 80034da:	2304      	movcs	r3, #4
 80034dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	3304      	adds	r3, #4
 80034e2:	2b06      	cmp	r3, #6
 80034e4:	d902      	bls.n	80034ec <NVIC_EncodePriority+0x30>
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	3b03      	subs	r3, #3
 80034ea:	e000      	b.n	80034ee <NVIC_EncodePriority+0x32>
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f0:	f04f 32ff 	mov.w	r2, #4294967295
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	43da      	mvns	r2, r3
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	401a      	ands	r2, r3
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003504:	f04f 31ff 	mov.w	r1, #4294967295
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	fa01 f303 	lsl.w	r3, r1, r3
 800350e:	43d9      	mvns	r1, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003514:	4313      	orrs	r3, r2
         );
}
 8003516:	4618      	mov	r0, r3
 8003518:	3724      	adds	r7, #36	@ 0x24
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr

08003522 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f7ff ff4c 	bl	80033c8 <__NVIC_SetPriorityGrouping>
}
 8003530:	bf00      	nop
 8003532:	3708      	adds	r7, #8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	4603      	mov	r3, r0
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
 8003544:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003546:	f7ff ff63 	bl	8003410 <__NVIC_GetPriorityGrouping>
 800354a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	68b9      	ldr	r1, [r7, #8]
 8003550:	6978      	ldr	r0, [r7, #20]
 8003552:	f7ff ffb3 	bl	80034bc <NVIC_EncodePriority>
 8003556:	4602      	mov	r2, r0
 8003558:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800355c:	4611      	mov	r1, r2
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff ff82 	bl	8003468 <__NVIC_SetPriority>
}
 8003564:	bf00      	nop
 8003566:	3718      	adds	r7, #24
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	4603      	mov	r3, r0
 8003574:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff ff56 	bl	800342c <__NVIC_EnableIRQ>
}
 8003580:	bf00      	nop
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e014      	b.n	80035c4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	791b      	ldrb	r3, [r3, #4]
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d105      	bne.n	80035b0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f7fe f9b0 	bl	8001910 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3708      	adds	r7, #8
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b088      	sub	sp, #32
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	607a      	str	r2, [r7, #4]
 80035d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d101      	bne.n	80035e4 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e0b2      	b.n	800374a <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	795b      	ldrb	r3, [r3, #5]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d101      	bne.n	80035f0 <HAL_DAC_Start_DMA+0x24>
 80035ec:	2302      	movs	r3, #2
 80035ee:	e0ac      	b.n	800374a <HAL_DAC_Start_DMA+0x17e>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2201      	movs	r2, #1
 80035f4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2202      	movs	r2, #2
 80035fa:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d129      	bne.n	8003656 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	4a53      	ldr	r2, [pc, #332]	@ (8003754 <HAL_DAC_Start_DMA+0x188>)
 8003608:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	4a52      	ldr	r2, [pc, #328]	@ (8003758 <HAL_DAC_Start_DMA+0x18c>)
 8003610:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	4a51      	ldr	r2, [pc, #324]	@ (800375c <HAL_DAC_Start_DMA+0x190>)
 8003618:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003628:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800362a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <HAL_DAC_Start_DMA+0x6c>
 8003630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003632:	2b04      	cmp	r3, #4
 8003634:	d005      	beq.n	8003642 <HAL_DAC_Start_DMA+0x76>
 8003636:	e009      	b.n	800364c <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	3308      	adds	r3, #8
 800363e:	61bb      	str	r3, [r7, #24]
        break;
 8003640:	e033      	b.n	80036aa <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	330c      	adds	r3, #12
 8003648:	61bb      	str	r3, [r7, #24]
        break;
 800364a:	e02e      	b.n	80036aa <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	3310      	adds	r3, #16
 8003652:	61bb      	str	r3, [r7, #24]
        break;
 8003654:	e029      	b.n	80036aa <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	4a41      	ldr	r2, [pc, #260]	@ (8003760 <HAL_DAC_Start_DMA+0x194>)
 800365c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	4a40      	ldr	r2, [pc, #256]	@ (8003764 <HAL_DAC_Start_DMA+0x198>)
 8003664:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	4a3f      	ldr	r2, [pc, #252]	@ (8003768 <HAL_DAC_Start_DMA+0x19c>)
 800366c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800367c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800367e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <HAL_DAC_Start_DMA+0xc0>
 8003684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003686:	2b04      	cmp	r3, #4
 8003688:	d005      	beq.n	8003696 <HAL_DAC_Start_DMA+0xca>
 800368a:	e009      	b.n	80036a0 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	3314      	adds	r3, #20
 8003692:	61bb      	str	r3, [r7, #24]
        break;
 8003694:	e009      	b.n	80036aa <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	3318      	adds	r3, #24
 800369c:	61bb      	str	r3, [r7, #24]
        break;
 800369e:	e004      	b.n	80036aa <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	331c      	adds	r3, #28
 80036a6:	61bb      	str	r3, [r7, #24]
        break;
 80036a8:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d111      	bne.n	80036d4 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036be:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6898      	ldr	r0, [r3, #8]
 80036c4:	6879      	ldr	r1, [r7, #4]
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	f000 fb9f 	bl	8003e0c <HAL_DMA_Start_IT>
 80036ce:	4603      	mov	r3, r0
 80036d0:	77fb      	strb	r3, [r7, #31]
 80036d2:	e010      	b.n	80036f6 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80036e2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	68d8      	ldr	r0, [r3, #12]
 80036e8:	6879      	ldr	r1, [r7, #4]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	f000 fb8d 	bl	8003e0c <HAL_DMA_Start_IT>
 80036f2:	4603      	mov	r3, r0
 80036f4:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80036fc:	7ffb      	ldrb	r3, [r7, #31]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d11c      	bne.n	800373c <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6819      	ldr	r1, [r3, #0]
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	f003 0310 	and.w	r3, r3, #16
 800370e:	2201      	movs	r2, #1
 8003710:	409a      	lsls	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800371a:	4b14      	ldr	r3, [pc, #80]	@ (800376c <HAL_DAC_Start_DMA+0x1a0>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	099b      	lsrs	r3, r3, #6
 8003720:	4a13      	ldr	r2, [pc, #76]	@ (8003770 <HAL_DAC_Start_DMA+0x1a4>)
 8003722:	fba2 2303 	umull	r2, r3, r2, r3
 8003726:	099b      	lsrs	r3, r3, #6
 8003728:	3301      	adds	r3, #1
 800372a:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 800372c:	e002      	b.n	8003734 <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	3b01      	subs	r3, #1
 8003732:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1f9      	bne.n	800372e <HAL_DAC_Start_DMA+0x162>
 800373a:	e005      	b.n	8003748 <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	f043 0204 	orr.w	r2, r3, #4
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003748:	7ffb      	ldrb	r3, [r7, #31]
}
 800374a:	4618      	mov	r0, r3
 800374c:	3720      	adds	r7, #32
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	08003ba9 	.word	0x08003ba9
 8003758:	08003bcb 	.word	0x08003bcb
 800375c:	08003be7 	.word	0x08003be7
 8003760:	08003c51 	.word	0x08003c51
 8003764:	08003c73 	.word	0x08003c73
 8003768:	08003c8f 	.word	0x08003c8f
 800376c:	20000400 	.word	0x20000400
 8003770:	053e2d63 	.word	0x053e2d63

08003774 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d101      	bne.n	8003788 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e03e      	b.n	8003806 <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6819      	ldr	r1, [r3, #0]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	f003 0310 	and.w	r3, r3, #16
 8003794:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003798:	fa02 f303 	lsl.w	r3, r2, r3
 800379c:	43da      	mvns	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	400a      	ands	r2, r1
 80037a4:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	6819      	ldr	r1, [r3, #0]
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	f003 0310 	and.w	r3, r3, #16
 80037b2:	2201      	movs	r2, #1
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	43da      	mvns	r2, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	400a      	ands	r2, r1
 80037c0:	601a      	str	r2, [r3, #0]

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d10d      	bne.n	80037e4 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 fb98 	bl	8003f02 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	e00c      	b.n	80037fe <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	4618      	mov	r0, r3
 80037ea:	f000 fb8a 	bl	8003f02 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 80037fc:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2201      	movs	r2, #1
 8003802:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800380e:	b480      	push	{r7}
 8003810:	b083      	sub	sp, #12
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
	...

08003838 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b08a      	sub	sp, #40	@ 0x28
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003844:	2300      	movs	r3, #0
 8003846:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d002      	beq.n	8003854 <HAL_DAC_ConfigChannel+0x1c>
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e19e      	b.n	8003b96 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	795b      	ldrb	r3, [r3, #5]
 800385c:	2b01      	cmp	r3, #1
 800385e:	d101      	bne.n	8003864 <HAL_DAC_ConfigChannel+0x2c>
 8003860:	2302      	movs	r3, #2
 8003862:	e198      	b.n	8003b96 <HAL_DAC_ConfigChannel+0x35e>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2201      	movs	r2, #1
 8003868:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2202      	movs	r2, #2
 800386e:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	2b04      	cmp	r3, #4
 8003876:	d17a      	bne.n	800396e <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003878:	f7fe fb5c 	bl	8001f34 <HAL_GetTick>
 800387c:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d13d      	bne.n	8003900 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003884:	e018      	b.n	80038b8 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003886:	f7fe fb55 	bl	8001f34 <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	2b01      	cmp	r3, #1
 8003892:	d911      	bls.n	80038b8 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800389a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00a      	beq.n	80038b8 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f043 0208 	orr.w	r2, r3, #8
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2203      	movs	r2, #3
 80038b2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e16e      	b.n	8003b96 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1df      	bne.n	8003886 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	68ba      	ldr	r2, [r7, #8]
 80038cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80038ce:	641a      	str	r2, [r3, #64]	@ 0x40
 80038d0:	e020      	b.n	8003914 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80038d2:	f7fe fb2f 	bl	8001f34 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d90f      	bls.n	8003900 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	da0a      	bge.n	8003900 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	f043 0208 	orr.w	r2, r3, #8
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2203      	movs	r2, #3
 80038fa:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e14a      	b.n	8003b96 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003906:	2b00      	cmp	r3, #0
 8003908:	dbe3      	blt.n	80038d2 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	68ba      	ldr	r2, [r7, #8]
 8003910:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003912:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f003 0310 	and.w	r3, r3, #16
 8003920:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003924:	fa01 f303 	lsl.w	r3, r1, r3
 8003928:	43db      	mvns	r3, r3
 800392a:	ea02 0103 	and.w	r1, r2, r3
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f003 0310 	and.w	r3, r3, #16
 8003938:	409a      	lsls	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	430a      	orrs	r2, r1
 8003940:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f003 0310 	and.w	r3, r3, #16
 800394e:	21ff      	movs	r1, #255	@ 0xff
 8003950:	fa01 f303 	lsl.w	r3, r1, r3
 8003954:	43db      	mvns	r3, r3
 8003956:	ea02 0103 	and.w	r1, r2, r3
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f003 0310 	and.w	r3, r3, #16
 8003964:	409a      	lsls	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	430a      	orrs	r2, r1
 800396c:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d11d      	bne.n	80039b2 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800397c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f003 0310 	and.w	r3, r3, #16
 8003984:	221f      	movs	r2, #31
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	43db      	mvns	r3, r3
 800398c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800398e:	4013      	ands	r3, r2
 8003990:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f003 0310 	and.w	r3, r3, #16
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039a6:	4313      	orrs	r3, r2
 80039a8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039b0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f003 0310 	and.w	r3, r3, #16
 80039c0:	2207      	movs	r2, #7
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	43db      	mvns	r3, r3
 80039c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ca:	4013      	ands	r3, r2
 80039cc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d102      	bne.n	80039dc <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 80039d6:	2300      	movs	r3, #0
 80039d8:	623b      	str	r3, [r7, #32]
 80039da:	e00f      	b.n	80039fc <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d102      	bne.n	80039ea <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80039e4:	2301      	movs	r3, #1
 80039e6:	623b      	str	r3, [r7, #32]
 80039e8:	e008      	b.n	80039fc <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d102      	bne.n	80039f8 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80039f2:	2301      	movs	r3, #1
 80039f4:	623b      	str	r3, [r7, #32]
 80039f6:	e001      	b.n	80039fc <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80039f8:	2300      	movs	r3, #0
 80039fa:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	6a3a      	ldr	r2, [r7, #32]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f003 0310 	and.w	r3, r3, #16
 8003a12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	43db      	mvns	r3, r3
 8003a1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a1e:	4013      	ands	r3, r2
 8003a20:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	791b      	ldrb	r3, [r3, #4]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d102      	bne.n	8003a30 <HAL_DAC_ConfigChannel+0x1f8>
 8003a2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a2e:	e000      	b.n	8003a32 <HAL_DAC_ConfigChannel+0x1fa>
 8003a30:	2300      	movs	r3, #0
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f003 0310 	and.w	r3, r3, #16
 8003a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a42:	fa02 f303 	lsl.w	r3, r2, r3
 8003a46:	43db      	mvns	r3, r3
 8003a48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	795b      	ldrb	r3, [r3, #5]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d102      	bne.n	8003a5c <HAL_DAC_ConfigChannel+0x224>
 8003a56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003a5a:	e000      	b.n	8003a5e <HAL_DAC_ConfigChannel+0x226>
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a66:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d114      	bne.n	8003a9e <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003a74:	f001 fb3a 	bl	80050ec <HAL_RCC_GetHCLKFreq>
 8003a78:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	4a48      	ldr	r2, [pc, #288]	@ (8003ba0 <HAL_DAC_ConfigChannel+0x368>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d904      	bls.n	8003a8c <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a88:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a8a:	e00f      	b.n	8003aac <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	4a45      	ldr	r2, [pc, #276]	@ (8003ba4 <HAL_DAC_ConfigChannel+0x36c>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d90a      	bls.n	8003aaa <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a9c:	e006      	b.n	8003aac <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aa8:	e000      	b.n	8003aac <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003aaa:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f003 0310 	and.w	r3, r3, #16
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aba:	4313      	orrs	r3, r2
 8003abc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ac4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6819      	ldr	r1, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f003 0310 	and.w	r3, r3, #16
 8003ad2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	43da      	mvns	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	400a      	ands	r2, r1
 8003ae2:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f003 0310 	and.w	r3, r3, #16
 8003af2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003af6:	fa02 f303 	lsl.w	r3, r2, r3
 8003afa:	43db      	mvns	r3, r3
 8003afc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003afe:	4013      	ands	r3, r2
 8003b00:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f003 0310 	and.w	r3, r3, #16
 8003b0e:	697a      	ldr	r2, [r7, #20]
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b16:	4313      	orrs	r3, r2
 8003b18:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b20:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	6819      	ldr	r1, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f003 0310 	and.w	r3, r3, #16
 8003b2e:	22c0      	movs	r2, #192	@ 0xc0
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	43da      	mvns	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	400a      	ands	r2, r1
 8003b3c:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	089b      	lsrs	r3, r3, #2
 8003b44:	f003 030f 	and.w	r3, r3, #15
 8003b48:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	089b      	lsrs	r3, r3, #2
 8003b50:	021b      	lsls	r3, r3, #8
 8003b52:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f003 0310 	and.w	r3, r3, #16
 8003b68:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8003b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b70:	43db      	mvns	r3, r3
 8003b72:	ea02 0103 	and.w	r1, r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f003 0310 	and.w	r3, r3, #16
 8003b7c:	697a      	ldr	r2, [r7, #20]
 8003b7e:	409a      	lsls	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	430a      	orrs	r2, r1
 8003b86:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003b94:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3728      	adds	r7, #40	@ 0x28
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	09896800 	.word	0x09896800
 8003ba4:	04c4b400 	.word	0x04c4b400

08003ba8 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f7fd fb04 	bl	80011c4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	711a      	strb	r2, [r3, #4]
}
 8003bc2:	bf00      	nop
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b084      	sub	sp, #16
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f7ff fe18 	bl	800380e <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003bde:	bf00      	nop
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b084      	sub	sp, #16
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	f043 0204 	orr.w	r2, r3, #4
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f7ff fe0e 	bl	8003822 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	711a      	strb	r2, [r3, #4]
}
 8003c0c:	bf00      	nop
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003c1c:	bf00      	nop
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f7ff ffd8 	bl	8003c14 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2201      	movs	r2, #1
 8003c68:	711a      	strb	r2, [r3, #4]
}
 8003c6a:	bf00      	nop
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003c72:	b580      	push	{r7, lr}
 8003c74:	b084      	sub	sp, #16
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c7e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f7ff ffd1 	bl	8003c28 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003c86:	bf00      	nop
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}

08003c8e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b084      	sub	sp, #16
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	f043 0204 	orr.w	r2, r3, #4
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f7ff ffc7 	bl	8003c3c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	711a      	strb	r2, [r3, #4]
}
 8003cb4:	bf00      	nop
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e08d      	b.n	8003dea <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	4b47      	ldr	r3, [pc, #284]	@ (8003df4 <HAL_DMA_Init+0x138>)
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d80f      	bhi.n	8003cfa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	461a      	mov	r2, r3
 8003ce0:	4b45      	ldr	r3, [pc, #276]	@ (8003df8 <HAL_DMA_Init+0x13c>)
 8003ce2:	4413      	add	r3, r2
 8003ce4:	4a45      	ldr	r2, [pc, #276]	@ (8003dfc <HAL_DMA_Init+0x140>)
 8003ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cea:	091b      	lsrs	r3, r3, #4
 8003cec:	009a      	lsls	r2, r3, #2
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a42      	ldr	r2, [pc, #264]	@ (8003e00 <HAL_DMA_Init+0x144>)
 8003cf6:	641a      	str	r2, [r3, #64]	@ 0x40
 8003cf8:	e00e      	b.n	8003d18 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	461a      	mov	r2, r3
 8003d00:	4b40      	ldr	r3, [pc, #256]	@ (8003e04 <HAL_DMA_Init+0x148>)
 8003d02:	4413      	add	r3, r2
 8003d04:	4a3d      	ldr	r2, [pc, #244]	@ (8003dfc <HAL_DMA_Init+0x140>)
 8003d06:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0a:	091b      	lsrs	r3, r3, #4
 8003d0c:	009a      	lsls	r2, r3, #2
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a3c      	ldr	r2, [pc, #240]	@ (8003e08 <HAL_DMA_Init+0x14c>)
 8003d16:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003d2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d32:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003d3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 fa76 	bl	800425c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d78:	d102      	bne.n	8003d80 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685a      	ldr	r2, [r3, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d88:	b2d2      	uxtb	r2, r2
 8003d8a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d94:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d010      	beq.n	8003dc0 <HAL_DMA_Init+0x104>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	2b04      	cmp	r3, #4
 8003da4:	d80c      	bhi.n	8003dc0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 fa96 	bl	80042d8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db0:	2200      	movs	r2, #0
 8003db2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003dbc:	605a      	str	r2, [r3, #4]
 8003dbe:	e008      	b.n	8003dd2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	40020407 	.word	0x40020407
 8003df8:	bffdfff8 	.word	0xbffdfff8
 8003dfc:	cccccccd 	.word	0xcccccccd
 8003e00:	40020000 	.word	0x40020000
 8003e04:	bffdfbf8 	.word	0xbffdfbf8
 8003e08:	40020400 	.word	0x40020400

08003e0c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b086      	sub	sp, #24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
 8003e18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d101      	bne.n	8003e2c <HAL_DMA_Start_IT+0x20>
 8003e28:	2302      	movs	r3, #2
 8003e2a:	e066      	b.n	8003efa <HAL_DMA_Start_IT+0xee>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d155      	bne.n	8003eec <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2202      	movs	r2, #2
 8003e44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0201 	bic.w	r2, r2, #1
 8003e5c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	68b9      	ldr	r1, [r7, #8]
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f000 f9bb 	bl	80041e0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d008      	beq.n	8003e84 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f042 020e 	orr.w	r2, r2, #14
 8003e80:	601a      	str	r2, [r3, #0]
 8003e82:	e00f      	b.n	8003ea4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 0204 	bic.w	r2, r2, #4
 8003e92:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 020a 	orr.w	r2, r2, #10
 8003ea2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d007      	beq.n	8003ec2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ebc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ec0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d007      	beq.n	8003eda <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ed4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ed8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f042 0201 	orr.w	r2, r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	e005      	b.n	8003ef8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003ef8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3718      	adds	r7, #24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f02:	b480      	push	{r7}
 8003f04:	b085      	sub	sp, #20
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d005      	beq.n	8003f26 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2204      	movs	r2, #4
 8003f1e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	73fb      	strb	r3, [r7, #15]
 8003f24:	e037      	b.n	8003f96 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 020e 	bic.w	r2, r2, #14
 8003f34:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f44:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0201 	bic.w	r2, r2, #1
 8003f54:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f5a:	f003 021f 	and.w	r2, r3, #31
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f62:	2101      	movs	r1, #1
 8003f64:	fa01 f202 	lsl.w	r2, r1, r2
 8003f68:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f72:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00c      	beq.n	8003f96 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f8a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003f94:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d00d      	beq.n	8003fe8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2204      	movs	r2, #4
 8003fd0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	73fb      	strb	r3, [r7, #15]
 8003fe6:	e047      	b.n	8004078 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 020e 	bic.w	r2, r2, #14
 8003ff6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0201 	bic.w	r2, r2, #1
 8004006:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004012:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004016:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800401c:	f003 021f 	and.w	r2, r3, #31
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004024:	2101      	movs	r1, #1
 8004026:	fa01 f202 	lsl.w	r2, r1, r2
 800402a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004034:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00c      	beq.n	8004058 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004048:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800404c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004056:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800406c:	2b00      	cmp	r3, #0
 800406e:	d003      	beq.n	8004078 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	4798      	blx	r3
    }
  }
  return status;
 8004078:	7bfb      	ldrb	r3, [r7, #15]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b084      	sub	sp, #16
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800409e:	f003 031f 	and.w	r3, r3, #31
 80040a2:	2204      	movs	r2, #4
 80040a4:	409a      	lsls	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	4013      	ands	r3, r2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d026      	beq.n	80040fc <HAL_DMA_IRQHandler+0x7a>
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d021      	beq.n	80040fc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0320 	and.w	r3, r3, #32
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d107      	bne.n	80040d6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f022 0204 	bic.w	r2, r2, #4
 80040d4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040da:	f003 021f 	and.w	r2, r3, #31
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e2:	2104      	movs	r1, #4
 80040e4:	fa01 f202 	lsl.w	r2, r1, r2
 80040e8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d071      	beq.n	80041d6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80040fa:	e06c      	b.n	80041d6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004100:	f003 031f 	and.w	r3, r3, #31
 8004104:	2202      	movs	r2, #2
 8004106:	409a      	lsls	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4013      	ands	r3, r2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d02e      	beq.n	800416e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d029      	beq.n	800416e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0320 	and.w	r3, r3, #32
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10b      	bne.n	8004140 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f022 020a 	bic.w	r2, r2, #10
 8004136:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004144:	f003 021f 	and.w	r2, r3, #31
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	2102      	movs	r1, #2
 800414e:	fa01 f202 	lsl.w	r2, r1, r2
 8004152:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004160:	2b00      	cmp	r3, #0
 8004162:	d038      	beq.n	80041d6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800416c:	e033      	b.n	80041d6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004172:	f003 031f 	and.w	r3, r3, #31
 8004176:	2208      	movs	r2, #8
 8004178:	409a      	lsls	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	4013      	ands	r3, r2
 800417e:	2b00      	cmp	r3, #0
 8004180:	d02a      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	f003 0308 	and.w	r3, r3, #8
 8004188:	2b00      	cmp	r3, #0
 800418a:	d025      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f022 020e 	bic.w	r2, r2, #14
 800419a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a0:	f003 021f 	and.w	r2, r3, #31
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a8:	2101      	movs	r1, #1
 80041aa:	fa01 f202 	lsl.w	r2, r1, r2
 80041ae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d004      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80041d6:	bf00      	nop
 80041d8:	bf00      	nop
}
 80041da:	3710      	adds	r7, #16
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b085      	sub	sp, #20
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
 80041ec:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80041f6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d004      	beq.n	800420a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004204:	68fa      	ldr	r2, [r7, #12]
 8004206:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004208:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420e:	f003 021f 	and.w	r2, r3, #31
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	2101      	movs	r1, #1
 8004218:	fa01 f202 	lsl.w	r2, r1, r2
 800421c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	2b10      	cmp	r3, #16
 800422c:	d108      	bne.n	8004240 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68ba      	ldr	r2, [r7, #8]
 800423c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800423e:	e007      	b.n	8004250 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68ba      	ldr	r2, [r7, #8]
 8004246:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	60da      	str	r2, [r3, #12]
}
 8004250:	bf00      	nop
 8004252:	3714      	adds	r7, #20
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	461a      	mov	r2, r3
 800426a:	4b16      	ldr	r3, [pc, #88]	@ (80042c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800426c:	429a      	cmp	r2, r3
 800426e:	d802      	bhi.n	8004276 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004270:	4b15      	ldr	r3, [pc, #84]	@ (80042c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004272:	617b      	str	r3, [r7, #20]
 8004274:	e001      	b.n	800427a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004276:	4b15      	ldr	r3, [pc, #84]	@ (80042cc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004278:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	b2db      	uxtb	r3, r3
 8004284:	3b08      	subs	r3, #8
 8004286:	4a12      	ldr	r2, [pc, #72]	@ (80042d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004288:	fba2 2303 	umull	r2, r3, r2, r3
 800428c:	091b      	lsrs	r3, r3, #4
 800428e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004294:	089b      	lsrs	r3, r3, #2
 8004296:	009a      	lsls	r2, r3, #2
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	4413      	add	r3, r2
 800429c:	461a      	mov	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a0b      	ldr	r2, [pc, #44]	@ (80042d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80042a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f003 031f 	and.w	r3, r3, #31
 80042ae:	2201      	movs	r2, #1
 80042b0:	409a      	lsls	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80042b6:	bf00      	nop
 80042b8:	371c      	adds	r7, #28
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	40020407 	.word	0x40020407
 80042c8:	40020800 	.word	0x40020800
 80042cc:	40020820 	.word	0x40020820
 80042d0:	cccccccd 	.word	0xcccccccd
 80042d4:	40020880 	.word	0x40020880

080042d8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004318 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80042ec:	4413      	add	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	461a      	mov	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a08      	ldr	r2, [pc, #32]	@ (800431c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80042fa:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	3b01      	subs	r3, #1
 8004300:	f003 031f 	and.w	r3, r3, #31
 8004304:	2201      	movs	r2, #1
 8004306:	409a      	lsls	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800430c:	bf00      	nop
 800430e:	3714      	adds	r7, #20
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr
 8004318:	1000823f 	.word	0x1000823f
 800431c:	40020940 	.word	0x40020940

08004320 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004320:	b480      	push	{r7}
 8004322:	b087      	sub	sp, #28
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800432a:	2300      	movs	r3, #0
 800432c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800432e:	e15a      	b.n	80045e6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	2101      	movs	r1, #1
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	fa01 f303 	lsl.w	r3, r1, r3
 800433c:	4013      	ands	r3, r2
 800433e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 814c 	beq.w	80045e0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f003 0303 	and.w	r3, r3, #3
 8004350:	2b01      	cmp	r3, #1
 8004352:	d005      	beq.n	8004360 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800435c:	2b02      	cmp	r3, #2
 800435e:	d130      	bne.n	80043c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	005b      	lsls	r3, r3, #1
 800436a:	2203      	movs	r2, #3
 800436c:	fa02 f303 	lsl.w	r3, r2, r3
 8004370:	43db      	mvns	r3, r3
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	4013      	ands	r3, r2
 8004376:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	68da      	ldr	r2, [r3, #12]
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	005b      	lsls	r3, r3, #1
 8004380:	fa02 f303 	lsl.w	r3, r2, r3
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	4313      	orrs	r3, r2
 8004388:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004396:	2201      	movs	r2, #1
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	43db      	mvns	r3, r3
 80043a0:	693a      	ldr	r2, [r7, #16]
 80043a2:	4013      	ands	r3, r2
 80043a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	091b      	lsrs	r3, r3, #4
 80043ac:	f003 0201 	and.w	r2, r3, #1
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	fa02 f303 	lsl.w	r3, r2, r3
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f003 0303 	and.w	r3, r3, #3
 80043ca:	2b03      	cmp	r3, #3
 80043cc:	d017      	beq.n	80043fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	005b      	lsls	r3, r3, #1
 80043d8:	2203      	movs	r2, #3
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	43db      	mvns	r3, r3
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	4013      	ands	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	689a      	ldr	r2, [r3, #8]
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	005b      	lsls	r3, r3, #1
 80043ee:	fa02 f303 	lsl.w	r3, r2, r3
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	693a      	ldr	r2, [r7, #16]
 80043fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f003 0303 	and.w	r3, r3, #3
 8004406:	2b02      	cmp	r3, #2
 8004408:	d123      	bne.n	8004452 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	08da      	lsrs	r2, r3, #3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	3208      	adds	r2, #8
 8004412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004416:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	f003 0307 	and.w	r3, r3, #7
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	220f      	movs	r2, #15
 8004422:	fa02 f303 	lsl.w	r3, r2, r3
 8004426:	43db      	mvns	r3, r3
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	4013      	ands	r3, r2
 800442c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	691a      	ldr	r2, [r3, #16]
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	fa02 f303 	lsl.w	r3, r2, r3
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	4313      	orrs	r3, r2
 8004442:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	08da      	lsrs	r2, r3, #3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	3208      	adds	r2, #8
 800444c:	6939      	ldr	r1, [r7, #16]
 800444e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	2203      	movs	r2, #3
 800445e:	fa02 f303 	lsl.w	r3, r2, r3
 8004462:	43db      	mvns	r3, r3
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	4013      	ands	r3, r2
 8004468:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f003 0203 	and.w	r2, r3, #3
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	693a      	ldr	r2, [r7, #16]
 800447c:	4313      	orrs	r3, r2
 800447e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800448e:	2b00      	cmp	r3, #0
 8004490:	f000 80a6 	beq.w	80045e0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004494:	4b5b      	ldr	r3, [pc, #364]	@ (8004604 <HAL_GPIO_Init+0x2e4>)
 8004496:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004498:	4a5a      	ldr	r2, [pc, #360]	@ (8004604 <HAL_GPIO_Init+0x2e4>)
 800449a:	f043 0301 	orr.w	r3, r3, #1
 800449e:	6613      	str	r3, [r2, #96]	@ 0x60
 80044a0:	4b58      	ldr	r3, [pc, #352]	@ (8004604 <HAL_GPIO_Init+0x2e4>)
 80044a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044a4:	f003 0301 	and.w	r3, r3, #1
 80044a8:	60bb      	str	r3, [r7, #8]
 80044aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044ac:	4a56      	ldr	r2, [pc, #344]	@ (8004608 <HAL_GPIO_Init+0x2e8>)
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	089b      	lsrs	r3, r3, #2
 80044b2:	3302      	adds	r3, #2
 80044b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	f003 0303 	and.w	r3, r3, #3
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	220f      	movs	r2, #15
 80044c4:	fa02 f303 	lsl.w	r3, r2, r3
 80044c8:	43db      	mvns	r3, r3
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	4013      	ands	r3, r2
 80044ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80044d6:	d01f      	beq.n	8004518 <HAL_GPIO_Init+0x1f8>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a4c      	ldr	r2, [pc, #304]	@ (800460c <HAL_GPIO_Init+0x2ec>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d019      	beq.n	8004514 <HAL_GPIO_Init+0x1f4>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a4b      	ldr	r2, [pc, #300]	@ (8004610 <HAL_GPIO_Init+0x2f0>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d013      	beq.n	8004510 <HAL_GPIO_Init+0x1f0>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4a4a      	ldr	r2, [pc, #296]	@ (8004614 <HAL_GPIO_Init+0x2f4>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d00d      	beq.n	800450c <HAL_GPIO_Init+0x1ec>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a49      	ldr	r2, [pc, #292]	@ (8004618 <HAL_GPIO_Init+0x2f8>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d007      	beq.n	8004508 <HAL_GPIO_Init+0x1e8>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a48      	ldr	r2, [pc, #288]	@ (800461c <HAL_GPIO_Init+0x2fc>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d101      	bne.n	8004504 <HAL_GPIO_Init+0x1e4>
 8004500:	2305      	movs	r3, #5
 8004502:	e00a      	b.n	800451a <HAL_GPIO_Init+0x1fa>
 8004504:	2306      	movs	r3, #6
 8004506:	e008      	b.n	800451a <HAL_GPIO_Init+0x1fa>
 8004508:	2304      	movs	r3, #4
 800450a:	e006      	b.n	800451a <HAL_GPIO_Init+0x1fa>
 800450c:	2303      	movs	r3, #3
 800450e:	e004      	b.n	800451a <HAL_GPIO_Init+0x1fa>
 8004510:	2302      	movs	r3, #2
 8004512:	e002      	b.n	800451a <HAL_GPIO_Init+0x1fa>
 8004514:	2301      	movs	r3, #1
 8004516:	e000      	b.n	800451a <HAL_GPIO_Init+0x1fa>
 8004518:	2300      	movs	r3, #0
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	f002 0203 	and.w	r2, r2, #3
 8004520:	0092      	lsls	r2, r2, #2
 8004522:	4093      	lsls	r3, r2
 8004524:	693a      	ldr	r2, [r7, #16]
 8004526:	4313      	orrs	r3, r2
 8004528:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800452a:	4937      	ldr	r1, [pc, #220]	@ (8004608 <HAL_GPIO_Init+0x2e8>)
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	089b      	lsrs	r3, r3, #2
 8004530:	3302      	adds	r3, #2
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004538:	4b39      	ldr	r3, [pc, #228]	@ (8004620 <HAL_GPIO_Init+0x300>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	43db      	mvns	r3, r3
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	4013      	ands	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d003      	beq.n	800455c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	4313      	orrs	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800455c:	4a30      	ldr	r2, [pc, #192]	@ (8004620 <HAL_GPIO_Init+0x300>)
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004562:	4b2f      	ldr	r3, [pc, #188]	@ (8004620 <HAL_GPIO_Init+0x300>)
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	43db      	mvns	r3, r3
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4013      	ands	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d003      	beq.n	8004586 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	4313      	orrs	r3, r2
 8004584:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004586:	4a26      	ldr	r2, [pc, #152]	@ (8004620 <HAL_GPIO_Init+0x300>)
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800458c:	4b24      	ldr	r3, [pc, #144]	@ (8004620 <HAL_GPIO_Init+0x300>)
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	43db      	mvns	r3, r3
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	4013      	ands	r3, r2
 800459a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d003      	beq.n	80045b0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80045b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004620 <HAL_GPIO_Init+0x300>)
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80045b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004620 <HAL_GPIO_Init+0x300>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	43db      	mvns	r3, r3
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	4013      	ands	r3, r2
 80045c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d003      	beq.n	80045da <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80045da:	4a11      	ldr	r2, [pc, #68]	@ (8004620 <HAL_GPIO_Init+0x300>)
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	3301      	adds	r3, #1
 80045e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	fa22 f303 	lsr.w	r3, r2, r3
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f47f ae9d 	bne.w	8004330 <HAL_GPIO_Init+0x10>
  }
}
 80045f6:	bf00      	nop
 80045f8:	bf00      	nop
 80045fa:	371c      	adds	r7, #28
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr
 8004604:	40021000 	.word	0x40021000
 8004608:	40010000 	.word	0x40010000
 800460c:	48000400 	.word	0x48000400
 8004610:	48000800 	.word	0x48000800
 8004614:	48000c00 	.word	0x48000c00
 8004618:	48001000 	.word	0x48001000
 800461c:	48001400 	.word	0x48001400
 8004620:	40010400 	.word	0x40010400

08004624 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d141      	bne.n	80046b6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004632:	4b4b      	ldr	r3, [pc, #300]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800463a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800463e:	d131      	bne.n	80046a4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004640:	4b47      	ldr	r3, [pc, #284]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004642:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004646:	4a46      	ldr	r2, [pc, #280]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004648:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800464c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004650:	4b43      	ldr	r3, [pc, #268]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004658:	4a41      	ldr	r2, [pc, #260]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800465a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800465e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004660:	4b40      	ldr	r3, [pc, #256]	@ (8004764 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2232      	movs	r2, #50	@ 0x32
 8004666:	fb02 f303 	mul.w	r3, r2, r3
 800466a:	4a3f      	ldr	r2, [pc, #252]	@ (8004768 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800466c:	fba2 2303 	umull	r2, r3, r2, r3
 8004670:	0c9b      	lsrs	r3, r3, #18
 8004672:	3301      	adds	r3, #1
 8004674:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004676:	e002      	b.n	800467e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	3b01      	subs	r3, #1
 800467c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800467e:	4b38      	ldr	r3, [pc, #224]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800468a:	d102      	bne.n	8004692 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1f2      	bne.n	8004678 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004692:	4b33      	ldr	r3, [pc, #204]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800469a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800469e:	d158      	bne.n	8004752 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e057      	b.n	8004754 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046a4:	4b2e      	ldr	r3, [pc, #184]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046aa:	4a2d      	ldr	r2, [pc, #180]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80046b4:	e04d      	b.n	8004752 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046bc:	d141      	bne.n	8004742 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046be:	4b28      	ldr	r3, [pc, #160]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ca:	d131      	bne.n	8004730 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046cc:	4b24      	ldr	r3, [pc, #144]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046d2:	4a23      	ldr	r2, [pc, #140]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046dc:	4b20      	ldr	r3, [pc, #128]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046ec:	4b1d      	ldr	r3, [pc, #116]	@ (8004764 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2232      	movs	r2, #50	@ 0x32
 80046f2:	fb02 f303 	mul.w	r3, r2, r3
 80046f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004768 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80046f8:	fba2 2303 	umull	r2, r3, r2, r3
 80046fc:	0c9b      	lsrs	r3, r3, #18
 80046fe:	3301      	adds	r3, #1
 8004700:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004702:	e002      	b.n	800470a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	3b01      	subs	r3, #1
 8004708:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800470a:	4b15      	ldr	r3, [pc, #84]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004712:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004716:	d102      	bne.n	800471e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1f2      	bne.n	8004704 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800471e:	4b10      	ldr	r3, [pc, #64]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800472a:	d112      	bne.n	8004752 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e011      	b.n	8004754 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004730:	4b0b      	ldr	r3, [pc, #44]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004736:	4a0a      	ldr	r2, [pc, #40]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800473c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004740:	e007      	b.n	8004752 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004742:	4b07      	ldr	r3, [pc, #28]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800474a:	4a05      	ldr	r2, [pc, #20]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800474c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004750:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3714      	adds	r7, #20
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr
 8004760:	40007000 	.word	0x40007000
 8004764:	20000400 	.word	0x20000400
 8004768:	431bde83 	.word	0x431bde83

0800476c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800476c:	b480      	push	{r7}
 800476e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004770:	4b05      	ldr	r3, [pc, #20]	@ (8004788 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	4a04      	ldr	r2, [pc, #16]	@ (8004788 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004776:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800477a:	6093      	str	r3, [r2, #8]
}
 800477c:	bf00      	nop
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	40007000 	.word	0x40007000

0800478c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b088      	sub	sp, #32
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e2fe      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d075      	beq.n	8004896 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047aa:	4b97      	ldr	r3, [pc, #604]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f003 030c 	and.w	r3, r3, #12
 80047b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047b4:	4b94      	ldr	r3, [pc, #592]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	f003 0303 	and.w	r3, r3, #3
 80047bc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	2b0c      	cmp	r3, #12
 80047c2:	d102      	bne.n	80047ca <HAL_RCC_OscConfig+0x3e>
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	2b03      	cmp	r3, #3
 80047c8:	d002      	beq.n	80047d0 <HAL_RCC_OscConfig+0x44>
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	2b08      	cmp	r3, #8
 80047ce:	d10b      	bne.n	80047e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047d0:	4b8d      	ldr	r3, [pc, #564]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d05b      	beq.n	8004894 <HAL_RCC_OscConfig+0x108>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d157      	bne.n	8004894 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e2d9      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047f0:	d106      	bne.n	8004800 <HAL_RCC_OscConfig+0x74>
 80047f2:	4b85      	ldr	r3, [pc, #532]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a84      	ldr	r2, [pc, #528]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80047f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	e01d      	b.n	800483c <HAL_RCC_OscConfig+0xb0>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004808:	d10c      	bne.n	8004824 <HAL_RCC_OscConfig+0x98>
 800480a:	4b7f      	ldr	r3, [pc, #508]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a7e      	ldr	r2, [pc, #504]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004810:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004814:	6013      	str	r3, [r2, #0]
 8004816:	4b7c      	ldr	r3, [pc, #496]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a7b      	ldr	r2, [pc, #492]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 800481c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004820:	6013      	str	r3, [r2, #0]
 8004822:	e00b      	b.n	800483c <HAL_RCC_OscConfig+0xb0>
 8004824:	4b78      	ldr	r3, [pc, #480]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a77      	ldr	r2, [pc, #476]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 800482a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800482e:	6013      	str	r3, [r2, #0]
 8004830:	4b75      	ldr	r3, [pc, #468]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a74      	ldr	r2, [pc, #464]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004836:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800483a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d013      	beq.n	800486c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004844:	f7fd fb76 	bl	8001f34 <HAL_GetTick>
 8004848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800484a:	e008      	b.n	800485e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800484c:	f7fd fb72 	bl	8001f34 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b64      	cmp	r3, #100	@ 0x64
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e29e      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800485e:	4b6a      	ldr	r3, [pc, #424]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d0f0      	beq.n	800484c <HAL_RCC_OscConfig+0xc0>
 800486a:	e014      	b.n	8004896 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800486c:	f7fd fb62 	bl	8001f34 <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004872:	e008      	b.n	8004886 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004874:	f7fd fb5e 	bl	8001f34 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b64      	cmp	r3, #100	@ 0x64
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e28a      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004886:	4b60      	ldr	r3, [pc, #384]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1f0      	bne.n	8004874 <HAL_RCC_OscConfig+0xe8>
 8004892:	e000      	b.n	8004896 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004894:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d075      	beq.n	800498e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048a2:	4b59      	ldr	r3, [pc, #356]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f003 030c 	and.w	r3, r3, #12
 80048aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048ac:	4b56      	ldr	r3, [pc, #344]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	f003 0303 	and.w	r3, r3, #3
 80048b4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	2b0c      	cmp	r3, #12
 80048ba:	d102      	bne.n	80048c2 <HAL_RCC_OscConfig+0x136>
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d002      	beq.n	80048c8 <HAL_RCC_OscConfig+0x13c>
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	2b04      	cmp	r3, #4
 80048c6:	d11f      	bne.n	8004908 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048c8:	4b4f      	ldr	r3, [pc, #316]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d005      	beq.n	80048e0 <HAL_RCC_OscConfig+0x154>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d101      	bne.n	80048e0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e25d      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048e0:	4b49      	ldr	r3, [pc, #292]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	061b      	lsls	r3, r3, #24
 80048ee:	4946      	ldr	r1, [pc, #280]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80048f4:	4b45      	ldr	r3, [pc, #276]	@ (8004a0c <HAL_RCC_OscConfig+0x280>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4618      	mov	r0, r3
 80048fa:	f7fd f935 	bl	8001b68 <HAL_InitTick>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d043      	beq.n	800498c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e249      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d023      	beq.n	8004958 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004910:	4b3d      	ldr	r3, [pc, #244]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a3c      	ldr	r2, [pc, #240]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004916:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800491a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800491c:	f7fd fb0a 	bl	8001f34 <HAL_GetTick>
 8004920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004922:	e008      	b.n	8004936 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004924:	f7fd fb06 	bl	8001f34 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b02      	cmp	r3, #2
 8004930:	d901      	bls.n	8004936 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e232      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004936:	4b34      	ldr	r3, [pc, #208]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800493e:	2b00      	cmp	r3, #0
 8004940:	d0f0      	beq.n	8004924 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004942:	4b31      	ldr	r3, [pc, #196]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	061b      	lsls	r3, r3, #24
 8004950:	492d      	ldr	r1, [pc, #180]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004952:	4313      	orrs	r3, r2
 8004954:	604b      	str	r3, [r1, #4]
 8004956:	e01a      	b.n	800498e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004958:	4b2b      	ldr	r3, [pc, #172]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a2a      	ldr	r2, [pc, #168]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 800495e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004962:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004964:	f7fd fae6 	bl	8001f34 <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800496a:	e008      	b.n	800497e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800496c:	f7fd fae2 	bl	8001f34 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e20e      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800497e:	4b22      	ldr	r3, [pc, #136]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1f0      	bne.n	800496c <HAL_RCC_OscConfig+0x1e0>
 800498a:	e000      	b.n	800498e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800498c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0308 	and.w	r3, r3, #8
 8004996:	2b00      	cmp	r3, #0
 8004998:	d041      	beq.n	8004a1e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d01c      	beq.n	80049dc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049a2:	4b19      	ldr	r3, [pc, #100]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80049a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049a8:	4a17      	ldr	r2, [pc, #92]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80049aa:	f043 0301 	orr.w	r3, r3, #1
 80049ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b2:	f7fd fabf 	bl	8001f34 <HAL_GetTick>
 80049b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049b8:	e008      	b.n	80049cc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049ba:	f7fd fabb 	bl	8001f34 <HAL_GetTick>
 80049be:	4602      	mov	r2, r0
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d901      	bls.n	80049cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e1e7      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049cc:	4b0e      	ldr	r3, [pc, #56]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80049ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0ef      	beq.n	80049ba <HAL_RCC_OscConfig+0x22e>
 80049da:	e020      	b.n	8004a1e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80049de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049e2:	4a09      	ldr	r2, [pc, #36]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80049e4:	f023 0301 	bic.w	r3, r3, #1
 80049e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ec:	f7fd faa2 	bl	8001f34 <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049f2:	e00d      	b.n	8004a10 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f4:	f7fd fa9e 	bl	8001f34 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d906      	bls.n	8004a10 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e1ca      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
 8004a06:	bf00      	nop
 8004a08:	40021000 	.word	0x40021000
 8004a0c:	20000404 	.word	0x20000404
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a10:	4b8c      	ldr	r3, [pc, #560]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a16:	f003 0302 	and.w	r3, r3, #2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1ea      	bne.n	80049f4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0304 	and.w	r3, r3, #4
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 80a6 	beq.w	8004b78 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a30:	4b84      	ldr	r3, [pc, #528]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_RCC_OscConfig+0x2b4>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e000      	b.n	8004a42 <HAL_RCC_OscConfig+0x2b6>
 8004a40:	2300      	movs	r3, #0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00d      	beq.n	8004a62 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a46:	4b7f      	ldr	r3, [pc, #508]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a4a:	4a7e      	ldr	r2, [pc, #504]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a52:	4b7c      	ldr	r3, [pc, #496]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a62:	4b79      	ldr	r3, [pc, #484]	@ (8004c48 <HAL_RCC_OscConfig+0x4bc>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d118      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a6e:	4b76      	ldr	r3, [pc, #472]	@ (8004c48 <HAL_RCC_OscConfig+0x4bc>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a75      	ldr	r2, [pc, #468]	@ (8004c48 <HAL_RCC_OscConfig+0x4bc>)
 8004a74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a7a:	f7fd fa5b 	bl	8001f34 <HAL_GetTick>
 8004a7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a80:	e008      	b.n	8004a94 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a82:	f7fd fa57 	bl	8001f34 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e183      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a94:	4b6c      	ldr	r3, [pc, #432]	@ (8004c48 <HAL_RCC_OscConfig+0x4bc>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d0f0      	beq.n	8004a82 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d108      	bne.n	8004aba <HAL_RCC_OscConfig+0x32e>
 8004aa8:	4b66      	ldr	r3, [pc, #408]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aae:	4a65      	ldr	r2, [pc, #404]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004ab0:	f043 0301 	orr.w	r3, r3, #1
 8004ab4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ab8:	e024      	b.n	8004b04 <HAL_RCC_OscConfig+0x378>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	2b05      	cmp	r3, #5
 8004ac0:	d110      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x358>
 8004ac2:	4b60      	ldr	r3, [pc, #384]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac8:	4a5e      	ldr	r2, [pc, #376]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004aca:	f043 0304 	orr.w	r3, r3, #4
 8004ace:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ad2:	4b5c      	ldr	r3, [pc, #368]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad8:	4a5a      	ldr	r2, [pc, #360]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004ada:	f043 0301 	orr.w	r3, r3, #1
 8004ade:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ae2:	e00f      	b.n	8004b04 <HAL_RCC_OscConfig+0x378>
 8004ae4:	4b57      	ldr	r3, [pc, #348]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aea:	4a56      	ldr	r2, [pc, #344]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004aec:	f023 0301 	bic.w	r3, r3, #1
 8004af0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004af4:	4b53      	ldr	r3, [pc, #332]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004afa:	4a52      	ldr	r2, [pc, #328]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004afc:	f023 0304 	bic.w	r3, r3, #4
 8004b00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d016      	beq.n	8004b3a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b0c:	f7fd fa12 	bl	8001f34 <HAL_GetTick>
 8004b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b12:	e00a      	b.n	8004b2a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b14:	f7fd fa0e 	bl	8001f34 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e138      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b2a:	4b46      	ldr	r3, [pc, #280]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d0ed      	beq.n	8004b14 <HAL_RCC_OscConfig+0x388>
 8004b38:	e015      	b.n	8004b66 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b3a:	f7fd f9fb 	bl	8001f34 <HAL_GetTick>
 8004b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b40:	e00a      	b.n	8004b58 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b42:	f7fd f9f7 	bl	8001f34 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d901      	bls.n	8004b58 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e121      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b58:	4b3a      	ldr	r3, [pc, #232]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1ed      	bne.n	8004b42 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b66:	7ffb      	ldrb	r3, [r7, #31]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d105      	bne.n	8004b78 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b6c:	4b35      	ldr	r3, [pc, #212]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b70:	4a34      	ldr	r2, [pc, #208]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b76:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0320 	and.w	r3, r3, #32
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d03c      	beq.n	8004bfe <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d01c      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b92:	4a2c      	ldr	r2, [pc, #176]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b94:	f043 0301 	orr.w	r3, r3, #1
 8004b98:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b9c:	f7fd f9ca 	bl	8001f34 <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ba2:	e008      	b.n	8004bb6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ba4:	f7fd f9c6 	bl	8001f34 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d901      	bls.n	8004bb6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e0f2      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004bb6:	4b23      	ldr	r3, [pc, #140]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004bb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bbc:	f003 0302 	and.w	r3, r3, #2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d0ef      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x418>
 8004bc4:	e01b      	b.n	8004bfe <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004bc6:	4b1f      	ldr	r3, [pc, #124]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004bc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004bce:	f023 0301 	bic.w	r3, r3, #1
 8004bd2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd6:	f7fd f9ad 	bl	8001f34 <HAL_GetTick>
 8004bda:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bde:	f7fd f9a9 	bl	8001f34 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d901      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e0d5      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004bf0:	4b14      	ldr	r3, [pc, #80]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004bf2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1ef      	bne.n	8004bde <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	69db      	ldr	r3, [r3, #28]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	f000 80c9 	beq.w	8004d9a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c08:	4b0e      	ldr	r3, [pc, #56]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f003 030c 	and.w	r3, r3, #12
 8004c10:	2b0c      	cmp	r3, #12
 8004c12:	f000 8083 	beq.w	8004d1c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d15e      	bne.n	8004cdc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c1e:	4b09      	ldr	r3, [pc, #36]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a08      	ldr	r2, [pc, #32]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004c24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c2a:	f7fd f983 	bl	8001f34 <HAL_GetTick>
 8004c2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c30:	e00c      	b.n	8004c4c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c32:	f7fd f97f 	bl	8001f34 <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d905      	bls.n	8004c4c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e0ab      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
 8004c44:	40021000 	.word	0x40021000
 8004c48:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c4c:	4b55      	ldr	r3, [pc, #340]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1ec      	bne.n	8004c32 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c58:	4b52      	ldr	r3, [pc, #328]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	4b52      	ldr	r3, [pc, #328]	@ (8004da8 <HAL_RCC_OscConfig+0x61c>)
 8004c5e:	4013      	ands	r3, r2
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	6a11      	ldr	r1, [r2, #32]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c68:	3a01      	subs	r2, #1
 8004c6a:	0112      	lsls	r2, r2, #4
 8004c6c:	4311      	orrs	r1, r2
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004c72:	0212      	lsls	r2, r2, #8
 8004c74:	4311      	orrs	r1, r2
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c7a:	0852      	lsrs	r2, r2, #1
 8004c7c:	3a01      	subs	r2, #1
 8004c7e:	0552      	lsls	r2, r2, #21
 8004c80:	4311      	orrs	r1, r2
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c86:	0852      	lsrs	r2, r2, #1
 8004c88:	3a01      	subs	r2, #1
 8004c8a:	0652      	lsls	r2, r2, #25
 8004c8c:	4311      	orrs	r1, r2
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004c92:	06d2      	lsls	r2, r2, #27
 8004c94:	430a      	orrs	r2, r1
 8004c96:	4943      	ldr	r1, [pc, #268]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c9c:	4b41      	ldr	r3, [pc, #260]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a40      	ldr	r2, [pc, #256]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004ca2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ca6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ca8:	4b3e      	ldr	r3, [pc, #248]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	4a3d      	ldr	r2, [pc, #244]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cb2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb4:	f7fd f93e 	bl	8001f34 <HAL_GetTick>
 8004cb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cba:	e008      	b.n	8004cce <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cbc:	f7fd f93a 	bl	8001f34 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e066      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cce:	4b35      	ldr	r3, [pc, #212]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0f0      	beq.n	8004cbc <HAL_RCC_OscConfig+0x530>
 8004cda:	e05e      	b.n	8004d9a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cdc:	4b31      	ldr	r3, [pc, #196]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a30      	ldr	r2, [pc, #192]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004ce2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ce6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce8:	f7fd f924 	bl	8001f34 <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cf0:	f7fd f920 	bl	8001f34 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e04c      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d02:	4b28      	ldr	r3, [pc, #160]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1f0      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004d0e:	4b25      	ldr	r3, [pc, #148]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004d10:	68da      	ldr	r2, [r3, #12]
 8004d12:	4924      	ldr	r1, [pc, #144]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004d14:	4b25      	ldr	r3, [pc, #148]	@ (8004dac <HAL_RCC_OscConfig+0x620>)
 8004d16:	4013      	ands	r3, r2
 8004d18:	60cb      	str	r3, [r1, #12]
 8004d1a:	e03e      	b.n	8004d9a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	69db      	ldr	r3, [r3, #28]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d101      	bne.n	8004d28 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e039      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004d28:	4b1e      	ldr	r3, [pc, #120]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	f003 0203 	and.w	r2, r3, #3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d12c      	bne.n	8004d96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d46:	3b01      	subs	r3, #1
 8004d48:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d123      	bne.n	8004d96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d58:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d11b      	bne.n	8004d96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d68:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d113      	bne.n	8004d96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d78:	085b      	lsrs	r3, r3, #1
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d109      	bne.n	8004d96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d8c:	085b      	lsrs	r3, r3, #1
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d001      	beq.n	8004d9a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e000      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3720      	adds	r7, #32
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40021000 	.word	0x40021000
 8004da8:	019f800c 	.word	0x019f800c
 8004dac:	feeefffc 	.word	0xfeeefffc

08004db0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e11e      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dc8:	4b91      	ldr	r3, [pc, #580]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 030f 	and.w	r3, r3, #15
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d910      	bls.n	8004df8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd6:	4b8e      	ldr	r3, [pc, #568]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f023 020f 	bic.w	r2, r3, #15
 8004dde:	498c      	ldr	r1, [pc, #560]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de6:	4b8a      	ldr	r3, [pc, #552]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 030f 	and.w	r3, r3, #15
 8004dee:	683a      	ldr	r2, [r7, #0]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d001      	beq.n	8004df8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e106      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d073      	beq.n	8004eec <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b03      	cmp	r3, #3
 8004e0a:	d129      	bne.n	8004e60 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e0c:	4b81      	ldr	r3, [pc, #516]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d101      	bne.n	8004e1c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e0f4      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004e1c:	f000 f9d0 	bl	80051c0 <RCC_GetSysClockFreqFromPLLSource>
 8004e20:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	4a7c      	ldr	r2, [pc, #496]	@ (8005018 <HAL_RCC_ClockConfig+0x268>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d93f      	bls.n	8004eaa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e2a:	4b7a      	ldr	r3, [pc, #488]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d009      	beq.n	8004e4a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d033      	beq.n	8004eaa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d12f      	bne.n	8004eaa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e4a:	4b72      	ldr	r3, [pc, #456]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e52:	4a70      	ldr	r2, [pc, #448]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e58:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004e5a:	2380      	movs	r3, #128	@ 0x80
 8004e5c:	617b      	str	r3, [r7, #20]
 8004e5e:	e024      	b.n	8004eaa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d107      	bne.n	8004e78 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e68:	4b6a      	ldr	r3, [pc, #424]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d109      	bne.n	8004e88 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e0c6      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e78:	4b66      	ldr	r3, [pc, #408]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d101      	bne.n	8004e88 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e0be      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004e88:	f000 f8ce 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8004e8c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	4a61      	ldr	r2, [pc, #388]	@ (8005018 <HAL_RCC_ClockConfig+0x268>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d909      	bls.n	8004eaa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e96:	4b5f      	ldr	r3, [pc, #380]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e9e:	4a5d      	ldr	r2, [pc, #372]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004ea0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ea4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004ea6:	2380      	movs	r3, #128	@ 0x80
 8004ea8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004eaa:	4b5a      	ldr	r3, [pc, #360]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f023 0203 	bic.w	r2, r3, #3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	4957      	ldr	r1, [pc, #348]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ebc:	f7fd f83a 	bl	8001f34 <HAL_GetTick>
 8004ec0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ec2:	e00a      	b.n	8004eda <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ec4:	f7fd f836 	bl	8001f34 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e095      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eda:	4b4e      	ldr	r3, [pc, #312]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f003 020c 	and.w	r2, r3, #12
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d1eb      	bne.n	8004ec4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d023      	beq.n	8004f40 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d005      	beq.n	8004f10 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f04:	4b43      	ldr	r3, [pc, #268]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	4a42      	ldr	r2, [pc, #264]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f0a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f0e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0308 	and.w	r3, r3, #8
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d007      	beq.n	8004f2c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004f1c:	4b3d      	ldr	r3, [pc, #244]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004f24:	4a3b      	ldr	r2, [pc, #236]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f26:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f2a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f2c:	4b39      	ldr	r3, [pc, #228]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	4936      	ldr	r1, [pc, #216]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	608b      	str	r3, [r1, #8]
 8004f3e:	e008      	b.n	8004f52 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	2b80      	cmp	r3, #128	@ 0x80
 8004f44:	d105      	bne.n	8004f52 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004f46:	4b33      	ldr	r3, [pc, #204]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	4a32      	ldr	r2, [pc, #200]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f4c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f50:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f52:	4b2f      	ldr	r3, [pc, #188]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 030f 	and.w	r3, r3, #15
 8004f5a:	683a      	ldr	r2, [r7, #0]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d21d      	bcs.n	8004f9c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f60:	4b2b      	ldr	r3, [pc, #172]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f023 020f 	bic.w	r2, r3, #15
 8004f68:	4929      	ldr	r1, [pc, #164]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f70:	f7fc ffe0 	bl	8001f34 <HAL_GetTick>
 8004f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f76:	e00a      	b.n	8004f8e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f78:	f7fc ffdc 	bl	8001f34 <HAL_GetTick>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d901      	bls.n	8004f8e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e03b      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f8e:	4b20      	ldr	r3, [pc, #128]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 030f 	and.w	r3, r3, #15
 8004f96:	683a      	ldr	r2, [r7, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d1ed      	bne.n	8004f78 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d008      	beq.n	8004fba <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	4917      	ldr	r1, [pc, #92]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 0308 	and.w	r3, r3, #8
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d009      	beq.n	8004fda <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fc6:	4b13      	ldr	r3, [pc, #76]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	00db      	lsls	r3, r3, #3
 8004fd4:	490f      	ldr	r1, [pc, #60]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004fda:	f000 f825 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	091b      	lsrs	r3, r3, #4
 8004fe6:	f003 030f 	and.w	r3, r3, #15
 8004fea:	490c      	ldr	r1, [pc, #48]	@ (800501c <HAL_RCC_ClockConfig+0x26c>)
 8004fec:	5ccb      	ldrb	r3, [r1, r3]
 8004fee:	f003 031f 	and.w	r3, r3, #31
 8004ff2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8005020 <HAL_RCC_ClockConfig+0x270>)
 8004ff8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8005024 <HAL_RCC_ClockConfig+0x274>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7fc fdb2 	bl	8001b68 <HAL_InitTick>
 8005004:	4603      	mov	r3, r0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3718      	adds	r7, #24
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	40022000 	.word	0x40022000
 8005014:	40021000 	.word	0x40021000
 8005018:	04c4b400 	.word	0x04c4b400
 800501c:	0800d0c4 	.word	0x0800d0c4
 8005020:	20000400 	.word	0x20000400
 8005024:	20000404 	.word	0x20000404

08005028 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005028:	b480      	push	{r7}
 800502a:	b087      	sub	sp, #28
 800502c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800502e:	4b2c      	ldr	r3, [pc, #176]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 030c 	and.w	r3, r3, #12
 8005036:	2b04      	cmp	r3, #4
 8005038:	d102      	bne.n	8005040 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800503a:	4b2a      	ldr	r3, [pc, #168]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800503c:	613b      	str	r3, [r7, #16]
 800503e:	e047      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005040:	4b27      	ldr	r3, [pc, #156]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f003 030c 	and.w	r3, r3, #12
 8005048:	2b08      	cmp	r3, #8
 800504a:	d102      	bne.n	8005052 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800504c:	4b26      	ldr	r3, [pc, #152]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800504e:	613b      	str	r3, [r7, #16]
 8005050:	e03e      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005052:	4b23      	ldr	r3, [pc, #140]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f003 030c 	and.w	r3, r3, #12
 800505a:	2b0c      	cmp	r3, #12
 800505c:	d136      	bne.n	80050cc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800505e:	4b20      	ldr	r3, [pc, #128]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	f003 0303 	and.w	r3, r3, #3
 8005066:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005068:	4b1d      	ldr	r3, [pc, #116]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	091b      	lsrs	r3, r3, #4
 800506e:	f003 030f 	and.w	r3, r3, #15
 8005072:	3301      	adds	r3, #1
 8005074:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2b03      	cmp	r3, #3
 800507a:	d10c      	bne.n	8005096 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800507c:	4a1a      	ldr	r2, [pc, #104]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	fbb2 f3f3 	udiv	r3, r2, r3
 8005084:	4a16      	ldr	r2, [pc, #88]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005086:	68d2      	ldr	r2, [r2, #12]
 8005088:	0a12      	lsrs	r2, r2, #8
 800508a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800508e:	fb02 f303 	mul.w	r3, r2, r3
 8005092:	617b      	str	r3, [r7, #20]
      break;
 8005094:	e00c      	b.n	80050b0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005096:	4a13      	ldr	r2, [pc, #76]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	fbb2 f3f3 	udiv	r3, r2, r3
 800509e:	4a10      	ldr	r2, [pc, #64]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050a0:	68d2      	ldr	r2, [r2, #12]
 80050a2:	0a12      	lsrs	r2, r2, #8
 80050a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050a8:	fb02 f303 	mul.w	r3, r2, r3
 80050ac:	617b      	str	r3, [r7, #20]
      break;
 80050ae:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050b0:	4b0b      	ldr	r3, [pc, #44]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	0e5b      	lsrs	r3, r3, #25
 80050b6:	f003 0303 	and.w	r3, r3, #3
 80050ba:	3301      	adds	r3, #1
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c8:	613b      	str	r3, [r7, #16]
 80050ca:	e001      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80050d0:	693b      	ldr	r3, [r7, #16]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	371c      	adds	r7, #28
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	40021000 	.word	0x40021000
 80050e4:	00f42400 	.word	0x00f42400
 80050e8:	007a1200 	.word	0x007a1200

080050ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050f0:	4b03      	ldr	r3, [pc, #12]	@ (8005100 <HAL_RCC_GetHCLKFreq+0x14>)
 80050f2:	681b      	ldr	r3, [r3, #0]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	20000400 	.word	0x20000400

08005104 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005108:	f7ff fff0 	bl	80050ec <HAL_RCC_GetHCLKFreq>
 800510c:	4602      	mov	r2, r0
 800510e:	4b06      	ldr	r3, [pc, #24]	@ (8005128 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	0a1b      	lsrs	r3, r3, #8
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	4904      	ldr	r1, [pc, #16]	@ (800512c <HAL_RCC_GetPCLK1Freq+0x28>)
 800511a:	5ccb      	ldrb	r3, [r1, r3]
 800511c:	f003 031f 	and.w	r3, r3, #31
 8005120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005124:	4618      	mov	r0, r3
 8005126:	bd80      	pop	{r7, pc}
 8005128:	40021000 	.word	0x40021000
 800512c:	0800d0d4 	.word	0x0800d0d4

08005130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005134:	f7ff ffda 	bl	80050ec <HAL_RCC_GetHCLKFreq>
 8005138:	4602      	mov	r2, r0
 800513a:	4b06      	ldr	r3, [pc, #24]	@ (8005154 <HAL_RCC_GetPCLK2Freq+0x24>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	0adb      	lsrs	r3, r3, #11
 8005140:	f003 0307 	and.w	r3, r3, #7
 8005144:	4904      	ldr	r1, [pc, #16]	@ (8005158 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005146:	5ccb      	ldrb	r3, [r1, r3]
 8005148:	f003 031f 	and.w	r3, r3, #31
 800514c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005150:	4618      	mov	r0, r3
 8005152:	bd80      	pop	{r7, pc}
 8005154:	40021000 	.word	0x40021000
 8005158:	0800d0d4 	.word	0x0800d0d4

0800515c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	220f      	movs	r2, #15
 800516a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800516c:	4b12      	ldr	r3, [pc, #72]	@ (80051b8 <HAL_RCC_GetClockConfig+0x5c>)
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f003 0203 	and.w	r2, r3, #3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005178:	4b0f      	ldr	r3, [pc, #60]	@ (80051b8 <HAL_RCC_GetClockConfig+0x5c>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005184:	4b0c      	ldr	r3, [pc, #48]	@ (80051b8 <HAL_RCC_GetClockConfig+0x5c>)
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005190:	4b09      	ldr	r3, [pc, #36]	@ (80051b8 <HAL_RCC_GetClockConfig+0x5c>)
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	08db      	lsrs	r3, r3, #3
 8005196:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800519e:	4b07      	ldr	r3, [pc, #28]	@ (80051bc <HAL_RCC_GetClockConfig+0x60>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 020f 	and.w	r2, r3, #15
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	601a      	str	r2, [r3, #0]
}
 80051aa:	bf00      	nop
 80051ac:	370c      	adds	r7, #12
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	40021000 	.word	0x40021000
 80051bc:	40022000 	.word	0x40022000

080051c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b087      	sub	sp, #28
 80051c4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80051c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005240 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	f003 0303 	and.w	r3, r3, #3
 80051ce:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051d0:	4b1b      	ldr	r3, [pc, #108]	@ (8005240 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	091b      	lsrs	r3, r3, #4
 80051d6:	f003 030f 	and.w	r3, r3, #15
 80051da:	3301      	adds	r3, #1
 80051dc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	2b03      	cmp	r3, #3
 80051e2:	d10c      	bne.n	80051fe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051e4:	4a17      	ldr	r2, [pc, #92]	@ (8005244 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ec:	4a14      	ldr	r2, [pc, #80]	@ (8005240 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051ee:	68d2      	ldr	r2, [r2, #12]
 80051f0:	0a12      	lsrs	r2, r2, #8
 80051f2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051f6:	fb02 f303 	mul.w	r3, r2, r3
 80051fa:	617b      	str	r3, [r7, #20]
    break;
 80051fc:	e00c      	b.n	8005218 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051fe:	4a12      	ldr	r2, [pc, #72]	@ (8005248 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	fbb2 f3f3 	udiv	r3, r2, r3
 8005206:	4a0e      	ldr	r2, [pc, #56]	@ (8005240 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005208:	68d2      	ldr	r2, [r2, #12]
 800520a:	0a12      	lsrs	r2, r2, #8
 800520c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005210:	fb02 f303 	mul.w	r3, r2, r3
 8005214:	617b      	str	r3, [r7, #20]
    break;
 8005216:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005218:	4b09      	ldr	r3, [pc, #36]	@ (8005240 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	0e5b      	lsrs	r3, r3, #25
 800521e:	f003 0303 	and.w	r3, r3, #3
 8005222:	3301      	adds	r3, #1
 8005224:	005b      	lsls	r3, r3, #1
 8005226:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005230:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005232:	687b      	ldr	r3, [r7, #4]
}
 8005234:	4618      	mov	r0, r3
 8005236:	371c      	adds	r7, #28
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr
 8005240:	40021000 	.word	0x40021000
 8005244:	007a1200 	.word	0x007a1200
 8005248:	00f42400 	.word	0x00f42400

0800524c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b086      	sub	sp, #24
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005254:	2300      	movs	r3, #0
 8005256:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005258:	2300      	movs	r3, #0
 800525a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005264:	2b00      	cmp	r3, #0
 8005266:	f000 8098 	beq.w	800539a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800526a:	2300      	movs	r3, #0
 800526c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800526e:	4b43      	ldr	r3, [pc, #268]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005272:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d10d      	bne.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800527a:	4b40      	ldr	r3, [pc, #256]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800527c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800527e:	4a3f      	ldr	r2, [pc, #252]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005280:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005284:	6593      	str	r3, [r2, #88]	@ 0x58
 8005286:	4b3d      	ldr	r3, [pc, #244]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800528a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800528e:	60bb      	str	r3, [r7, #8]
 8005290:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005292:	2301      	movs	r3, #1
 8005294:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005296:	4b3a      	ldr	r3, [pc, #232]	@ (8005380 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a39      	ldr	r2, [pc, #228]	@ (8005380 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800529c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052a2:	f7fc fe47 	bl	8001f34 <HAL_GetTick>
 80052a6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052a8:	e009      	b.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052aa:	f7fc fe43 	bl	8001f34 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d902      	bls.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	74fb      	strb	r3, [r7, #19]
        break;
 80052bc:	e005      	b.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052be:	4b30      	ldr	r3, [pc, #192]	@ (8005380 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d0ef      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80052ca:	7cfb      	ldrb	r3, [r7, #19]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d159      	bne.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052d0:	4b2a      	ldr	r3, [pc, #168]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052da:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d01e      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d019      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052ec:	4b23      	ldr	r3, [pc, #140]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052f8:	4b20      	ldr	r3, [pc, #128]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052fe:	4a1f      	ldr	r2, [pc, #124]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005304:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005308:	4b1c      	ldr	r3, [pc, #112]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800530a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800530e:	4a1b      	ldr	r2, [pc, #108]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005310:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005314:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005318:	4a18      	ldr	r2, [pc, #96]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	f003 0301 	and.w	r3, r3, #1
 8005326:	2b00      	cmp	r3, #0
 8005328:	d016      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800532a:	f7fc fe03 	bl	8001f34 <HAL_GetTick>
 800532e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005330:	e00b      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005332:	f7fc fdff 	bl	8001f34 <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005340:	4293      	cmp	r3, r2
 8005342:	d902      	bls.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	74fb      	strb	r3, [r7, #19]
            break;
 8005348:	e006      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800534a:	4b0c      	ldr	r3, [pc, #48]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800534c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005350:	f003 0302 	and.w	r3, r3, #2
 8005354:	2b00      	cmp	r3, #0
 8005356:	d0ec      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005358:	7cfb      	ldrb	r3, [r7, #19]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10b      	bne.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800535e:	4b07      	ldr	r3, [pc, #28]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005360:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005364:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536c:	4903      	ldr	r1, [pc, #12]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800536e:	4313      	orrs	r3, r2
 8005370:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005374:	e008      	b.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005376:	7cfb      	ldrb	r3, [r7, #19]
 8005378:	74bb      	strb	r3, [r7, #18]
 800537a:	e005      	b.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800537c:	40021000 	.word	0x40021000
 8005380:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005384:	7cfb      	ldrb	r3, [r7, #19]
 8005386:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005388:	7c7b      	ldrb	r3, [r7, #17]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d105      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800538e:	4ba6      	ldr	r3, [pc, #664]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005392:	4aa5      	ldr	r2, [pc, #660]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005394:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005398:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00a      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053a6:	4ba0      	ldr	r3, [pc, #640]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ac:	f023 0203 	bic.w	r2, r3, #3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	499c      	ldr	r1, [pc, #624]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053b6:	4313      	orrs	r3, r2
 80053b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0302 	and.w	r3, r3, #2
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00a      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053c8:	4b97      	ldr	r3, [pc, #604]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ce:	f023 020c 	bic.w	r2, r3, #12
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	4994      	ldr	r1, [pc, #592]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0304 	and.w	r3, r3, #4
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00a      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053ea:	4b8f      	ldr	r3, [pc, #572]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	498b      	ldr	r1, [pc, #556]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053fa:	4313      	orrs	r3, r2
 80053fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0308 	and.w	r3, r3, #8
 8005408:	2b00      	cmp	r3, #0
 800540a:	d00a      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800540c:	4b86      	ldr	r3, [pc, #536]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800540e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005412:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	4983      	ldr	r1, [pc, #524]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800541c:	4313      	orrs	r3, r2
 800541e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0320 	and.w	r3, r3, #32
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00a      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800542e:	4b7e      	ldr	r3, [pc, #504]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005434:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	497a      	ldr	r1, [pc, #488]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800543e:	4313      	orrs	r3, r2
 8005440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800544c:	2b00      	cmp	r3, #0
 800544e:	d00a      	beq.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005450:	4b75      	ldr	r3, [pc, #468]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005456:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	4972      	ldr	r1, [pc, #456]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005460:	4313      	orrs	r3, r2
 8005462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00a      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005472:	4b6d      	ldr	r3, [pc, #436]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005478:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	69db      	ldr	r3, [r3, #28]
 8005480:	4969      	ldr	r1, [pc, #420]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005482:	4313      	orrs	r3, r2
 8005484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00a      	beq.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005494:	4b64      	ldr	r3, [pc, #400]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800549a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	4961      	ldr	r1, [pc, #388]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00a      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054b6:	4b5c      	ldr	r3, [pc, #368]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c4:	4958      	ldr	r1, [pc, #352]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054c6:	4313      	orrs	r3, r2
 80054c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d015      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054d8:	4b53      	ldr	r3, [pc, #332]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e6:	4950      	ldr	r1, [pc, #320]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054f6:	d105      	bne.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054f8:	4b4b      	ldr	r3, [pc, #300]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	4a4a      	ldr	r2, [pc, #296]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005502:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800550c:	2b00      	cmp	r3, #0
 800550e:	d015      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005510:	4b45      	ldr	r3, [pc, #276]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005516:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800551e:	4942      	ldr	r1, [pc, #264]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005520:	4313      	orrs	r3, r2
 8005522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800552a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800552e:	d105      	bne.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005530:	4b3d      	ldr	r3, [pc, #244]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	4a3c      	ldr	r2, [pc, #240]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005536:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800553a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d015      	beq.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005548:	4b37      	ldr	r3, [pc, #220]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800554a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800554e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005556:	4934      	ldr	r1, [pc, #208]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005558:	4313      	orrs	r3, r2
 800555a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005562:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005566:	d105      	bne.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005568:	4b2f      	ldr	r3, [pc, #188]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	4a2e      	ldr	r2, [pc, #184]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800556e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005572:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800557c:	2b00      	cmp	r3, #0
 800557e:	d015      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005580:	4b29      	ldr	r3, [pc, #164]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005586:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800558e:	4926      	ldr	r1, [pc, #152]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005590:	4313      	orrs	r3, r2
 8005592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800559a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800559e:	d105      	bne.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055a0:	4b21      	ldr	r3, [pc, #132]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	4a20      	ldr	r2, [pc, #128]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055aa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d015      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055b8:	4b1b      	ldr	r3, [pc, #108]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c6:	4918      	ldr	r1, [pc, #96]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055d6:	d105      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055d8:	4b13      	ldr	r3, [pc, #76]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	4a12      	ldr	r2, [pc, #72]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055e2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d015      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80055f0:	4b0d      	ldr	r3, [pc, #52]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055fe:	490a      	ldr	r1, [pc, #40]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800560a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800560e:	d105      	bne.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005610:	4b05      	ldr	r3, [pc, #20]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	4a04      	ldr	r2, [pc, #16]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005616:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800561a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800561c:	7cbb      	ldrb	r3, [r7, #18]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3718      	adds	r7, #24
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	40021000 	.word	0x40021000

0800562c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e049      	b.n	80056d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b00      	cmp	r3, #0
 8005648:	d106      	bne.n	8005658 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7fc fa56 	bl	8001b04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2202      	movs	r2, #2
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	3304      	adds	r3, #4
 8005668:	4619      	mov	r1, r3
 800566a:	4610      	mov	r0, r2
 800566c:	f000 fb9c 	bl	8005da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3708      	adds	r7, #8
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
	...

080056dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d001      	beq.n	80056f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e042      	b.n	800577a <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2202      	movs	r2, #2
 80056f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a21      	ldr	r2, [pc, #132]	@ (8005788 <HAL_TIM_Base_Start+0xac>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d018      	beq.n	8005738 <HAL_TIM_Base_Start+0x5c>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800570e:	d013      	beq.n	8005738 <HAL_TIM_Base_Start+0x5c>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a1d      	ldr	r2, [pc, #116]	@ (800578c <HAL_TIM_Base_Start+0xb0>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d00e      	beq.n	8005738 <HAL_TIM_Base_Start+0x5c>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a1c      	ldr	r2, [pc, #112]	@ (8005790 <HAL_TIM_Base_Start+0xb4>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d009      	beq.n	8005738 <HAL_TIM_Base_Start+0x5c>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a1a      	ldr	r2, [pc, #104]	@ (8005794 <HAL_TIM_Base_Start+0xb8>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d004      	beq.n	8005738 <HAL_TIM_Base_Start+0x5c>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a19      	ldr	r2, [pc, #100]	@ (8005798 <HAL_TIM_Base_Start+0xbc>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d115      	bne.n	8005764 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	689a      	ldr	r2, [r3, #8]
 800573e:	4b17      	ldr	r3, [pc, #92]	@ (800579c <HAL_TIM_Base_Start+0xc0>)
 8005740:	4013      	ands	r3, r2
 8005742:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2b06      	cmp	r3, #6
 8005748:	d015      	beq.n	8005776 <HAL_TIM_Base_Start+0x9a>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005750:	d011      	beq.n	8005776 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f042 0201 	orr.w	r2, r2, #1
 8005760:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005762:	e008      	b.n	8005776 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f042 0201 	orr.w	r2, r2, #1
 8005772:	601a      	str	r2, [r3, #0]
 8005774:	e000      	b.n	8005778 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005776:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	40012c00 	.word	0x40012c00
 800578c:	40000400 	.word	0x40000400
 8005790:	40000800 	.word	0x40000800
 8005794:	40013400 	.word	0x40013400
 8005798:	40014000 	.word	0x40014000
 800579c:	00010007 	.word	0x00010007

080057a0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6a1a      	ldr	r2, [r3, #32]
 80057ae:	f241 1311 	movw	r3, #4369	@ 0x1111
 80057b2:	4013      	ands	r3, r2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10f      	bne.n	80057d8 <HAL_TIM_Base_Stop+0x38>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6a1a      	ldr	r2, [r3, #32]
 80057be:	f244 4344 	movw	r3, #17476	@ 0x4444
 80057c2:	4013      	ands	r3, r2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d107      	bne.n	80057d8 <HAL_TIM_Base_Stop+0x38>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f022 0201 	bic.w	r2, r2, #1
 80057d6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
	...

080057f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	2b01      	cmp	r3, #1
 8005802:	d001      	beq.n	8005808 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e04a      	b.n	800589e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2202      	movs	r2, #2
 800580c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68da      	ldr	r2, [r3, #12]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f042 0201 	orr.w	r2, r2, #1
 800581e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a21      	ldr	r2, [pc, #132]	@ (80058ac <HAL_TIM_Base_Start_IT+0xbc>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d018      	beq.n	800585c <HAL_TIM_Base_Start_IT+0x6c>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005832:	d013      	beq.n	800585c <HAL_TIM_Base_Start_IT+0x6c>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a1d      	ldr	r2, [pc, #116]	@ (80058b0 <HAL_TIM_Base_Start_IT+0xc0>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00e      	beq.n	800585c <HAL_TIM_Base_Start_IT+0x6c>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a1c      	ldr	r2, [pc, #112]	@ (80058b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d009      	beq.n	800585c <HAL_TIM_Base_Start_IT+0x6c>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a1a      	ldr	r2, [pc, #104]	@ (80058b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d004      	beq.n	800585c <HAL_TIM_Base_Start_IT+0x6c>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a19      	ldr	r2, [pc, #100]	@ (80058bc <HAL_TIM_Base_Start_IT+0xcc>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d115      	bne.n	8005888 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	689a      	ldr	r2, [r3, #8]
 8005862:	4b17      	ldr	r3, [pc, #92]	@ (80058c0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005864:	4013      	ands	r3, r2
 8005866:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2b06      	cmp	r3, #6
 800586c:	d015      	beq.n	800589a <HAL_TIM_Base_Start_IT+0xaa>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005874:	d011      	beq.n	800589a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f042 0201 	orr.w	r2, r2, #1
 8005884:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005886:	e008      	b.n	800589a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f042 0201 	orr.w	r2, r2, #1
 8005896:	601a      	str	r2, [r3, #0]
 8005898:	e000      	b.n	800589c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800589a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3714      	adds	r7, #20
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr
 80058aa:	bf00      	nop
 80058ac:	40012c00 	.word	0x40012c00
 80058b0:	40000400 	.word	0x40000400
 80058b4:	40000800 	.word	0x40000800
 80058b8:	40013400 	.word	0x40013400
 80058bc:	40014000 	.word	0x40014000
 80058c0:	00010007 	.word	0x00010007

080058c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	f003 0302 	and.w	r3, r3, #2
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d020      	beq.n	8005928 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	f003 0302 	and.w	r3, r3, #2
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d01b      	beq.n	8005928 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f06f 0202 	mvn.w	r2, #2
 80058f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2201      	movs	r2, #1
 80058fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	f003 0303 	and.w	r3, r3, #3
 800590a:	2b00      	cmp	r3, #0
 800590c:	d003      	beq.n	8005916 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 fa2c 	bl	8005d6c <HAL_TIM_IC_CaptureCallback>
 8005914:	e005      	b.n	8005922 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 fa1e 	bl	8005d58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f000 fa2f 	bl	8005d80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2200      	movs	r2, #0
 8005926:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	f003 0304 	and.w	r3, r3, #4
 800592e:	2b00      	cmp	r3, #0
 8005930:	d020      	beq.n	8005974 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f003 0304 	and.w	r3, r3, #4
 8005938:	2b00      	cmp	r3, #0
 800593a:	d01b      	beq.n	8005974 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f06f 0204 	mvn.w	r2, #4
 8005944:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2202      	movs	r2, #2
 800594a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 fa06 	bl	8005d6c <HAL_TIM_IC_CaptureCallback>
 8005960:	e005      	b.n	800596e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 f9f8 	bl	8005d58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 fa09 	bl	8005d80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	f003 0308 	and.w	r3, r3, #8
 800597a:	2b00      	cmp	r3, #0
 800597c:	d020      	beq.n	80059c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f003 0308 	and.w	r3, r3, #8
 8005984:	2b00      	cmp	r3, #0
 8005986:	d01b      	beq.n	80059c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f06f 0208 	mvn.w	r2, #8
 8005990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2204      	movs	r2, #4
 8005996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	69db      	ldr	r3, [r3, #28]
 800599e:	f003 0303 	and.w	r3, r3, #3
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d003      	beq.n	80059ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 f9e0 	bl	8005d6c <HAL_TIM_IC_CaptureCallback>
 80059ac:	e005      	b.n	80059ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 f9d2 	bl	8005d58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 f9e3 	bl	8005d80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f003 0310 	and.w	r3, r3, #16
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d020      	beq.n	8005a0c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f003 0310 	and.w	r3, r3, #16
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d01b      	beq.n	8005a0c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f06f 0210 	mvn.w	r2, #16
 80059dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2208      	movs	r2, #8
 80059e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	69db      	ldr	r3, [r3, #28]
 80059ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d003      	beq.n	80059fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f9ba 	bl	8005d6c <HAL_TIM_IC_CaptureCallback>
 80059f8:	e005      	b.n	8005a06 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 f9ac 	bl	8005d58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f000 f9bd 	bl	8005d80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	f003 0301 	and.w	r3, r3, #1
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00c      	beq.n	8005a30 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d007      	beq.n	8005a30 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f06f 0201 	mvn.w	r2, #1
 8005a28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7fb feac 	bl	8001788 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d104      	bne.n	8005a44 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00c      	beq.n	8005a5e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d007      	beq.n	8005a5e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005a56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 fb69 	bl	8006130 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00c      	beq.n	8005a82 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d007      	beq.n	8005a82 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005a7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f000 fb61 	bl	8006144 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00c      	beq.n	8005aa6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d007      	beq.n	8005aa6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f977 	bl	8005d94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	f003 0320 	and.w	r3, r3, #32
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00c      	beq.n	8005aca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f003 0320 	and.w	r3, r3, #32
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d007      	beq.n	8005aca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f06f 0220 	mvn.w	r2, #32
 8005ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 fb29 	bl	800611c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00c      	beq.n	8005aee <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d007      	beq.n	8005aee <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005ae6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 fb35 	bl	8006158 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d00c      	beq.n	8005b12 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d007      	beq.n	8005b12 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005b0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	f000 fb2d 	bl	800616c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d00c      	beq.n	8005b36 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d007      	beq.n	8005b36 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005b2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 fb25 	bl	8006180 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d00c      	beq.n	8005b5a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d007      	beq.n	8005b5a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005b52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 fb1d 	bl	8006194 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b5a:	bf00      	nop
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
	...

08005b64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b084      	sub	sp, #16
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d101      	bne.n	8005b80 <HAL_TIM_ConfigClockSource+0x1c>
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	e0de      	b.n	8005d3e <HAL_TIM_ConfigClockSource+0x1da>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2202      	movs	r2, #2
 8005b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005b9e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ba2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005baa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a63      	ldr	r2, [pc, #396]	@ (8005d48 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	f000 80a9 	beq.w	8005d12 <HAL_TIM_ConfigClockSource+0x1ae>
 8005bc0:	4a61      	ldr	r2, [pc, #388]	@ (8005d48 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	f200 80ae 	bhi.w	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005bc8:	4a60      	ldr	r2, [pc, #384]	@ (8005d4c <HAL_TIM_ConfigClockSource+0x1e8>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	f000 80a1 	beq.w	8005d12 <HAL_TIM_ConfigClockSource+0x1ae>
 8005bd0:	4a5e      	ldr	r2, [pc, #376]	@ (8005d4c <HAL_TIM_ConfigClockSource+0x1e8>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	f200 80a6 	bhi.w	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005bd8:	4a5d      	ldr	r2, [pc, #372]	@ (8005d50 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	f000 8099 	beq.w	8005d12 <HAL_TIM_ConfigClockSource+0x1ae>
 8005be0:	4a5b      	ldr	r2, [pc, #364]	@ (8005d50 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	f200 809e 	bhi.w	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005be8:	4a5a      	ldr	r2, [pc, #360]	@ (8005d54 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	f000 8091 	beq.w	8005d12 <HAL_TIM_ConfigClockSource+0x1ae>
 8005bf0:	4a58      	ldr	r2, [pc, #352]	@ (8005d54 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	f200 8096 	bhi.w	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005bf8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005bfc:	f000 8089 	beq.w	8005d12 <HAL_TIM_ConfigClockSource+0x1ae>
 8005c00:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005c04:	f200 808e 	bhi.w	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005c08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c0c:	d03e      	beq.n	8005c8c <HAL_TIM_ConfigClockSource+0x128>
 8005c0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c12:	f200 8087 	bhi.w	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005c16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c1a:	f000 8086 	beq.w	8005d2a <HAL_TIM_ConfigClockSource+0x1c6>
 8005c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c22:	d87f      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005c24:	2b70      	cmp	r3, #112	@ 0x70
 8005c26:	d01a      	beq.n	8005c5e <HAL_TIM_ConfigClockSource+0xfa>
 8005c28:	2b70      	cmp	r3, #112	@ 0x70
 8005c2a:	d87b      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005c2c:	2b60      	cmp	r3, #96	@ 0x60
 8005c2e:	d050      	beq.n	8005cd2 <HAL_TIM_ConfigClockSource+0x16e>
 8005c30:	2b60      	cmp	r3, #96	@ 0x60
 8005c32:	d877      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005c34:	2b50      	cmp	r3, #80	@ 0x50
 8005c36:	d03c      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0x14e>
 8005c38:	2b50      	cmp	r3, #80	@ 0x50
 8005c3a:	d873      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005c3c:	2b40      	cmp	r3, #64	@ 0x40
 8005c3e:	d058      	beq.n	8005cf2 <HAL_TIM_ConfigClockSource+0x18e>
 8005c40:	2b40      	cmp	r3, #64	@ 0x40
 8005c42:	d86f      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005c44:	2b30      	cmp	r3, #48	@ 0x30
 8005c46:	d064      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x1ae>
 8005c48:	2b30      	cmp	r3, #48	@ 0x30
 8005c4a:	d86b      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005c4c:	2b20      	cmp	r3, #32
 8005c4e:	d060      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x1ae>
 8005c50:	2b20      	cmp	r3, #32
 8005c52:	d867      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d05c      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x1ae>
 8005c58:	2b10      	cmp	r3, #16
 8005c5a:	d05a      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x1ae>
 8005c5c:	e062      	b.n	8005d24 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c6e:	f000 f9b3 	bl	8005fd8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	609a      	str	r2, [r3, #8]
      break;
 8005c8a:	e04f      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c9c:	f000 f99c 	bl	8005fd8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689a      	ldr	r2, [r3, #8]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005cae:	609a      	str	r2, [r3, #8]
      break;
 8005cb0:	e03c      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	f000 f90e 	bl	8005ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2150      	movs	r1, #80	@ 0x50
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 f967 	bl	8005f9e <TIM_ITRx_SetConfig>
      break;
 8005cd0:	e02c      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cde:	461a      	mov	r2, r3
 8005ce0:	f000 f92d 	bl	8005f3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2160      	movs	r1, #96	@ 0x60
 8005cea:	4618      	mov	r0, r3
 8005cec:	f000 f957 	bl	8005f9e <TIM_ITRx_SetConfig>
      break;
 8005cf0:	e01c      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cfe:	461a      	mov	r2, r3
 8005d00:	f000 f8ee 	bl	8005ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2140      	movs	r1, #64	@ 0x40
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f000 f947 	bl	8005f9e <TIM_ITRx_SetConfig>
      break;
 8005d10:	e00c      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	f000 f93e 	bl	8005f9e <TIM_ITRx_SetConfig>
      break;
 8005d22:	e003      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	73fb      	strb	r3, [r7, #15]
      break;
 8005d28:	e000      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8005d2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	00100070 	.word	0x00100070
 8005d4c:	00100040 	.word	0x00100040
 8005d50:	00100030 	.word	0x00100030
 8005d54:	00100020 	.word	0x00100020

08005d58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b083      	sub	sp, #12
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d9c:	bf00      	nop
 8005d9e:	370c      	adds	r7, #12
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a42      	ldr	r2, [pc, #264]	@ (8005ec4 <TIM_Base_SetConfig+0x11c>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d00f      	beq.n	8005de0 <TIM_Base_SetConfig+0x38>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dc6:	d00b      	beq.n	8005de0 <TIM_Base_SetConfig+0x38>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a3f      	ldr	r2, [pc, #252]	@ (8005ec8 <TIM_Base_SetConfig+0x120>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d007      	beq.n	8005de0 <TIM_Base_SetConfig+0x38>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a3e      	ldr	r2, [pc, #248]	@ (8005ecc <TIM_Base_SetConfig+0x124>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d003      	beq.n	8005de0 <TIM_Base_SetConfig+0x38>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a3d      	ldr	r2, [pc, #244]	@ (8005ed0 <TIM_Base_SetConfig+0x128>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d108      	bne.n	8005df2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005de6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a33      	ldr	r2, [pc, #204]	@ (8005ec4 <TIM_Base_SetConfig+0x11c>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d01b      	beq.n	8005e32 <TIM_Base_SetConfig+0x8a>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e00:	d017      	beq.n	8005e32 <TIM_Base_SetConfig+0x8a>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a30      	ldr	r2, [pc, #192]	@ (8005ec8 <TIM_Base_SetConfig+0x120>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d013      	beq.n	8005e32 <TIM_Base_SetConfig+0x8a>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a2f      	ldr	r2, [pc, #188]	@ (8005ecc <TIM_Base_SetConfig+0x124>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d00f      	beq.n	8005e32 <TIM_Base_SetConfig+0x8a>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a2e      	ldr	r2, [pc, #184]	@ (8005ed0 <TIM_Base_SetConfig+0x128>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d00b      	beq.n	8005e32 <TIM_Base_SetConfig+0x8a>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a2d      	ldr	r2, [pc, #180]	@ (8005ed4 <TIM_Base_SetConfig+0x12c>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d007      	beq.n	8005e32 <TIM_Base_SetConfig+0x8a>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a2c      	ldr	r2, [pc, #176]	@ (8005ed8 <TIM_Base_SetConfig+0x130>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d003      	beq.n	8005e32 <TIM_Base_SetConfig+0x8a>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4a2b      	ldr	r2, [pc, #172]	@ (8005edc <TIM_Base_SetConfig+0x134>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d108      	bne.n	8005e44 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	689a      	ldr	r2, [r3, #8]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a16      	ldr	r2, [pc, #88]	@ (8005ec4 <TIM_Base_SetConfig+0x11c>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d00f      	beq.n	8005e90 <TIM_Base_SetConfig+0xe8>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a17      	ldr	r2, [pc, #92]	@ (8005ed0 <TIM_Base_SetConfig+0x128>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d00b      	beq.n	8005e90 <TIM_Base_SetConfig+0xe8>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a16      	ldr	r2, [pc, #88]	@ (8005ed4 <TIM_Base_SetConfig+0x12c>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d007      	beq.n	8005e90 <TIM_Base_SetConfig+0xe8>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a15      	ldr	r2, [pc, #84]	@ (8005ed8 <TIM_Base_SetConfig+0x130>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d003      	beq.n	8005e90 <TIM_Base_SetConfig+0xe8>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a14      	ldr	r2, [pc, #80]	@ (8005edc <TIM_Base_SetConfig+0x134>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d103      	bne.n	8005e98 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	691a      	ldr	r2, [r3, #16]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	f003 0301 	and.w	r3, r3, #1
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d105      	bne.n	8005eb6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	f023 0201 	bic.w	r2, r3, #1
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	611a      	str	r2, [r3, #16]
  }
}
 8005eb6:	bf00      	nop
 8005eb8:	3714      	adds	r7, #20
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop
 8005ec4:	40012c00 	.word	0x40012c00
 8005ec8:	40000400 	.word	0x40000400
 8005ecc:	40000800 	.word	0x40000800
 8005ed0:	40013400 	.word	0x40013400
 8005ed4:	40014000 	.word	0x40014000
 8005ed8:	40014400 	.word	0x40014400
 8005edc:	40014800 	.word	0x40014800

08005ee0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b087      	sub	sp, #28
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6a1b      	ldr	r3, [r3, #32]
 8005ef0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	f023 0201 	bic.w	r2, r3, #1
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	011b      	lsls	r3, r3, #4
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	f023 030a 	bic.w	r3, r3, #10
 8005f1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	693a      	ldr	r2, [r7, #16]
 8005f2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	621a      	str	r2, [r3, #32]
}
 8005f32:	bf00      	nop
 8005f34:	371c      	adds	r7, #28
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr

08005f3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f3e:	b480      	push	{r7}
 8005f40:	b087      	sub	sp, #28
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	60f8      	str	r0, [r7, #12]
 8005f46:	60b9      	str	r1, [r7, #8]
 8005f48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6a1b      	ldr	r3, [r3, #32]
 8005f54:	f023 0210 	bic.w	r2, r3, #16
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	699b      	ldr	r3, [r3, #24]
 8005f60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	031b      	lsls	r3, r3, #12
 8005f6e:	693a      	ldr	r2, [r7, #16]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f7a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	011b      	lsls	r3, r3, #4
 8005f80:	697a      	ldr	r2, [r7, #20]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	693a      	ldr	r2, [r7, #16]
 8005f8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	697a      	ldr	r2, [r7, #20]
 8005f90:	621a      	str	r2, [r3, #32]
}
 8005f92:	bf00      	nop
 8005f94:	371c      	adds	r7, #28
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b085      	sub	sp, #20
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
 8005fa6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005fb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	f043 0307 	orr.w	r3, r3, #7
 8005fc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	68fa      	ldr	r2, [r7, #12]
 8005fca:	609a      	str	r2, [r3, #8]
}
 8005fcc:	bf00      	nop
 8005fce:	3714      	adds	r7, #20
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr

08005fd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b087      	sub	sp, #28
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
 8005fe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ff2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	021a      	lsls	r2, r3, #8
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	697a      	ldr	r2, [r7, #20]
 8006002:	4313      	orrs	r3, r2
 8006004:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	697a      	ldr	r2, [r7, #20]
 800600a:	609a      	str	r2, [r3, #8]
}
 800600c:	bf00      	nop
 800600e:	371c      	adds	r7, #28
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr

08006018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006028:	2b01      	cmp	r3, #1
 800602a:	d101      	bne.n	8006030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800602c:	2302      	movs	r3, #2
 800602e:	e065      	b.n	80060fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a2c      	ldr	r2, [pc, #176]	@ (8006108 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d004      	beq.n	8006064 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a2b      	ldr	r2, [pc, #172]	@ (800610c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d108      	bne.n	8006076 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800606a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	4313      	orrs	r3, r2
 8006074:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800607c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006080:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	4313      	orrs	r3, r2
 800608a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a1b      	ldr	r2, [pc, #108]	@ (8006108 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d018      	beq.n	80060d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060a6:	d013      	beq.n	80060d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a18      	ldr	r2, [pc, #96]	@ (8006110 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d00e      	beq.n	80060d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a17      	ldr	r2, [pc, #92]	@ (8006114 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d009      	beq.n	80060d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a12      	ldr	r2, [pc, #72]	@ (800610c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d004      	beq.n	80060d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a13      	ldr	r2, [pc, #76]	@ (8006118 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d10c      	bne.n	80060ea <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	68ba      	ldr	r2, [r7, #8]
 80060de:	4313      	orrs	r3, r2
 80060e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68ba      	ldr	r2, [r7, #8]
 80060e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr
 8006108:	40012c00 	.word	0x40012c00
 800610c:	40013400 	.word	0x40013400
 8006110:	40000400 	.word	0x40000400
 8006114:	40000800 	.word	0x40000800
 8006118:	40014000 	.word	0x40014000

0800611c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800614c:	bf00      	nop
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006194:	b480      	push	{r7}
 8006196:	b083      	sub	sp, #12
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800619c:	bf00      	nop
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e042      	b.n	8006240 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d106      	bne.n	80061d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f7fb fc0d 	bl	80019ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2224      	movs	r2, #36	@ 0x24
 80061d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f022 0201 	bic.w	r2, r2, #1
 80061e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d002      	beq.n	80061f8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 fe2e 	bl	8006e54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 fb5f 	bl	80068bc <UART_SetConfig>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b01      	cmp	r3, #1
 8006202:	d101      	bne.n	8006208 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	e01b      	b.n	8006240 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685a      	ldr	r2, [r3, #4]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006216:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	689a      	ldr	r2, [r3, #8]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006226:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f042 0201 	orr.w	r2, r2, #1
 8006236:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 fead 	bl	8006f98 <UART_CheckIdleState>
 800623e:	4603      	mov	r3, r0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3708      	adds	r7, #8
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b0ba      	sub	sp, #232	@ 0xe8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800626e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006272:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006276:	4013      	ands	r3, r2
 8006278:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800627c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006280:	2b00      	cmp	r3, #0
 8006282:	d11b      	bne.n	80062bc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006288:	f003 0320 	and.w	r3, r3, #32
 800628c:	2b00      	cmp	r3, #0
 800628e:	d015      	beq.n	80062bc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006294:	f003 0320 	and.w	r3, r3, #32
 8006298:	2b00      	cmp	r3, #0
 800629a:	d105      	bne.n	80062a8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800629c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d009      	beq.n	80062bc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f000 82e3 	beq.w	8006878 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	4798      	blx	r3
      }
      return;
 80062ba:	e2dd      	b.n	8006878 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80062bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	f000 8123 	beq.w	800650c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80062c6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80062ca:	4b8d      	ldr	r3, [pc, #564]	@ (8006500 <HAL_UART_IRQHandler+0x2b8>)
 80062cc:	4013      	ands	r3, r2
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d106      	bne.n	80062e0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80062d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80062d6:	4b8b      	ldr	r3, [pc, #556]	@ (8006504 <HAL_UART_IRQHandler+0x2bc>)
 80062d8:	4013      	ands	r3, r2
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 8116 	beq.w	800650c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80062e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d011      	beq.n	8006310 <HAL_UART_IRQHandler+0xc8>
 80062ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00b      	beq.n	8006310 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2201      	movs	r2, #1
 80062fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006306:	f043 0201 	orr.w	r2, r3, #1
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006314:	f003 0302 	and.w	r3, r3, #2
 8006318:	2b00      	cmp	r3, #0
 800631a:	d011      	beq.n	8006340 <HAL_UART_IRQHandler+0xf8>
 800631c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006320:	f003 0301 	and.w	r3, r3, #1
 8006324:	2b00      	cmp	r3, #0
 8006326:	d00b      	beq.n	8006340 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2202      	movs	r2, #2
 800632e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006336:	f043 0204 	orr.w	r2, r3, #4
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006340:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006344:	f003 0304 	and.w	r3, r3, #4
 8006348:	2b00      	cmp	r3, #0
 800634a:	d011      	beq.n	8006370 <HAL_UART_IRQHandler+0x128>
 800634c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006350:	f003 0301 	and.w	r3, r3, #1
 8006354:	2b00      	cmp	r3, #0
 8006356:	d00b      	beq.n	8006370 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2204      	movs	r2, #4
 800635e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006366:	f043 0202 	orr.w	r2, r3, #2
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006374:	f003 0308 	and.w	r3, r3, #8
 8006378:	2b00      	cmp	r3, #0
 800637a:	d017      	beq.n	80063ac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800637c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006380:	f003 0320 	and.w	r3, r3, #32
 8006384:	2b00      	cmp	r3, #0
 8006386:	d105      	bne.n	8006394 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006388:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800638c:	4b5c      	ldr	r3, [pc, #368]	@ (8006500 <HAL_UART_IRQHandler+0x2b8>)
 800638e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00b      	beq.n	80063ac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2208      	movs	r2, #8
 800639a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063a2:	f043 0208 	orr.w	r2, r3, #8
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80063ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d012      	beq.n	80063de <HAL_UART_IRQHandler+0x196>
 80063b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00c      	beq.n	80063de <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063d4:	f043 0220 	orr.w	r2, r3, #32
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f000 8249 	beq.w	800687c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80063ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ee:	f003 0320 	and.w	r3, r3, #32
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d013      	beq.n	800641e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80063f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063fa:	f003 0320 	and.w	r3, r3, #32
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d105      	bne.n	800640e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800640a:	2b00      	cmp	r3, #0
 800640c:	d007      	beq.n	800641e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006412:	2b00      	cmp	r3, #0
 8006414:	d003      	beq.n	800641e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006424:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006432:	2b40      	cmp	r3, #64	@ 0x40
 8006434:	d005      	beq.n	8006442 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006436:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800643a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800643e:	2b00      	cmp	r3, #0
 8006440:	d054      	beq.n	80064ec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 febf 	bl	80071c6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006452:	2b40      	cmp	r3, #64	@ 0x40
 8006454:	d146      	bne.n	80064e4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	3308      	adds	r3, #8
 800645c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006460:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006464:	e853 3f00 	ldrex	r3, [r3]
 8006468:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800646c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006470:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006474:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	3308      	adds	r3, #8
 800647e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006482:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006486:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800648e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006492:	e841 2300 	strex	r3, r2, [r1]
 8006496:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800649a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d1d9      	bne.n	8006456 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d017      	beq.n	80064dc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064b2:	4a15      	ldr	r2, [pc, #84]	@ (8006508 <HAL_UART_IRQHandler+0x2c0>)
 80064b4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064bc:	4618      	mov	r0, r3
 80064be:	f7fd fd79 	bl	8003fb4 <HAL_DMA_Abort_IT>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d019      	beq.n	80064fc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80064d6:	4610      	mov	r0, r2
 80064d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064da:	e00f      	b.n	80064fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f9d7 	bl	8006890 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064e2:	e00b      	b.n	80064fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 f9d3 	bl	8006890 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064ea:	e007      	b.n	80064fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 f9cf 	bl	8006890 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80064fa:	e1bf      	b.n	800687c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064fc:	bf00      	nop
    return;
 80064fe:	e1bd      	b.n	800687c <HAL_UART_IRQHandler+0x634>
 8006500:	10000001 	.word	0x10000001
 8006504:	04000120 	.word	0x04000120
 8006508:	08007293 	.word	0x08007293

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006510:	2b01      	cmp	r3, #1
 8006512:	f040 8153 	bne.w	80067bc <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800651a:	f003 0310 	and.w	r3, r3, #16
 800651e:	2b00      	cmp	r3, #0
 8006520:	f000 814c 	beq.w	80067bc <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006528:	f003 0310 	and.w	r3, r3, #16
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 8145 	beq.w	80067bc <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2210      	movs	r2, #16
 8006538:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006544:	2b40      	cmp	r3, #64	@ 0x40
 8006546:	f040 80bb 	bne.w	80066c0 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006558:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800655c:	2b00      	cmp	r3, #0
 800655e:	f000 818f 	beq.w	8006880 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006568:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800656c:	429a      	cmp	r2, r3
 800656e:	f080 8187 	bcs.w	8006880 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006578:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f003 0320 	and.w	r3, r3, #32
 800658a:	2b00      	cmp	r3, #0
 800658c:	f040 8087 	bne.w	800669e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006598:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800659c:	e853 3f00 	ldrex	r3, [r3]
 80065a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80065a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	461a      	mov	r2, r3
 80065b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80065ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80065be:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80065ca:	e841 2300 	strex	r3, r2, [r1]
 80065ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80065d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d1da      	bne.n	8006590 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	3308      	adds	r3, #8
 80065e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065e4:	e853 3f00 	ldrex	r3, [r3]
 80065e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80065ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80065ec:	f023 0301 	bic.w	r3, r3, #1
 80065f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	3308      	adds	r3, #8
 80065fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80065fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006602:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006604:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006606:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800660a:	e841 2300 	strex	r3, r2, [r1]
 800660e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006610:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1e1      	bne.n	80065da <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	3308      	adds	r3, #8
 800661c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006620:	e853 3f00 	ldrex	r3, [r3]
 8006624:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006626:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006628:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800662c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	3308      	adds	r3, #8
 8006636:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800663a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800663c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006640:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006642:	e841 2300 	strex	r3, r2, [r1]
 8006646:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006648:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1e3      	bne.n	8006616 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2220      	movs	r2, #32
 8006652:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006662:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006664:	e853 3f00 	ldrex	r3, [r3]
 8006668:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800666a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800666c:	f023 0310 	bic.w	r3, r3, #16
 8006670:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	461a      	mov	r2, r3
 800667a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800667e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006680:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006682:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006684:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006686:	e841 2300 	strex	r3, r2, [r1]
 800668a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800668c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1e4      	bne.n	800665c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006698:	4618      	mov	r0, r3
 800669a:	f7fd fc32 	bl	8003f02 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2202      	movs	r2, #2
 80066a2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	4619      	mov	r1, r3
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f000 f8f3 	bl	80068a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80066be:	e0df      	b.n	8006880 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80066da:	b29b      	uxth	r3, r3
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f000 80d1 	beq.w	8006884 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80066e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 80cc 	beq.w	8006884 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f4:	e853 3f00 	ldrex	r3, [r3]
 80066f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006700:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	461a      	mov	r2, r3
 800670a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800670e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006710:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006712:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006714:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006716:	e841 2300 	strex	r3, r2, [r1]
 800671a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800671c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1e4      	bne.n	80066ec <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	3308      	adds	r3, #8
 8006728:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672c:	e853 3f00 	ldrex	r3, [r3]
 8006730:	623b      	str	r3, [r7, #32]
   return(result);
 8006732:	6a3b      	ldr	r3, [r7, #32]
 8006734:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006738:	f023 0301 	bic.w	r3, r3, #1
 800673c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	3308      	adds	r3, #8
 8006746:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800674a:	633a      	str	r2, [r7, #48]	@ 0x30
 800674c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006752:	e841 2300 	strex	r3, r2, [r1]
 8006756:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1e1      	bne.n	8006722 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2220      	movs	r2, #32
 8006762:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	e853 3f00 	ldrex	r3, [r3]
 800677e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f023 0310 	bic.w	r3, r3, #16
 8006786:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	461a      	mov	r2, r3
 8006790:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006794:	61fb      	str	r3, [r7, #28]
 8006796:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006798:	69b9      	ldr	r1, [r7, #24]
 800679a:	69fa      	ldr	r2, [r7, #28]
 800679c:	e841 2300 	strex	r3, r2, [r1]
 80067a0:	617b      	str	r3, [r7, #20]
   return(result);
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d1e4      	bne.n	8006772 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2202      	movs	r2, #2
 80067ac:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067b2:	4619      	mov	r1, r3
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f000 f875 	bl	80068a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80067ba:	e063      	b.n	8006884 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80067bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d00e      	beq.n	80067e6 <HAL_UART_IRQHandler+0x59e>
 80067c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d008      	beq.n	80067e6 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80067dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 fd98 	bl	8007314 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80067e4:	e051      	b.n	800688a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80067e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d014      	beq.n	800681c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80067f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d105      	bne.n	800680a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80067fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006802:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006806:	2b00      	cmp	r3, #0
 8006808:	d008      	beq.n	800681c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800680e:	2b00      	cmp	r3, #0
 8006810:	d03a      	beq.n	8006888 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	4798      	blx	r3
    }
    return;
 800681a:	e035      	b.n	8006888 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800681c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006824:	2b00      	cmp	r3, #0
 8006826:	d009      	beq.n	800683c <HAL_UART_IRQHandler+0x5f4>
 8006828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800682c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006830:	2b00      	cmp	r3, #0
 8006832:	d003      	beq.n	800683c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 fd42 	bl	80072be <UART_EndTransmit_IT>
    return;
 800683a:	e026      	b.n	800688a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800683c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006840:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d009      	beq.n	800685c <HAL_UART_IRQHandler+0x614>
 8006848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800684c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d003      	beq.n	800685c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 fd71 	bl	800733c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800685a:	e016      	b.n	800688a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800685c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006860:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d010      	beq.n	800688a <HAL_UART_IRQHandler+0x642>
 8006868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800686c:	2b00      	cmp	r3, #0
 800686e:	da0c      	bge.n	800688a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fd59 	bl	8007328 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006876:	e008      	b.n	800688a <HAL_UART_IRQHandler+0x642>
      return;
 8006878:	bf00      	nop
 800687a:	e006      	b.n	800688a <HAL_UART_IRQHandler+0x642>
    return;
 800687c:	bf00      	nop
 800687e:	e004      	b.n	800688a <HAL_UART_IRQHandler+0x642>
      return;
 8006880:	bf00      	nop
 8006882:	e002      	b.n	800688a <HAL_UART_IRQHandler+0x642>
      return;
 8006884:	bf00      	nop
 8006886:	e000      	b.n	800688a <HAL_UART_IRQHandler+0x642>
    return;
 8006888:	bf00      	nop
  }
}
 800688a:	37e8      	adds	r7, #232	@ 0xe8
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}

08006890 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	460b      	mov	r3, r1
 80068ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr

080068bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068c0:	b08c      	sub	sp, #48	@ 0x30
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80068c6:	2300      	movs	r3, #0
 80068c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	431a      	orrs	r2, r3
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	431a      	orrs	r2, r3
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	69db      	ldr	r3, [r3, #28]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	4bab      	ldr	r3, [pc, #684]	@ (8006b98 <UART_SetConfig+0x2dc>)
 80068ec:	4013      	ands	r3, r2
 80068ee:	697a      	ldr	r2, [r7, #20]
 80068f0:	6812      	ldr	r2, [r2, #0]
 80068f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068f4:	430b      	orrs	r3, r1
 80068f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	68da      	ldr	r2, [r3, #12]
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	430a      	orrs	r2, r1
 800690c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	699b      	ldr	r3, [r3, #24]
 8006912:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4aa0      	ldr	r2, [pc, #640]	@ (8006b9c <UART_SetConfig+0x2e0>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d004      	beq.n	8006928 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006924:	4313      	orrs	r3, r2
 8006926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006932:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006936:	697a      	ldr	r2, [r7, #20]
 8006938:	6812      	ldr	r2, [r2, #0]
 800693a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800693c:	430b      	orrs	r3, r1
 800693e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006946:	f023 010f 	bic.w	r1, r3, #15
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	430a      	orrs	r2, r1
 8006954:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a91      	ldr	r2, [pc, #580]	@ (8006ba0 <UART_SetConfig+0x2e4>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d125      	bne.n	80069ac <UART_SetConfig+0xf0>
 8006960:	4b90      	ldr	r3, [pc, #576]	@ (8006ba4 <UART_SetConfig+0x2e8>)
 8006962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006966:	f003 0303 	and.w	r3, r3, #3
 800696a:	2b03      	cmp	r3, #3
 800696c:	d81a      	bhi.n	80069a4 <UART_SetConfig+0xe8>
 800696e:	a201      	add	r2, pc, #4	@ (adr r2, 8006974 <UART_SetConfig+0xb8>)
 8006970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006974:	08006985 	.word	0x08006985
 8006978:	08006995 	.word	0x08006995
 800697c:	0800698d 	.word	0x0800698d
 8006980:	0800699d 	.word	0x0800699d
 8006984:	2301      	movs	r3, #1
 8006986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800698a:	e0d6      	b.n	8006b3a <UART_SetConfig+0x27e>
 800698c:	2302      	movs	r3, #2
 800698e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006992:	e0d2      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006994:	2304      	movs	r3, #4
 8006996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800699a:	e0ce      	b.n	8006b3a <UART_SetConfig+0x27e>
 800699c:	2308      	movs	r3, #8
 800699e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069a2:	e0ca      	b.n	8006b3a <UART_SetConfig+0x27e>
 80069a4:	2310      	movs	r3, #16
 80069a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069aa:	e0c6      	b.n	8006b3a <UART_SetConfig+0x27e>
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a7d      	ldr	r2, [pc, #500]	@ (8006ba8 <UART_SetConfig+0x2ec>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d138      	bne.n	8006a28 <UART_SetConfig+0x16c>
 80069b6:	4b7b      	ldr	r3, [pc, #492]	@ (8006ba4 <UART_SetConfig+0x2e8>)
 80069b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069bc:	f003 030c 	and.w	r3, r3, #12
 80069c0:	2b0c      	cmp	r3, #12
 80069c2:	d82d      	bhi.n	8006a20 <UART_SetConfig+0x164>
 80069c4:	a201      	add	r2, pc, #4	@ (adr r2, 80069cc <UART_SetConfig+0x110>)
 80069c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ca:	bf00      	nop
 80069cc:	08006a01 	.word	0x08006a01
 80069d0:	08006a21 	.word	0x08006a21
 80069d4:	08006a21 	.word	0x08006a21
 80069d8:	08006a21 	.word	0x08006a21
 80069dc:	08006a11 	.word	0x08006a11
 80069e0:	08006a21 	.word	0x08006a21
 80069e4:	08006a21 	.word	0x08006a21
 80069e8:	08006a21 	.word	0x08006a21
 80069ec:	08006a09 	.word	0x08006a09
 80069f0:	08006a21 	.word	0x08006a21
 80069f4:	08006a21 	.word	0x08006a21
 80069f8:	08006a21 	.word	0x08006a21
 80069fc:	08006a19 	.word	0x08006a19
 8006a00:	2300      	movs	r3, #0
 8006a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a06:	e098      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006a08:	2302      	movs	r3, #2
 8006a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a0e:	e094      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006a10:	2304      	movs	r3, #4
 8006a12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a16:	e090      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006a18:	2308      	movs	r3, #8
 8006a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a1e:	e08c      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006a20:	2310      	movs	r3, #16
 8006a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a26:	e088      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a5f      	ldr	r2, [pc, #380]	@ (8006bac <UART_SetConfig+0x2f0>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d125      	bne.n	8006a7e <UART_SetConfig+0x1c2>
 8006a32:	4b5c      	ldr	r3, [pc, #368]	@ (8006ba4 <UART_SetConfig+0x2e8>)
 8006a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a38:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006a3c:	2b30      	cmp	r3, #48	@ 0x30
 8006a3e:	d016      	beq.n	8006a6e <UART_SetConfig+0x1b2>
 8006a40:	2b30      	cmp	r3, #48	@ 0x30
 8006a42:	d818      	bhi.n	8006a76 <UART_SetConfig+0x1ba>
 8006a44:	2b20      	cmp	r3, #32
 8006a46:	d00a      	beq.n	8006a5e <UART_SetConfig+0x1a2>
 8006a48:	2b20      	cmp	r3, #32
 8006a4a:	d814      	bhi.n	8006a76 <UART_SetConfig+0x1ba>
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d002      	beq.n	8006a56 <UART_SetConfig+0x19a>
 8006a50:	2b10      	cmp	r3, #16
 8006a52:	d008      	beq.n	8006a66 <UART_SetConfig+0x1aa>
 8006a54:	e00f      	b.n	8006a76 <UART_SetConfig+0x1ba>
 8006a56:	2300      	movs	r3, #0
 8006a58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a5c:	e06d      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006a5e:	2302      	movs	r3, #2
 8006a60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a64:	e069      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006a66:	2304      	movs	r3, #4
 8006a68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a6c:	e065      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006a6e:	2308      	movs	r3, #8
 8006a70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a74:	e061      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006a76:	2310      	movs	r3, #16
 8006a78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a7c:	e05d      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a4b      	ldr	r2, [pc, #300]	@ (8006bb0 <UART_SetConfig+0x2f4>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d125      	bne.n	8006ad4 <UART_SetConfig+0x218>
 8006a88:	4b46      	ldr	r3, [pc, #280]	@ (8006ba4 <UART_SetConfig+0x2e8>)
 8006a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a8e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006a92:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a94:	d016      	beq.n	8006ac4 <UART_SetConfig+0x208>
 8006a96:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a98:	d818      	bhi.n	8006acc <UART_SetConfig+0x210>
 8006a9a:	2b80      	cmp	r3, #128	@ 0x80
 8006a9c:	d00a      	beq.n	8006ab4 <UART_SetConfig+0x1f8>
 8006a9e:	2b80      	cmp	r3, #128	@ 0x80
 8006aa0:	d814      	bhi.n	8006acc <UART_SetConfig+0x210>
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d002      	beq.n	8006aac <UART_SetConfig+0x1f0>
 8006aa6:	2b40      	cmp	r3, #64	@ 0x40
 8006aa8:	d008      	beq.n	8006abc <UART_SetConfig+0x200>
 8006aaa:	e00f      	b.n	8006acc <UART_SetConfig+0x210>
 8006aac:	2300      	movs	r3, #0
 8006aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ab2:	e042      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006ab4:	2302      	movs	r3, #2
 8006ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aba:	e03e      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006abc:	2304      	movs	r3, #4
 8006abe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ac2:	e03a      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006ac4:	2308      	movs	r3, #8
 8006ac6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aca:	e036      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006acc:	2310      	movs	r3, #16
 8006ace:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ad2:	e032      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a30      	ldr	r2, [pc, #192]	@ (8006b9c <UART_SetConfig+0x2e0>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d12a      	bne.n	8006b34 <UART_SetConfig+0x278>
 8006ade:	4b31      	ldr	r3, [pc, #196]	@ (8006ba4 <UART_SetConfig+0x2e8>)
 8006ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ae4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ae8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006aec:	d01a      	beq.n	8006b24 <UART_SetConfig+0x268>
 8006aee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006af2:	d81b      	bhi.n	8006b2c <UART_SetConfig+0x270>
 8006af4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006af8:	d00c      	beq.n	8006b14 <UART_SetConfig+0x258>
 8006afa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006afe:	d815      	bhi.n	8006b2c <UART_SetConfig+0x270>
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d003      	beq.n	8006b0c <UART_SetConfig+0x250>
 8006b04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b08:	d008      	beq.n	8006b1c <UART_SetConfig+0x260>
 8006b0a:	e00f      	b.n	8006b2c <UART_SetConfig+0x270>
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b12:	e012      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006b14:	2302      	movs	r3, #2
 8006b16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b1a:	e00e      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006b1c:	2304      	movs	r3, #4
 8006b1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b22:	e00a      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006b24:	2308      	movs	r3, #8
 8006b26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b2a:	e006      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006b2c:	2310      	movs	r3, #16
 8006b2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b32:	e002      	b.n	8006b3a <UART_SetConfig+0x27e>
 8006b34:	2310      	movs	r3, #16
 8006b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a17      	ldr	r2, [pc, #92]	@ (8006b9c <UART_SetConfig+0x2e0>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	f040 80a8 	bne.w	8006c96 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006b46:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b4a:	2b08      	cmp	r3, #8
 8006b4c:	d834      	bhi.n	8006bb8 <UART_SetConfig+0x2fc>
 8006b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b54 <UART_SetConfig+0x298>)
 8006b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b54:	08006b79 	.word	0x08006b79
 8006b58:	08006bb9 	.word	0x08006bb9
 8006b5c:	08006b81 	.word	0x08006b81
 8006b60:	08006bb9 	.word	0x08006bb9
 8006b64:	08006b87 	.word	0x08006b87
 8006b68:	08006bb9 	.word	0x08006bb9
 8006b6c:	08006bb9 	.word	0x08006bb9
 8006b70:	08006bb9 	.word	0x08006bb9
 8006b74:	08006b8f 	.word	0x08006b8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b78:	f7fe fac4 	bl	8005104 <HAL_RCC_GetPCLK1Freq>
 8006b7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b7e:	e021      	b.n	8006bc4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b80:	4b0c      	ldr	r3, [pc, #48]	@ (8006bb4 <UART_SetConfig+0x2f8>)
 8006b82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b84:	e01e      	b.n	8006bc4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b86:	f7fe fa4f 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8006b8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b8c:	e01a      	b.n	8006bc4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b94:	e016      	b.n	8006bc4 <UART_SetConfig+0x308>
 8006b96:	bf00      	nop
 8006b98:	cfff69f3 	.word	0xcfff69f3
 8006b9c:	40008000 	.word	0x40008000
 8006ba0:	40013800 	.word	0x40013800
 8006ba4:	40021000 	.word	0x40021000
 8006ba8:	40004400 	.word	0x40004400
 8006bac:	40004800 	.word	0x40004800
 8006bb0:	40004c00 	.word	0x40004c00
 8006bb4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006bc2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f000 812a 	beq.w	8006e20 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd0:	4a9e      	ldr	r2, [pc, #632]	@ (8006e4c <UART_SetConfig+0x590>)
 8006bd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bda:	fbb3 f3f2 	udiv	r3, r3, r2
 8006bde:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	685a      	ldr	r2, [r3, #4]
 8006be4:	4613      	mov	r3, r2
 8006be6:	005b      	lsls	r3, r3, #1
 8006be8:	4413      	add	r3, r2
 8006bea:	69ba      	ldr	r2, [r7, #24]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d305      	bcc.n	8006bfc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006bf6:	69ba      	ldr	r2, [r7, #24]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d903      	bls.n	8006c04 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006c02:	e10d      	b.n	8006e20 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c06:	2200      	movs	r2, #0
 8006c08:	60bb      	str	r3, [r7, #8]
 8006c0a:	60fa      	str	r2, [r7, #12]
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c10:	4a8e      	ldr	r2, [pc, #568]	@ (8006e4c <UART_SetConfig+0x590>)
 8006c12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	2200      	movs	r2, #0
 8006c1a:	603b      	str	r3, [r7, #0]
 8006c1c:	607a      	str	r2, [r7, #4]
 8006c1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006c26:	f7fa f837 	bl	8000c98 <__aeabi_uldivmod>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	460b      	mov	r3, r1
 8006c2e:	4610      	mov	r0, r2
 8006c30:	4619      	mov	r1, r3
 8006c32:	f04f 0200 	mov.w	r2, #0
 8006c36:	f04f 0300 	mov.w	r3, #0
 8006c3a:	020b      	lsls	r3, r1, #8
 8006c3c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006c40:	0202      	lsls	r2, r0, #8
 8006c42:	6979      	ldr	r1, [r7, #20]
 8006c44:	6849      	ldr	r1, [r1, #4]
 8006c46:	0849      	lsrs	r1, r1, #1
 8006c48:	2000      	movs	r0, #0
 8006c4a:	460c      	mov	r4, r1
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	eb12 0804 	adds.w	r8, r2, r4
 8006c52:	eb43 0905 	adc.w	r9, r3, r5
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	469a      	mov	sl, r3
 8006c5e:	4693      	mov	fp, r2
 8006c60:	4652      	mov	r2, sl
 8006c62:	465b      	mov	r3, fp
 8006c64:	4640      	mov	r0, r8
 8006c66:	4649      	mov	r1, r9
 8006c68:	f7fa f816 	bl	8000c98 <__aeabi_uldivmod>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	460b      	mov	r3, r1
 8006c70:	4613      	mov	r3, r2
 8006c72:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006c74:	6a3b      	ldr	r3, [r7, #32]
 8006c76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c7a:	d308      	bcc.n	8006c8e <UART_SetConfig+0x3d2>
 8006c7c:	6a3b      	ldr	r3, [r7, #32]
 8006c7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c82:	d204      	bcs.n	8006c8e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	6a3a      	ldr	r2, [r7, #32]
 8006c8a:	60da      	str	r2, [r3, #12]
 8006c8c:	e0c8      	b.n	8006e20 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006c94:	e0c4      	b.n	8006e20 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	69db      	ldr	r3, [r3, #28]
 8006c9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c9e:	d167      	bne.n	8006d70 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006ca0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ca4:	2b08      	cmp	r3, #8
 8006ca6:	d828      	bhi.n	8006cfa <UART_SetConfig+0x43e>
 8006ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8006cb0 <UART_SetConfig+0x3f4>)
 8006caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cae:	bf00      	nop
 8006cb0:	08006cd5 	.word	0x08006cd5
 8006cb4:	08006cdd 	.word	0x08006cdd
 8006cb8:	08006ce5 	.word	0x08006ce5
 8006cbc:	08006cfb 	.word	0x08006cfb
 8006cc0:	08006ceb 	.word	0x08006ceb
 8006cc4:	08006cfb 	.word	0x08006cfb
 8006cc8:	08006cfb 	.word	0x08006cfb
 8006ccc:	08006cfb 	.word	0x08006cfb
 8006cd0:	08006cf3 	.word	0x08006cf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cd4:	f7fe fa16 	bl	8005104 <HAL_RCC_GetPCLK1Freq>
 8006cd8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cda:	e014      	b.n	8006d06 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cdc:	f7fe fa28 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8006ce0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ce2:	e010      	b.n	8006d06 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ce4:	4b5a      	ldr	r3, [pc, #360]	@ (8006e50 <UART_SetConfig+0x594>)
 8006ce6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ce8:	e00d      	b.n	8006d06 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cea:	f7fe f99d 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8006cee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cf0:	e009      	b.n	8006d06 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006cf6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006cf8:	e005      	b.n	8006d06 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006d04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f000 8089 	beq.w	8006e20 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d12:	4a4e      	ldr	r2, [pc, #312]	@ (8006e4c <UART_SetConfig+0x590>)
 8006d14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d18:	461a      	mov	r2, r3
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d20:	005a      	lsls	r2, r3, #1
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	085b      	lsrs	r3, r3, #1
 8006d28:	441a      	add	r2, r3
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d32:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d34:	6a3b      	ldr	r3, [r7, #32]
 8006d36:	2b0f      	cmp	r3, #15
 8006d38:	d916      	bls.n	8006d68 <UART_SetConfig+0x4ac>
 8006d3a:	6a3b      	ldr	r3, [r7, #32]
 8006d3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d40:	d212      	bcs.n	8006d68 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d42:	6a3b      	ldr	r3, [r7, #32]
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	f023 030f 	bic.w	r3, r3, #15
 8006d4a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d4c:	6a3b      	ldr	r3, [r7, #32]
 8006d4e:	085b      	lsrs	r3, r3, #1
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	f003 0307 	and.w	r3, r3, #7
 8006d56:	b29a      	uxth	r2, r3
 8006d58:	8bfb      	ldrh	r3, [r7, #30]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	8bfa      	ldrh	r2, [r7, #30]
 8006d64:	60da      	str	r2, [r3, #12]
 8006d66:	e05b      	b.n	8006e20 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006d6e:	e057      	b.n	8006e20 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006d70:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006d74:	2b08      	cmp	r3, #8
 8006d76:	d828      	bhi.n	8006dca <UART_SetConfig+0x50e>
 8006d78:	a201      	add	r2, pc, #4	@ (adr r2, 8006d80 <UART_SetConfig+0x4c4>)
 8006d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d7e:	bf00      	nop
 8006d80:	08006da5 	.word	0x08006da5
 8006d84:	08006dad 	.word	0x08006dad
 8006d88:	08006db5 	.word	0x08006db5
 8006d8c:	08006dcb 	.word	0x08006dcb
 8006d90:	08006dbb 	.word	0x08006dbb
 8006d94:	08006dcb 	.word	0x08006dcb
 8006d98:	08006dcb 	.word	0x08006dcb
 8006d9c:	08006dcb 	.word	0x08006dcb
 8006da0:	08006dc3 	.word	0x08006dc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006da4:	f7fe f9ae 	bl	8005104 <HAL_RCC_GetPCLK1Freq>
 8006da8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006daa:	e014      	b.n	8006dd6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006dac:	f7fe f9c0 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8006db0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006db2:	e010      	b.n	8006dd6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006db4:	4b26      	ldr	r3, [pc, #152]	@ (8006e50 <UART_SetConfig+0x594>)
 8006db6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006db8:	e00d      	b.n	8006dd6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006dba:	f7fe f935 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8006dbe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006dc0:	e009      	b.n	8006dd6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006dc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006dc8:	e005      	b.n	8006dd6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006dd4:	bf00      	nop
    }

    if (pclk != 0U)
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d021      	beq.n	8006e20 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006de0:	4a1a      	ldr	r2, [pc, #104]	@ (8006e4c <UART_SetConfig+0x590>)
 8006de2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006de6:	461a      	mov	r2, r3
 8006de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dea:	fbb3 f2f2 	udiv	r2, r3, r2
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	085b      	lsrs	r3, r3, #1
 8006df4:	441a      	add	r2, r3
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dfe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e00:	6a3b      	ldr	r3, [r7, #32]
 8006e02:	2b0f      	cmp	r3, #15
 8006e04:	d909      	bls.n	8006e1a <UART_SetConfig+0x55e>
 8006e06:	6a3b      	ldr	r3, [r7, #32]
 8006e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e0c:	d205      	bcs.n	8006e1a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e0e:	6a3b      	ldr	r3, [r7, #32]
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	60da      	str	r2, [r3, #12]
 8006e18:	e002      	b.n	8006e20 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	2200      	movs	r2, #0
 8006e34:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006e3c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3730      	adds	r7, #48	@ 0x30
 8006e44:	46bd      	mov	sp, r7
 8006e46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e4a:	bf00      	nop
 8006e4c:	0800d0dc 	.word	0x0800d0dc
 8006e50:	00f42400 	.word	0x00f42400

08006e54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e60:	f003 0308 	and.w	r3, r3, #8
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d00a      	beq.n	8006e7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	430a      	orrs	r2, r1
 8006e7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e82:	f003 0301 	and.w	r3, r3, #1
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d00a      	beq.n	8006ea0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	430a      	orrs	r2, r1
 8006e9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea4:	f003 0302 	and.w	r3, r3, #2
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d00a      	beq.n	8006ec2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	430a      	orrs	r2, r1
 8006ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec6:	f003 0304 	and.w	r3, r3, #4
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d00a      	beq.n	8006ee4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	430a      	orrs	r2, r1
 8006ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee8:	f003 0310 	and.w	r3, r3, #16
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d00a      	beq.n	8006f06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	430a      	orrs	r2, r1
 8006f04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f0a:	f003 0320 	and.w	r3, r3, #32
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00a      	beq.n	8006f28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	430a      	orrs	r2, r1
 8006f26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d01a      	beq.n	8006f6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	430a      	orrs	r2, r1
 8006f48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f52:	d10a      	bne.n	8006f6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	430a      	orrs	r2, r1
 8006f68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00a      	beq.n	8006f8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	430a      	orrs	r2, r1
 8006f8a:	605a      	str	r2, [r3, #4]
  }
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b098      	sub	sp, #96	@ 0x60
 8006f9c:	af02      	add	r7, sp, #8
 8006f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006fa8:	f7fa ffc4 	bl	8001f34 <HAL_GetTick>
 8006fac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f003 0308 	and.w	r3, r3, #8
 8006fb8:	2b08      	cmp	r3, #8
 8006fba:	d12f      	bne.n	800701c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fbc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006fc0:	9300      	str	r3, [sp, #0]
 8006fc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 f88e 	bl	80070ec <UART_WaitOnFlagUntilTimeout>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d022      	beq.n	800701c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fde:	e853 3f00 	ldrex	r3, [r3]
 8006fe2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006fe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fe6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fea:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ff6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ffa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ffc:	e841 2300 	strex	r3, r2, [r1]
 8007000:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007002:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007004:	2b00      	cmp	r3, #0
 8007006:	d1e6      	bne.n	8006fd6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2220      	movs	r2, #32
 800700c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007018:	2303      	movs	r3, #3
 800701a:	e063      	b.n	80070e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f003 0304 	and.w	r3, r3, #4
 8007026:	2b04      	cmp	r3, #4
 8007028:	d149      	bne.n	80070be <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800702a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800702e:	9300      	str	r3, [sp, #0]
 8007030:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007032:	2200      	movs	r2, #0
 8007034:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f857 	bl	80070ec <UART_WaitOnFlagUntilTimeout>
 800703e:	4603      	mov	r3, r0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d03c      	beq.n	80070be <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800704a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800704c:	e853 3f00 	ldrex	r3, [r3]
 8007050:	623b      	str	r3, [r7, #32]
   return(result);
 8007052:	6a3b      	ldr	r3, [r7, #32]
 8007054:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007058:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	461a      	mov	r2, r3
 8007060:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007062:	633b      	str	r3, [r7, #48]	@ 0x30
 8007064:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007066:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007068:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800706a:	e841 2300 	strex	r3, r2, [r1]
 800706e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007072:	2b00      	cmp	r3, #0
 8007074:	d1e6      	bne.n	8007044 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	3308      	adds	r3, #8
 800707c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	e853 3f00 	ldrex	r3, [r3]
 8007084:	60fb      	str	r3, [r7, #12]
   return(result);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f023 0301 	bic.w	r3, r3, #1
 800708c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	3308      	adds	r3, #8
 8007094:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007096:	61fa      	str	r2, [r7, #28]
 8007098:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709a:	69b9      	ldr	r1, [r7, #24]
 800709c:	69fa      	ldr	r2, [r7, #28]
 800709e:	e841 2300 	strex	r3, r2, [r1]
 80070a2:	617b      	str	r3, [r7, #20]
   return(result);
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1e5      	bne.n	8007076 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2220      	movs	r2, #32
 80070ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070ba:	2303      	movs	r3, #3
 80070bc:	e012      	b.n	80070e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2220      	movs	r2, #32
 80070c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2220      	movs	r2, #32
 80070ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3758      	adds	r7, #88	@ 0x58
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}

080070ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b084      	sub	sp, #16
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	603b      	str	r3, [r7, #0]
 80070f8:	4613      	mov	r3, r2
 80070fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070fc:	e04f      	b.n	800719e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007104:	d04b      	beq.n	800719e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007106:	f7fa ff15 	bl	8001f34 <HAL_GetTick>
 800710a:	4602      	mov	r2, r0
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	69ba      	ldr	r2, [r7, #24]
 8007112:	429a      	cmp	r2, r3
 8007114:	d302      	bcc.n	800711c <UART_WaitOnFlagUntilTimeout+0x30>
 8007116:	69bb      	ldr	r3, [r7, #24]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d101      	bne.n	8007120 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800711c:	2303      	movs	r3, #3
 800711e:	e04e      	b.n	80071be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 0304 	and.w	r3, r3, #4
 800712a:	2b00      	cmp	r3, #0
 800712c:	d037      	beq.n	800719e <UART_WaitOnFlagUntilTimeout+0xb2>
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	2b80      	cmp	r3, #128	@ 0x80
 8007132:	d034      	beq.n	800719e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	2b40      	cmp	r3, #64	@ 0x40
 8007138:	d031      	beq.n	800719e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69db      	ldr	r3, [r3, #28]
 8007140:	f003 0308 	and.w	r3, r3, #8
 8007144:	2b08      	cmp	r3, #8
 8007146:	d110      	bne.n	800716a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2208      	movs	r2, #8
 800714e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007150:	68f8      	ldr	r0, [r7, #12]
 8007152:	f000 f838 	bl	80071c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2208      	movs	r2, #8
 800715a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	e029      	b.n	80071be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	69db      	ldr	r3, [r3, #28]
 8007170:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007174:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007178:	d111      	bne.n	800719e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007182:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	f000 f81e 	bl	80071c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2220      	movs	r2, #32
 800718e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2200      	movs	r2, #0
 8007196:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e00f      	b.n	80071be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	69da      	ldr	r2, [r3, #28]
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	4013      	ands	r3, r2
 80071a8:	68ba      	ldr	r2, [r7, #8]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	bf0c      	ite	eq
 80071ae:	2301      	moveq	r3, #1
 80071b0:	2300      	movne	r3, #0
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	461a      	mov	r2, r3
 80071b6:	79fb      	ldrb	r3, [r7, #7]
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d0a0      	beq.n	80070fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071bc:	2300      	movs	r3, #0
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3710      	adds	r7, #16
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}

080071c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071c6:	b480      	push	{r7}
 80071c8:	b095      	sub	sp, #84	@ 0x54
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071d6:	e853 3f00 	ldrex	r3, [r3]
 80071da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80071dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	461a      	mov	r2, r3
 80071ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80071ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80071f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80071f4:	e841 2300 	strex	r3, r2, [r1]
 80071f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80071fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d1e6      	bne.n	80071ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	3308      	adds	r3, #8
 8007206:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007208:	6a3b      	ldr	r3, [r7, #32]
 800720a:	e853 3f00 	ldrex	r3, [r3]
 800720e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007216:	f023 0301 	bic.w	r3, r3, #1
 800721a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3308      	adds	r3, #8
 8007222:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007224:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007226:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007228:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800722a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800722c:	e841 2300 	strex	r3, r2, [r1]
 8007230:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007234:	2b00      	cmp	r3, #0
 8007236:	d1e3      	bne.n	8007200 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800723c:	2b01      	cmp	r3, #1
 800723e:	d118      	bne.n	8007272 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	e853 3f00 	ldrex	r3, [r3]
 800724c:	60bb      	str	r3, [r7, #8]
   return(result);
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	f023 0310 	bic.w	r3, r3, #16
 8007254:	647b      	str	r3, [r7, #68]	@ 0x44
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	461a      	mov	r2, r3
 800725c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800725e:	61bb      	str	r3, [r7, #24]
 8007260:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007262:	6979      	ldr	r1, [r7, #20]
 8007264:	69ba      	ldr	r2, [r7, #24]
 8007266:	e841 2300 	strex	r3, r2, [r1]
 800726a:	613b      	str	r3, [r7, #16]
   return(result);
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d1e6      	bne.n	8007240 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2220      	movs	r2, #32
 8007276:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007286:	bf00      	nop
 8007288:	3754      	adds	r7, #84	@ 0x54
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr

08007292 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007292:	b580      	push	{r7, lr}
 8007294:	b084      	sub	sp, #16
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800729e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	f7ff faed 	bl	8006890 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072b6:	bf00      	nop
 80072b8:	3710      	adds	r7, #16
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}

080072be <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072be:	b580      	push	{r7, lr}
 80072c0:	b088      	sub	sp, #32
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	e853 3f00 	ldrex	r3, [r3]
 80072d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072da:	61fb      	str	r3, [r7, #28]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	461a      	mov	r2, r3
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	61bb      	str	r3, [r7, #24]
 80072e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e8:	6979      	ldr	r1, [r7, #20]
 80072ea:	69ba      	ldr	r2, [r7, #24]
 80072ec:	e841 2300 	strex	r3, r2, [r1]
 80072f0:	613b      	str	r3, [r7, #16]
   return(result);
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d1e6      	bne.n	80072c6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2220      	movs	r2, #32
 80072fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7f9 fe3e 	bl	8000f88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800730c:	bf00      	nop
 800730e:	3720      	adds	r7, #32
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800735e:	2b01      	cmp	r3, #1
 8007360:	d101      	bne.n	8007366 <HAL_UARTEx_DisableFifoMode+0x16>
 8007362:	2302      	movs	r3, #2
 8007364:	e027      	b.n	80073b6 <HAL_UARTEx_DisableFifoMode+0x66>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2201      	movs	r2, #1
 800736a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2224      	movs	r2, #36	@ 0x24
 8007372:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f022 0201 	bic.w	r2, r2, #1
 800738c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007394:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2220      	movs	r2, #32
 80073a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3714      	adds	r7, #20
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr

080073c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b084      	sub	sp, #16
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
 80073ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d101      	bne.n	80073da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80073d6:	2302      	movs	r3, #2
 80073d8:	e02d      	b.n	8007436 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2224      	movs	r2, #36	@ 0x24
 80073e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f022 0201 	bic.w	r2, r2, #1
 8007400:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	430a      	orrs	r2, r1
 8007414:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 f850 	bl	80074bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2220      	movs	r2, #32
 8007428:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	3710      	adds	r7, #16
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b084      	sub	sp, #16
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800744e:	2b01      	cmp	r3, #1
 8007450:	d101      	bne.n	8007456 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007452:	2302      	movs	r3, #2
 8007454:	e02d      	b.n	80074b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2201      	movs	r2, #1
 800745a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2224      	movs	r2, #36	@ 0x24
 8007462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f022 0201 	bic.w	r2, r2, #1
 800747c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	683a      	ldr	r2, [r7, #0]
 800748e:	430a      	orrs	r2, r1
 8007490:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f812 	bl	80074bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2220      	movs	r2, #32
 80074a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3710      	adds	r7, #16
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
	...

080074bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80074bc:	b480      	push	{r7}
 80074be:	b085      	sub	sp, #20
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d108      	bne.n	80074de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80074dc:	e031      	b.n	8007542 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80074de:	2308      	movs	r3, #8
 80074e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80074e2:	2308      	movs	r3, #8
 80074e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	0e5b      	lsrs	r3, r3, #25
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	f003 0307 	and.w	r3, r3, #7
 80074f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	0f5b      	lsrs	r3, r3, #29
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	f003 0307 	and.w	r3, r3, #7
 8007504:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007506:	7bbb      	ldrb	r3, [r7, #14]
 8007508:	7b3a      	ldrb	r2, [r7, #12]
 800750a:	4911      	ldr	r1, [pc, #68]	@ (8007550 <UARTEx_SetNbDataToProcess+0x94>)
 800750c:	5c8a      	ldrb	r2, [r1, r2]
 800750e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007512:	7b3a      	ldrb	r2, [r7, #12]
 8007514:	490f      	ldr	r1, [pc, #60]	@ (8007554 <UARTEx_SetNbDataToProcess+0x98>)
 8007516:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007518:	fb93 f3f2 	sdiv	r3, r3, r2
 800751c:	b29a      	uxth	r2, r3
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007524:	7bfb      	ldrb	r3, [r7, #15]
 8007526:	7b7a      	ldrb	r2, [r7, #13]
 8007528:	4909      	ldr	r1, [pc, #36]	@ (8007550 <UARTEx_SetNbDataToProcess+0x94>)
 800752a:	5c8a      	ldrb	r2, [r1, r2]
 800752c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007530:	7b7a      	ldrb	r2, [r7, #13]
 8007532:	4908      	ldr	r1, [pc, #32]	@ (8007554 <UARTEx_SetNbDataToProcess+0x98>)
 8007534:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007536:	fb93 f3f2 	sdiv	r3, r3, r2
 800753a:	b29a      	uxth	r2, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007542:	bf00      	nop
 8007544:	3714      	adds	r7, #20
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr
 800754e:	bf00      	nop
 8007550:	0800d0f4 	.word	0x0800d0f4
 8007554:	0800d0fc 	.word	0x0800d0fc

08007558 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	4603      	mov	r3, r0
 8007560:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007562:	2300      	movs	r3, #0
 8007564:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800756a:	2b84      	cmp	r3, #132	@ 0x84
 800756c:	d005      	beq.n	800757a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800756e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	4413      	add	r3, r2
 8007576:	3303      	adds	r3, #3
 8007578:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800757a:	68fb      	ldr	r3, [r7, #12]
}
 800757c:	4618      	mov	r0, r3
 800757e:	3714      	adds	r7, #20
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800758c:	f000 fd54 	bl	8008038 <vTaskStartScheduler>
  
  return osOK;
 8007590:	2300      	movs	r3, #0
}
 8007592:	4618      	mov	r0, r3
 8007594:	bd80      	pop	{r7, pc}

08007596 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007596:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007598:	b087      	sub	sp, #28
 800759a:	af02      	add	r7, sp, #8
 800759c:	6078      	str	r0, [r7, #4]
 800759e:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	685c      	ldr	r4, [r3, #4]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075ac:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075b4:	4618      	mov	r0, r3
 80075b6:	f7ff ffcf 	bl	8007558 <makeFreeRtosPriority>
 80075ba:	4602      	mov	r2, r0
 80075bc:	f107 030c 	add.w	r3, r7, #12
 80075c0:	9301      	str	r3, [sp, #4]
 80075c2:	9200      	str	r2, [sp, #0]
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	4632      	mov	r2, r6
 80075c8:	4629      	mov	r1, r5
 80075ca:	4620      	mov	r0, r4
 80075cc:	f000 fbb2 	bl	8007d34 <xTaskCreate>
 80075d0:	4603      	mov	r3, r0
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d001      	beq.n	80075da <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80075d6:	2300      	movs	r3, #0
 80075d8:	e000      	b.n	80075dc <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80075da:	68fb      	ldr	r3, [r7, #12]
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3714      	adds	r7, #20
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080075e4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <osDelay+0x16>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	e000      	b.n	80075fc <osDelay+0x18>
 80075fa:	2301      	movs	r3, #1
 80075fc:	4618      	mov	r0, r3
 80075fe:	f000 fce5 	bl	8007fcc <vTaskDelay>
  
  return osOK;
 8007602:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007604:	4618      	mov	r0, r3
 8007606:	3710      	adds	r7, #16
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}

0800760c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f103 0208 	add.w	r2, r3, #8
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f04f 32ff 	mov.w	r2, #4294967295
 8007624:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f103 0208 	add.w	r2, r3, #8
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f103 0208 	add.w	r2, r3, #8
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007640:	bf00      	nop
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800764c:	b480      	push	{r7}
 800764e:	b083      	sub	sp, #12
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800765a:	bf00      	nop
 800765c:	370c      	adds	r7, #12
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr

08007666 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007666:	b480      	push	{r7}
 8007668:	b085      	sub	sp, #20
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
 800766e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	689a      	ldr	r2, [r3, #8]
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	683a      	ldr	r2, [r7, #0]
 800768a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	683a      	ldr	r2, [r7, #0]
 8007690:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	1c5a      	adds	r2, r3, #1
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	601a      	str	r2, [r3, #0]
}
 80076a2:	bf00      	nop
 80076a4:	3714      	adds	r7, #20
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr

080076ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076ae:	b480      	push	{r7}
 80076b0:	b085      	sub	sp, #20
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
 80076b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c4:	d103      	bne.n	80076ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	60fb      	str	r3, [r7, #12]
 80076cc:	e00c      	b.n	80076e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	3308      	adds	r3, #8
 80076d2:	60fb      	str	r3, [r7, #12]
 80076d4:	e002      	b.n	80076dc <vListInsert+0x2e>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	60fb      	str	r3, [r7, #12]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68ba      	ldr	r2, [r7, #8]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d2f6      	bcs.n	80076d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	683a      	ldr	r2, [r7, #0]
 80076f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	683a      	ldr	r2, [r7, #0]
 8007702:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	1c5a      	adds	r2, r3, #1
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	601a      	str	r2, [r3, #0]
}
 8007714:	bf00      	nop
 8007716:	3714      	adds	r7, #20
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	691b      	ldr	r3, [r3, #16]
 800772c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	6892      	ldr	r2, [r2, #8]
 8007736:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	687a      	ldr	r2, [r7, #4]
 800773e:	6852      	ldr	r2, [r2, #4]
 8007740:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	429a      	cmp	r2, r3
 800774a:	d103      	bne.n	8007754 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	689a      	ldr	r2, [r3, #8]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	1e5a      	subs	r2, r3, #1
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
}
 8007768:	4618      	mov	r0, r3
 800776a:	3714      	adds	r7, #20
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b084      	sub	sp, #16
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d10b      	bne.n	80077a0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800778c:	f383 8811 	msr	BASEPRI, r3
 8007790:	f3bf 8f6f 	isb	sy
 8007794:	f3bf 8f4f 	dsb	sy
 8007798:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800779a:	bf00      	nop
 800779c:	bf00      	nop
 800779e:	e7fd      	b.n	800779c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80077a0:	f001 fb02 	bl	8008da8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077ac:	68f9      	ldr	r1, [r7, #12]
 80077ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077b0:	fb01 f303 	mul.w	r3, r1, r3
 80077b4:	441a      	add	r2, r3
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2200      	movs	r2, #0
 80077be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077d0:	3b01      	subs	r3, #1
 80077d2:	68f9      	ldr	r1, [r7, #12]
 80077d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077d6:	fb01 f303 	mul.w	r3, r1, r3
 80077da:	441a      	add	r2, r3
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	22ff      	movs	r2, #255	@ 0xff
 80077e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	22ff      	movs	r2, #255	@ 0xff
 80077ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d114      	bne.n	8007820 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d01a      	beq.n	8007834 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	3310      	adds	r3, #16
 8007802:	4618      	mov	r0, r3
 8007804:	f000 fe5a 	bl	80084bc <xTaskRemoveFromEventList>
 8007808:	4603      	mov	r3, r0
 800780a:	2b00      	cmp	r3, #0
 800780c:	d012      	beq.n	8007834 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800780e:	4b0d      	ldr	r3, [pc, #52]	@ (8007844 <xQueueGenericReset+0xd0>)
 8007810:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007814:	601a      	str	r2, [r3, #0]
 8007816:	f3bf 8f4f 	dsb	sy
 800781a:	f3bf 8f6f 	isb	sy
 800781e:	e009      	b.n	8007834 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	3310      	adds	r3, #16
 8007824:	4618      	mov	r0, r3
 8007826:	f7ff fef1 	bl	800760c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	3324      	adds	r3, #36	@ 0x24
 800782e:	4618      	mov	r0, r3
 8007830:	f7ff feec 	bl	800760c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007834:	f001 faea 	bl	8008e0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007838:	2301      	movs	r3, #1
}
 800783a:	4618      	mov	r0, r3
 800783c:	3710      	adds	r7, #16
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	e000ed04 	.word	0xe000ed04

08007848 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007848:	b580      	push	{r7, lr}
 800784a:	b08a      	sub	sp, #40	@ 0x28
 800784c:	af02      	add	r7, sp, #8
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	4613      	mov	r3, r2
 8007854:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d10b      	bne.n	8007874 <xQueueGenericCreate+0x2c>
	__asm volatile
 800785c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007860:	f383 8811 	msr	BASEPRI, r3
 8007864:	f3bf 8f6f 	isb	sy
 8007868:	f3bf 8f4f 	dsb	sy
 800786c:	613b      	str	r3, [r7, #16]
}
 800786e:	bf00      	nop
 8007870:	bf00      	nop
 8007872:	e7fd      	b.n	8007870 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	fb02 f303 	mul.w	r3, r2, r3
 800787c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	3348      	adds	r3, #72	@ 0x48
 8007882:	4618      	mov	r0, r3
 8007884:	f001 fbb2 	bl	8008fec <pvPortMalloc>
 8007888:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d00d      	beq.n	80078ac <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007890:	69bb      	ldr	r3, [r7, #24]
 8007892:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	3348      	adds	r3, #72	@ 0x48
 8007898:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800789a:	79fa      	ldrb	r2, [r7, #7]
 800789c:	69bb      	ldr	r3, [r7, #24]
 800789e:	9300      	str	r3, [sp, #0]
 80078a0:	4613      	mov	r3, r2
 80078a2:	697a      	ldr	r2, [r7, #20]
 80078a4:	68b9      	ldr	r1, [r7, #8]
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f000 f805 	bl	80078b6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80078ac:	69bb      	ldr	r3, [r7, #24]
	}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3720      	adds	r7, #32
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b084      	sub	sp, #16
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	60f8      	str	r0, [r7, #12]
 80078be:	60b9      	str	r1, [r7, #8]
 80078c0:	607a      	str	r2, [r7, #4]
 80078c2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d103      	bne.n	80078d2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	69ba      	ldr	r2, [r7, #24]
 80078ce:	601a      	str	r2, [r3, #0]
 80078d0:	e002      	b.n	80078d8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	687a      	ldr	r2, [r7, #4]
 80078d6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	68fa      	ldr	r2, [r7, #12]
 80078dc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	68ba      	ldr	r2, [r7, #8]
 80078e2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80078e4:	2101      	movs	r1, #1
 80078e6:	69b8      	ldr	r0, [r7, #24]
 80078e8:	f7ff ff44 	bl	8007774 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80078ec:	bf00      	nop
 80078ee:	3710      	adds	r7, #16
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b08e      	sub	sp, #56	@ 0x38
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007904:	2b00      	cmp	r3, #0
 8007906:	d10b      	bne.n	8007920 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800790c:	f383 8811 	msr	BASEPRI, r3
 8007910:	f3bf 8f6f 	isb	sy
 8007914:	f3bf 8f4f 	dsb	sy
 8007918:	623b      	str	r3, [r7, #32]
}
 800791a:	bf00      	nop
 800791c:	bf00      	nop
 800791e:	e7fd      	b.n	800791c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007924:	2b00      	cmp	r3, #0
 8007926:	d00b      	beq.n	8007940 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800792c:	f383 8811 	msr	BASEPRI, r3
 8007930:	f3bf 8f6f 	isb	sy
 8007934:	f3bf 8f4f 	dsb	sy
 8007938:	61fb      	str	r3, [r7, #28]
}
 800793a:	bf00      	nop
 800793c:	bf00      	nop
 800793e:	e7fd      	b.n	800793c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d103      	bne.n	8007950 <xQueueGiveFromISR+0x5c>
 8007948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d101      	bne.n	8007954 <xQueueGiveFromISR+0x60>
 8007950:	2301      	movs	r3, #1
 8007952:	e000      	b.n	8007956 <xQueueGiveFromISR+0x62>
 8007954:	2300      	movs	r3, #0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d10b      	bne.n	8007972 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800795a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800795e:	f383 8811 	msr	BASEPRI, r3
 8007962:	f3bf 8f6f 	isb	sy
 8007966:	f3bf 8f4f 	dsb	sy
 800796a:	61bb      	str	r3, [r7, #24]
}
 800796c:	bf00      	nop
 800796e:	bf00      	nop
 8007970:	e7fd      	b.n	800796e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007972:	f001 faf9 	bl	8008f68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007976:	f3ef 8211 	mrs	r2, BASEPRI
 800797a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800797e:	f383 8811 	msr	BASEPRI, r3
 8007982:	f3bf 8f6f 	isb	sy
 8007986:	f3bf 8f4f 	dsb	sy
 800798a:	617a      	str	r2, [r7, #20]
 800798c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800798e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007990:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007996:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800799c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800799e:	429a      	cmp	r2, r3
 80079a0:	d22b      	bcs.n	80079fa <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80079a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80079ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ae:	1c5a      	adds	r2, r3, #1
 80079b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80079b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80079b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079bc:	d112      	bne.n	80079e4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d016      	beq.n	80079f4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c8:	3324      	adds	r3, #36	@ 0x24
 80079ca:	4618      	mov	r0, r3
 80079cc:	f000 fd76 	bl	80084bc <xTaskRemoveFromEventList>
 80079d0:	4603      	mov	r3, r0
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00e      	beq.n	80079f4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d00b      	beq.n	80079f4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	2201      	movs	r2, #1
 80079e0:	601a      	str	r2, [r3, #0]
 80079e2:	e007      	b.n	80079f4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80079e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80079e8:	3301      	adds	r3, #1
 80079ea:	b2db      	uxtb	r3, r3
 80079ec:	b25a      	sxtb	r2, r3
 80079ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80079f4:	2301      	movs	r3, #1
 80079f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80079f8:	e001      	b.n	80079fe <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80079fa:	2300      	movs	r3, #0
 80079fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80079fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a00:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007a08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3738      	adds	r7, #56	@ 0x38
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}

08007a14 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b08e      	sub	sp, #56	@ 0x38
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
 8007a1c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007a26:	2300      	movs	r3, #0
 8007a28:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d10b      	bne.n	8007a48 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a34:	f383 8811 	msr	BASEPRI, r3
 8007a38:	f3bf 8f6f 	isb	sy
 8007a3c:	f3bf 8f4f 	dsb	sy
 8007a40:	623b      	str	r3, [r7, #32]
}
 8007a42:	bf00      	nop
 8007a44:	bf00      	nop
 8007a46:	e7fd      	b.n	8007a44 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d00b      	beq.n	8007a68 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a54:	f383 8811 	msr	BASEPRI, r3
 8007a58:	f3bf 8f6f 	isb	sy
 8007a5c:	f3bf 8f4f 	dsb	sy
 8007a60:	61fb      	str	r3, [r7, #28]
}
 8007a62:	bf00      	nop
 8007a64:	bf00      	nop
 8007a66:	e7fd      	b.n	8007a64 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a68:	f000 fece 	bl	8008808 <xTaskGetSchedulerState>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d102      	bne.n	8007a78 <xQueueSemaphoreTake+0x64>
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d101      	bne.n	8007a7c <xQueueSemaphoreTake+0x68>
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e000      	b.n	8007a7e <xQueueSemaphoreTake+0x6a>
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d10b      	bne.n	8007a9a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a86:	f383 8811 	msr	BASEPRI, r3
 8007a8a:	f3bf 8f6f 	isb	sy
 8007a8e:	f3bf 8f4f 	dsb	sy
 8007a92:	61bb      	str	r3, [r7, #24]
}
 8007a94:	bf00      	nop
 8007a96:	bf00      	nop
 8007a98:	e7fd      	b.n	8007a96 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a9a:	f001 f985 	bl	8008da8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d024      	beq.n	8007af4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aac:	1e5a      	subs	r2, r3, #1
 8007aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d104      	bne.n	8007ac4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007aba:	f000 ffc9 	bl	8008a50 <pvTaskIncrementMutexHeldCount>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac6:	691b      	ldr	r3, [r3, #16]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00f      	beq.n	8007aec <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ace:	3310      	adds	r3, #16
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f000 fcf3 	bl	80084bc <xTaskRemoveFromEventList>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d007      	beq.n	8007aec <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007adc:	4b54      	ldr	r3, [pc, #336]	@ (8007c30 <xQueueSemaphoreTake+0x21c>)
 8007ade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ae2:	601a      	str	r2, [r3, #0]
 8007ae4:	f3bf 8f4f 	dsb	sy
 8007ae8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007aec:	f001 f98e 	bl	8008e0c <vPortExitCritical>
				return pdPASS;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e098      	b.n	8007c26 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d112      	bne.n	8007b20 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d00b      	beq.n	8007b18 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	617b      	str	r3, [r7, #20]
}
 8007b12:	bf00      	nop
 8007b14:	bf00      	nop
 8007b16:	e7fd      	b.n	8007b14 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007b18:	f001 f978 	bl	8008e0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	e082      	b.n	8007c26 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d106      	bne.n	8007b34 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b26:	f107 030c 	add.w	r3, r7, #12
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f000 fd2a 	bl	8008584 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b30:	2301      	movs	r3, #1
 8007b32:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b34:	f001 f96a 	bl	8008e0c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b38:	f000 fad0 	bl	80080dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b3c:	f001 f934 	bl	8008da8 <vPortEnterCritical>
 8007b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b42:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b46:	b25b      	sxtb	r3, r3
 8007b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b4c:	d103      	bne.n	8007b56 <xQueueSemaphoreTake+0x142>
 8007b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b50:	2200      	movs	r2, #0
 8007b52:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b5c:	b25b      	sxtb	r3, r3
 8007b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b62:	d103      	bne.n	8007b6c <xQueueSemaphoreTake+0x158>
 8007b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b6c:	f001 f94e 	bl	8008e0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b70:	463a      	mov	r2, r7
 8007b72:	f107 030c 	add.w	r3, r7, #12
 8007b76:	4611      	mov	r1, r2
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f000 fd19 	bl	80085b0 <xTaskCheckForTimeOut>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d132      	bne.n	8007bea <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b84:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b86:	f000 f8bf 	bl	8007d08 <prvIsQueueEmpty>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d026      	beq.n	8007bde <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d109      	bne.n	8007bac <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007b98:	f001 f906 	bl	8008da8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f000 fe4f 	bl	8008844 <xTaskPriorityInherit>
 8007ba6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007ba8:	f001 f930 	bl	8008e0c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bae:	3324      	adds	r3, #36	@ 0x24
 8007bb0:	683a      	ldr	r2, [r7, #0]
 8007bb2:	4611      	mov	r1, r2
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f000 fc5b 	bl	8008470 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007bba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007bbc:	f000 f852 	bl	8007c64 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007bc0:	f000 fa9a 	bl	80080f8 <xTaskResumeAll>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f47f af67 	bne.w	8007a9a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007bcc:	4b18      	ldr	r3, [pc, #96]	@ (8007c30 <xQueueSemaphoreTake+0x21c>)
 8007bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	f3bf 8f4f 	dsb	sy
 8007bd8:	f3bf 8f6f 	isb	sy
 8007bdc:	e75d      	b.n	8007a9a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007bde:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007be0:	f000 f840 	bl	8007c64 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007be4:	f000 fa88 	bl	80080f8 <xTaskResumeAll>
 8007be8:	e757      	b.n	8007a9a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007bea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007bec:	f000 f83a 	bl	8007c64 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bf0:	f000 fa82 	bl	80080f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007bf4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007bf6:	f000 f887 	bl	8007d08 <prvIsQueueEmpty>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	f43f af4c 	beq.w	8007a9a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d00d      	beq.n	8007c24 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007c08:	f001 f8ce 	bl	8008da8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007c0c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007c0e:	f000 f811 	bl	8007c34 <prvGetDisinheritPriorityAfterTimeout>
 8007c12:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f000 fe88 	bl	8008930 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007c20:	f001 f8f4 	bl	8008e0c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007c24:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3738      	adds	r7, #56	@ 0x38
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	e000ed04 	.word	0xe000ed04

08007c34 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007c34:	b480      	push	{r7}
 8007c36:	b085      	sub	sp, #20
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d006      	beq.n	8007c52 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f1c3 0307 	rsb	r3, r3, #7
 8007c4e:	60fb      	str	r3, [r7, #12]
 8007c50:	e001      	b.n	8007c56 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007c52:	2300      	movs	r3, #0
 8007c54:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007c56:	68fb      	ldr	r3, [r7, #12]
	}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3714      	adds	r7, #20
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007c6c:	f001 f89c 	bl	8008da8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c76:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c78:	e011      	b.n	8007c9e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d012      	beq.n	8007ca8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	3324      	adds	r3, #36	@ 0x24
 8007c86:	4618      	mov	r0, r3
 8007c88:	f000 fc18 	bl	80084bc <xTaskRemoveFromEventList>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d001      	beq.n	8007c96 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007c92:	f000 fcf1 	bl	8008678 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007c96:	7bfb      	ldrb	r3, [r7, #15]
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	dce9      	bgt.n	8007c7a <prvUnlockQueue+0x16>
 8007ca6:	e000      	b.n	8007caa <prvUnlockQueue+0x46>
					break;
 8007ca8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	22ff      	movs	r2, #255	@ 0xff
 8007cae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007cb2:	f001 f8ab 	bl	8008e0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007cb6:	f001 f877 	bl	8008da8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007cc0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007cc2:	e011      	b.n	8007ce8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	691b      	ldr	r3, [r3, #16]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d012      	beq.n	8007cf2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	3310      	adds	r3, #16
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	f000 fbf3 	bl	80084bc <xTaskRemoveFromEventList>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d001      	beq.n	8007ce0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007cdc:	f000 fccc 	bl	8008678 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007ce0:	7bbb      	ldrb	r3, [r7, #14]
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ce8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	dce9      	bgt.n	8007cc4 <prvUnlockQueue+0x60>
 8007cf0:	e000      	b.n	8007cf4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007cf2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	22ff      	movs	r2, #255	@ 0xff
 8007cf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007cfc:	f001 f886 	bl	8008e0c <vPortExitCritical>
}
 8007d00:	bf00      	nop
 8007d02:	3710      	adds	r7, #16
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007d10:	f001 f84a 	bl	8008da8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d102      	bne.n	8007d22 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	60fb      	str	r3, [r7, #12]
 8007d20:	e001      	b.n	8007d26 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007d22:	2300      	movs	r3, #0
 8007d24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d26:	f001 f871 	bl	8008e0c <vPortExitCritical>

	return xReturn;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b08c      	sub	sp, #48	@ 0x30
 8007d38:	af04      	add	r7, sp, #16
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	603b      	str	r3, [r7, #0]
 8007d40:	4613      	mov	r3, r2
 8007d42:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007d44:	88fb      	ldrh	r3, [r7, #6]
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f001 f94f 	bl	8008fec <pvPortMalloc>
 8007d4e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00e      	beq.n	8007d74 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007d56:	20b0      	movs	r0, #176	@ 0xb0
 8007d58:	f001 f948 	bl	8008fec <pvPortMalloc>
 8007d5c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d003      	beq.n	8007d6c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007d64:	69fb      	ldr	r3, [r7, #28]
 8007d66:	697a      	ldr	r2, [r7, #20]
 8007d68:	631a      	str	r2, [r3, #48]	@ 0x30
 8007d6a:	e005      	b.n	8007d78 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007d6c:	6978      	ldr	r0, [r7, #20]
 8007d6e:	f001 fa0b 	bl	8009188 <vPortFree>
 8007d72:	e001      	b.n	8007d78 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007d74:	2300      	movs	r3, #0
 8007d76:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d013      	beq.n	8007da6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007d7e:	88fa      	ldrh	r2, [r7, #6]
 8007d80:	2300      	movs	r3, #0
 8007d82:	9303      	str	r3, [sp, #12]
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	9302      	str	r3, [sp, #8]
 8007d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d8a:	9301      	str	r3, [sp, #4]
 8007d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d8e:	9300      	str	r3, [sp, #0]
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	68b9      	ldr	r1, [r7, #8]
 8007d94:	68f8      	ldr	r0, [r7, #12]
 8007d96:	f000 f80f 	bl	8007db8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d9a:	69f8      	ldr	r0, [r7, #28]
 8007d9c:	f000 f8ac 	bl	8007ef8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007da0:	2301      	movs	r3, #1
 8007da2:	61bb      	str	r3, [r7, #24]
 8007da4:	e002      	b.n	8007dac <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007da6:	f04f 33ff 	mov.w	r3, #4294967295
 8007daa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007dac:	69bb      	ldr	r3, [r7, #24]
	}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3720      	adds	r7, #32
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
	...

08007db8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b088      	sub	sp, #32
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	607a      	str	r2, [r7, #4]
 8007dc4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007dd0:	3b01      	subs	r3, #1
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	4413      	add	r3, r2
 8007dd6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	f023 0307 	bic.w	r3, r3, #7
 8007dde:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	f003 0307 	and.w	r3, r3, #7
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d00b      	beq.n	8007e02 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dee:	f383 8811 	msr	BASEPRI, r3
 8007df2:	f3bf 8f6f 	isb	sy
 8007df6:	f3bf 8f4f 	dsb	sy
 8007dfa:	617b      	str	r3, [r7, #20]
}
 8007dfc:	bf00      	nop
 8007dfe:	bf00      	nop
 8007e00:	e7fd      	b.n	8007dfe <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d01f      	beq.n	8007e48 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e08:	2300      	movs	r3, #0
 8007e0a:	61fb      	str	r3, [r7, #28]
 8007e0c:	e012      	b.n	8007e34 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007e0e:	68ba      	ldr	r2, [r7, #8]
 8007e10:	69fb      	ldr	r3, [r7, #28]
 8007e12:	4413      	add	r3, r2
 8007e14:	7819      	ldrb	r1, [r3, #0]
 8007e16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	4413      	add	r3, r2
 8007e1c:	3334      	adds	r3, #52	@ 0x34
 8007e1e:	460a      	mov	r2, r1
 8007e20:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007e22:	68ba      	ldr	r2, [r7, #8]
 8007e24:	69fb      	ldr	r3, [r7, #28]
 8007e26:	4413      	add	r3, r2
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d006      	beq.n	8007e3c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	3301      	adds	r3, #1
 8007e32:	61fb      	str	r3, [r7, #28]
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	2b1f      	cmp	r3, #31
 8007e38:	d9e9      	bls.n	8007e0e <prvInitialiseNewTask+0x56>
 8007e3a:	e000      	b.n	8007e3e <prvInitialiseNewTask+0x86>
			{
				break;
 8007e3c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007e46:	e003      	b.n	8007e50 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e52:	2b06      	cmp	r3, #6
 8007e54:	d901      	bls.n	8007e5a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007e56:	2306      	movs	r3, #6
 8007e58:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e5e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e64:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8007e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e68:	2200      	movs	r2, #0
 8007e6a:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e6e:	3304      	adds	r3, #4
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7ff fbeb 	bl	800764c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e78:	3318      	adds	r3, #24
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f7ff fbe6 	bl	800764c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e84:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e88:	f1c3 0207 	rsb	r2, r3, #7
 8007e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e8e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e94:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea8:	335c      	adds	r3, #92	@ 0x5c
 8007eaa:	224c      	movs	r2, #76	@ 0x4c
 8007eac:	2100      	movs	r1, #0
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f002 ffcd 	bl	800ae4e <memset>
 8007eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb6:	4a0d      	ldr	r2, [pc, #52]	@ (8007eec <prvInitialiseNewTask+0x134>)
 8007eb8:	661a      	str	r2, [r3, #96]	@ 0x60
 8007eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ebc:	4a0c      	ldr	r2, [pc, #48]	@ (8007ef0 <prvInitialiseNewTask+0x138>)
 8007ebe:	665a      	str	r2, [r3, #100]	@ 0x64
 8007ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec2:	4a0c      	ldr	r2, [pc, #48]	@ (8007ef4 <prvInitialiseNewTask+0x13c>)
 8007ec4:	669a      	str	r2, [r3, #104]	@ 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007ec6:	683a      	ldr	r2, [r7, #0]
 8007ec8:	68f9      	ldr	r1, [r7, #12]
 8007eca:	69b8      	ldr	r0, [r7, #24]
 8007ecc:	f000 fe3a 	bl	8008b44 <pxPortInitialiseStack>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007ed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d002      	beq.n	8007ee2 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ede:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ee0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ee2:	bf00      	nop
 8007ee4:	3720      	adds	r7, #32
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bd80      	pop	{r7, pc}
 8007eea:	bf00      	nop
 8007eec:	200077e0 	.word	0x200077e0
 8007ef0:	20007848 	.word	0x20007848
 8007ef4:	200078b0 	.word	0x200078b0

08007ef8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b082      	sub	sp, #8
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007f00:	f000 ff52 	bl	8008da8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007f04:	4b2a      	ldr	r3, [pc, #168]	@ (8007fb0 <prvAddNewTaskToReadyList+0xb8>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	3301      	adds	r3, #1
 8007f0a:	4a29      	ldr	r2, [pc, #164]	@ (8007fb0 <prvAddNewTaskToReadyList+0xb8>)
 8007f0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007f0e:	4b29      	ldr	r3, [pc, #164]	@ (8007fb4 <prvAddNewTaskToReadyList+0xbc>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d109      	bne.n	8007f2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007f16:	4a27      	ldr	r2, [pc, #156]	@ (8007fb4 <prvAddNewTaskToReadyList+0xbc>)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007f1c:	4b24      	ldr	r3, [pc, #144]	@ (8007fb0 <prvAddNewTaskToReadyList+0xb8>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d110      	bne.n	8007f46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007f24:	f000 fbcc 	bl	80086c0 <prvInitialiseTaskLists>
 8007f28:	e00d      	b.n	8007f46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007f2a:	4b23      	ldr	r3, [pc, #140]	@ (8007fb8 <prvAddNewTaskToReadyList+0xc0>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d109      	bne.n	8007f46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007f32:	4b20      	ldr	r3, [pc, #128]	@ (8007fb4 <prvAddNewTaskToReadyList+0xbc>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d802      	bhi.n	8007f46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007f40:	4a1c      	ldr	r2, [pc, #112]	@ (8007fb4 <prvAddNewTaskToReadyList+0xbc>)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007f46:	4b1d      	ldr	r3, [pc, #116]	@ (8007fbc <prvAddNewTaskToReadyList+0xc4>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	4a1b      	ldr	r2, [pc, #108]	@ (8007fbc <prvAddNewTaskToReadyList+0xc4>)
 8007f4e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f54:	2201      	movs	r2, #1
 8007f56:	409a      	lsls	r2, r3
 8007f58:	4b19      	ldr	r3, [pc, #100]	@ (8007fc0 <prvAddNewTaskToReadyList+0xc8>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	4a18      	ldr	r2, [pc, #96]	@ (8007fc0 <prvAddNewTaskToReadyList+0xc8>)
 8007f60:	6013      	str	r3, [r2, #0]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f66:	4613      	mov	r3, r2
 8007f68:	009b      	lsls	r3, r3, #2
 8007f6a:	4413      	add	r3, r2
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	4a15      	ldr	r2, [pc, #84]	@ (8007fc4 <prvAddNewTaskToReadyList+0xcc>)
 8007f70:	441a      	add	r2, r3
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	3304      	adds	r3, #4
 8007f76:	4619      	mov	r1, r3
 8007f78:	4610      	mov	r0, r2
 8007f7a:	f7ff fb74 	bl	8007666 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007f7e:	f000 ff45 	bl	8008e0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007f82:	4b0d      	ldr	r3, [pc, #52]	@ (8007fb8 <prvAddNewTaskToReadyList+0xc0>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00e      	beq.n	8007fa8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8007fb4 <prvAddNewTaskToReadyList+0xbc>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d207      	bcs.n	8007fa8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007f98:	4b0b      	ldr	r3, [pc, #44]	@ (8007fc8 <prvAddNewTaskToReadyList+0xd0>)
 8007f9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f9e:	601a      	str	r2, [r3, #0]
 8007fa0:	f3bf 8f4f 	dsb	sy
 8007fa4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fa8:	bf00      	nop
 8007faa:	3708      	adds	r7, #8
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	20000a2c 	.word	0x20000a2c
 8007fb4:	2000092c 	.word	0x2000092c
 8007fb8:	20000a38 	.word	0x20000a38
 8007fbc:	20000a48 	.word	0x20000a48
 8007fc0:	20000a34 	.word	0x20000a34
 8007fc4:	20000930 	.word	0x20000930
 8007fc8:	e000ed04 	.word	0xe000ed04

08007fcc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b084      	sub	sp, #16
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d018      	beq.n	8008010 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007fde:	4b14      	ldr	r3, [pc, #80]	@ (8008030 <vTaskDelay+0x64>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d00b      	beq.n	8007ffe <vTaskDelay+0x32>
	__asm volatile
 8007fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fea:	f383 8811 	msr	BASEPRI, r3
 8007fee:	f3bf 8f6f 	isb	sy
 8007ff2:	f3bf 8f4f 	dsb	sy
 8007ff6:	60bb      	str	r3, [r7, #8]
}
 8007ff8:	bf00      	nop
 8007ffa:	bf00      	nop
 8007ffc:	e7fd      	b.n	8007ffa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ffe:	f000 f86d 	bl	80080dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008002:	2100      	movs	r1, #0
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 fd37 	bl	8008a78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800800a:	f000 f875 	bl	80080f8 <xTaskResumeAll>
 800800e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d107      	bne.n	8008026 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008016:	4b07      	ldr	r3, [pc, #28]	@ (8008034 <vTaskDelay+0x68>)
 8008018:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800801c:	601a      	str	r2, [r3, #0]
 800801e:	f3bf 8f4f 	dsb	sy
 8008022:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008026:	bf00      	nop
 8008028:	3710      	adds	r7, #16
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop
 8008030:	20000a54 	.word	0x20000a54
 8008034:	e000ed04 	.word	0xe000ed04

08008038 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b086      	sub	sp, #24
 800803c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800803e:	4b1f      	ldr	r3, [pc, #124]	@ (80080bc <vTaskStartScheduler+0x84>)
 8008040:	9301      	str	r3, [sp, #4]
 8008042:	2300      	movs	r3, #0
 8008044:	9300      	str	r3, [sp, #0]
 8008046:	2300      	movs	r3, #0
 8008048:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800804c:	491c      	ldr	r1, [pc, #112]	@ (80080c0 <vTaskStartScheduler+0x88>)
 800804e:	481d      	ldr	r0, [pc, #116]	@ (80080c4 <vTaskStartScheduler+0x8c>)
 8008050:	f7ff fe70 	bl	8007d34 <xTaskCreate>
 8008054:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2b01      	cmp	r3, #1
 800805a:	d11b      	bne.n	8008094 <vTaskStartScheduler+0x5c>
	__asm volatile
 800805c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008060:	f383 8811 	msr	BASEPRI, r3
 8008064:	f3bf 8f6f 	isb	sy
 8008068:	f3bf 8f4f 	dsb	sy
 800806c:	60bb      	str	r3, [r7, #8]
}
 800806e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008070:	4b15      	ldr	r3, [pc, #84]	@ (80080c8 <vTaskStartScheduler+0x90>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	335c      	adds	r3, #92	@ 0x5c
 8008076:	4a15      	ldr	r2, [pc, #84]	@ (80080cc <vTaskStartScheduler+0x94>)
 8008078:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800807a:	4b15      	ldr	r3, [pc, #84]	@ (80080d0 <vTaskStartScheduler+0x98>)
 800807c:	f04f 32ff 	mov.w	r2, #4294967295
 8008080:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008082:	4b14      	ldr	r3, [pc, #80]	@ (80080d4 <vTaskStartScheduler+0x9c>)
 8008084:	2201      	movs	r2, #1
 8008086:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008088:	4b13      	ldr	r3, [pc, #76]	@ (80080d8 <vTaskStartScheduler+0xa0>)
 800808a:	2200      	movs	r2, #0
 800808c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800808e:	f000 fde7 	bl	8008c60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008092:	e00f      	b.n	80080b4 <vTaskStartScheduler+0x7c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800809a:	d10b      	bne.n	80080b4 <vTaskStartScheduler+0x7c>
	__asm volatile
 800809c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a0:	f383 8811 	msr	BASEPRI, r3
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	607b      	str	r3, [r7, #4]
}
 80080ae:	bf00      	nop
 80080b0:	bf00      	nop
 80080b2:	e7fd      	b.n	80080b0 <vTaskStartScheduler+0x78>
}
 80080b4:	bf00      	nop
 80080b6:	3710      	adds	r7, #16
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}
 80080bc:	20000a50 	.word	0x20000a50
 80080c0:	0800d0bc 	.word	0x0800d0bc
 80080c4:	08008691 	.word	0x08008691
 80080c8:	2000092c 	.word	0x2000092c
 80080cc:	2000041c 	.word	0x2000041c
 80080d0:	20000a4c 	.word	0x20000a4c
 80080d4:	20000a38 	.word	0x20000a38
 80080d8:	20000a30 	.word	0x20000a30

080080dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80080dc:	b480      	push	{r7}
 80080de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80080e0:	4b04      	ldr	r3, [pc, #16]	@ (80080f4 <vTaskSuspendAll+0x18>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	3301      	adds	r3, #1
 80080e6:	4a03      	ldr	r2, [pc, #12]	@ (80080f4 <vTaskSuspendAll+0x18>)
 80080e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80080ea:	bf00      	nop
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr
 80080f4:	20000a54 	.word	0x20000a54

080080f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80080fe:	2300      	movs	r3, #0
 8008100:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008102:	2300      	movs	r3, #0
 8008104:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008106:	4b42      	ldr	r3, [pc, #264]	@ (8008210 <xTaskResumeAll+0x118>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d10b      	bne.n	8008126 <xTaskResumeAll+0x2e>
	__asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	603b      	str	r3, [r7, #0]
}
 8008120:	bf00      	nop
 8008122:	bf00      	nop
 8008124:	e7fd      	b.n	8008122 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008126:	f000 fe3f 	bl	8008da8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800812a:	4b39      	ldr	r3, [pc, #228]	@ (8008210 <xTaskResumeAll+0x118>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	3b01      	subs	r3, #1
 8008130:	4a37      	ldr	r2, [pc, #220]	@ (8008210 <xTaskResumeAll+0x118>)
 8008132:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008134:	4b36      	ldr	r3, [pc, #216]	@ (8008210 <xTaskResumeAll+0x118>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d161      	bne.n	8008200 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800813c:	4b35      	ldr	r3, [pc, #212]	@ (8008214 <xTaskResumeAll+0x11c>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d05d      	beq.n	8008200 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008144:	e02e      	b.n	80081a4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008146:	4b34      	ldr	r3, [pc, #208]	@ (8008218 <xTaskResumeAll+0x120>)
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	3318      	adds	r3, #24
 8008152:	4618      	mov	r0, r3
 8008154:	f7ff fae4 	bl	8007720 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	3304      	adds	r3, #4
 800815c:	4618      	mov	r0, r3
 800815e:	f7ff fadf 	bl	8007720 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008166:	2201      	movs	r2, #1
 8008168:	409a      	lsls	r2, r3
 800816a:	4b2c      	ldr	r3, [pc, #176]	@ (800821c <xTaskResumeAll+0x124>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4313      	orrs	r3, r2
 8008170:	4a2a      	ldr	r2, [pc, #168]	@ (800821c <xTaskResumeAll+0x124>)
 8008172:	6013      	str	r3, [r2, #0]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008178:	4613      	mov	r3, r2
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	4413      	add	r3, r2
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	4a27      	ldr	r2, [pc, #156]	@ (8008220 <xTaskResumeAll+0x128>)
 8008182:	441a      	add	r2, r3
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	3304      	adds	r3, #4
 8008188:	4619      	mov	r1, r3
 800818a:	4610      	mov	r0, r2
 800818c:	f7ff fa6b 	bl	8007666 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008194:	4b23      	ldr	r3, [pc, #140]	@ (8008224 <xTaskResumeAll+0x12c>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800819a:	429a      	cmp	r2, r3
 800819c:	d302      	bcc.n	80081a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800819e:	4b22      	ldr	r3, [pc, #136]	@ (8008228 <xTaskResumeAll+0x130>)
 80081a0:	2201      	movs	r2, #1
 80081a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80081a4:	4b1c      	ldr	r3, [pc, #112]	@ (8008218 <xTaskResumeAll+0x120>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1cc      	bne.n	8008146 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d001      	beq.n	80081b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80081b2:	f000 fb09 	bl	80087c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80081b6:	4b1d      	ldr	r3, [pc, #116]	@ (800822c <xTaskResumeAll+0x134>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d010      	beq.n	80081e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80081c2:	f000 f837 	bl	8008234 <xTaskIncrementTick>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d002      	beq.n	80081d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80081cc:	4b16      	ldr	r3, [pc, #88]	@ (8008228 <xTaskResumeAll+0x130>)
 80081ce:	2201      	movs	r2, #1
 80081d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	3b01      	subs	r3, #1
 80081d6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d1f1      	bne.n	80081c2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80081de:	4b13      	ldr	r3, [pc, #76]	@ (800822c <xTaskResumeAll+0x134>)
 80081e0:	2200      	movs	r2, #0
 80081e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80081e4:	4b10      	ldr	r3, [pc, #64]	@ (8008228 <xTaskResumeAll+0x130>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d009      	beq.n	8008200 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80081ec:	2301      	movs	r3, #1
 80081ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80081f0:	4b0f      	ldr	r3, [pc, #60]	@ (8008230 <xTaskResumeAll+0x138>)
 80081f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081f6:	601a      	str	r2, [r3, #0]
 80081f8:	f3bf 8f4f 	dsb	sy
 80081fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008200:	f000 fe04 	bl	8008e0c <vPortExitCritical>

	return xAlreadyYielded;
 8008204:	68bb      	ldr	r3, [r7, #8]
}
 8008206:	4618      	mov	r0, r3
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	20000a54 	.word	0x20000a54
 8008214:	20000a2c 	.word	0x20000a2c
 8008218:	200009ec 	.word	0x200009ec
 800821c:	20000a34 	.word	0x20000a34
 8008220:	20000930 	.word	0x20000930
 8008224:	2000092c 	.word	0x2000092c
 8008228:	20000a40 	.word	0x20000a40
 800822c:	20000a3c 	.word	0x20000a3c
 8008230:	e000ed04 	.word	0xe000ed04

08008234 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b086      	sub	sp, #24
 8008238:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800823a:	2300      	movs	r3, #0
 800823c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800823e:	4b4f      	ldr	r3, [pc, #316]	@ (800837c <xTaskIncrementTick+0x148>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	2b00      	cmp	r3, #0
 8008244:	f040 808f 	bne.w	8008366 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008248:	4b4d      	ldr	r3, [pc, #308]	@ (8008380 <xTaskIncrementTick+0x14c>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	3301      	adds	r3, #1
 800824e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008250:	4a4b      	ldr	r2, [pc, #300]	@ (8008380 <xTaskIncrementTick+0x14c>)
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008256:	693b      	ldr	r3, [r7, #16]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d121      	bne.n	80082a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800825c:	4b49      	ldr	r3, [pc, #292]	@ (8008384 <xTaskIncrementTick+0x150>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00b      	beq.n	800827e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800826a:	f383 8811 	msr	BASEPRI, r3
 800826e:	f3bf 8f6f 	isb	sy
 8008272:	f3bf 8f4f 	dsb	sy
 8008276:	603b      	str	r3, [r7, #0]
}
 8008278:	bf00      	nop
 800827a:	bf00      	nop
 800827c:	e7fd      	b.n	800827a <xTaskIncrementTick+0x46>
 800827e:	4b41      	ldr	r3, [pc, #260]	@ (8008384 <xTaskIncrementTick+0x150>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	60fb      	str	r3, [r7, #12]
 8008284:	4b40      	ldr	r3, [pc, #256]	@ (8008388 <xTaskIncrementTick+0x154>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a3e      	ldr	r2, [pc, #248]	@ (8008384 <xTaskIncrementTick+0x150>)
 800828a:	6013      	str	r3, [r2, #0]
 800828c:	4a3e      	ldr	r2, [pc, #248]	@ (8008388 <xTaskIncrementTick+0x154>)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6013      	str	r3, [r2, #0]
 8008292:	4b3e      	ldr	r3, [pc, #248]	@ (800838c <xTaskIncrementTick+0x158>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	3301      	adds	r3, #1
 8008298:	4a3c      	ldr	r2, [pc, #240]	@ (800838c <xTaskIncrementTick+0x158>)
 800829a:	6013      	str	r3, [r2, #0]
 800829c:	f000 fa94 	bl	80087c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082a0:	4b3b      	ldr	r3, [pc, #236]	@ (8008390 <xTaskIncrementTick+0x15c>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	693a      	ldr	r2, [r7, #16]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d348      	bcc.n	800833c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082aa:	4b36      	ldr	r3, [pc, #216]	@ (8008384 <xTaskIncrementTick+0x150>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d104      	bne.n	80082be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082b4:	4b36      	ldr	r3, [pc, #216]	@ (8008390 <xTaskIncrementTick+0x15c>)
 80082b6:	f04f 32ff 	mov.w	r2, #4294967295
 80082ba:	601a      	str	r2, [r3, #0]
					break;
 80082bc:	e03e      	b.n	800833c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082be:	4b31      	ldr	r3, [pc, #196]	@ (8008384 <xTaskIncrementTick+0x150>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80082ce:	693a      	ldr	r2, [r7, #16]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d203      	bcs.n	80082de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80082d6:	4a2e      	ldr	r2, [pc, #184]	@ (8008390 <xTaskIncrementTick+0x15c>)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80082dc:	e02e      	b.n	800833c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	3304      	adds	r3, #4
 80082e2:	4618      	mov	r0, r3
 80082e4:	f7ff fa1c 	bl	8007720 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d004      	beq.n	80082fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	3318      	adds	r3, #24
 80082f4:	4618      	mov	r0, r3
 80082f6:	f7ff fa13 	bl	8007720 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082fe:	2201      	movs	r2, #1
 8008300:	409a      	lsls	r2, r3
 8008302:	4b24      	ldr	r3, [pc, #144]	@ (8008394 <xTaskIncrementTick+0x160>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4313      	orrs	r3, r2
 8008308:	4a22      	ldr	r2, [pc, #136]	@ (8008394 <xTaskIncrementTick+0x160>)
 800830a:	6013      	str	r3, [r2, #0]
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008310:	4613      	mov	r3, r2
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	4413      	add	r3, r2
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	4a1f      	ldr	r2, [pc, #124]	@ (8008398 <xTaskIncrementTick+0x164>)
 800831a:	441a      	add	r2, r3
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	3304      	adds	r3, #4
 8008320:	4619      	mov	r1, r3
 8008322:	4610      	mov	r0, r2
 8008324:	f7ff f99f 	bl	8007666 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800832c:	4b1b      	ldr	r3, [pc, #108]	@ (800839c <xTaskIncrementTick+0x168>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008332:	429a      	cmp	r2, r3
 8008334:	d3b9      	bcc.n	80082aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008336:	2301      	movs	r3, #1
 8008338:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800833a:	e7b6      	b.n	80082aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800833c:	4b17      	ldr	r3, [pc, #92]	@ (800839c <xTaskIncrementTick+0x168>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008342:	4915      	ldr	r1, [pc, #84]	@ (8008398 <xTaskIncrementTick+0x164>)
 8008344:	4613      	mov	r3, r2
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	4413      	add	r3, r2
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	440b      	add	r3, r1
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d901      	bls.n	8008358 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008354:	2301      	movs	r3, #1
 8008356:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008358:	4b11      	ldr	r3, [pc, #68]	@ (80083a0 <xTaskIncrementTick+0x16c>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d007      	beq.n	8008370 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008360:	2301      	movs	r3, #1
 8008362:	617b      	str	r3, [r7, #20]
 8008364:	e004      	b.n	8008370 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008366:	4b0f      	ldr	r3, [pc, #60]	@ (80083a4 <xTaskIncrementTick+0x170>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	3301      	adds	r3, #1
 800836c:	4a0d      	ldr	r2, [pc, #52]	@ (80083a4 <xTaskIncrementTick+0x170>)
 800836e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008370:	697b      	ldr	r3, [r7, #20]
}
 8008372:	4618      	mov	r0, r3
 8008374:	3718      	adds	r7, #24
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	20000a54 	.word	0x20000a54
 8008380:	20000a30 	.word	0x20000a30
 8008384:	200009e4 	.word	0x200009e4
 8008388:	200009e8 	.word	0x200009e8
 800838c:	20000a44 	.word	0x20000a44
 8008390:	20000a4c 	.word	0x20000a4c
 8008394:	20000a34 	.word	0x20000a34
 8008398:	20000930 	.word	0x20000930
 800839c:	2000092c 	.word	0x2000092c
 80083a0:	20000a40 	.word	0x20000a40
 80083a4:	20000a3c 	.word	0x20000a3c

080083a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80083a8:	b480      	push	{r7}
 80083aa:	b087      	sub	sp, #28
 80083ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80083ae:	4b2a      	ldr	r3, [pc, #168]	@ (8008458 <vTaskSwitchContext+0xb0>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d003      	beq.n	80083be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80083b6:	4b29      	ldr	r3, [pc, #164]	@ (800845c <vTaskSwitchContext+0xb4>)
 80083b8:	2201      	movs	r2, #1
 80083ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80083bc:	e045      	b.n	800844a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80083be:	4b27      	ldr	r3, [pc, #156]	@ (800845c <vTaskSwitchContext+0xb4>)
 80083c0:	2200      	movs	r2, #0
 80083c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083c4:	4b26      	ldr	r3, [pc, #152]	@ (8008460 <vTaskSwitchContext+0xb8>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	fab3 f383 	clz	r3, r3
 80083d0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80083d2:	7afb      	ldrb	r3, [r7, #11]
 80083d4:	f1c3 031f 	rsb	r3, r3, #31
 80083d8:	617b      	str	r3, [r7, #20]
 80083da:	4922      	ldr	r1, [pc, #136]	@ (8008464 <vTaskSwitchContext+0xbc>)
 80083dc:	697a      	ldr	r2, [r7, #20]
 80083de:	4613      	mov	r3, r2
 80083e0:	009b      	lsls	r3, r3, #2
 80083e2:	4413      	add	r3, r2
 80083e4:	009b      	lsls	r3, r3, #2
 80083e6:	440b      	add	r3, r1
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d10b      	bne.n	8008406 <vTaskSwitchContext+0x5e>
	__asm volatile
 80083ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f2:	f383 8811 	msr	BASEPRI, r3
 80083f6:	f3bf 8f6f 	isb	sy
 80083fa:	f3bf 8f4f 	dsb	sy
 80083fe:	607b      	str	r3, [r7, #4]
}
 8008400:	bf00      	nop
 8008402:	bf00      	nop
 8008404:	e7fd      	b.n	8008402 <vTaskSwitchContext+0x5a>
 8008406:	697a      	ldr	r2, [r7, #20]
 8008408:	4613      	mov	r3, r2
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	4413      	add	r3, r2
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	4a14      	ldr	r2, [pc, #80]	@ (8008464 <vTaskSwitchContext+0xbc>)
 8008412:	4413      	add	r3, r2
 8008414:	613b      	str	r3, [r7, #16]
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	685a      	ldr	r2, [r3, #4]
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	605a      	str	r2, [r3, #4]
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	685a      	ldr	r2, [r3, #4]
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	3308      	adds	r3, #8
 8008428:	429a      	cmp	r2, r3
 800842a:	d104      	bne.n	8008436 <vTaskSwitchContext+0x8e>
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	685a      	ldr	r2, [r3, #4]
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	605a      	str	r2, [r3, #4]
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	4a0a      	ldr	r2, [pc, #40]	@ (8008468 <vTaskSwitchContext+0xc0>)
 800843e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008440:	4b09      	ldr	r3, [pc, #36]	@ (8008468 <vTaskSwitchContext+0xc0>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	335c      	adds	r3, #92	@ 0x5c
 8008446:	4a09      	ldr	r2, [pc, #36]	@ (800846c <vTaskSwitchContext+0xc4>)
 8008448:	6013      	str	r3, [r2, #0]
}
 800844a:	bf00      	nop
 800844c:	371c      	adds	r7, #28
 800844e:	46bd      	mov	sp, r7
 8008450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008454:	4770      	bx	lr
 8008456:	bf00      	nop
 8008458:	20000a54 	.word	0x20000a54
 800845c:	20000a40 	.word	0x20000a40
 8008460:	20000a34 	.word	0x20000a34
 8008464:	20000930 	.word	0x20000930
 8008468:	2000092c 	.word	0x2000092c
 800846c:	2000041c 	.word	0x2000041c

08008470 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d10b      	bne.n	8008498 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008484:	f383 8811 	msr	BASEPRI, r3
 8008488:	f3bf 8f6f 	isb	sy
 800848c:	f3bf 8f4f 	dsb	sy
 8008490:	60fb      	str	r3, [r7, #12]
}
 8008492:	bf00      	nop
 8008494:	bf00      	nop
 8008496:	e7fd      	b.n	8008494 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008498:	4b07      	ldr	r3, [pc, #28]	@ (80084b8 <vTaskPlaceOnEventList+0x48>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	3318      	adds	r3, #24
 800849e:	4619      	mov	r1, r3
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f7ff f904 	bl	80076ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80084a6:	2101      	movs	r1, #1
 80084a8:	6838      	ldr	r0, [r7, #0]
 80084aa:	f000 fae5 	bl	8008a78 <prvAddCurrentTaskToDelayedList>
}
 80084ae:	bf00      	nop
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	2000092c 	.word	0x2000092c

080084bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b086      	sub	sp, #24
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	68db      	ldr	r3, [r3, #12]
 80084ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d10b      	bne.n	80084ea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80084d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d6:	f383 8811 	msr	BASEPRI, r3
 80084da:	f3bf 8f6f 	isb	sy
 80084de:	f3bf 8f4f 	dsb	sy
 80084e2:	60fb      	str	r3, [r7, #12]
}
 80084e4:	bf00      	nop
 80084e6:	bf00      	nop
 80084e8:	e7fd      	b.n	80084e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	3318      	adds	r3, #24
 80084ee:	4618      	mov	r0, r3
 80084f0:	f7ff f916 	bl	8007720 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084f4:	4b1d      	ldr	r3, [pc, #116]	@ (800856c <xTaskRemoveFromEventList+0xb0>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d11c      	bne.n	8008536 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	3304      	adds	r3, #4
 8008500:	4618      	mov	r0, r3
 8008502:	f7ff f90d 	bl	8007720 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800850a:	2201      	movs	r2, #1
 800850c:	409a      	lsls	r2, r3
 800850e:	4b18      	ldr	r3, [pc, #96]	@ (8008570 <xTaskRemoveFromEventList+0xb4>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4313      	orrs	r3, r2
 8008514:	4a16      	ldr	r2, [pc, #88]	@ (8008570 <xTaskRemoveFromEventList+0xb4>)
 8008516:	6013      	str	r3, [r2, #0]
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800851c:	4613      	mov	r3, r2
 800851e:	009b      	lsls	r3, r3, #2
 8008520:	4413      	add	r3, r2
 8008522:	009b      	lsls	r3, r3, #2
 8008524:	4a13      	ldr	r2, [pc, #76]	@ (8008574 <xTaskRemoveFromEventList+0xb8>)
 8008526:	441a      	add	r2, r3
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	3304      	adds	r3, #4
 800852c:	4619      	mov	r1, r3
 800852e:	4610      	mov	r0, r2
 8008530:	f7ff f899 	bl	8007666 <vListInsertEnd>
 8008534:	e005      	b.n	8008542 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	3318      	adds	r3, #24
 800853a:	4619      	mov	r1, r3
 800853c:	480e      	ldr	r0, [pc, #56]	@ (8008578 <xTaskRemoveFromEventList+0xbc>)
 800853e:	f7ff f892 	bl	8007666 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008546:	4b0d      	ldr	r3, [pc, #52]	@ (800857c <xTaskRemoveFromEventList+0xc0>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800854c:	429a      	cmp	r2, r3
 800854e:	d905      	bls.n	800855c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008550:	2301      	movs	r3, #1
 8008552:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008554:	4b0a      	ldr	r3, [pc, #40]	@ (8008580 <xTaskRemoveFromEventList+0xc4>)
 8008556:	2201      	movs	r2, #1
 8008558:	601a      	str	r2, [r3, #0]
 800855a:	e001      	b.n	8008560 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800855c:	2300      	movs	r3, #0
 800855e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008560:	697b      	ldr	r3, [r7, #20]
}
 8008562:	4618      	mov	r0, r3
 8008564:	3718      	adds	r7, #24
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop
 800856c:	20000a54 	.word	0x20000a54
 8008570:	20000a34 	.word	0x20000a34
 8008574:	20000930 	.word	0x20000930
 8008578:	200009ec 	.word	0x200009ec
 800857c:	2000092c 	.word	0x2000092c
 8008580:	20000a40 	.word	0x20000a40

08008584 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008584:	b480      	push	{r7}
 8008586:	b083      	sub	sp, #12
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800858c:	4b06      	ldr	r3, [pc, #24]	@ (80085a8 <vTaskInternalSetTimeOutState+0x24>)
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008594:	4b05      	ldr	r3, [pc, #20]	@ (80085ac <vTaskInternalSetTimeOutState+0x28>)
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	605a      	str	r2, [r3, #4]
}
 800859c:	bf00      	nop
 800859e:	370c      	adds	r7, #12
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr
 80085a8:	20000a44 	.word	0x20000a44
 80085ac:	20000a30 	.word	0x20000a30

080085b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b088      	sub	sp, #32
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d10b      	bne.n	80085d8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80085c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c4:	f383 8811 	msr	BASEPRI, r3
 80085c8:	f3bf 8f6f 	isb	sy
 80085cc:	f3bf 8f4f 	dsb	sy
 80085d0:	613b      	str	r3, [r7, #16]
}
 80085d2:	bf00      	nop
 80085d4:	bf00      	nop
 80085d6:	e7fd      	b.n	80085d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d10b      	bne.n	80085f6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80085de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e2:	f383 8811 	msr	BASEPRI, r3
 80085e6:	f3bf 8f6f 	isb	sy
 80085ea:	f3bf 8f4f 	dsb	sy
 80085ee:	60fb      	str	r3, [r7, #12]
}
 80085f0:	bf00      	nop
 80085f2:	bf00      	nop
 80085f4:	e7fd      	b.n	80085f2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80085f6:	f000 fbd7 	bl	8008da8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80085fa:	4b1d      	ldr	r3, [pc, #116]	@ (8008670 <xTaskCheckForTimeOut+0xc0>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	69ba      	ldr	r2, [r7, #24]
 8008606:	1ad3      	subs	r3, r2, r3
 8008608:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008612:	d102      	bne.n	800861a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008614:	2300      	movs	r3, #0
 8008616:	61fb      	str	r3, [r7, #28]
 8008618:	e023      	b.n	8008662 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	4b15      	ldr	r3, [pc, #84]	@ (8008674 <xTaskCheckForTimeOut+0xc4>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	429a      	cmp	r2, r3
 8008624:	d007      	beq.n	8008636 <xTaskCheckForTimeOut+0x86>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	69ba      	ldr	r2, [r7, #24]
 800862c:	429a      	cmp	r2, r3
 800862e:	d302      	bcc.n	8008636 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008630:	2301      	movs	r3, #1
 8008632:	61fb      	str	r3, [r7, #28]
 8008634:	e015      	b.n	8008662 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	697a      	ldr	r2, [r7, #20]
 800863c:	429a      	cmp	r2, r3
 800863e:	d20b      	bcs.n	8008658 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	1ad2      	subs	r2, r2, r3
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f7ff ff99 	bl	8008584 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008652:	2300      	movs	r3, #0
 8008654:	61fb      	str	r3, [r7, #28]
 8008656:	e004      	b.n	8008662 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	2200      	movs	r2, #0
 800865c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800865e:	2301      	movs	r3, #1
 8008660:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008662:	f000 fbd3 	bl	8008e0c <vPortExitCritical>

	return xReturn;
 8008666:	69fb      	ldr	r3, [r7, #28]
}
 8008668:	4618      	mov	r0, r3
 800866a:	3720      	adds	r7, #32
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}
 8008670:	20000a30 	.word	0x20000a30
 8008674:	20000a44 	.word	0x20000a44

08008678 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008678:	b480      	push	{r7}
 800867a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800867c:	4b03      	ldr	r3, [pc, #12]	@ (800868c <vTaskMissedYield+0x14>)
 800867e:	2201      	movs	r2, #1
 8008680:	601a      	str	r2, [r3, #0]
}
 8008682:	bf00      	nop
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr
 800868c:	20000a40 	.word	0x20000a40

08008690 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b082      	sub	sp, #8
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008698:	f000 f852 	bl	8008740 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800869c:	4b06      	ldr	r3, [pc, #24]	@ (80086b8 <prvIdleTask+0x28>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d9f9      	bls.n	8008698 <prvIdleTask+0x8>
			{
				taskYIELD();
 80086a4:	4b05      	ldr	r3, [pc, #20]	@ (80086bc <prvIdleTask+0x2c>)
 80086a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086aa:	601a      	str	r2, [r3, #0]
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80086b4:	e7f0      	b.n	8008698 <prvIdleTask+0x8>
 80086b6:	bf00      	nop
 80086b8:	20000930 	.word	0x20000930
 80086bc:	e000ed04 	.word	0xe000ed04

080086c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b082      	sub	sp, #8
 80086c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80086c6:	2300      	movs	r3, #0
 80086c8:	607b      	str	r3, [r7, #4]
 80086ca:	e00c      	b.n	80086e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80086cc:	687a      	ldr	r2, [r7, #4]
 80086ce:	4613      	mov	r3, r2
 80086d0:	009b      	lsls	r3, r3, #2
 80086d2:	4413      	add	r3, r2
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	4a12      	ldr	r2, [pc, #72]	@ (8008720 <prvInitialiseTaskLists+0x60>)
 80086d8:	4413      	add	r3, r2
 80086da:	4618      	mov	r0, r3
 80086dc:	f7fe ff96 	bl	800760c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	3301      	adds	r3, #1
 80086e4:	607b      	str	r3, [r7, #4]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2b06      	cmp	r3, #6
 80086ea:	d9ef      	bls.n	80086cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80086ec:	480d      	ldr	r0, [pc, #52]	@ (8008724 <prvInitialiseTaskLists+0x64>)
 80086ee:	f7fe ff8d 	bl	800760c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80086f2:	480d      	ldr	r0, [pc, #52]	@ (8008728 <prvInitialiseTaskLists+0x68>)
 80086f4:	f7fe ff8a 	bl	800760c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80086f8:	480c      	ldr	r0, [pc, #48]	@ (800872c <prvInitialiseTaskLists+0x6c>)
 80086fa:	f7fe ff87 	bl	800760c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80086fe:	480c      	ldr	r0, [pc, #48]	@ (8008730 <prvInitialiseTaskLists+0x70>)
 8008700:	f7fe ff84 	bl	800760c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008704:	480b      	ldr	r0, [pc, #44]	@ (8008734 <prvInitialiseTaskLists+0x74>)
 8008706:	f7fe ff81 	bl	800760c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800870a:	4b0b      	ldr	r3, [pc, #44]	@ (8008738 <prvInitialiseTaskLists+0x78>)
 800870c:	4a05      	ldr	r2, [pc, #20]	@ (8008724 <prvInitialiseTaskLists+0x64>)
 800870e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008710:	4b0a      	ldr	r3, [pc, #40]	@ (800873c <prvInitialiseTaskLists+0x7c>)
 8008712:	4a05      	ldr	r2, [pc, #20]	@ (8008728 <prvInitialiseTaskLists+0x68>)
 8008714:	601a      	str	r2, [r3, #0]
}
 8008716:	bf00      	nop
 8008718:	3708      	adds	r7, #8
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	20000930 	.word	0x20000930
 8008724:	200009bc 	.word	0x200009bc
 8008728:	200009d0 	.word	0x200009d0
 800872c:	200009ec 	.word	0x200009ec
 8008730:	20000a00 	.word	0x20000a00
 8008734:	20000a18 	.word	0x20000a18
 8008738:	200009e4 	.word	0x200009e4
 800873c:	200009e8 	.word	0x200009e8

08008740 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b082      	sub	sp, #8
 8008744:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008746:	e019      	b.n	800877c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008748:	f000 fb2e 	bl	8008da8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800874c:	4b10      	ldr	r3, [pc, #64]	@ (8008790 <prvCheckTasksWaitingTermination+0x50>)
 800874e:	68db      	ldr	r3, [r3, #12]
 8008750:	68db      	ldr	r3, [r3, #12]
 8008752:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	3304      	adds	r3, #4
 8008758:	4618      	mov	r0, r3
 800875a:	f7fe ffe1 	bl	8007720 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800875e:	4b0d      	ldr	r3, [pc, #52]	@ (8008794 <prvCheckTasksWaitingTermination+0x54>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	3b01      	subs	r3, #1
 8008764:	4a0b      	ldr	r2, [pc, #44]	@ (8008794 <prvCheckTasksWaitingTermination+0x54>)
 8008766:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008768:	4b0b      	ldr	r3, [pc, #44]	@ (8008798 <prvCheckTasksWaitingTermination+0x58>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	3b01      	subs	r3, #1
 800876e:	4a0a      	ldr	r2, [pc, #40]	@ (8008798 <prvCheckTasksWaitingTermination+0x58>)
 8008770:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008772:	f000 fb4b 	bl	8008e0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 f810 	bl	800879c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800877c:	4b06      	ldr	r3, [pc, #24]	@ (8008798 <prvCheckTasksWaitingTermination+0x58>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d1e1      	bne.n	8008748 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008784:	bf00      	nop
 8008786:	bf00      	nop
 8008788:	3708      	adds	r7, #8
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}
 800878e:	bf00      	nop
 8008790:	20000a00 	.word	0x20000a00
 8008794:	20000a2c 	.word	0x20000a2c
 8008798:	20000a14 	.word	0x20000a14

0800879c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	335c      	adds	r3, #92	@ 0x5c
 80087a8:	4618      	mov	r0, r3
 80087aa:	f002 fb6d 	bl	800ae88 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087b2:	4618      	mov	r0, r3
 80087b4:	f000 fce8 	bl	8009188 <vPortFree>
			vPortFree( pxTCB );
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 fce5 	bl	8009188 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80087be:	bf00      	nop
 80087c0:	3708      	adds	r7, #8
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}
	...

080087c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80087c8:	b480      	push	{r7}
 80087ca:	b083      	sub	sp, #12
 80087cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087ce:	4b0c      	ldr	r3, [pc, #48]	@ (8008800 <prvResetNextTaskUnblockTime+0x38>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d104      	bne.n	80087e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80087d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008804 <prvResetNextTaskUnblockTime+0x3c>)
 80087da:	f04f 32ff 	mov.w	r2, #4294967295
 80087de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80087e0:	e008      	b.n	80087f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087e2:	4b07      	ldr	r3, [pc, #28]	@ (8008800 <prvResetNextTaskUnblockTime+0x38>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	68db      	ldr	r3, [r3, #12]
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	4a04      	ldr	r2, [pc, #16]	@ (8008804 <prvResetNextTaskUnblockTime+0x3c>)
 80087f2:	6013      	str	r3, [r2, #0]
}
 80087f4:	bf00      	nop
 80087f6:	370c      	adds	r7, #12
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr
 8008800:	200009e4 	.word	0x200009e4
 8008804:	20000a4c 	.word	0x20000a4c

08008808 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800880e:	4b0b      	ldr	r3, [pc, #44]	@ (800883c <xTaskGetSchedulerState+0x34>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d102      	bne.n	800881c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008816:	2301      	movs	r3, #1
 8008818:	607b      	str	r3, [r7, #4]
 800881a:	e008      	b.n	800882e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800881c:	4b08      	ldr	r3, [pc, #32]	@ (8008840 <xTaskGetSchedulerState+0x38>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d102      	bne.n	800882a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008824:	2302      	movs	r3, #2
 8008826:	607b      	str	r3, [r7, #4]
 8008828:	e001      	b.n	800882e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800882a:	2300      	movs	r3, #0
 800882c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800882e:	687b      	ldr	r3, [r7, #4]
	}
 8008830:	4618      	mov	r0, r3
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr
 800883c:	20000a38 	.word	0x20000a38
 8008840:	20000a54 	.word	0x20000a54

08008844 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008850:	2300      	movs	r3, #0
 8008852:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d05e      	beq.n	8008918 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800885e:	4b31      	ldr	r3, [pc, #196]	@ (8008924 <xTaskPriorityInherit+0xe0>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008864:	429a      	cmp	r2, r3
 8008866:	d24e      	bcs.n	8008906 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	2b00      	cmp	r3, #0
 800886e:	db06      	blt.n	800887e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008870:	4b2c      	ldr	r3, [pc, #176]	@ (8008924 <xTaskPriorityInherit+0xe0>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008876:	f1c3 0207 	rsb	r2, r3, #7
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	6959      	ldr	r1, [r3, #20]
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008886:	4613      	mov	r3, r2
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	4413      	add	r3, r2
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	4a26      	ldr	r2, [pc, #152]	@ (8008928 <xTaskPriorityInherit+0xe4>)
 8008890:	4413      	add	r3, r2
 8008892:	4299      	cmp	r1, r3
 8008894:	d12f      	bne.n	80088f6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	3304      	adds	r3, #4
 800889a:	4618      	mov	r0, r3
 800889c:	f7fe ff40 	bl	8007720 <uxListRemove>
 80088a0:	4603      	mov	r3, r0
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d10a      	bne.n	80088bc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088aa:	2201      	movs	r2, #1
 80088ac:	fa02 f303 	lsl.w	r3, r2, r3
 80088b0:	43da      	mvns	r2, r3
 80088b2:	4b1e      	ldr	r3, [pc, #120]	@ (800892c <xTaskPriorityInherit+0xe8>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4013      	ands	r3, r2
 80088b8:	4a1c      	ldr	r2, [pc, #112]	@ (800892c <xTaskPriorityInherit+0xe8>)
 80088ba:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80088bc:	4b19      	ldr	r3, [pc, #100]	@ (8008924 <xTaskPriorityInherit+0xe0>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ca:	2201      	movs	r2, #1
 80088cc:	409a      	lsls	r2, r3
 80088ce:	4b17      	ldr	r3, [pc, #92]	@ (800892c <xTaskPriorityInherit+0xe8>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4313      	orrs	r3, r2
 80088d4:	4a15      	ldr	r2, [pc, #84]	@ (800892c <xTaskPriorityInherit+0xe8>)
 80088d6:	6013      	str	r3, [r2, #0]
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088dc:	4613      	mov	r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	4413      	add	r3, r2
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	4a10      	ldr	r2, [pc, #64]	@ (8008928 <xTaskPriorityInherit+0xe4>)
 80088e6:	441a      	add	r2, r3
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	3304      	adds	r3, #4
 80088ec:	4619      	mov	r1, r3
 80088ee:	4610      	mov	r0, r2
 80088f0:	f7fe feb9 	bl	8007666 <vListInsertEnd>
 80088f4:	e004      	b.n	8008900 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80088f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008924 <xTaskPriorityInherit+0xe0>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008900:	2301      	movs	r3, #1
 8008902:	60fb      	str	r3, [r7, #12]
 8008904:	e008      	b.n	8008918 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800890a:	4b06      	ldr	r3, [pc, #24]	@ (8008924 <xTaskPriorityInherit+0xe0>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008910:	429a      	cmp	r2, r3
 8008912:	d201      	bcs.n	8008918 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008914:	2301      	movs	r3, #1
 8008916:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008918:	68fb      	ldr	r3, [r7, #12]
	}
 800891a:	4618      	mov	r0, r3
 800891c:	3710      	adds	r7, #16
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	2000092c 	.word	0x2000092c
 8008928:	20000930 	.word	0x20000930
 800892c:	20000a34 	.word	0x20000a34

08008930 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008930:	b580      	push	{r7, lr}
 8008932:	b088      	sub	sp, #32
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800893e:	2301      	movs	r3, #1
 8008940:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d079      	beq.n	8008a3c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008948:	69bb      	ldr	r3, [r7, #24]
 800894a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800894c:	2b00      	cmp	r3, #0
 800894e:	d10b      	bne.n	8008968 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008954:	f383 8811 	msr	BASEPRI, r3
 8008958:	f3bf 8f6f 	isb	sy
 800895c:	f3bf 8f4f 	dsb	sy
 8008960:	60fb      	str	r3, [r7, #12]
}
 8008962:	bf00      	nop
 8008964:	bf00      	nop
 8008966:	e7fd      	b.n	8008964 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008968:	69bb      	ldr	r3, [r7, #24]
 800896a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800896c:	683a      	ldr	r2, [r7, #0]
 800896e:	429a      	cmp	r2, r3
 8008970:	d902      	bls.n	8008978 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	61fb      	str	r3, [r7, #28]
 8008976:	e002      	b.n	800897e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008978:	69bb      	ldr	r3, [r7, #24]
 800897a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800897c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800897e:	69bb      	ldr	r3, [r7, #24]
 8008980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008982:	69fa      	ldr	r2, [r7, #28]
 8008984:	429a      	cmp	r2, r3
 8008986:	d059      	beq.n	8008a3c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800898c:	697a      	ldr	r2, [r7, #20]
 800898e:	429a      	cmp	r2, r3
 8008990:	d154      	bne.n	8008a3c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008992:	4b2c      	ldr	r3, [pc, #176]	@ (8008a44 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	69ba      	ldr	r2, [r7, #24]
 8008998:	429a      	cmp	r2, r3
 800899a:	d10b      	bne.n	80089b4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800899c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a0:	f383 8811 	msr	BASEPRI, r3
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	60bb      	str	r3, [r7, #8]
}
 80089ae:	bf00      	nop
 80089b0:	bf00      	nop
 80089b2:	e7fd      	b.n	80089b0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089b8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80089ba:	69bb      	ldr	r3, [r7, #24]
 80089bc:	69fa      	ldr	r2, [r7, #28]
 80089be:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80089c0:	69bb      	ldr	r3, [r7, #24]
 80089c2:	699b      	ldr	r3, [r3, #24]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	db04      	blt.n	80089d2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	f1c3 0207 	rsb	r2, r3, #7
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	6959      	ldr	r1, [r3, #20]
 80089d6:	693a      	ldr	r2, [r7, #16]
 80089d8:	4613      	mov	r3, r2
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	4413      	add	r3, r2
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	4a19      	ldr	r2, [pc, #100]	@ (8008a48 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80089e2:	4413      	add	r3, r2
 80089e4:	4299      	cmp	r1, r3
 80089e6:	d129      	bne.n	8008a3c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089e8:	69bb      	ldr	r3, [r7, #24]
 80089ea:	3304      	adds	r3, #4
 80089ec:	4618      	mov	r0, r3
 80089ee:	f7fe fe97 	bl	8007720 <uxListRemove>
 80089f2:	4603      	mov	r3, r0
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d10a      	bne.n	8008a0e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80089f8:	69bb      	ldr	r3, [r7, #24]
 80089fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089fc:	2201      	movs	r2, #1
 80089fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008a02:	43da      	mvns	r2, r3
 8008a04:	4b11      	ldr	r3, [pc, #68]	@ (8008a4c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4013      	ands	r3, r2
 8008a0a:	4a10      	ldr	r2, [pc, #64]	@ (8008a4c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008a0c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008a0e:	69bb      	ldr	r3, [r7, #24]
 8008a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a12:	2201      	movs	r2, #1
 8008a14:	409a      	lsls	r2, r3
 8008a16:	4b0d      	ldr	r3, [pc, #52]	@ (8008a4c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	4a0b      	ldr	r2, [pc, #44]	@ (8008a4c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008a1e:	6013      	str	r3, [r2, #0]
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a24:	4613      	mov	r3, r2
 8008a26:	009b      	lsls	r3, r3, #2
 8008a28:	4413      	add	r3, r2
 8008a2a:	009b      	lsls	r3, r3, #2
 8008a2c:	4a06      	ldr	r2, [pc, #24]	@ (8008a48 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008a2e:	441a      	add	r2, r3
 8008a30:	69bb      	ldr	r3, [r7, #24]
 8008a32:	3304      	adds	r3, #4
 8008a34:	4619      	mov	r1, r3
 8008a36:	4610      	mov	r0, r2
 8008a38:	f7fe fe15 	bl	8007666 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a3c:	bf00      	nop
 8008a3e:	3720      	adds	r7, #32
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}
 8008a44:	2000092c 	.word	0x2000092c
 8008a48:	20000930 	.word	0x20000930
 8008a4c:	20000a34 	.word	0x20000a34

08008a50 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008a50:	b480      	push	{r7}
 8008a52:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008a54:	4b07      	ldr	r3, [pc, #28]	@ (8008a74 <pvTaskIncrementMutexHeldCount+0x24>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d004      	beq.n	8008a66 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008a5c:	4b05      	ldr	r3, [pc, #20]	@ (8008a74 <pvTaskIncrementMutexHeldCount+0x24>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008a62:	3201      	adds	r2, #1
 8008a64:	659a      	str	r2, [r3, #88]	@ 0x58
		}

		return pxCurrentTCB;
 8008a66:	4b03      	ldr	r3, [pc, #12]	@ (8008a74 <pvTaskIncrementMutexHeldCount+0x24>)
 8008a68:	681b      	ldr	r3, [r3, #0]
	}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr
 8008a74:	2000092c 	.word	0x2000092c

08008a78 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b084      	sub	sp, #16
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008a82:	4b29      	ldr	r3, [pc, #164]	@ (8008b28 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a88:	4b28      	ldr	r3, [pc, #160]	@ (8008b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	3304      	adds	r3, #4
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f7fe fe46 	bl	8007720 <uxListRemove>
 8008a94:	4603      	mov	r3, r0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d10b      	bne.n	8008ab2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008a9a:	4b24      	ldr	r3, [pc, #144]	@ (8008b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa6:	43da      	mvns	r2, r3
 8008aa8:	4b21      	ldr	r3, [pc, #132]	@ (8008b30 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4013      	ands	r3, r2
 8008aae:	4a20      	ldr	r2, [pc, #128]	@ (8008b30 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008ab0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ab8:	d10a      	bne.n	8008ad0 <prvAddCurrentTaskToDelayedList+0x58>
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d007      	beq.n	8008ad0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8008b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	3304      	adds	r3, #4
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	481a      	ldr	r0, [pc, #104]	@ (8008b34 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008aca:	f7fe fdcc 	bl	8007666 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008ace:	e026      	b.n	8008b1e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008ad0:	68fa      	ldr	r2, [r7, #12]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	4413      	add	r3, r2
 8008ad6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008ad8:	4b14      	ldr	r3, [pc, #80]	@ (8008b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	68ba      	ldr	r2, [r7, #8]
 8008ade:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008ae0:	68ba      	ldr	r2, [r7, #8]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d209      	bcs.n	8008afc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ae8:	4b13      	ldr	r3, [pc, #76]	@ (8008b38 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	4b0f      	ldr	r3, [pc, #60]	@ (8008b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	3304      	adds	r3, #4
 8008af2:	4619      	mov	r1, r3
 8008af4:	4610      	mov	r0, r2
 8008af6:	f7fe fdda 	bl	80076ae <vListInsert>
}
 8008afa:	e010      	b.n	8008b1e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008afc:	4b0f      	ldr	r3, [pc, #60]	@ (8008b3c <prvAddCurrentTaskToDelayedList+0xc4>)
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	4b0a      	ldr	r3, [pc, #40]	@ (8008b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	3304      	adds	r3, #4
 8008b06:	4619      	mov	r1, r3
 8008b08:	4610      	mov	r0, r2
 8008b0a:	f7fe fdd0 	bl	80076ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8008b40 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	68ba      	ldr	r2, [r7, #8]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d202      	bcs.n	8008b1e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008b18:	4a09      	ldr	r2, [pc, #36]	@ (8008b40 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	6013      	str	r3, [r2, #0]
}
 8008b1e:	bf00      	nop
 8008b20:	3710      	adds	r7, #16
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	20000a30 	.word	0x20000a30
 8008b2c:	2000092c 	.word	0x2000092c
 8008b30:	20000a34 	.word	0x20000a34
 8008b34:	20000a18 	.word	0x20000a18
 8008b38:	200009e8 	.word	0x200009e8
 8008b3c:	200009e4 	.word	0x200009e4
 8008b40:	20000a4c 	.word	0x20000a4c

08008b44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008b44:	b480      	push	{r7}
 8008b46:	b085      	sub	sp, #20
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	3b04      	subs	r3, #4
 8008b54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008b5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	3b04      	subs	r3, #4
 8008b62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	f023 0201 	bic.w	r2, r3, #1
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	3b04      	subs	r3, #4
 8008b72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b74:	4a0c      	ldr	r2, [pc, #48]	@ (8008ba8 <pxPortInitialiseStack+0x64>)
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	3b14      	subs	r3, #20
 8008b7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	3b04      	subs	r3, #4
 8008b8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f06f 0202 	mvn.w	r2, #2
 8008b92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	3b20      	subs	r3, #32
 8008b98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3714      	adds	r7, #20
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr
 8008ba8:	08008bad 	.word	0x08008bad

08008bac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008bac:	b480      	push	{r7}
 8008bae:	b085      	sub	sp, #20
 8008bb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008bb6:	4b13      	ldr	r3, [pc, #76]	@ (8008c04 <prvTaskExitError+0x58>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bbe:	d00b      	beq.n	8008bd8 <prvTaskExitError+0x2c>
	__asm volatile
 8008bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc4:	f383 8811 	msr	BASEPRI, r3
 8008bc8:	f3bf 8f6f 	isb	sy
 8008bcc:	f3bf 8f4f 	dsb	sy
 8008bd0:	60fb      	str	r3, [r7, #12]
}
 8008bd2:	bf00      	nop
 8008bd4:	bf00      	nop
 8008bd6:	e7fd      	b.n	8008bd4 <prvTaskExitError+0x28>
	__asm volatile
 8008bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bdc:	f383 8811 	msr	BASEPRI, r3
 8008be0:	f3bf 8f6f 	isb	sy
 8008be4:	f3bf 8f4f 	dsb	sy
 8008be8:	60bb      	str	r3, [r7, #8]
}
 8008bea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008bec:	bf00      	nop
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d0fc      	beq.n	8008bee <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008bf4:	bf00      	nop
 8008bf6:	bf00      	nop
 8008bf8:	3714      	adds	r7, #20
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr
 8008c02:	bf00      	nop
 8008c04:	2000040c 	.word	0x2000040c
	...

08008c10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008c10:	4b07      	ldr	r3, [pc, #28]	@ (8008c30 <pxCurrentTCBConst2>)
 8008c12:	6819      	ldr	r1, [r3, #0]
 8008c14:	6808      	ldr	r0, [r1, #0]
 8008c16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c1a:	f380 8809 	msr	PSP, r0
 8008c1e:	f3bf 8f6f 	isb	sy
 8008c22:	f04f 0000 	mov.w	r0, #0
 8008c26:	f380 8811 	msr	BASEPRI, r0
 8008c2a:	4770      	bx	lr
 8008c2c:	f3af 8000 	nop.w

08008c30 <pxCurrentTCBConst2>:
 8008c30:	2000092c 	.word	0x2000092c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c34:	bf00      	nop
 8008c36:	bf00      	nop

08008c38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008c38:	4808      	ldr	r0, [pc, #32]	@ (8008c5c <prvPortStartFirstTask+0x24>)
 8008c3a:	6800      	ldr	r0, [r0, #0]
 8008c3c:	6800      	ldr	r0, [r0, #0]
 8008c3e:	f380 8808 	msr	MSP, r0
 8008c42:	f04f 0000 	mov.w	r0, #0
 8008c46:	f380 8814 	msr	CONTROL, r0
 8008c4a:	b662      	cpsie	i
 8008c4c:	b661      	cpsie	f
 8008c4e:	f3bf 8f4f 	dsb	sy
 8008c52:	f3bf 8f6f 	isb	sy
 8008c56:	df00      	svc	0
 8008c58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008c5a:	bf00      	nop
 8008c5c:	e000ed08 	.word	0xe000ed08

08008c60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b086      	sub	sp, #24
 8008c64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c66:	4b47      	ldr	r3, [pc, #284]	@ (8008d84 <xPortStartScheduler+0x124>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a47      	ldr	r2, [pc, #284]	@ (8008d88 <xPortStartScheduler+0x128>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d10b      	bne.n	8008c88 <xPortStartScheduler+0x28>
	__asm volatile
 8008c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c74:	f383 8811 	msr	BASEPRI, r3
 8008c78:	f3bf 8f6f 	isb	sy
 8008c7c:	f3bf 8f4f 	dsb	sy
 8008c80:	613b      	str	r3, [r7, #16]
}
 8008c82:	bf00      	nop
 8008c84:	bf00      	nop
 8008c86:	e7fd      	b.n	8008c84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008c88:	4b3e      	ldr	r3, [pc, #248]	@ (8008d84 <xPortStartScheduler+0x124>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a3f      	ldr	r2, [pc, #252]	@ (8008d8c <xPortStartScheduler+0x12c>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d10b      	bne.n	8008caa <xPortStartScheduler+0x4a>
	__asm volatile
 8008c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c96:	f383 8811 	msr	BASEPRI, r3
 8008c9a:	f3bf 8f6f 	isb	sy
 8008c9e:	f3bf 8f4f 	dsb	sy
 8008ca2:	60fb      	str	r3, [r7, #12]
}
 8008ca4:	bf00      	nop
 8008ca6:	bf00      	nop
 8008ca8:	e7fd      	b.n	8008ca6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008caa:	4b39      	ldr	r3, [pc, #228]	@ (8008d90 <xPortStartScheduler+0x130>)
 8008cac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	781b      	ldrb	r3, [r3, #0]
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	22ff      	movs	r2, #255	@ 0xff
 8008cba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	781b      	ldrb	r3, [r3, #0]
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008cc4:	78fb      	ldrb	r3, [r7, #3]
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008ccc:	b2da      	uxtb	r2, r3
 8008cce:	4b31      	ldr	r3, [pc, #196]	@ (8008d94 <xPortStartScheduler+0x134>)
 8008cd0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008cd2:	4b31      	ldr	r3, [pc, #196]	@ (8008d98 <xPortStartScheduler+0x138>)
 8008cd4:	2207      	movs	r2, #7
 8008cd6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008cd8:	e009      	b.n	8008cee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008cda:	4b2f      	ldr	r3, [pc, #188]	@ (8008d98 <xPortStartScheduler+0x138>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	3b01      	subs	r3, #1
 8008ce0:	4a2d      	ldr	r2, [pc, #180]	@ (8008d98 <xPortStartScheduler+0x138>)
 8008ce2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008ce4:	78fb      	ldrb	r3, [r7, #3]
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	005b      	lsls	r3, r3, #1
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008cee:	78fb      	ldrb	r3, [r7, #3]
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cf6:	2b80      	cmp	r3, #128	@ 0x80
 8008cf8:	d0ef      	beq.n	8008cda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008cfa:	4b27      	ldr	r3, [pc, #156]	@ (8008d98 <xPortStartScheduler+0x138>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f1c3 0307 	rsb	r3, r3, #7
 8008d02:	2b04      	cmp	r3, #4
 8008d04:	d00b      	beq.n	8008d1e <xPortStartScheduler+0xbe>
	__asm volatile
 8008d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d0a:	f383 8811 	msr	BASEPRI, r3
 8008d0e:	f3bf 8f6f 	isb	sy
 8008d12:	f3bf 8f4f 	dsb	sy
 8008d16:	60bb      	str	r3, [r7, #8]
}
 8008d18:	bf00      	nop
 8008d1a:	bf00      	nop
 8008d1c:	e7fd      	b.n	8008d1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8008d98 <xPortStartScheduler+0x138>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	021b      	lsls	r3, r3, #8
 8008d24:	4a1c      	ldr	r2, [pc, #112]	@ (8008d98 <xPortStartScheduler+0x138>)
 8008d26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008d28:	4b1b      	ldr	r3, [pc, #108]	@ (8008d98 <xPortStartScheduler+0x138>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008d30:	4a19      	ldr	r2, [pc, #100]	@ (8008d98 <xPortStartScheduler+0x138>)
 8008d32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	b2da      	uxtb	r2, r3
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008d3c:	4b17      	ldr	r3, [pc, #92]	@ (8008d9c <xPortStartScheduler+0x13c>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a16      	ldr	r2, [pc, #88]	@ (8008d9c <xPortStartScheduler+0x13c>)
 8008d42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008d46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008d48:	4b14      	ldr	r3, [pc, #80]	@ (8008d9c <xPortStartScheduler+0x13c>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a13      	ldr	r2, [pc, #76]	@ (8008d9c <xPortStartScheduler+0x13c>)
 8008d4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008d52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008d54:	f000 f8da 	bl	8008f0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008d58:	4b11      	ldr	r3, [pc, #68]	@ (8008da0 <xPortStartScheduler+0x140>)
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008d5e:	f000 f8f9 	bl	8008f54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008d62:	4b10      	ldr	r3, [pc, #64]	@ (8008da4 <xPortStartScheduler+0x144>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a0f      	ldr	r2, [pc, #60]	@ (8008da4 <xPortStartScheduler+0x144>)
 8008d68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008d6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d6e:	f7ff ff63 	bl	8008c38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008d72:	f7ff fb19 	bl	80083a8 <vTaskSwitchContext>
	prvTaskExitError();
 8008d76:	f7ff ff19 	bl	8008bac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008d7a:	2300      	movs	r3, #0
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3718      	adds	r7, #24
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	e000ed00 	.word	0xe000ed00
 8008d88:	410fc271 	.word	0x410fc271
 8008d8c:	410fc270 	.word	0x410fc270
 8008d90:	e000e400 	.word	0xe000e400
 8008d94:	20000a58 	.word	0x20000a58
 8008d98:	20000a5c 	.word	0x20000a5c
 8008d9c:	e000ed20 	.word	0xe000ed20
 8008da0:	2000040c 	.word	0x2000040c
 8008da4:	e000ef34 	.word	0xe000ef34

08008da8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008da8:	b480      	push	{r7}
 8008daa:	b083      	sub	sp, #12
 8008dac:	af00      	add	r7, sp, #0
	__asm volatile
 8008dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db2:	f383 8811 	msr	BASEPRI, r3
 8008db6:	f3bf 8f6f 	isb	sy
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	607b      	str	r3, [r7, #4]
}
 8008dc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008dc2:	4b10      	ldr	r3, [pc, #64]	@ (8008e04 <vPortEnterCritical+0x5c>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	3301      	adds	r3, #1
 8008dc8:	4a0e      	ldr	r2, [pc, #56]	@ (8008e04 <vPortEnterCritical+0x5c>)
 8008dca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8008e04 <vPortEnterCritical+0x5c>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2b01      	cmp	r3, #1
 8008dd2:	d110      	bne.n	8008df6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8008e08 <vPortEnterCritical+0x60>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d00b      	beq.n	8008df6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	603b      	str	r3, [r7, #0]
}
 8008df0:	bf00      	nop
 8008df2:	bf00      	nop
 8008df4:	e7fd      	b.n	8008df2 <vPortEnterCritical+0x4a>
	}
}
 8008df6:	bf00      	nop
 8008df8:	370c      	adds	r7, #12
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e00:	4770      	bx	lr
 8008e02:	bf00      	nop
 8008e04:	2000040c 	.word	0x2000040c
 8008e08:	e000ed04 	.word	0xe000ed04

08008e0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008e12:	4b12      	ldr	r3, [pc, #72]	@ (8008e5c <vPortExitCritical+0x50>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d10b      	bne.n	8008e32 <vPortExitCritical+0x26>
	__asm volatile
 8008e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e1e:	f383 8811 	msr	BASEPRI, r3
 8008e22:	f3bf 8f6f 	isb	sy
 8008e26:	f3bf 8f4f 	dsb	sy
 8008e2a:	607b      	str	r3, [r7, #4]
}
 8008e2c:	bf00      	nop
 8008e2e:	bf00      	nop
 8008e30:	e7fd      	b.n	8008e2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008e32:	4b0a      	ldr	r3, [pc, #40]	@ (8008e5c <vPortExitCritical+0x50>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	3b01      	subs	r3, #1
 8008e38:	4a08      	ldr	r2, [pc, #32]	@ (8008e5c <vPortExitCritical+0x50>)
 8008e3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008e3c:	4b07      	ldr	r3, [pc, #28]	@ (8008e5c <vPortExitCritical+0x50>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d105      	bne.n	8008e50 <vPortExitCritical+0x44>
 8008e44:	2300      	movs	r3, #0
 8008e46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	f383 8811 	msr	BASEPRI, r3
}
 8008e4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008e50:	bf00      	nop
 8008e52:	370c      	adds	r7, #12
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr
 8008e5c:	2000040c 	.word	0x2000040c

08008e60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e60:	f3ef 8009 	mrs	r0, PSP
 8008e64:	f3bf 8f6f 	isb	sy
 8008e68:	4b15      	ldr	r3, [pc, #84]	@ (8008ec0 <pxCurrentTCBConst>)
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	f01e 0f10 	tst.w	lr, #16
 8008e70:	bf08      	it	eq
 8008e72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008e76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e7a:	6010      	str	r0, [r2, #0]
 8008e7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008e80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008e84:	f380 8811 	msr	BASEPRI, r0
 8008e88:	f3bf 8f4f 	dsb	sy
 8008e8c:	f3bf 8f6f 	isb	sy
 8008e90:	f7ff fa8a 	bl	80083a8 <vTaskSwitchContext>
 8008e94:	f04f 0000 	mov.w	r0, #0
 8008e98:	f380 8811 	msr	BASEPRI, r0
 8008e9c:	bc09      	pop	{r0, r3}
 8008e9e:	6819      	ldr	r1, [r3, #0]
 8008ea0:	6808      	ldr	r0, [r1, #0]
 8008ea2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ea6:	f01e 0f10 	tst.w	lr, #16
 8008eaa:	bf08      	it	eq
 8008eac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008eb0:	f380 8809 	msr	PSP, r0
 8008eb4:	f3bf 8f6f 	isb	sy
 8008eb8:	4770      	bx	lr
 8008eba:	bf00      	nop
 8008ebc:	f3af 8000 	nop.w

08008ec0 <pxCurrentTCBConst>:
 8008ec0:	2000092c 	.word	0x2000092c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ec4:	bf00      	nop
 8008ec6:	bf00      	nop

08008ec8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
	__asm volatile
 8008ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	607b      	str	r3, [r7, #4]
}
 8008ee0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ee2:	f7ff f9a7 	bl	8008234 <xTaskIncrementTick>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d003      	beq.n	8008ef4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008eec:	4b06      	ldr	r3, [pc, #24]	@ (8008f08 <SysTick_Handler+0x40>)
 8008eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ef2:	601a      	str	r2, [r3, #0]
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	f383 8811 	msr	BASEPRI, r3
}
 8008efe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008f00:	bf00      	nop
 8008f02:	3708      	adds	r7, #8
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}
 8008f08:	e000ed04 	.word	0xe000ed04

08008f0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008f10:	4b0b      	ldr	r3, [pc, #44]	@ (8008f40 <vPortSetupTimerInterrupt+0x34>)
 8008f12:	2200      	movs	r2, #0
 8008f14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008f16:	4b0b      	ldr	r3, [pc, #44]	@ (8008f44 <vPortSetupTimerInterrupt+0x38>)
 8008f18:	2200      	movs	r2, #0
 8008f1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8008f48 <vPortSetupTimerInterrupt+0x3c>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a0a      	ldr	r2, [pc, #40]	@ (8008f4c <vPortSetupTimerInterrupt+0x40>)
 8008f22:	fba2 2303 	umull	r2, r3, r2, r3
 8008f26:	099b      	lsrs	r3, r3, #6
 8008f28:	4a09      	ldr	r2, [pc, #36]	@ (8008f50 <vPortSetupTimerInterrupt+0x44>)
 8008f2a:	3b01      	subs	r3, #1
 8008f2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008f2e:	4b04      	ldr	r3, [pc, #16]	@ (8008f40 <vPortSetupTimerInterrupt+0x34>)
 8008f30:	2207      	movs	r2, #7
 8008f32:	601a      	str	r2, [r3, #0]
}
 8008f34:	bf00      	nop
 8008f36:	46bd      	mov	sp, r7
 8008f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3c:	4770      	bx	lr
 8008f3e:	bf00      	nop
 8008f40:	e000e010 	.word	0xe000e010
 8008f44:	e000e018 	.word	0xe000e018
 8008f48:	20000400 	.word	0x20000400
 8008f4c:	10624dd3 	.word	0x10624dd3
 8008f50:	e000e014 	.word	0xe000e014

08008f54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008f54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008f64 <vPortEnableVFP+0x10>
 8008f58:	6801      	ldr	r1, [r0, #0]
 8008f5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008f5e:	6001      	str	r1, [r0, #0]
 8008f60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008f62:	bf00      	nop
 8008f64:	e000ed88 	.word	0xe000ed88

08008f68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008f68:	b480      	push	{r7}
 8008f6a:	b085      	sub	sp, #20
 8008f6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008f6e:	f3ef 8305 	mrs	r3, IPSR
 8008f72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2b0f      	cmp	r3, #15
 8008f78:	d915      	bls.n	8008fa6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008f7a:	4a18      	ldr	r2, [pc, #96]	@ (8008fdc <vPortValidateInterruptPriority+0x74>)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	4413      	add	r3, r2
 8008f80:	781b      	ldrb	r3, [r3, #0]
 8008f82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008f84:	4b16      	ldr	r3, [pc, #88]	@ (8008fe0 <vPortValidateInterruptPriority+0x78>)
 8008f86:	781b      	ldrb	r3, [r3, #0]
 8008f88:	7afa      	ldrb	r2, [r7, #11]
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d20b      	bcs.n	8008fa6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f92:	f383 8811 	msr	BASEPRI, r3
 8008f96:	f3bf 8f6f 	isb	sy
 8008f9a:	f3bf 8f4f 	dsb	sy
 8008f9e:	607b      	str	r3, [r7, #4]
}
 8008fa0:	bf00      	nop
 8008fa2:	bf00      	nop
 8008fa4:	e7fd      	b.n	8008fa2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8008fe4 <vPortValidateInterruptPriority+0x7c>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008fae:	4b0e      	ldr	r3, [pc, #56]	@ (8008fe8 <vPortValidateInterruptPriority+0x80>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	429a      	cmp	r2, r3
 8008fb4:	d90b      	bls.n	8008fce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fba:	f383 8811 	msr	BASEPRI, r3
 8008fbe:	f3bf 8f6f 	isb	sy
 8008fc2:	f3bf 8f4f 	dsb	sy
 8008fc6:	603b      	str	r3, [r7, #0]
}
 8008fc8:	bf00      	nop
 8008fca:	bf00      	nop
 8008fcc:	e7fd      	b.n	8008fca <vPortValidateInterruptPriority+0x62>
	}
 8008fce:	bf00      	nop
 8008fd0:	3714      	adds	r7, #20
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd8:	4770      	bx	lr
 8008fda:	bf00      	nop
 8008fdc:	e000e3f0 	.word	0xe000e3f0
 8008fe0:	20000a58 	.word	0x20000a58
 8008fe4:	e000ed0c 	.word	0xe000ed0c
 8008fe8:	20000a5c 	.word	0x20000a5c

08008fec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b08a      	sub	sp, #40	@ 0x28
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ff8:	f7ff f870 	bl	80080dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ffc:	4b5c      	ldr	r3, [pc, #368]	@ (8009170 <pvPortMalloc+0x184>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d101      	bne.n	8009008 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009004:	f000 f924 	bl	8009250 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009008:	4b5a      	ldr	r3, [pc, #360]	@ (8009174 <pvPortMalloc+0x188>)
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	4013      	ands	r3, r2
 8009010:	2b00      	cmp	r3, #0
 8009012:	f040 8095 	bne.w	8009140 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d01e      	beq.n	800905a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800901c:	2208      	movs	r2, #8
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	4413      	add	r3, r2
 8009022:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f003 0307 	and.w	r3, r3, #7
 800902a:	2b00      	cmp	r3, #0
 800902c:	d015      	beq.n	800905a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f023 0307 	bic.w	r3, r3, #7
 8009034:	3308      	adds	r3, #8
 8009036:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f003 0307 	and.w	r3, r3, #7
 800903e:	2b00      	cmp	r3, #0
 8009040:	d00b      	beq.n	800905a <pvPortMalloc+0x6e>
	__asm volatile
 8009042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009046:	f383 8811 	msr	BASEPRI, r3
 800904a:	f3bf 8f6f 	isb	sy
 800904e:	f3bf 8f4f 	dsb	sy
 8009052:	617b      	str	r3, [r7, #20]
}
 8009054:	bf00      	nop
 8009056:	bf00      	nop
 8009058:	e7fd      	b.n	8009056 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d06f      	beq.n	8009140 <pvPortMalloc+0x154>
 8009060:	4b45      	ldr	r3, [pc, #276]	@ (8009178 <pvPortMalloc+0x18c>)
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	687a      	ldr	r2, [r7, #4]
 8009066:	429a      	cmp	r2, r3
 8009068:	d86a      	bhi.n	8009140 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800906a:	4b44      	ldr	r3, [pc, #272]	@ (800917c <pvPortMalloc+0x190>)
 800906c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800906e:	4b43      	ldr	r3, [pc, #268]	@ (800917c <pvPortMalloc+0x190>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009074:	e004      	b.n	8009080 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009078:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800907a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	687a      	ldr	r2, [r7, #4]
 8009086:	429a      	cmp	r2, r3
 8009088:	d903      	bls.n	8009092 <pvPortMalloc+0xa6>
 800908a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d1f1      	bne.n	8009076 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009092:	4b37      	ldr	r3, [pc, #220]	@ (8009170 <pvPortMalloc+0x184>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009098:	429a      	cmp	r2, r3
 800909a:	d051      	beq.n	8009140 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800909c:	6a3b      	ldr	r3, [r7, #32]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2208      	movs	r2, #8
 80090a2:	4413      	add	r3, r2
 80090a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80090a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a8:	681a      	ldr	r2, [r3, #0]
 80090aa:	6a3b      	ldr	r3, [r7, #32]
 80090ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80090ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b0:	685a      	ldr	r2, [r3, #4]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	1ad2      	subs	r2, r2, r3
 80090b6:	2308      	movs	r3, #8
 80090b8:	005b      	lsls	r3, r3, #1
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d920      	bls.n	8009100 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80090be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	4413      	add	r3, r2
 80090c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090c6:	69bb      	ldr	r3, [r7, #24]
 80090c8:	f003 0307 	and.w	r3, r3, #7
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d00b      	beq.n	80090e8 <pvPortMalloc+0xfc>
	__asm volatile
 80090d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090d4:	f383 8811 	msr	BASEPRI, r3
 80090d8:	f3bf 8f6f 	isb	sy
 80090dc:	f3bf 8f4f 	dsb	sy
 80090e0:	613b      	str	r3, [r7, #16]
}
 80090e2:	bf00      	nop
 80090e4:	bf00      	nop
 80090e6:	e7fd      	b.n	80090e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80090e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ea:	685a      	ldr	r2, [r3, #4]
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	1ad2      	subs	r2, r2, r3
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80090f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80090fa:	69b8      	ldr	r0, [r7, #24]
 80090fc:	f000 f90a 	bl	8009314 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009100:	4b1d      	ldr	r3, [pc, #116]	@ (8009178 <pvPortMalloc+0x18c>)
 8009102:	681a      	ldr	r2, [r3, #0]
 8009104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	1ad3      	subs	r3, r2, r3
 800910a:	4a1b      	ldr	r2, [pc, #108]	@ (8009178 <pvPortMalloc+0x18c>)
 800910c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800910e:	4b1a      	ldr	r3, [pc, #104]	@ (8009178 <pvPortMalloc+0x18c>)
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	4b1b      	ldr	r3, [pc, #108]	@ (8009180 <pvPortMalloc+0x194>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	429a      	cmp	r2, r3
 8009118:	d203      	bcs.n	8009122 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800911a:	4b17      	ldr	r3, [pc, #92]	@ (8009178 <pvPortMalloc+0x18c>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	4a18      	ldr	r2, [pc, #96]	@ (8009180 <pvPortMalloc+0x194>)
 8009120:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009124:	685a      	ldr	r2, [r3, #4]
 8009126:	4b13      	ldr	r3, [pc, #76]	@ (8009174 <pvPortMalloc+0x188>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	431a      	orrs	r2, r3
 800912c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800912e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009132:	2200      	movs	r2, #0
 8009134:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009136:	4b13      	ldr	r3, [pc, #76]	@ (8009184 <pvPortMalloc+0x198>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	3301      	adds	r3, #1
 800913c:	4a11      	ldr	r2, [pc, #68]	@ (8009184 <pvPortMalloc+0x198>)
 800913e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009140:	f7fe ffda 	bl	80080f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	f003 0307 	and.w	r3, r3, #7
 800914a:	2b00      	cmp	r3, #0
 800914c:	d00b      	beq.n	8009166 <pvPortMalloc+0x17a>
	__asm volatile
 800914e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009152:	f383 8811 	msr	BASEPRI, r3
 8009156:	f3bf 8f6f 	isb	sy
 800915a:	f3bf 8f4f 	dsb	sy
 800915e:	60fb      	str	r3, [r7, #12]
}
 8009160:	bf00      	nop
 8009162:	bf00      	nop
 8009164:	e7fd      	b.n	8009162 <pvPortMalloc+0x176>
	return pvReturn;
 8009166:	69fb      	ldr	r3, [r7, #28]
}
 8009168:	4618      	mov	r0, r3
 800916a:	3728      	adds	r7, #40	@ 0x28
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}
 8009170:	200077c8 	.word	0x200077c8
 8009174:	200077dc 	.word	0x200077dc
 8009178:	200077cc 	.word	0x200077cc
 800917c:	200077c0 	.word	0x200077c0
 8009180:	200077d0 	.word	0x200077d0
 8009184:	200077d4 	.word	0x200077d4

08009188 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b086      	sub	sp, #24
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d04f      	beq.n	800923a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800919a:	2308      	movs	r3, #8
 800919c:	425b      	negs	r3, r3
 800919e:	697a      	ldr	r2, [r7, #20]
 80091a0:	4413      	add	r3, r2
 80091a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80091a4:	697b      	ldr	r3, [r7, #20]
 80091a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	685a      	ldr	r2, [r3, #4]
 80091ac:	4b25      	ldr	r3, [pc, #148]	@ (8009244 <vPortFree+0xbc>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4013      	ands	r3, r2
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d10b      	bne.n	80091ce <vPortFree+0x46>
	__asm volatile
 80091b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ba:	f383 8811 	msr	BASEPRI, r3
 80091be:	f3bf 8f6f 	isb	sy
 80091c2:	f3bf 8f4f 	dsb	sy
 80091c6:	60fb      	str	r3, [r7, #12]
}
 80091c8:	bf00      	nop
 80091ca:	bf00      	nop
 80091cc:	e7fd      	b.n	80091ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00b      	beq.n	80091ee <vPortFree+0x66>
	__asm volatile
 80091d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091da:	f383 8811 	msr	BASEPRI, r3
 80091de:	f3bf 8f6f 	isb	sy
 80091e2:	f3bf 8f4f 	dsb	sy
 80091e6:	60bb      	str	r3, [r7, #8]
}
 80091e8:	bf00      	nop
 80091ea:	bf00      	nop
 80091ec:	e7fd      	b.n	80091ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	685a      	ldr	r2, [r3, #4]
 80091f2:	4b14      	ldr	r3, [pc, #80]	@ (8009244 <vPortFree+0xbc>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4013      	ands	r3, r2
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d01e      	beq.n	800923a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d11a      	bne.n	800923a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	685a      	ldr	r2, [r3, #4]
 8009208:	4b0e      	ldr	r3, [pc, #56]	@ (8009244 <vPortFree+0xbc>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	43db      	mvns	r3, r3
 800920e:	401a      	ands	r2, r3
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009214:	f7fe ff62 	bl	80080dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	685a      	ldr	r2, [r3, #4]
 800921c:	4b0a      	ldr	r3, [pc, #40]	@ (8009248 <vPortFree+0xc0>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4413      	add	r3, r2
 8009222:	4a09      	ldr	r2, [pc, #36]	@ (8009248 <vPortFree+0xc0>)
 8009224:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009226:	6938      	ldr	r0, [r7, #16]
 8009228:	f000 f874 	bl	8009314 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800922c:	4b07      	ldr	r3, [pc, #28]	@ (800924c <vPortFree+0xc4>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	3301      	adds	r3, #1
 8009232:	4a06      	ldr	r2, [pc, #24]	@ (800924c <vPortFree+0xc4>)
 8009234:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009236:	f7fe ff5f 	bl	80080f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800923a:	bf00      	nop
 800923c:	3718      	adds	r7, #24
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	200077dc 	.word	0x200077dc
 8009248:	200077cc 	.word	0x200077cc
 800924c:	200077d8 	.word	0x200077d8

08009250 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009250:	b480      	push	{r7}
 8009252:	b085      	sub	sp, #20
 8009254:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009256:	f646 5360 	movw	r3, #28000	@ 0x6d60
 800925a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800925c:	4b27      	ldr	r3, [pc, #156]	@ (80092fc <prvHeapInit+0xac>)
 800925e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f003 0307 	and.w	r3, r3, #7
 8009266:	2b00      	cmp	r3, #0
 8009268:	d00c      	beq.n	8009284 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	3307      	adds	r3, #7
 800926e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f023 0307 	bic.w	r3, r3, #7
 8009276:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009278:	68ba      	ldr	r2, [r7, #8]
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	4a1f      	ldr	r2, [pc, #124]	@ (80092fc <prvHeapInit+0xac>)
 8009280:	4413      	add	r3, r2
 8009282:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009288:	4a1d      	ldr	r2, [pc, #116]	@ (8009300 <prvHeapInit+0xb0>)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800928e:	4b1c      	ldr	r3, [pc, #112]	@ (8009300 <prvHeapInit+0xb0>)
 8009290:	2200      	movs	r2, #0
 8009292:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	68ba      	ldr	r2, [r7, #8]
 8009298:	4413      	add	r3, r2
 800929a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800929c:	2208      	movs	r2, #8
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	1a9b      	subs	r3, r3, r2
 80092a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f023 0307 	bic.w	r3, r3, #7
 80092aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	4a15      	ldr	r2, [pc, #84]	@ (8009304 <prvHeapInit+0xb4>)
 80092b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80092b2:	4b14      	ldr	r3, [pc, #80]	@ (8009304 <prvHeapInit+0xb4>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	2200      	movs	r2, #0
 80092b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80092ba:	4b12      	ldr	r3, [pc, #72]	@ (8009304 <prvHeapInit+0xb4>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	2200      	movs	r2, #0
 80092c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	68fa      	ldr	r2, [r7, #12]
 80092ca:	1ad2      	subs	r2, r2, r3
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80092d0:	4b0c      	ldr	r3, [pc, #48]	@ (8009304 <prvHeapInit+0xb4>)
 80092d2:	681a      	ldr	r2, [r3, #0]
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	4a0a      	ldr	r2, [pc, #40]	@ (8009308 <prvHeapInit+0xb8>)
 80092de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	4a09      	ldr	r2, [pc, #36]	@ (800930c <prvHeapInit+0xbc>)
 80092e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80092e8:	4b09      	ldr	r3, [pc, #36]	@ (8009310 <prvHeapInit+0xc0>)
 80092ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80092ee:	601a      	str	r2, [r3, #0]
}
 80092f0:	bf00      	nop
 80092f2:	3714      	adds	r7, #20
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr
 80092fc:	20000a60 	.word	0x20000a60
 8009300:	200077c0 	.word	0x200077c0
 8009304:	200077c8 	.word	0x200077c8
 8009308:	200077d0 	.word	0x200077d0
 800930c:	200077cc 	.word	0x200077cc
 8009310:	200077dc 	.word	0x200077dc

08009314 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009314:	b480      	push	{r7}
 8009316:	b085      	sub	sp, #20
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800931c:	4b28      	ldr	r3, [pc, #160]	@ (80093c0 <prvInsertBlockIntoFreeList+0xac>)
 800931e:	60fb      	str	r3, [r7, #12]
 8009320:	e002      	b.n	8009328 <prvInsertBlockIntoFreeList+0x14>
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	60fb      	str	r3, [r7, #12]
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	687a      	ldr	r2, [r7, #4]
 800932e:	429a      	cmp	r2, r3
 8009330:	d8f7      	bhi.n	8009322 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	68ba      	ldr	r2, [r7, #8]
 800933c:	4413      	add	r3, r2
 800933e:	687a      	ldr	r2, [r7, #4]
 8009340:	429a      	cmp	r2, r3
 8009342:	d108      	bne.n	8009356 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	685a      	ldr	r2, [r3, #4]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	685b      	ldr	r3, [r3, #4]
 800934c:	441a      	add	r2, r3
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	68ba      	ldr	r2, [r7, #8]
 8009360:	441a      	add	r2, r3
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	429a      	cmp	r2, r3
 8009368:	d118      	bne.n	800939c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	4b15      	ldr	r3, [pc, #84]	@ (80093c4 <prvInsertBlockIntoFreeList+0xb0>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	429a      	cmp	r2, r3
 8009374:	d00d      	beq.n	8009392 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	685a      	ldr	r2, [r3, #4]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	685b      	ldr	r3, [r3, #4]
 8009380:	441a      	add	r2, r3
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	601a      	str	r2, [r3, #0]
 8009390:	e008      	b.n	80093a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009392:	4b0c      	ldr	r3, [pc, #48]	@ (80093c4 <prvInsertBlockIntoFreeList+0xb0>)
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	601a      	str	r2, [r3, #0]
 800939a:	e003      	b.n	80093a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681a      	ldr	r2, [r3, #0]
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80093a4:	68fa      	ldr	r2, [r7, #12]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d002      	beq.n	80093b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80093b2:	bf00      	nop
 80093b4:	3714      	adds	r7, #20
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop
 80093c0:	200077c0 	.word	0x200077c0
 80093c4:	200077c8 	.word	0x200077c8

080093c8 <arm_cfft_radix8by2_f32>:
 80093c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093cc:	ed2d 8b08 	vpush	{d8-d11}
 80093d0:	4607      	mov	r7, r0
 80093d2:	4608      	mov	r0, r1
 80093d4:	f8b7 c000 	ldrh.w	ip, [r7]
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	ea4f 015c 	mov.w	r1, ip, lsr #1
 80093de:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 80093e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80093e6:	f000 80b0 	beq.w	800954a <arm_cfft_radix8by2_f32+0x182>
 80093ea:	008c      	lsls	r4, r1, #2
 80093ec:	3410      	adds	r4, #16
 80093ee:	f100 0310 	add.w	r3, r0, #16
 80093f2:	1906      	adds	r6, r0, r4
 80093f4:	3210      	adds	r2, #16
 80093f6:	4444      	add	r4, r8
 80093f8:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 80093fc:	f108 0510 	add.w	r5, r8, #16
 8009400:	ed15 2a04 	vldr	s4, [r5, #-16]
 8009404:	ed55 2a03 	vldr	s5, [r5, #-12]
 8009408:	ed54 4a04 	vldr	s9, [r4, #-16]
 800940c:	ed14 4a03 	vldr	s8, [r4, #-12]
 8009410:	ed14 6a02 	vldr	s12, [r4, #-8]
 8009414:	ed54 5a01 	vldr	s11, [r4, #-4]
 8009418:	ed53 3a04 	vldr	s7, [r3, #-16]
 800941c:	ed15 0a02 	vldr	s0, [r5, #-8]
 8009420:	ed55 0a01 	vldr	s1, [r5, #-4]
 8009424:	ed56 6a04 	vldr	s13, [r6, #-16]
 8009428:	ed16 3a03 	vldr	s6, [r6, #-12]
 800942c:	ed13 7a03 	vldr	s14, [r3, #-12]
 8009430:	ed13 5a02 	vldr	s10, [r3, #-8]
 8009434:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009438:	ed16 1a02 	vldr	s2, [r6, #-8]
 800943c:	ed56 1a01 	vldr	s3, [r6, #-4]
 8009440:	ee73 ba82 	vadd.f32	s23, s7, s4
 8009444:	ee37 ba22 	vadd.f32	s22, s14, s5
 8009448:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800944c:	ee33 9a04 	vadd.f32	s18, s6, s8
 8009450:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8009454:	ee75 aa00 	vadd.f32	s21, s10, s0
 8009458:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800945c:	ee71 8a06 	vadd.f32	s17, s2, s12
 8009460:	ed43 ba04 	vstr	s23, [r3, #-16]
 8009464:	ed03 ba03 	vstr	s22, [r3, #-12]
 8009468:	ed43 aa02 	vstr	s21, [r3, #-8]
 800946c:	ed03 aa01 	vstr	s20, [r3, #-4]
 8009470:	ed06 8a01 	vstr	s16, [r6, #-4]
 8009474:	ed46 9a04 	vstr	s19, [r6, #-16]
 8009478:	ed06 9a03 	vstr	s18, [r6, #-12]
 800947c:	ed46 8a02 	vstr	s17, [r6, #-8]
 8009480:	ee37 7a62 	vsub.f32	s14, s14, s5
 8009484:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8009488:	ee34 4a43 	vsub.f32	s8, s8, s6
 800948c:	ed52 6a03 	vldr	s13, [r2, #-12]
 8009490:	ed12 3a04 	vldr	s6, [r2, #-16]
 8009494:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8009498:	ee27 8a26 	vmul.f32	s16, s14, s13
 800949c:	ee64 2aa6 	vmul.f32	s5, s9, s13
 80094a0:	ee23 2a83 	vmul.f32	s4, s7, s6
 80094a4:	ee64 4a83 	vmul.f32	s9, s9, s6
 80094a8:	ee63 3aa6 	vmul.f32	s7, s7, s13
 80094ac:	ee27 7a03 	vmul.f32	s14, s14, s6
 80094b0:	ee64 6a26 	vmul.f32	s13, s8, s13
 80094b4:	ee24 4a03 	vmul.f32	s8, s8, s6
 80094b8:	ee37 7a63 	vsub.f32	s14, s14, s7
 80094bc:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80094c0:	ee32 4ac4 	vsub.f32	s8, s5, s8
 80094c4:	ee32 3a08 	vadd.f32	s6, s4, s16
 80094c8:	ed05 7a03 	vstr	s14, [r5, #-12]
 80094cc:	ed05 3a04 	vstr	s6, [r5, #-16]
 80094d0:	ed04 4a04 	vstr	s8, [r4, #-16]
 80094d4:	ed44 6a03 	vstr	s13, [r4, #-12]
 80094d8:	ed12 7a01 	vldr	s14, [r2, #-4]
 80094dc:	ee76 6a41 	vsub.f32	s13, s12, s2
 80094e0:	ee35 5a40 	vsub.f32	s10, s10, s0
 80094e4:	ee35 6ae1 	vsub.f32	s12, s11, s3
 80094e8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80094ec:	ed52 5a02 	vldr	s11, [r2, #-8]
 80094f0:	ee67 3a87 	vmul.f32	s7, s15, s14
 80094f4:	ee66 4a87 	vmul.f32	s9, s13, s14
 80094f8:	ee25 4a25 	vmul.f32	s8, s10, s11
 80094fc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009500:	ee25 5a07 	vmul.f32	s10, s10, s14
 8009504:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8009508:	ee26 7a07 	vmul.f32	s14, s12, s14
 800950c:	ee26 6a25 	vmul.f32	s12, s12, s11
 8009510:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8009514:	ee74 5a23 	vadd.f32	s11, s8, s7
 8009518:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800951c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009520:	3310      	adds	r3, #16
 8009522:	4563      	cmp	r3, ip
 8009524:	ed45 5a02 	vstr	s11, [r5, #-8]
 8009528:	f106 0610 	add.w	r6, r6, #16
 800952c:	ed45 7a01 	vstr	s15, [r5, #-4]
 8009530:	f102 0210 	add.w	r2, r2, #16
 8009534:	ed04 6a02 	vstr	s12, [r4, #-8]
 8009538:	ed04 7a01 	vstr	s14, [r4, #-4]
 800953c:	f105 0510 	add.w	r5, r5, #16
 8009540:	f104 0410 	add.w	r4, r4, #16
 8009544:	f47f af5c 	bne.w	8009400 <arm_cfft_radix8by2_f32+0x38>
 8009548:	687a      	ldr	r2, [r7, #4]
 800954a:	b28c      	uxth	r4, r1
 800954c:	4621      	mov	r1, r4
 800954e:	2302      	movs	r3, #2
 8009550:	f000 fc60 	bl	8009e14 <arm_radix8_butterfly_f32>
 8009554:	ecbd 8b08 	vpop	{d8-d11}
 8009558:	4621      	mov	r1, r4
 800955a:	687a      	ldr	r2, [r7, #4]
 800955c:	4640      	mov	r0, r8
 800955e:	2302      	movs	r3, #2
 8009560:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009564:	f000 bc56 	b.w	8009e14 <arm_radix8_butterfly_f32>

08009568 <arm_cfft_radix8by4_f32>:
 8009568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800956c:	ed2d 8b0a 	vpush	{d8-d12}
 8009570:	b08d      	sub	sp, #52	@ 0x34
 8009572:	460d      	mov	r5, r1
 8009574:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009576:	8801      	ldrh	r1, [r0, #0]
 8009578:	6842      	ldr	r2, [r0, #4]
 800957a:	900a      	str	r0, [sp, #40]	@ 0x28
 800957c:	0849      	lsrs	r1, r1, #1
 800957e:	008b      	lsls	r3, r1, #2
 8009580:	18ee      	adds	r6, r5, r3
 8009582:	18f0      	adds	r0, r6, r3
 8009584:	edd0 5a00 	vldr	s11, [r0]
 8009588:	edd5 7a00 	vldr	s15, [r5]
 800958c:	ed96 7a00 	vldr	s14, [r6]
 8009590:	edd0 3a01 	vldr	s7, [r0, #4]
 8009594:	ed96 4a01 	vldr	s8, [r6, #4]
 8009598:	ed95 5a01 	vldr	s10, [r5, #4]
 800959c:	9008      	str	r0, [sp, #32]
 800959e:	ee37 6aa5 	vadd.f32	s12, s15, s11
 80095a2:	18c7      	adds	r7, r0, r3
 80095a4:	edd7 4a00 	vldr	s9, [r7]
 80095a8:	ed97 3a01 	vldr	s6, [r7, #4]
 80095ac:	9701      	str	r7, [sp, #4]
 80095ae:	ee77 6a06 	vadd.f32	s13, s14, s12
 80095b2:	462c      	mov	r4, r5
 80095b4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80095b8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80095bc:	ee16 ca90 	vmov	ip, s13
 80095c0:	f844 cb08 	str.w	ip, [r4], #8
 80095c4:	ee75 6a23 	vadd.f32	s13, s10, s7
 80095c8:	edd6 5a01 	vldr	s11, [r6, #4]
 80095cc:	edd7 2a01 	vldr	s5, [r7, #4]
 80095d0:	9404      	str	r4, [sp, #16]
 80095d2:	ee35 5a63 	vsub.f32	s10, s10, s7
 80095d6:	ee74 3a27 	vadd.f32	s7, s8, s15
 80095da:	ee36 6a47 	vsub.f32	s12, s12, s14
 80095de:	ee76 5aa5 	vadd.f32	s11, s13, s11
 80095e2:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80095e6:	0849      	lsrs	r1, r1, #1
 80095e8:	f102 0e08 	add.w	lr, r2, #8
 80095ec:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80095f0:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80095f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80095f6:	ee35 4a47 	vsub.f32	s8, s10, s14
 80095fa:	f1a1 0902 	sub.w	r9, r1, #2
 80095fe:	f8cd e00c 	str.w	lr, [sp, #12]
 8009602:	4631      	mov	r1, r6
 8009604:	ee13 ea90 	vmov	lr, s7
 8009608:	ee36 6a64 	vsub.f32	s12, s12, s9
 800960c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8009610:	4604      	mov	r4, r0
 8009612:	edc5 5a01 	vstr	s11, [r5, #4]
 8009616:	ee37 7a05 	vadd.f32	s14, s14, s10
 800961a:	f841 eb08 	str.w	lr, [r1], #8
 800961e:	ee34 5a24 	vadd.f32	s10, s8, s9
 8009622:	ee16 ea10 	vmov	lr, s12
 8009626:	ed86 5a01 	vstr	s10, [r6, #4]
 800962a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800962e:	f844 eb08 	str.w	lr, [r4], #8
 8009632:	ee77 7a83 	vadd.f32	s15, s15, s6
 8009636:	edc0 6a01 	vstr	s13, [r0, #4]
 800963a:	9405      	str	r4, [sp, #20]
 800963c:	4604      	mov	r4, r0
 800963e:	ee17 0a90 	vmov	r0, s15
 8009642:	9106      	str	r1, [sp, #24]
 8009644:	ee37 7a64 	vsub.f32	s14, s14, s9
 8009648:	f102 0110 	add.w	r1, r2, #16
 800964c:	46bc      	mov	ip, r7
 800964e:	9100      	str	r1, [sp, #0]
 8009650:	f847 0b08 	str.w	r0, [r7], #8
 8009654:	f102 0118 	add.w	r1, r2, #24
 8009658:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800965c:	9102      	str	r1, [sp, #8]
 800965e:	ed8c 7a01 	vstr	s14, [ip, #4]
 8009662:	9007      	str	r0, [sp, #28]
 8009664:	f000 8134 	beq.w	80098d0 <arm_cfft_radix8by4_f32+0x368>
 8009668:	f102 0920 	add.w	r9, r2, #32
 800966c:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 8009670:	9a01      	ldr	r2, [sp, #4]
 8009672:	f8dd a000 	ldr.w	sl, [sp]
 8009676:	3b0c      	subs	r3, #12
 8009678:	4683      	mov	fp, r0
 800967a:	4463      	add	r3, ip
 800967c:	f105 0e10 	add.w	lr, r5, #16
 8009680:	f1a4 010c 	sub.w	r1, r4, #12
 8009684:	f104 0510 	add.w	r5, r4, #16
 8009688:	f1a6 0c0c 	sub.w	ip, r6, #12
 800968c:	f1a2 040c 	sub.w	r4, r2, #12
 8009690:	f106 0010 	add.w	r0, r6, #16
 8009694:	3210      	adds	r2, #16
 8009696:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800969a:	ed55 5a02 	vldr	s11, [r5, #-8]
 800969e:	ed50 7a02 	vldr	s15, [r0, #-8]
 80096a2:	ed52 1a02 	vldr	s3, [r2, #-8]
 80096a6:	ed55 6a01 	vldr	s13, [r5, #-4]
 80096aa:	ed1e 0a01 	vldr	s0, [lr, #-4]
 80096ae:	ed12 1a01 	vldr	s2, [r2, #-4]
 80096b2:	ed10 8a01 	vldr	s16, [r0, #-4]
 80096b6:	ee35 4a25 	vadd.f32	s8, s10, s11
 80096ba:	ee30 6a26 	vadd.f32	s12, s0, s13
 80096be:	ee37 7a84 	vadd.f32	s14, s15, s8
 80096c2:	ee30 0a66 	vsub.f32	s0, s0, s13
 80096c6:	ee37 7a21 	vadd.f32	s14, s14, s3
 80096ca:	ee75 5a65 	vsub.f32	s11, s10, s11
 80096ce:	ed0e 7a02 	vstr	s14, [lr, #-8]
 80096d2:	ed10 7a01 	vldr	s14, [r0, #-4]
 80096d6:	ed52 6a01 	vldr	s13, [r2, #-4]
 80096da:	ee36 7a07 	vadd.f32	s14, s12, s14
 80096de:	ee78 aa25 	vadd.f32	s21, s16, s11
 80096e2:	ee37 7a26 	vadd.f32	s14, s14, s13
 80096e6:	ee70 3a67 	vsub.f32	s7, s0, s15
 80096ea:	ed0e 7a01 	vstr	s14, [lr, #-4]
 80096ee:	ed94 7a02 	vldr	s14, [r4, #8]
 80096f2:	ed9c 2a02 	vldr	s4, [ip, #8]
 80096f6:	ed91 ba02 	vldr	s22, [r1, #8]
 80096fa:	edd3 9a02 	vldr	s19, [r3, #8]
 80096fe:	edd4 2a01 	vldr	s5, [r4, #4]
 8009702:	ed9c 9a01 	vldr	s18, [ip, #4]
 8009706:	ed93 5a01 	vldr	s10, [r3, #4]
 800970a:	edd1 0a01 	vldr	s1, [r1, #4]
 800970e:	ee72 6a07 	vadd.f32	s13, s4, s14
 8009712:	ee32 2a47 	vsub.f32	s4, s4, s14
 8009716:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800971a:	ee79 4a22 	vadd.f32	s9, s18, s5
 800971e:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8009722:	ee79 2a62 	vsub.f32	s5, s18, s5
 8009726:	ed8c 7a02 	vstr	s14, [ip, #8]
 800972a:	ed91 7a01 	vldr	s14, [r1, #4]
 800972e:	edd3 8a01 	vldr	s17, [r3, #4]
 8009732:	ee34 7a87 	vadd.f32	s14, s9, s14
 8009736:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800973a:	ee37 7a28 	vadd.f32	s14, s14, s17
 800973e:	ee32 9a60 	vsub.f32	s18, s4, s1
 8009742:	ed8c 7a01 	vstr	s14, [ip, #4]
 8009746:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800974a:	ed1a aa02 	vldr	s20, [sl, #-8]
 800974e:	ee73 8a22 	vadd.f32	s17, s6, s5
 8009752:	ee39 9a05 	vadd.f32	s18, s18, s10
 8009756:	ee7a aac1 	vsub.f32	s21, s21, s2
 800975a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800975e:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8009762:	ee69 ba07 	vmul.f32	s23, s18, s14
 8009766:	ee6a aa87 	vmul.f32	s21, s21, s14
 800976a:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800976e:	ee63 ca87 	vmul.f32	s25, s7, s14
 8009772:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8009776:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800977a:	ee68 8a87 	vmul.f32	s17, s17, s14
 800977e:	ee73 3aea 	vsub.f32	s7, s7, s21
 8009782:	ee78 8a89 	vadd.f32	s17, s17, s18
 8009786:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800978a:	ee3b aaca 	vsub.f32	s20, s23, s20
 800978e:	ee34 4a67 	vsub.f32	s8, s8, s15
 8009792:	ee76 6acb 	vsub.f32	s13, s13, s22
 8009796:	ee36 6a48 	vsub.f32	s12, s12, s16
 800979a:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800979e:	ed00 7a02 	vstr	s14, [r0, #-8]
 80097a2:	ed40 3a01 	vstr	s7, [r0, #-4]
 80097a6:	edc1 8a01 	vstr	s17, [r1, #4]
 80097aa:	ed81 aa02 	vstr	s20, [r1, #8]
 80097ae:	ed59 3a04 	vldr	s7, [r9, #-16]
 80097b2:	ee36 7ae9 	vsub.f32	s14, s13, s19
 80097b6:	ee74 4ac5 	vsub.f32	s9, s9, s10
 80097ba:	ed59 6a03 	vldr	s13, [r9, #-12]
 80097be:	ee34 4a61 	vsub.f32	s8, s8, s3
 80097c2:	ee36 6a41 	vsub.f32	s12, s12, s2
 80097c6:	ee67 8a63 	vnmul.f32	s17, s14, s7
 80097ca:	ee66 9a26 	vmul.f32	s19, s12, s13
 80097ce:	ee24 9a23 	vmul.f32	s18, s8, s7
 80097d2:	ee26 6a23 	vmul.f32	s12, s12, s7
 80097d6:	ee24 4a26 	vmul.f32	s8, s8, s13
 80097da:	ee27 7a26 	vmul.f32	s14, s14, s13
 80097de:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80097e2:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80097e6:	ee36 6a44 	vsub.f32	s12, s12, s8
 80097ea:	ee37 7a64 	vsub.f32	s14, s14, s9
 80097ee:	ee38 4ae6 	vsub.f32	s8, s17, s13
 80097f2:	ee79 3a29 	vadd.f32	s7, s18, s19
 80097f6:	ee75 6a60 	vsub.f32	s13, s10, s1
 80097fa:	ee75 5ac8 	vsub.f32	s11, s11, s16
 80097fe:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009802:	ed45 3a02 	vstr	s7, [r5, #-8]
 8009806:	ed05 6a01 	vstr	s12, [r5, #-4]
 800980a:	ed84 7a01 	vstr	s14, [r4, #4]
 800980e:	ed84 4a02 	vstr	s8, [r4, #8]
 8009812:	ee35 6a81 	vadd.f32	s12, s11, s2
 8009816:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800981a:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 800981e:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 8009822:	ee33 3a62 	vsub.f32	s6, s6, s5
 8009826:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800982a:	ee67 2a26 	vmul.f32	s5, s14, s13
 800982e:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8009832:	ee26 5a25 	vmul.f32	s10, s12, s11
 8009836:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800983a:	ee26 6a26 	vmul.f32	s12, s12, s13
 800983e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8009842:	ee63 6a26 	vmul.f32	s13, s6, s13
 8009846:	ee23 3a25 	vmul.f32	s6, s6, s11
 800984a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800984e:	ee75 5a24 	vadd.f32	s11, s10, s9
 8009852:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8009856:	ee36 7a87 	vadd.f32	s14, s13, s14
 800985a:	f1bb 0b01 	subs.w	fp, fp, #1
 800985e:	ed42 5a02 	vstr	s11, [r2, #-8]
 8009862:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009866:	f10e 0e08 	add.w	lr, lr, #8
 800986a:	ed83 3a02 	vstr	s6, [r3, #8]
 800986e:	ed83 7a01 	vstr	s14, [r3, #4]
 8009872:	f1ac 0c08 	sub.w	ip, ip, #8
 8009876:	f10a 0a08 	add.w	sl, sl, #8
 800987a:	f100 0008 	add.w	r0, r0, #8
 800987e:	f1a1 0108 	sub.w	r1, r1, #8
 8009882:	f109 0910 	add.w	r9, r9, #16
 8009886:	f105 0508 	add.w	r5, r5, #8
 800988a:	f1a4 0408 	sub.w	r4, r4, #8
 800988e:	f108 0818 	add.w	r8, r8, #24
 8009892:	f102 0208 	add.w	r2, r2, #8
 8009896:	f1a3 0308 	sub.w	r3, r3, #8
 800989a:	f47f aefc 	bne.w	8009696 <arm_cfft_radix8by4_f32+0x12e>
 800989e:	9907      	ldr	r1, [sp, #28]
 80098a0:	9800      	ldr	r0, [sp, #0]
 80098a2:	00cb      	lsls	r3, r1, #3
 80098a4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80098a8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80098ac:	9100      	str	r1, [sp, #0]
 80098ae:	9904      	ldr	r1, [sp, #16]
 80098b0:	4419      	add	r1, r3
 80098b2:	9104      	str	r1, [sp, #16]
 80098b4:	9903      	ldr	r1, [sp, #12]
 80098b6:	4419      	add	r1, r3
 80098b8:	9103      	str	r1, [sp, #12]
 80098ba:	9906      	ldr	r1, [sp, #24]
 80098bc:	4419      	add	r1, r3
 80098be:	9106      	str	r1, [sp, #24]
 80098c0:	9905      	ldr	r1, [sp, #20]
 80098c2:	441f      	add	r7, r3
 80098c4:	4419      	add	r1, r3
 80098c6:	9b02      	ldr	r3, [sp, #8]
 80098c8:	9105      	str	r1, [sp, #20]
 80098ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098ce:	9302      	str	r3, [sp, #8]
 80098d0:	9904      	ldr	r1, [sp, #16]
 80098d2:	9805      	ldr	r0, [sp, #20]
 80098d4:	ed91 4a00 	vldr	s8, [r1]
 80098d8:	edd0 6a00 	vldr	s13, [r0]
 80098dc:	9b06      	ldr	r3, [sp, #24]
 80098de:	ed97 3a00 	vldr	s6, [r7]
 80098e2:	edd3 7a00 	vldr	s15, [r3]
 80098e6:	edd0 4a01 	vldr	s9, [r0, #4]
 80098ea:	edd1 3a01 	vldr	s7, [r1, #4]
 80098ee:	ed97 2a01 	vldr	s4, [r7, #4]
 80098f2:	ed93 7a01 	vldr	s14, [r3, #4]
 80098f6:	9a03      	ldr	r2, [sp, #12]
 80098f8:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 80098fc:	ee34 6a26 	vadd.f32	s12, s8, s13
 8009900:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8009904:	ee37 5a86 	vadd.f32	s10, s15, s12
 8009908:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800990c:	ee35 5a03 	vadd.f32	s10, s10, s6
 8009910:	ee74 6a66 	vsub.f32	s13, s8, s13
 8009914:	ed81 5a00 	vstr	s10, [r1]
 8009918:	ed93 5a01 	vldr	s10, [r3, #4]
 800991c:	edd7 4a01 	vldr	s9, [r7, #4]
 8009920:	ee35 5a85 	vadd.f32	s10, s11, s10
 8009924:	ee37 4a26 	vadd.f32	s8, s14, s13
 8009928:	ee35 5a24 	vadd.f32	s10, s10, s9
 800992c:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8009930:	ed81 5a01 	vstr	s10, [r1, #4]
 8009934:	edd2 1a00 	vldr	s3, [r2]
 8009938:	edd2 2a01 	vldr	s5, [r2, #4]
 800993c:	ee34 5a83 	vadd.f32	s10, s9, s6
 8009940:	ee34 4a42 	vsub.f32	s8, s8, s4
 8009944:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009948:	ee64 4a21 	vmul.f32	s9, s8, s3
 800994c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8009950:	ee65 2a22 	vmul.f32	s5, s10, s5
 8009954:	ee25 5a21 	vmul.f32	s10, s10, s3
 8009958:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800995c:	ee35 5a44 	vsub.f32	s10, s10, s8
 8009960:	edc3 2a00 	vstr	s5, [r3]
 8009964:	ed83 5a01 	vstr	s10, [r3, #4]
 8009968:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800996c:	9b00      	ldr	r3, [sp, #0]
 800996e:	ee36 6a43 	vsub.f32	s12, s12, s6
 8009972:	ed93 4a01 	vldr	s8, [r3, #4]
 8009976:	ed93 5a00 	vldr	s10, [r3]
 800997a:	9b02      	ldr	r3, [sp, #8]
 800997c:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8009980:	ee66 4a05 	vmul.f32	s9, s12, s10
 8009984:	ee25 5a85 	vmul.f32	s10, s11, s10
 8009988:	ee26 6a04 	vmul.f32	s12, s12, s8
 800998c:	ee65 5a84 	vmul.f32	s11, s11, s8
 8009990:	ee35 6a46 	vsub.f32	s12, s10, s12
 8009994:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8009998:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800999c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80099a0:	ed80 6a01 	vstr	s12, [r0, #4]
 80099a4:	edc0 5a00 	vstr	s11, [r0]
 80099a8:	edd3 5a01 	vldr	s11, [r3, #4]
 80099ac:	edd3 6a00 	vldr	s13, [r3]
 80099b0:	ee37 7a02 	vadd.f32	s14, s14, s4
 80099b4:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80099b8:	ee27 6a26 	vmul.f32	s12, s14, s13
 80099bc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80099c0:	ee27 7a25 	vmul.f32	s14, s14, s11
 80099c4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80099c8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80099cc:	ee76 7a27 	vadd.f32	s15, s12, s15
 80099d0:	ed87 7a01 	vstr	s14, [r7, #4]
 80099d4:	edc7 7a00 	vstr	s15, [r7]
 80099d8:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 80099dc:	4621      	mov	r1, r4
 80099de:	686a      	ldr	r2, [r5, #4]
 80099e0:	2304      	movs	r3, #4
 80099e2:	f000 fa17 	bl	8009e14 <arm_radix8_butterfly_f32>
 80099e6:	4630      	mov	r0, r6
 80099e8:	4621      	mov	r1, r4
 80099ea:	686a      	ldr	r2, [r5, #4]
 80099ec:	2304      	movs	r3, #4
 80099ee:	f000 fa11 	bl	8009e14 <arm_radix8_butterfly_f32>
 80099f2:	9808      	ldr	r0, [sp, #32]
 80099f4:	686a      	ldr	r2, [r5, #4]
 80099f6:	4621      	mov	r1, r4
 80099f8:	2304      	movs	r3, #4
 80099fa:	f000 fa0b 	bl	8009e14 <arm_radix8_butterfly_f32>
 80099fe:	686a      	ldr	r2, [r5, #4]
 8009a00:	9801      	ldr	r0, [sp, #4]
 8009a02:	4621      	mov	r1, r4
 8009a04:	2304      	movs	r3, #4
 8009a06:	b00d      	add	sp, #52	@ 0x34
 8009a08:	ecbd 8b0a 	vpop	{d8-d12}
 8009a0c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a10:	f000 ba00 	b.w	8009e14 <arm_radix8_butterfly_f32>

08009a14 <arm_cfft_f32>:
 8009a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a18:	2a01      	cmp	r2, #1
 8009a1a:	4606      	mov	r6, r0
 8009a1c:	4617      	mov	r7, r2
 8009a1e:	460c      	mov	r4, r1
 8009a20:	4698      	mov	r8, r3
 8009a22:	8805      	ldrh	r5, [r0, #0]
 8009a24:	d056      	beq.n	8009ad4 <arm_cfft_f32+0xc0>
 8009a26:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8009a2a:	d063      	beq.n	8009af4 <arm_cfft_f32+0xe0>
 8009a2c:	d916      	bls.n	8009a5c <arm_cfft_f32+0x48>
 8009a2e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8009a32:	d01a      	beq.n	8009a6a <arm_cfft_f32+0x56>
 8009a34:	d947      	bls.n	8009ac6 <arm_cfft_f32+0xb2>
 8009a36:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8009a3a:	d05b      	beq.n	8009af4 <arm_cfft_f32+0xe0>
 8009a3c:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8009a40:	d105      	bne.n	8009a4e <arm_cfft_f32+0x3a>
 8009a42:	2301      	movs	r3, #1
 8009a44:	6872      	ldr	r2, [r6, #4]
 8009a46:	4629      	mov	r1, r5
 8009a48:	4620      	mov	r0, r4
 8009a4a:	f000 f9e3 	bl	8009e14 <arm_radix8_butterfly_f32>
 8009a4e:	f1b8 0f00 	cmp.w	r8, #0
 8009a52:	d111      	bne.n	8009a78 <arm_cfft_f32+0x64>
 8009a54:	2f01      	cmp	r7, #1
 8009a56:	d016      	beq.n	8009a86 <arm_cfft_f32+0x72>
 8009a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a5c:	2d20      	cmp	r5, #32
 8009a5e:	d049      	beq.n	8009af4 <arm_cfft_f32+0xe0>
 8009a60:	d935      	bls.n	8009ace <arm_cfft_f32+0xba>
 8009a62:	2d40      	cmp	r5, #64	@ 0x40
 8009a64:	d0ed      	beq.n	8009a42 <arm_cfft_f32+0x2e>
 8009a66:	2d80      	cmp	r5, #128	@ 0x80
 8009a68:	d1f1      	bne.n	8009a4e <arm_cfft_f32+0x3a>
 8009a6a:	4621      	mov	r1, r4
 8009a6c:	4630      	mov	r0, r6
 8009a6e:	f7ff fcab 	bl	80093c8 <arm_cfft_radix8by2_f32>
 8009a72:	f1b8 0f00 	cmp.w	r8, #0
 8009a76:	d0ed      	beq.n	8009a54 <arm_cfft_f32+0x40>
 8009a78:	68b2      	ldr	r2, [r6, #8]
 8009a7a:	89b1      	ldrh	r1, [r6, #12]
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	f000 f841 	bl	8009b04 <arm_bitreversal_32>
 8009a82:	2f01      	cmp	r7, #1
 8009a84:	d1e8      	bne.n	8009a58 <arm_cfft_f32+0x44>
 8009a86:	ee07 5a90 	vmov	s15, r5
 8009a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009a92:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8009a96:	2d00      	cmp	r5, #0
 8009a98:	d0de      	beq.n	8009a58 <arm_cfft_f32+0x44>
 8009a9a:	f104 0108 	add.w	r1, r4, #8
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	3301      	adds	r3, #1
 8009aa2:	429d      	cmp	r5, r3
 8009aa4:	f101 0108 	add.w	r1, r1, #8
 8009aa8:	ed11 7a04 	vldr	s14, [r1, #-16]
 8009aac:	ed51 7a03 	vldr	s15, [r1, #-12]
 8009ab0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009ab4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009ab8:	ed01 7a04 	vstr	s14, [r1, #-16]
 8009abc:	ed41 7a03 	vstr	s15, [r1, #-12]
 8009ac0:	d1ee      	bne.n	8009aa0 <arm_cfft_f32+0x8c>
 8009ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ac6:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8009aca:	d0ba      	beq.n	8009a42 <arm_cfft_f32+0x2e>
 8009acc:	e7bf      	b.n	8009a4e <arm_cfft_f32+0x3a>
 8009ace:	2d10      	cmp	r5, #16
 8009ad0:	d0cb      	beq.n	8009a6a <arm_cfft_f32+0x56>
 8009ad2:	e7bc      	b.n	8009a4e <arm_cfft_f32+0x3a>
 8009ad4:	b19d      	cbz	r5, 8009afe <arm_cfft_f32+0xea>
 8009ad6:	f101 030c 	add.w	r3, r1, #12
 8009ada:	2200      	movs	r2, #0
 8009adc:	ed53 7a02 	vldr	s15, [r3, #-8]
 8009ae0:	3201      	adds	r2, #1
 8009ae2:	eef1 7a67 	vneg.f32	s15, s15
 8009ae6:	4295      	cmp	r5, r2
 8009ae8:	ed43 7a02 	vstr	s15, [r3, #-8]
 8009aec:	f103 0308 	add.w	r3, r3, #8
 8009af0:	d1f4      	bne.n	8009adc <arm_cfft_f32+0xc8>
 8009af2:	e798      	b.n	8009a26 <arm_cfft_f32+0x12>
 8009af4:	4621      	mov	r1, r4
 8009af6:	4630      	mov	r0, r6
 8009af8:	f7ff fd36 	bl	8009568 <arm_cfft_radix8by4_f32>
 8009afc:	e7a7      	b.n	8009a4e <arm_cfft_f32+0x3a>
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d0aa      	beq.n	8009a58 <arm_cfft_f32+0x44>
 8009b02:	e7b9      	b.n	8009a78 <arm_cfft_f32+0x64>

08009b04 <arm_bitreversal_32>:
 8009b04:	b1e9      	cbz	r1, 8009b42 <arm_bitreversal_32+0x3e>
 8009b06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b08:	2500      	movs	r5, #0
 8009b0a:	f102 0e02 	add.w	lr, r2, #2
 8009b0e:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8009b12:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8009b16:	08a4      	lsrs	r4, r4, #2
 8009b18:	089b      	lsrs	r3, r3, #2
 8009b1a:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8009b1e:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8009b22:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8009b26:	00a6      	lsls	r6, r4, #2
 8009b28:	009b      	lsls	r3, r3, #2
 8009b2a:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8009b2e:	3304      	adds	r3, #4
 8009b30:	1d34      	adds	r4, r6, #4
 8009b32:	3502      	adds	r5, #2
 8009b34:	58c6      	ldr	r6, [r0, r3]
 8009b36:	5907      	ldr	r7, [r0, r4]
 8009b38:	50c7      	str	r7, [r0, r3]
 8009b3a:	428d      	cmp	r5, r1
 8009b3c:	5106      	str	r6, [r0, r4]
 8009b3e:	d3e6      	bcc.n	8009b0e <arm_bitreversal_32+0xa>
 8009b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b42:	4770      	bx	lr

08009b44 <arm_cmplx_mag_f32>:
 8009b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b48:	ed2d 8b02 	vpush	{d8}
 8009b4c:	0897      	lsrs	r7, r2, #2
 8009b4e:	b084      	sub	sp, #16
 8009b50:	d077      	beq.n	8009c42 <arm_cmplx_mag_f32+0xfe>
 8009b52:	f04f 0800 	mov.w	r8, #0
 8009b56:	f100 0420 	add.w	r4, r0, #32
 8009b5a:	f101 0510 	add.w	r5, r1, #16
 8009b5e:	463e      	mov	r6, r7
 8009b60:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 8009b64:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8009b68:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009b6c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009b70:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009b74:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b7c:	f2c0 80c5 	blt.w	8009d0a <arm_cmplx_mag_f32+0x1c6>
 8009b80:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b88:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8009b8c:	f100 80cb 	bmi.w	8009d26 <arm_cmplx_mag_f32+0x1e2>
 8009b90:	ed05 8a04 	vstr	s16, [r5, #-16]
 8009b94:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 8009b98:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 8009b9c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009ba0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009ba4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009ba8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bb0:	f2c0 80a8 	blt.w	8009d04 <arm_cmplx_mag_f32+0x1c0>
 8009bb4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bbc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8009bc0:	f100 80a8 	bmi.w	8009d14 <arm_cmplx_mag_f32+0x1d0>
 8009bc4:	ed05 8a03 	vstr	s16, [r5, #-12]
 8009bc8:	ed14 0a04 	vldr	s0, [r4, #-16]
 8009bcc:	ed54 7a03 	vldr	s15, [r4, #-12]
 8009bd0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009bd4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009bd8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009bdc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009be4:	f2c0 808b 	blt.w	8009cfe <arm_cmplx_mag_f32+0x1ba>
 8009be8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bf0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8009bf4:	f100 80a9 	bmi.w	8009d4a <arm_cmplx_mag_f32+0x206>
 8009bf8:	ed05 8a02 	vstr	s16, [r5, #-8]
 8009bfc:	ed14 0a02 	vldr	s0, [r4, #-8]
 8009c00:	ed54 7a01 	vldr	s15, [r4, #-4]
 8009c04:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009c08:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009c0c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009c10:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c18:	db6e      	blt.n	8009cf8 <arm_cmplx_mag_f32+0x1b4>
 8009c1a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c22:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8009c26:	f100 8087 	bmi.w	8009d38 <arm_cmplx_mag_f32+0x1f4>
 8009c2a:	ed05 8a01 	vstr	s16, [r5, #-4]
 8009c2e:	3e01      	subs	r6, #1
 8009c30:	f104 0420 	add.w	r4, r4, #32
 8009c34:	f105 0510 	add.w	r5, r5, #16
 8009c38:	d192      	bne.n	8009b60 <arm_cmplx_mag_f32+0x1c>
 8009c3a:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8009c3e:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8009c42:	f012 0203 	ands.w	r2, r2, #3
 8009c46:	d052      	beq.n	8009cee <arm_cmplx_mag_f32+0x1aa>
 8009c48:	ed90 0a00 	vldr	s0, [r0]
 8009c4c:	edd0 7a01 	vldr	s15, [r0, #4]
 8009c50:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009c54:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009c58:	2300      	movs	r3, #0
 8009c5a:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009c5e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c66:	bfb8      	it	lt
 8009c68:	600b      	strlt	r3, [r1, #0]
 8009c6a:	db08      	blt.n	8009c7e <arm_cmplx_mag_f32+0x13a>
 8009c6c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c74:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8009c78:	d479      	bmi.n	8009d6e <arm_cmplx_mag_f32+0x22a>
 8009c7a:	ed81 8a00 	vstr	s16, [r1]
 8009c7e:	3a01      	subs	r2, #1
 8009c80:	d035      	beq.n	8009cee <arm_cmplx_mag_f32+0x1aa>
 8009c82:	ed90 0a02 	vldr	s0, [r0, #8]
 8009c86:	edd0 7a03 	vldr	s15, [r0, #12]
 8009c8a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009c8e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009c92:	2300      	movs	r3, #0
 8009c94:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009c98:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ca0:	bfb8      	it	lt
 8009ca2:	604b      	strlt	r3, [r1, #4]
 8009ca4:	db08      	blt.n	8009cb8 <arm_cmplx_mag_f32+0x174>
 8009ca6:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cae:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8009cb2:	d453      	bmi.n	8009d5c <arm_cmplx_mag_f32+0x218>
 8009cb4:	ed81 8a01 	vstr	s16, [r1, #4]
 8009cb8:	2a01      	cmp	r2, #1
 8009cba:	d018      	beq.n	8009cee <arm_cmplx_mag_f32+0x1aa>
 8009cbc:	ed90 0a04 	vldr	s0, [r0, #16]
 8009cc0:	edd0 7a05 	vldr	s15, [r0, #20]
 8009cc4:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009cc8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009ccc:	2300      	movs	r3, #0
 8009cce:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009cd2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cda:	db19      	blt.n	8009d10 <arm_cmplx_mag_f32+0x1cc>
 8009cdc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ce4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8009ce8:	d44a      	bmi.n	8009d80 <arm_cmplx_mag_f32+0x23c>
 8009cea:	ed81 8a02 	vstr	s16, [r1, #8]
 8009cee:	b004      	add	sp, #16
 8009cf0:	ecbd 8b02 	vpop	{d8}
 8009cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cf8:	f845 8c04 	str.w	r8, [r5, #-4]
 8009cfc:	e797      	b.n	8009c2e <arm_cmplx_mag_f32+0xea>
 8009cfe:	f845 8c08 	str.w	r8, [r5, #-8]
 8009d02:	e77b      	b.n	8009bfc <arm_cmplx_mag_f32+0xb8>
 8009d04:	f845 8c0c 	str.w	r8, [r5, #-12]
 8009d08:	e75e      	b.n	8009bc8 <arm_cmplx_mag_f32+0x84>
 8009d0a:	f845 8c10 	str.w	r8, [r5, #-16]
 8009d0e:	e741      	b.n	8009b94 <arm_cmplx_mag_f32+0x50>
 8009d10:	608b      	str	r3, [r1, #8]
 8009d12:	e7ec      	b.n	8009cee <arm_cmplx_mag_f32+0x1aa>
 8009d14:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8009d18:	9001      	str	r0, [sp, #4]
 8009d1a:	f003 f811 	bl	800cd40 <sqrtf>
 8009d1e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8009d22:	9801      	ldr	r0, [sp, #4]
 8009d24:	e74e      	b.n	8009bc4 <arm_cmplx_mag_f32+0x80>
 8009d26:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8009d2a:	9001      	str	r0, [sp, #4]
 8009d2c:	f003 f808 	bl	800cd40 <sqrtf>
 8009d30:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8009d34:	9801      	ldr	r0, [sp, #4]
 8009d36:	e72b      	b.n	8009b90 <arm_cmplx_mag_f32+0x4c>
 8009d38:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8009d3c:	9001      	str	r0, [sp, #4]
 8009d3e:	f002 ffff 	bl	800cd40 <sqrtf>
 8009d42:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8009d46:	9801      	ldr	r0, [sp, #4]
 8009d48:	e76f      	b.n	8009c2a <arm_cmplx_mag_f32+0xe6>
 8009d4a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8009d4e:	9001      	str	r0, [sp, #4]
 8009d50:	f002 fff6 	bl	800cd40 <sqrtf>
 8009d54:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8009d58:	9801      	ldr	r0, [sp, #4]
 8009d5a:	e74d      	b.n	8009bf8 <arm_cmplx_mag_f32+0xb4>
 8009d5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d60:	9201      	str	r2, [sp, #4]
 8009d62:	f002 ffed 	bl	800cd40 <sqrtf>
 8009d66:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8009d6a:	9903      	ldr	r1, [sp, #12]
 8009d6c:	e7a2      	b.n	8009cb4 <arm_cmplx_mag_f32+0x170>
 8009d6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d72:	9201      	str	r2, [sp, #4]
 8009d74:	f002 ffe4 	bl	800cd40 <sqrtf>
 8009d78:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8009d7c:	9903      	ldr	r1, [sp, #12]
 8009d7e:	e77c      	b.n	8009c7a <arm_cmplx_mag_f32+0x136>
 8009d80:	9101      	str	r1, [sp, #4]
 8009d82:	f002 ffdd 	bl	800cd40 <sqrtf>
 8009d86:	9901      	ldr	r1, [sp, #4]
 8009d88:	e7af      	b.n	8009cea <arm_cmplx_mag_f32+0x1a6>
 8009d8a:	bf00      	nop

08009d8c <arm_scale_f32>:
 8009d8c:	b470      	push	{r4, r5, r6}
 8009d8e:	0896      	lsrs	r6, r2, #2
 8009d90:	d025      	beq.n	8009dde <arm_scale_f32+0x52>
 8009d92:	f100 0410 	add.w	r4, r0, #16
 8009d96:	f101 0310 	add.w	r3, r1, #16
 8009d9a:	4635      	mov	r5, r6
 8009d9c:	ed54 7a04 	vldr	s15, [r4, #-16]
 8009da0:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009da4:	3d01      	subs	r5, #1
 8009da6:	ed43 7a04 	vstr	s15, [r3, #-16]
 8009daa:	ed54 7a03 	vldr	s15, [r4, #-12]
 8009dae:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009db2:	f104 0410 	add.w	r4, r4, #16
 8009db6:	ed43 7a03 	vstr	s15, [r3, #-12]
 8009dba:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 8009dbe:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009dc2:	f103 0310 	add.w	r3, r3, #16
 8009dc6:	ed43 7a06 	vstr	s15, [r3, #-24]	@ 0xffffffe8
 8009dca:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 8009dce:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009dd2:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8009dd6:	d1e1      	bne.n	8009d9c <arm_scale_f32+0x10>
 8009dd8:	0136      	lsls	r6, r6, #4
 8009dda:	4430      	add	r0, r6
 8009ddc:	4431      	add	r1, r6
 8009dde:	f012 0203 	ands.w	r2, r2, #3
 8009de2:	d015      	beq.n	8009e10 <arm_scale_f32+0x84>
 8009de4:	edd0 7a00 	vldr	s15, [r0]
 8009de8:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009dec:	3a01      	subs	r2, #1
 8009dee:	edc1 7a00 	vstr	s15, [r1]
 8009df2:	d00d      	beq.n	8009e10 <arm_scale_f32+0x84>
 8009df4:	edd0 7a01 	vldr	s15, [r0, #4]
 8009df8:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009dfc:	2a01      	cmp	r2, #1
 8009dfe:	edc1 7a01 	vstr	s15, [r1, #4]
 8009e02:	d005      	beq.n	8009e10 <arm_scale_f32+0x84>
 8009e04:	edd0 7a02 	vldr	s15, [r0, #8]
 8009e08:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009e0c:	ed81 0a02 	vstr	s0, [r1, #8]
 8009e10:	bc70      	pop	{r4, r5, r6}
 8009e12:	4770      	bx	lr

08009e14 <arm_radix8_butterfly_f32>:
 8009e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e18:	ed2d 8b10 	vpush	{d8-d15}
 8009e1c:	b095      	sub	sp, #84	@ 0x54
 8009e1e:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 8009e22:	4603      	mov	r3, r0
 8009e24:	3304      	adds	r3, #4
 8009e26:	ed9f bab9 	vldr	s22, [pc, #740]	@ 800a10c <arm_radix8_butterfly_f32+0x2f8>
 8009e2a:	9012      	str	r0, [sp, #72]	@ 0x48
 8009e2c:	468b      	mov	fp, r1
 8009e2e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e30:	4689      	mov	r9, r1
 8009e32:	ea4f 06db 	mov.w	r6, fp, lsr #3
 8009e36:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009e38:	960f      	str	r6, [sp, #60]	@ 0x3c
 8009e3a:	ea4f 1846 	mov.w	r8, r6, lsl #5
 8009e3e:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 8009e42:	eb03 0508 	add.w	r5, r3, r8
 8009e46:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 8009e4a:	eb05 040e 	add.w	r4, r5, lr
 8009e4e:	0137      	lsls	r7, r6, #4
 8009e50:	eba6 030a 	sub.w	r3, r6, sl
 8009e54:	eb04 000e 	add.w	r0, r4, lr
 8009e58:	44b2      	add	sl, r6
 8009e5a:	1d3a      	adds	r2, r7, #4
 8009e5c:	9702      	str	r7, [sp, #8]
 8009e5e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8009e62:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 8009e66:	ebae 0c06 	sub.w	ip, lr, r6
 8009e6a:	9703      	str	r7, [sp, #12]
 8009e6c:	eb03 0708 	add.w	r7, r3, r8
 8009e70:	9701      	str	r7, [sp, #4]
 8009e72:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 8009e76:	9706      	str	r7, [sp, #24]
 8009e78:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8009e7a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8009e7e:	f10e 0104 	add.w	r1, lr, #4
 8009e82:	4439      	add	r1, r7
 8009e84:	443a      	add	r2, r7
 8009e86:	0137      	lsls	r7, r6, #4
 8009e88:	00f6      	lsls	r6, r6, #3
 8009e8a:	9704      	str	r7, [sp, #16]
 8009e8c:	9605      	str	r6, [sp, #20]
 8009e8e:	9f01      	ldr	r7, [sp, #4]
 8009e90:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009e92:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8009e96:	f04f 0c00 	mov.w	ip, #0
 8009e9a:	edd4 6a00 	vldr	s13, [r4]
 8009e9e:	edd7 1a00 	vldr	s3, [r7]
 8009ea2:	ed16 aa01 	vldr	s20, [r6, #-4]
 8009ea6:	edd5 5a00 	vldr	s11, [r5]
 8009eaa:	ed52 9a01 	vldr	s19, [r2, #-4]
 8009eae:	ed90 6a00 	vldr	s12, [r0]
 8009eb2:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009eb6:	ed93 3a00 	vldr	s6, [r3]
 8009eba:	ee39 0a86 	vadd.f32	s0, s19, s12
 8009ebe:	ee33 2a21 	vadd.f32	s4, s6, s3
 8009ec2:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8009ec6:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8009eca:	ee35 7a02 	vadd.f32	s14, s10, s4
 8009ece:	ee34 4a80 	vadd.f32	s8, s9, s0
 8009ed2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009ed6:	ee74 6a07 	vadd.f32	s13, s8, s14
 8009eda:	ee34 4a47 	vsub.f32	s8, s8, s14
 8009ede:	ed46 6a01 	vstr	s13, [r6, #-4]
 8009ee2:	ed85 4a00 	vstr	s8, [r5]
 8009ee6:	edd1 6a00 	vldr	s13, [r1]
 8009eea:	ed94 9a01 	vldr	s18, [r4, #4]
 8009eee:	edd3 2a01 	vldr	s5, [r3, #4]
 8009ef2:	edd7 8a01 	vldr	s17, [r7, #4]
 8009ef6:	edd6 0a00 	vldr	s1, [r6]
 8009efa:	edd5 3a01 	vldr	s7, [r5, #4]
 8009efe:	ed90 8a01 	vldr	s16, [r0, #4]
 8009f02:	ed92 7a00 	vldr	s14, [r2]
 8009f06:	ee33 3a61 	vsub.f32	s6, s6, s3
 8009f0a:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8009f0e:	ee72 aae8 	vsub.f32	s21, s5, s17
 8009f12:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8009f16:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8009f1a:	ee77 7a83 	vadd.f32	s15, s15, s6
 8009f1e:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8009f22:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8009f26:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8009f2a:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8009f2e:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8009f32:	ee77 0a08 	vadd.f32	s1, s14, s16
 8009f36:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8009f3a:	ee37 7a48 	vsub.f32	s14, s14, s16
 8009f3e:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8009f42:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8009f46:	ee76 6a89 	vadd.f32	s13, s13, s18
 8009f4a:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8009f4e:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8009f52:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8009f56:	ee35 5a42 	vsub.f32	s10, s10, s4
 8009f5a:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8009f5e:	ee33 2a20 	vadd.f32	s4, s6, s1
 8009f62:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8009f66:	ee33 3a60 	vsub.f32	s6, s6, s1
 8009f6a:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8009f6e:	ee77 0a01 	vadd.f32	s1, s14, s2
 8009f72:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8009f76:	ee37 7a41 	vsub.f32	s14, s14, s2
 8009f7a:	ee73 1a84 	vadd.f32	s3, s7, s8
 8009f7e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8009f82:	ee76 3a27 	vadd.f32	s7, s12, s15
 8009f86:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009f8a:	ee32 8a00 	vadd.f32	s16, s4, s0
 8009f8e:	ee33 1a45 	vsub.f32	s2, s6, s10
 8009f92:	ee32 2a40 	vsub.f32	s4, s4, s0
 8009f96:	ee35 5a03 	vadd.f32	s10, s10, s6
 8009f9a:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8009f9e:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8009fa2:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8009fa6:	ee34 6a67 	vsub.f32	s12, s8, s15
 8009faa:	ee75 4a87 	vadd.f32	s9, s11, s14
 8009fae:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8009fb2:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8009fb6:	ee77 7a84 	vadd.f32	s15, s15, s8
 8009fba:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8009fbe:	44dc      	add	ip, fp
 8009fc0:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8009fc4:	45e1      	cmp	r9, ip
 8009fc6:	ed86 8a00 	vstr	s16, [r6]
 8009fca:	ed85 2a01 	vstr	s4, [r5, #4]
 8009fce:	4456      	add	r6, sl
 8009fd0:	ed02 0a01 	vstr	s0, [r2, #-4]
 8009fd4:	4455      	add	r5, sl
 8009fd6:	edc0 6a00 	vstr	s13, [r0]
 8009fda:	ed82 1a00 	vstr	s2, [r2]
 8009fde:	ed80 5a01 	vstr	s10, [r0, #4]
 8009fe2:	4452      	add	r2, sl
 8009fe4:	ed01 3a01 	vstr	s6, [r1, #-4]
 8009fe8:	4450      	add	r0, sl
 8009fea:	edc7 2a00 	vstr	s5, [r7]
 8009fee:	edc4 4a00 	vstr	s9, [r4]
 8009ff2:	ed83 7a00 	vstr	s14, [r3]
 8009ff6:	edc1 5a00 	vstr	s11, [r1]
 8009ffa:	edc7 3a01 	vstr	s7, [r7, #4]
 8009ffe:	4451      	add	r1, sl
 800a000:	ed84 6a01 	vstr	s12, [r4, #4]
 800a004:	4457      	add	r7, sl
 800a006:	edc3 7a01 	vstr	s15, [r3, #4]
 800a00a:	4454      	add	r4, sl
 800a00c:	4453      	add	r3, sl
 800a00e:	f63f af44 	bhi.w	8009e9a <arm_radix8_butterfly_f32+0x86>
 800a012:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a014:	2b07      	cmp	r3, #7
 800a016:	f240 81b7 	bls.w	800a388 <arm_radix8_butterfly_f32+0x574>
 800a01a:	9b06      	ldr	r3, [sp, #24]
 800a01c:	9903      	ldr	r1, [sp, #12]
 800a01e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a020:	9e05      	ldr	r6, [sp, #20]
 800a022:	9a04      	ldr	r2, [sp, #16]
 800a024:	f103 0c08 	add.w	ip, r3, #8
 800a028:	9b02      	ldr	r3, [sp, #8]
 800a02a:	3108      	adds	r1, #8
 800a02c:	f108 0808 	add.w	r8, r8, #8
 800a030:	1841      	adds	r1, r0, r1
 800a032:	3608      	adds	r6, #8
 800a034:	330c      	adds	r3, #12
 800a036:	4604      	mov	r4, r0
 800a038:	4444      	add	r4, r8
 800a03a:	18c3      	adds	r3, r0, r3
 800a03c:	9109      	str	r1, [sp, #36]	@ 0x24
 800a03e:	1981      	adds	r1, r0, r6
 800a040:	f10e 0e08 	add.w	lr, lr, #8
 800a044:	3208      	adds	r2, #8
 800a046:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a048:	9107      	str	r1, [sp, #28]
 800a04a:	4604      	mov	r4, r0
 800a04c:	4601      	mov	r1, r0
 800a04e:	9304      	str	r3, [sp, #16]
 800a050:	f100 030c 	add.w	r3, r0, #12
 800a054:	4474      	add	r4, lr
 800a056:	f04f 0801 	mov.w	r8, #1
 800a05a:	1882      	adds	r2, r0, r2
 800a05c:	4461      	add	r1, ip
 800a05e:	9305      	str	r3, [sp, #20]
 800a060:	464b      	mov	r3, r9
 800a062:	940a      	str	r4, [sp, #40]	@ 0x28
 800a064:	46c1      	mov	r9, r8
 800a066:	9208      	str	r2, [sp, #32]
 800a068:	46d8      	mov	r8, fp
 800a06a:	9106      	str	r1, [sp, #24]
 800a06c:	f04f 0e00 	mov.w	lr, #0
 800a070:	469b      	mov	fp, r3
 800a072:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a074:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a076:	449e      	add	lr, r3
 800a078:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800a07c:	441a      	add	r2, r3
 800a07e:	920e      	str	r2, [sp, #56]	@ 0x38
 800a080:	441a      	add	r2, r3
 800a082:	18d4      	adds	r4, r2, r3
 800a084:	18e5      	adds	r5, r4, r3
 800a086:	18ee      	adds	r6, r5, r3
 800a088:	18f7      	adds	r7, r6, r3
 800a08a:	eb07 0c03 	add.w	ip, r7, r3
 800a08e:	920d      	str	r2, [sp, #52]	@ 0x34
 800a090:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800a094:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800a098:	910c      	str	r1, [sp, #48]	@ 0x30
 800a09a:	4419      	add	r1, r3
 800a09c:	9103      	str	r1, [sp, #12]
 800a09e:	4419      	add	r1, r3
 800a0a0:	18ca      	adds	r2, r1, r3
 800a0a2:	9202      	str	r2, [sp, #8]
 800a0a4:	441a      	add	r2, r3
 800a0a6:	18d0      	adds	r0, r2, r3
 800a0a8:	ed92 ea01 	vldr	s28, [r2, #4]
 800a0ac:	9a02      	ldr	r2, [sp, #8]
 800a0ae:	edd4 7a00 	vldr	s15, [r4]
 800a0b2:	edd2 da01 	vldr	s27, [r2, #4]
 800a0b6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a0b8:	ed91 da01 	vldr	s26, [r1, #4]
 800a0bc:	ed92 ca01 	vldr	s24, [r2, #4]
 800a0c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a0c2:	9903      	ldr	r1, [sp, #12]
 800a0c4:	edcd 7a03 	vstr	s15, [sp, #12]
 800a0c8:	edd2 7a00 	vldr	s15, [r2]
 800a0cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a0ce:	edcd 7a02 	vstr	s15, [sp, #8]
 800a0d2:	edd2 7a00 	vldr	s15, [r2]
 800a0d6:	edd0 ea01 	vldr	s29, [r0, #4]
 800a0da:	edd1 ca01 	vldr	s25, [r1, #4]
 800a0de:	eddc ba00 	vldr	s23, [ip]
 800a0e2:	edd7 aa00 	vldr	s21, [r7]
 800a0e6:	ed96 aa00 	vldr	s20, [r6]
 800a0ea:	edd5 9a00 	vldr	s19, [r5]
 800a0ee:	edcd 7a01 	vstr	s15, [sp, #4]
 800a0f2:	4403      	add	r3, r0
 800a0f4:	ed93 fa01 	vldr	s30, [r3, #4]
 800a0f8:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800a0fc:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800a100:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a104:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800a108:	46cc      	mov	ip, r9
 800a10a:	e001      	b.n	800a110 <arm_radix8_butterfly_f32+0x2fc>
 800a10c:	3f3504f3 	.word	0x3f3504f3
 800a110:	ed91 6a00 	vldr	s12, [r1]
 800a114:	ed93 5a00 	vldr	s10, [r3]
 800a118:	edd0 fa00 	vldr	s31, [r0]
 800a11c:	edd4 7a00 	vldr	s15, [r4]
 800a120:	ed95 7a00 	vldr	s14, [r5]
 800a124:	ed56 3a01 	vldr	s7, [r6, #-4]
 800a128:	ed17 3a01 	vldr	s6, [r7, #-4]
 800a12c:	ed92 2a00 	vldr	s4, [r2]
 800a130:	ed96 0a00 	vldr	s0, [r6]
 800a134:	ee33 8a85 	vadd.f32	s16, s7, s10
 800a138:	ee32 1a06 	vadd.f32	s2, s4, s12
 800a13c:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800a140:	ee77 4a87 	vadd.f32	s9, s15, s14
 800a144:	ee78 1a04 	vadd.f32	s3, s16, s8
 800a148:	ee71 6a24 	vadd.f32	s13, s2, s9
 800a14c:	ee32 2a46 	vsub.f32	s4, s4, s12
 800a150:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800a154:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a158:	ed06 6a01 	vstr	s12, [r6, #-4]
 800a15c:	edd4 8a01 	vldr	s17, [r4, #4]
 800a160:	ed92 9a01 	vldr	s18, [r2, #4]
 800a164:	edd7 0a00 	vldr	s1, [r7]
 800a168:	edd1 2a01 	vldr	s5, [r1, #4]
 800a16c:	ed95 7a01 	vldr	s14, [r5, #4]
 800a170:	ed93 6a01 	vldr	s12, [r3, #4]
 800a174:	edd0 5a01 	vldr	s11, [r0, #4]
 800a178:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800a17c:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800a180:	ee39 5a62 	vsub.f32	s10, s18, s5
 800a184:	ee78 fac7 	vsub.f32	s31, s17, s14
 800a188:	ee38 4a44 	vsub.f32	s8, s16, s8
 800a18c:	ee38 7a87 	vadd.f32	s14, s17, s14
 800a190:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800a194:	ee79 2a22 	vadd.f32	s5, s18, s5
 800a198:	ee32 9a27 	vadd.f32	s18, s4, s15
 800a19c:	ee72 7a67 	vsub.f32	s15, s4, s15
 800a1a0:	ee30 2a06 	vadd.f32	s4, s0, s12
 800a1a4:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800a1a8:	ee71 4a64 	vsub.f32	s9, s2, s9
 800a1ac:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800a1b0:	ee32 1a08 	vadd.f32	s2, s4, s16
 800a1b4:	ee72 fa87 	vadd.f32	s31, s5, s14
 800a1b8:	ee32 2a48 	vsub.f32	s4, s4, s16
 800a1bc:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800a1c0:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800a1c4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800a1c8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800a1cc:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800a1d0:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800a1d4:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800a1d8:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800a1dc:	ee30 6a46 	vsub.f32	s12, s0, s12
 800a1e0:	ee74 0a22 	vadd.f32	s1, s8, s5
 800a1e4:	ee36 0a28 	vadd.f32	s0, s12, s17
 800a1e8:	ee74 2a62 	vsub.f32	s5, s8, s5
 800a1ec:	ee36 6a68 	vsub.f32	s12, s12, s17
 800a1f0:	ee32 4a64 	vsub.f32	s8, s4, s9
 800a1f4:	ee73 8a09 	vadd.f32	s17, s6, s18
 800a1f8:	ee74 4a82 	vadd.f32	s9, s9, s4
 800a1fc:	ee33 9a49 	vsub.f32	s18, s6, s18
 800a200:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800a204:	ee35 3a85 	vadd.f32	s6, s11, s10
 800a208:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800a20c:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800a210:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800a214:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800a218:	ee30 7a68 	vsub.f32	s14, s0, s17
 800a21c:	ee35 8a03 	vadd.f32	s16, s10, s6
 800a220:	ee38 0a80 	vadd.f32	s0, s17, s0
 800a224:	ee73 3a82 	vadd.f32	s7, s7, s4
 800a228:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800a22c:	ed9d 2a01 	vldr	s4, [sp, #4]
 800a230:	eddd 1a02 	vldr	s3, [sp, #8]
 800a234:	ee35 5a43 	vsub.f32	s10, s10, s6
 800a238:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800a23c:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800a240:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800a244:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800a248:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800a24c:	ee76 5a49 	vsub.f32	s11, s12, s18
 800a250:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800a254:	ee39 6a06 	vadd.f32	s12, s18, s12
 800a258:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800a25c:	ee21 4a84 	vmul.f32	s8, s3, s8
 800a260:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800a264:	ee22 7a07 	vmul.f32	s14, s4, s14
 800a268:	ee22 2a08 	vmul.f32	s4, s4, s16
 800a26c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800a270:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800a274:	ee31 1a09 	vadd.f32	s2, s2, s18
 800a278:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800a27c:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800a280:	ee74 0a60 	vsub.f32	s1, s8, s1
 800a284:	ee37 7a48 	vsub.f32	s14, s14, s16
 800a288:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800a28c:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800a290:	ee72 1a21 	vadd.f32	s3, s4, s3
 800a294:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800a298:	ee38 2a89 	vadd.f32	s4, s17, s18
 800a29c:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800a2a0:	ee38 8a04 	vadd.f32	s16, s16, s8
 800a2a4:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800a2a8:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800a2ac:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800a2b0:	eddd 5a03 	vldr	s11, [sp, #12]
 800a2b4:	edc6 fa00 	vstr	s31, [r6]
 800a2b8:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800a2bc:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800a2c0:	ee30 0a45 	vsub.f32	s0, s0, s10
 800a2c4:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800a2c8:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800a2cc:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800a2d0:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800a2d4:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800a2d8:	ee25 6a86 	vmul.f32	s12, s11, s12
 800a2dc:	ee74 4a89 	vadd.f32	s9, s9, s18
 800a2e0:	ee34 3a43 	vsub.f32	s6, s8, s6
 800a2e4:	ee78 8a85 	vadd.f32	s17, s17, s10
 800a2e8:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a2ec:	44c4      	add	ip, r8
 800a2ee:	45e3      	cmp	fp, ip
 800a2f0:	edc3 3a00 	vstr	s7, [r3]
 800a2f4:	edc3 6a01 	vstr	s13, [r3, #4]
 800a2f8:	4456      	add	r6, sl
 800a2fa:	ed07 1a01 	vstr	s2, [r7, #-4]
 800a2fe:	edc7 0a00 	vstr	s1, [r7]
 800a302:	4453      	add	r3, sl
 800a304:	ed80 2a00 	vstr	s4, [r0]
 800a308:	edc0 2a01 	vstr	s5, [r0, #4]
 800a30c:	4457      	add	r7, sl
 800a30e:	edc2 1a00 	vstr	s3, [r2]
 800a312:	ed82 7a01 	vstr	s14, [r2, #4]
 800a316:	4450      	add	r0, sl
 800a318:	ed85 8a00 	vstr	s16, [r5]
 800a31c:	ed85 0a01 	vstr	s0, [r5, #4]
 800a320:	4452      	add	r2, sl
 800a322:	edc1 4a00 	vstr	s9, [r1]
 800a326:	4455      	add	r5, sl
 800a328:	ed81 3a01 	vstr	s6, [r1, #4]
 800a32c:	edc4 8a00 	vstr	s17, [r4]
 800a330:	ed84 6a01 	vstr	s12, [r4, #4]
 800a334:	4451      	add	r1, sl
 800a336:	4454      	add	r4, sl
 800a338:	f63f aeea 	bhi.w	800a110 <arm_radix8_butterfly_f32+0x2fc>
 800a33c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a33e:	3308      	adds	r3, #8
 800a340:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a342:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a344:	3308      	adds	r3, #8
 800a346:	930a      	str	r3, [sp, #40]	@ 0x28
 800a348:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a34a:	3308      	adds	r3, #8
 800a34c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a34e:	9b08      	ldr	r3, [sp, #32]
 800a350:	3308      	adds	r3, #8
 800a352:	9308      	str	r3, [sp, #32]
 800a354:	9b07      	ldr	r3, [sp, #28]
 800a356:	3308      	adds	r3, #8
 800a358:	9307      	str	r3, [sp, #28]
 800a35a:	9b06      	ldr	r3, [sp, #24]
 800a35c:	3308      	adds	r3, #8
 800a35e:	9306      	str	r3, [sp, #24]
 800a360:	9b05      	ldr	r3, [sp, #20]
 800a362:	3308      	adds	r3, #8
 800a364:	9305      	str	r3, [sp, #20]
 800a366:	9b04      	ldr	r3, [sp, #16]
 800a368:	3308      	adds	r3, #8
 800a36a:	9304      	str	r3, [sp, #16]
 800a36c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a36e:	f109 0901 	add.w	r9, r9, #1
 800a372:	454b      	cmp	r3, r9
 800a374:	f47f ae7d 	bne.w	800a072 <arm_radix8_butterfly_f32+0x25e>
 800a378:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a37a:	00db      	lsls	r3, r3, #3
 800a37c:	b29b      	uxth	r3, r3
 800a37e:	46d9      	mov	r9, fp
 800a380:	9310      	str	r3, [sp, #64]	@ 0x40
 800a382:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800a386:	e554      	b.n	8009e32 <arm_radix8_butterfly_f32+0x1e>
 800a388:	b015      	add	sp, #84	@ 0x54
 800a38a:	ecbd 8b10 	vpop	{d8-d15}
 800a38e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a392:	bf00      	nop

0800a394 <__cvt>:
 800a394:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a398:	ec57 6b10 	vmov	r6, r7, d0
 800a39c:	2f00      	cmp	r7, #0
 800a39e:	460c      	mov	r4, r1
 800a3a0:	4619      	mov	r1, r3
 800a3a2:	463b      	mov	r3, r7
 800a3a4:	bfbb      	ittet	lt
 800a3a6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a3aa:	461f      	movlt	r7, r3
 800a3ac:	2300      	movge	r3, #0
 800a3ae:	232d      	movlt	r3, #45	@ 0x2d
 800a3b0:	700b      	strb	r3, [r1, #0]
 800a3b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a3b4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a3b8:	4691      	mov	r9, r2
 800a3ba:	f023 0820 	bic.w	r8, r3, #32
 800a3be:	bfbc      	itt	lt
 800a3c0:	4632      	movlt	r2, r6
 800a3c2:	4616      	movlt	r6, r2
 800a3c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a3c8:	d005      	beq.n	800a3d6 <__cvt+0x42>
 800a3ca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a3ce:	d100      	bne.n	800a3d2 <__cvt+0x3e>
 800a3d0:	3401      	adds	r4, #1
 800a3d2:	2102      	movs	r1, #2
 800a3d4:	e000      	b.n	800a3d8 <__cvt+0x44>
 800a3d6:	2103      	movs	r1, #3
 800a3d8:	ab03      	add	r3, sp, #12
 800a3da:	9301      	str	r3, [sp, #4]
 800a3dc:	ab02      	add	r3, sp, #8
 800a3de:	9300      	str	r3, [sp, #0]
 800a3e0:	ec47 6b10 	vmov	d0, r6, r7
 800a3e4:	4653      	mov	r3, sl
 800a3e6:	4622      	mov	r2, r4
 800a3e8:	f000 fe9e 	bl	800b128 <_dtoa_r>
 800a3ec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a3f0:	4605      	mov	r5, r0
 800a3f2:	d119      	bne.n	800a428 <__cvt+0x94>
 800a3f4:	f019 0f01 	tst.w	r9, #1
 800a3f8:	d00e      	beq.n	800a418 <__cvt+0x84>
 800a3fa:	eb00 0904 	add.w	r9, r0, r4
 800a3fe:	2200      	movs	r2, #0
 800a400:	2300      	movs	r3, #0
 800a402:	4630      	mov	r0, r6
 800a404:	4639      	mov	r1, r7
 800a406:	f7f6 fb87 	bl	8000b18 <__aeabi_dcmpeq>
 800a40a:	b108      	cbz	r0, 800a410 <__cvt+0x7c>
 800a40c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a410:	2230      	movs	r2, #48	@ 0x30
 800a412:	9b03      	ldr	r3, [sp, #12]
 800a414:	454b      	cmp	r3, r9
 800a416:	d31e      	bcc.n	800a456 <__cvt+0xc2>
 800a418:	9b03      	ldr	r3, [sp, #12]
 800a41a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a41c:	1b5b      	subs	r3, r3, r5
 800a41e:	4628      	mov	r0, r5
 800a420:	6013      	str	r3, [r2, #0]
 800a422:	b004      	add	sp, #16
 800a424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a428:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a42c:	eb00 0904 	add.w	r9, r0, r4
 800a430:	d1e5      	bne.n	800a3fe <__cvt+0x6a>
 800a432:	7803      	ldrb	r3, [r0, #0]
 800a434:	2b30      	cmp	r3, #48	@ 0x30
 800a436:	d10a      	bne.n	800a44e <__cvt+0xba>
 800a438:	2200      	movs	r2, #0
 800a43a:	2300      	movs	r3, #0
 800a43c:	4630      	mov	r0, r6
 800a43e:	4639      	mov	r1, r7
 800a440:	f7f6 fb6a 	bl	8000b18 <__aeabi_dcmpeq>
 800a444:	b918      	cbnz	r0, 800a44e <__cvt+0xba>
 800a446:	f1c4 0401 	rsb	r4, r4, #1
 800a44a:	f8ca 4000 	str.w	r4, [sl]
 800a44e:	f8da 3000 	ldr.w	r3, [sl]
 800a452:	4499      	add	r9, r3
 800a454:	e7d3      	b.n	800a3fe <__cvt+0x6a>
 800a456:	1c59      	adds	r1, r3, #1
 800a458:	9103      	str	r1, [sp, #12]
 800a45a:	701a      	strb	r2, [r3, #0]
 800a45c:	e7d9      	b.n	800a412 <__cvt+0x7e>

0800a45e <__exponent>:
 800a45e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a460:	2900      	cmp	r1, #0
 800a462:	bfba      	itte	lt
 800a464:	4249      	neglt	r1, r1
 800a466:	232d      	movlt	r3, #45	@ 0x2d
 800a468:	232b      	movge	r3, #43	@ 0x2b
 800a46a:	2909      	cmp	r1, #9
 800a46c:	7002      	strb	r2, [r0, #0]
 800a46e:	7043      	strb	r3, [r0, #1]
 800a470:	dd29      	ble.n	800a4c6 <__exponent+0x68>
 800a472:	f10d 0307 	add.w	r3, sp, #7
 800a476:	461d      	mov	r5, r3
 800a478:	270a      	movs	r7, #10
 800a47a:	461a      	mov	r2, r3
 800a47c:	fbb1 f6f7 	udiv	r6, r1, r7
 800a480:	fb07 1416 	mls	r4, r7, r6, r1
 800a484:	3430      	adds	r4, #48	@ 0x30
 800a486:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a48a:	460c      	mov	r4, r1
 800a48c:	2c63      	cmp	r4, #99	@ 0x63
 800a48e:	f103 33ff 	add.w	r3, r3, #4294967295
 800a492:	4631      	mov	r1, r6
 800a494:	dcf1      	bgt.n	800a47a <__exponent+0x1c>
 800a496:	3130      	adds	r1, #48	@ 0x30
 800a498:	1e94      	subs	r4, r2, #2
 800a49a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a49e:	1c41      	adds	r1, r0, #1
 800a4a0:	4623      	mov	r3, r4
 800a4a2:	42ab      	cmp	r3, r5
 800a4a4:	d30a      	bcc.n	800a4bc <__exponent+0x5e>
 800a4a6:	f10d 0309 	add.w	r3, sp, #9
 800a4aa:	1a9b      	subs	r3, r3, r2
 800a4ac:	42ac      	cmp	r4, r5
 800a4ae:	bf88      	it	hi
 800a4b0:	2300      	movhi	r3, #0
 800a4b2:	3302      	adds	r3, #2
 800a4b4:	4403      	add	r3, r0
 800a4b6:	1a18      	subs	r0, r3, r0
 800a4b8:	b003      	add	sp, #12
 800a4ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4bc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a4c0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a4c4:	e7ed      	b.n	800a4a2 <__exponent+0x44>
 800a4c6:	2330      	movs	r3, #48	@ 0x30
 800a4c8:	3130      	adds	r1, #48	@ 0x30
 800a4ca:	7083      	strb	r3, [r0, #2]
 800a4cc:	70c1      	strb	r1, [r0, #3]
 800a4ce:	1d03      	adds	r3, r0, #4
 800a4d0:	e7f1      	b.n	800a4b6 <__exponent+0x58>
	...

0800a4d4 <_printf_float>:
 800a4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4d8:	b08d      	sub	sp, #52	@ 0x34
 800a4da:	460c      	mov	r4, r1
 800a4dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a4e0:	4616      	mov	r6, r2
 800a4e2:	461f      	mov	r7, r3
 800a4e4:	4605      	mov	r5, r0
 800a4e6:	f000 fcbb 	bl	800ae60 <_localeconv_r>
 800a4ea:	6803      	ldr	r3, [r0, #0]
 800a4ec:	9304      	str	r3, [sp, #16]
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f7f5 fee6 	bl	80002c0 <strlen>
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4f8:	f8d8 3000 	ldr.w	r3, [r8]
 800a4fc:	9005      	str	r0, [sp, #20]
 800a4fe:	3307      	adds	r3, #7
 800a500:	f023 0307 	bic.w	r3, r3, #7
 800a504:	f103 0208 	add.w	r2, r3, #8
 800a508:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a50c:	f8d4 b000 	ldr.w	fp, [r4]
 800a510:	f8c8 2000 	str.w	r2, [r8]
 800a514:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a518:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a51c:	9307      	str	r3, [sp, #28]
 800a51e:	f8cd 8018 	str.w	r8, [sp, #24]
 800a522:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a526:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a52a:	4b9c      	ldr	r3, [pc, #624]	@ (800a79c <_printf_float+0x2c8>)
 800a52c:	f04f 32ff 	mov.w	r2, #4294967295
 800a530:	f7f6 fb24 	bl	8000b7c <__aeabi_dcmpun>
 800a534:	bb70      	cbnz	r0, 800a594 <_printf_float+0xc0>
 800a536:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a53a:	4b98      	ldr	r3, [pc, #608]	@ (800a79c <_printf_float+0x2c8>)
 800a53c:	f04f 32ff 	mov.w	r2, #4294967295
 800a540:	f7f6 fafe 	bl	8000b40 <__aeabi_dcmple>
 800a544:	bb30      	cbnz	r0, 800a594 <_printf_float+0xc0>
 800a546:	2200      	movs	r2, #0
 800a548:	2300      	movs	r3, #0
 800a54a:	4640      	mov	r0, r8
 800a54c:	4649      	mov	r1, r9
 800a54e:	f7f6 faed 	bl	8000b2c <__aeabi_dcmplt>
 800a552:	b110      	cbz	r0, 800a55a <_printf_float+0x86>
 800a554:	232d      	movs	r3, #45	@ 0x2d
 800a556:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a55a:	4a91      	ldr	r2, [pc, #580]	@ (800a7a0 <_printf_float+0x2cc>)
 800a55c:	4b91      	ldr	r3, [pc, #580]	@ (800a7a4 <_printf_float+0x2d0>)
 800a55e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a562:	bf94      	ite	ls
 800a564:	4690      	movls	r8, r2
 800a566:	4698      	movhi	r8, r3
 800a568:	2303      	movs	r3, #3
 800a56a:	6123      	str	r3, [r4, #16]
 800a56c:	f02b 0304 	bic.w	r3, fp, #4
 800a570:	6023      	str	r3, [r4, #0]
 800a572:	f04f 0900 	mov.w	r9, #0
 800a576:	9700      	str	r7, [sp, #0]
 800a578:	4633      	mov	r3, r6
 800a57a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a57c:	4621      	mov	r1, r4
 800a57e:	4628      	mov	r0, r5
 800a580:	f000 f9d2 	bl	800a928 <_printf_common>
 800a584:	3001      	adds	r0, #1
 800a586:	f040 808d 	bne.w	800a6a4 <_printf_float+0x1d0>
 800a58a:	f04f 30ff 	mov.w	r0, #4294967295
 800a58e:	b00d      	add	sp, #52	@ 0x34
 800a590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a594:	4642      	mov	r2, r8
 800a596:	464b      	mov	r3, r9
 800a598:	4640      	mov	r0, r8
 800a59a:	4649      	mov	r1, r9
 800a59c:	f7f6 faee 	bl	8000b7c <__aeabi_dcmpun>
 800a5a0:	b140      	cbz	r0, 800a5b4 <_printf_float+0xe0>
 800a5a2:	464b      	mov	r3, r9
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	bfbc      	itt	lt
 800a5a8:	232d      	movlt	r3, #45	@ 0x2d
 800a5aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a5ae:	4a7e      	ldr	r2, [pc, #504]	@ (800a7a8 <_printf_float+0x2d4>)
 800a5b0:	4b7e      	ldr	r3, [pc, #504]	@ (800a7ac <_printf_float+0x2d8>)
 800a5b2:	e7d4      	b.n	800a55e <_printf_float+0x8a>
 800a5b4:	6863      	ldr	r3, [r4, #4]
 800a5b6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a5ba:	9206      	str	r2, [sp, #24]
 800a5bc:	1c5a      	adds	r2, r3, #1
 800a5be:	d13b      	bne.n	800a638 <_printf_float+0x164>
 800a5c0:	2306      	movs	r3, #6
 800a5c2:	6063      	str	r3, [r4, #4]
 800a5c4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	6022      	str	r2, [r4, #0]
 800a5cc:	9303      	str	r3, [sp, #12]
 800a5ce:	ab0a      	add	r3, sp, #40	@ 0x28
 800a5d0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a5d4:	ab09      	add	r3, sp, #36	@ 0x24
 800a5d6:	9300      	str	r3, [sp, #0]
 800a5d8:	6861      	ldr	r1, [r4, #4]
 800a5da:	ec49 8b10 	vmov	d0, r8, r9
 800a5de:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	f7ff fed6 	bl	800a394 <__cvt>
 800a5e8:	9b06      	ldr	r3, [sp, #24]
 800a5ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a5ec:	2b47      	cmp	r3, #71	@ 0x47
 800a5ee:	4680      	mov	r8, r0
 800a5f0:	d129      	bne.n	800a646 <_printf_float+0x172>
 800a5f2:	1cc8      	adds	r0, r1, #3
 800a5f4:	db02      	blt.n	800a5fc <_printf_float+0x128>
 800a5f6:	6863      	ldr	r3, [r4, #4]
 800a5f8:	4299      	cmp	r1, r3
 800a5fa:	dd41      	ble.n	800a680 <_printf_float+0x1ac>
 800a5fc:	f1aa 0a02 	sub.w	sl, sl, #2
 800a600:	fa5f fa8a 	uxtb.w	sl, sl
 800a604:	3901      	subs	r1, #1
 800a606:	4652      	mov	r2, sl
 800a608:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a60c:	9109      	str	r1, [sp, #36]	@ 0x24
 800a60e:	f7ff ff26 	bl	800a45e <__exponent>
 800a612:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a614:	1813      	adds	r3, r2, r0
 800a616:	2a01      	cmp	r2, #1
 800a618:	4681      	mov	r9, r0
 800a61a:	6123      	str	r3, [r4, #16]
 800a61c:	dc02      	bgt.n	800a624 <_printf_float+0x150>
 800a61e:	6822      	ldr	r2, [r4, #0]
 800a620:	07d2      	lsls	r2, r2, #31
 800a622:	d501      	bpl.n	800a628 <_printf_float+0x154>
 800a624:	3301      	adds	r3, #1
 800a626:	6123      	str	r3, [r4, #16]
 800a628:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d0a2      	beq.n	800a576 <_printf_float+0xa2>
 800a630:	232d      	movs	r3, #45	@ 0x2d
 800a632:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a636:	e79e      	b.n	800a576 <_printf_float+0xa2>
 800a638:	9a06      	ldr	r2, [sp, #24]
 800a63a:	2a47      	cmp	r2, #71	@ 0x47
 800a63c:	d1c2      	bne.n	800a5c4 <_printf_float+0xf0>
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d1c0      	bne.n	800a5c4 <_printf_float+0xf0>
 800a642:	2301      	movs	r3, #1
 800a644:	e7bd      	b.n	800a5c2 <_printf_float+0xee>
 800a646:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a64a:	d9db      	bls.n	800a604 <_printf_float+0x130>
 800a64c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a650:	d118      	bne.n	800a684 <_printf_float+0x1b0>
 800a652:	2900      	cmp	r1, #0
 800a654:	6863      	ldr	r3, [r4, #4]
 800a656:	dd0b      	ble.n	800a670 <_printf_float+0x19c>
 800a658:	6121      	str	r1, [r4, #16]
 800a65a:	b913      	cbnz	r3, 800a662 <_printf_float+0x18e>
 800a65c:	6822      	ldr	r2, [r4, #0]
 800a65e:	07d0      	lsls	r0, r2, #31
 800a660:	d502      	bpl.n	800a668 <_printf_float+0x194>
 800a662:	3301      	adds	r3, #1
 800a664:	440b      	add	r3, r1
 800a666:	6123      	str	r3, [r4, #16]
 800a668:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a66a:	f04f 0900 	mov.w	r9, #0
 800a66e:	e7db      	b.n	800a628 <_printf_float+0x154>
 800a670:	b913      	cbnz	r3, 800a678 <_printf_float+0x1a4>
 800a672:	6822      	ldr	r2, [r4, #0]
 800a674:	07d2      	lsls	r2, r2, #31
 800a676:	d501      	bpl.n	800a67c <_printf_float+0x1a8>
 800a678:	3302      	adds	r3, #2
 800a67a:	e7f4      	b.n	800a666 <_printf_float+0x192>
 800a67c:	2301      	movs	r3, #1
 800a67e:	e7f2      	b.n	800a666 <_printf_float+0x192>
 800a680:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a686:	4299      	cmp	r1, r3
 800a688:	db05      	blt.n	800a696 <_printf_float+0x1c2>
 800a68a:	6823      	ldr	r3, [r4, #0]
 800a68c:	6121      	str	r1, [r4, #16]
 800a68e:	07d8      	lsls	r0, r3, #31
 800a690:	d5ea      	bpl.n	800a668 <_printf_float+0x194>
 800a692:	1c4b      	adds	r3, r1, #1
 800a694:	e7e7      	b.n	800a666 <_printf_float+0x192>
 800a696:	2900      	cmp	r1, #0
 800a698:	bfd4      	ite	le
 800a69a:	f1c1 0202 	rsble	r2, r1, #2
 800a69e:	2201      	movgt	r2, #1
 800a6a0:	4413      	add	r3, r2
 800a6a2:	e7e0      	b.n	800a666 <_printf_float+0x192>
 800a6a4:	6823      	ldr	r3, [r4, #0]
 800a6a6:	055a      	lsls	r2, r3, #21
 800a6a8:	d407      	bmi.n	800a6ba <_printf_float+0x1e6>
 800a6aa:	6923      	ldr	r3, [r4, #16]
 800a6ac:	4642      	mov	r2, r8
 800a6ae:	4631      	mov	r1, r6
 800a6b0:	4628      	mov	r0, r5
 800a6b2:	47b8      	blx	r7
 800a6b4:	3001      	adds	r0, #1
 800a6b6:	d12b      	bne.n	800a710 <_printf_float+0x23c>
 800a6b8:	e767      	b.n	800a58a <_printf_float+0xb6>
 800a6ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a6be:	f240 80dd 	bls.w	800a87c <_printf_float+0x3a8>
 800a6c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	f7f6 fa25 	bl	8000b18 <__aeabi_dcmpeq>
 800a6ce:	2800      	cmp	r0, #0
 800a6d0:	d033      	beq.n	800a73a <_printf_float+0x266>
 800a6d2:	4a37      	ldr	r2, [pc, #220]	@ (800a7b0 <_printf_float+0x2dc>)
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	4631      	mov	r1, r6
 800a6d8:	4628      	mov	r0, r5
 800a6da:	47b8      	blx	r7
 800a6dc:	3001      	adds	r0, #1
 800a6de:	f43f af54 	beq.w	800a58a <_printf_float+0xb6>
 800a6e2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a6e6:	4543      	cmp	r3, r8
 800a6e8:	db02      	blt.n	800a6f0 <_printf_float+0x21c>
 800a6ea:	6823      	ldr	r3, [r4, #0]
 800a6ec:	07d8      	lsls	r0, r3, #31
 800a6ee:	d50f      	bpl.n	800a710 <_printf_float+0x23c>
 800a6f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6f4:	4631      	mov	r1, r6
 800a6f6:	4628      	mov	r0, r5
 800a6f8:	47b8      	blx	r7
 800a6fa:	3001      	adds	r0, #1
 800a6fc:	f43f af45 	beq.w	800a58a <_printf_float+0xb6>
 800a700:	f04f 0900 	mov.w	r9, #0
 800a704:	f108 38ff 	add.w	r8, r8, #4294967295
 800a708:	f104 0a1a 	add.w	sl, r4, #26
 800a70c:	45c8      	cmp	r8, r9
 800a70e:	dc09      	bgt.n	800a724 <_printf_float+0x250>
 800a710:	6823      	ldr	r3, [r4, #0]
 800a712:	079b      	lsls	r3, r3, #30
 800a714:	f100 8103 	bmi.w	800a91e <_printf_float+0x44a>
 800a718:	68e0      	ldr	r0, [r4, #12]
 800a71a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a71c:	4298      	cmp	r0, r3
 800a71e:	bfb8      	it	lt
 800a720:	4618      	movlt	r0, r3
 800a722:	e734      	b.n	800a58e <_printf_float+0xba>
 800a724:	2301      	movs	r3, #1
 800a726:	4652      	mov	r2, sl
 800a728:	4631      	mov	r1, r6
 800a72a:	4628      	mov	r0, r5
 800a72c:	47b8      	blx	r7
 800a72e:	3001      	adds	r0, #1
 800a730:	f43f af2b 	beq.w	800a58a <_printf_float+0xb6>
 800a734:	f109 0901 	add.w	r9, r9, #1
 800a738:	e7e8      	b.n	800a70c <_printf_float+0x238>
 800a73a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	dc39      	bgt.n	800a7b4 <_printf_float+0x2e0>
 800a740:	4a1b      	ldr	r2, [pc, #108]	@ (800a7b0 <_printf_float+0x2dc>)
 800a742:	2301      	movs	r3, #1
 800a744:	4631      	mov	r1, r6
 800a746:	4628      	mov	r0, r5
 800a748:	47b8      	blx	r7
 800a74a:	3001      	adds	r0, #1
 800a74c:	f43f af1d 	beq.w	800a58a <_printf_float+0xb6>
 800a750:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a754:	ea59 0303 	orrs.w	r3, r9, r3
 800a758:	d102      	bne.n	800a760 <_printf_float+0x28c>
 800a75a:	6823      	ldr	r3, [r4, #0]
 800a75c:	07d9      	lsls	r1, r3, #31
 800a75e:	d5d7      	bpl.n	800a710 <_printf_float+0x23c>
 800a760:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a764:	4631      	mov	r1, r6
 800a766:	4628      	mov	r0, r5
 800a768:	47b8      	blx	r7
 800a76a:	3001      	adds	r0, #1
 800a76c:	f43f af0d 	beq.w	800a58a <_printf_float+0xb6>
 800a770:	f04f 0a00 	mov.w	sl, #0
 800a774:	f104 0b1a 	add.w	fp, r4, #26
 800a778:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a77a:	425b      	negs	r3, r3
 800a77c:	4553      	cmp	r3, sl
 800a77e:	dc01      	bgt.n	800a784 <_printf_float+0x2b0>
 800a780:	464b      	mov	r3, r9
 800a782:	e793      	b.n	800a6ac <_printf_float+0x1d8>
 800a784:	2301      	movs	r3, #1
 800a786:	465a      	mov	r2, fp
 800a788:	4631      	mov	r1, r6
 800a78a:	4628      	mov	r0, r5
 800a78c:	47b8      	blx	r7
 800a78e:	3001      	adds	r0, #1
 800a790:	f43f aefb 	beq.w	800a58a <_printf_float+0xb6>
 800a794:	f10a 0a01 	add.w	sl, sl, #1
 800a798:	e7ee      	b.n	800a778 <_printf_float+0x2a4>
 800a79a:	bf00      	nop
 800a79c:	7fefffff 	.word	0x7fefffff
 800a7a0:	0800dc84 	.word	0x0800dc84
 800a7a4:	0800dc88 	.word	0x0800dc88
 800a7a8:	0800dc8c 	.word	0x0800dc8c
 800a7ac:	0800dc90 	.word	0x0800dc90
 800a7b0:	0800dc94 	.word	0x0800dc94
 800a7b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a7b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a7ba:	4553      	cmp	r3, sl
 800a7bc:	bfa8      	it	ge
 800a7be:	4653      	movge	r3, sl
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	4699      	mov	r9, r3
 800a7c4:	dc36      	bgt.n	800a834 <_printf_float+0x360>
 800a7c6:	f04f 0b00 	mov.w	fp, #0
 800a7ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a7ce:	f104 021a 	add.w	r2, r4, #26
 800a7d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a7d4:	9306      	str	r3, [sp, #24]
 800a7d6:	eba3 0309 	sub.w	r3, r3, r9
 800a7da:	455b      	cmp	r3, fp
 800a7dc:	dc31      	bgt.n	800a842 <_printf_float+0x36e>
 800a7de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7e0:	459a      	cmp	sl, r3
 800a7e2:	dc3a      	bgt.n	800a85a <_printf_float+0x386>
 800a7e4:	6823      	ldr	r3, [r4, #0]
 800a7e6:	07da      	lsls	r2, r3, #31
 800a7e8:	d437      	bmi.n	800a85a <_printf_float+0x386>
 800a7ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7ec:	ebaa 0903 	sub.w	r9, sl, r3
 800a7f0:	9b06      	ldr	r3, [sp, #24]
 800a7f2:	ebaa 0303 	sub.w	r3, sl, r3
 800a7f6:	4599      	cmp	r9, r3
 800a7f8:	bfa8      	it	ge
 800a7fa:	4699      	movge	r9, r3
 800a7fc:	f1b9 0f00 	cmp.w	r9, #0
 800a800:	dc33      	bgt.n	800a86a <_printf_float+0x396>
 800a802:	f04f 0800 	mov.w	r8, #0
 800a806:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a80a:	f104 0b1a 	add.w	fp, r4, #26
 800a80e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a810:	ebaa 0303 	sub.w	r3, sl, r3
 800a814:	eba3 0309 	sub.w	r3, r3, r9
 800a818:	4543      	cmp	r3, r8
 800a81a:	f77f af79 	ble.w	800a710 <_printf_float+0x23c>
 800a81e:	2301      	movs	r3, #1
 800a820:	465a      	mov	r2, fp
 800a822:	4631      	mov	r1, r6
 800a824:	4628      	mov	r0, r5
 800a826:	47b8      	blx	r7
 800a828:	3001      	adds	r0, #1
 800a82a:	f43f aeae 	beq.w	800a58a <_printf_float+0xb6>
 800a82e:	f108 0801 	add.w	r8, r8, #1
 800a832:	e7ec      	b.n	800a80e <_printf_float+0x33a>
 800a834:	4642      	mov	r2, r8
 800a836:	4631      	mov	r1, r6
 800a838:	4628      	mov	r0, r5
 800a83a:	47b8      	blx	r7
 800a83c:	3001      	adds	r0, #1
 800a83e:	d1c2      	bne.n	800a7c6 <_printf_float+0x2f2>
 800a840:	e6a3      	b.n	800a58a <_printf_float+0xb6>
 800a842:	2301      	movs	r3, #1
 800a844:	4631      	mov	r1, r6
 800a846:	4628      	mov	r0, r5
 800a848:	9206      	str	r2, [sp, #24]
 800a84a:	47b8      	blx	r7
 800a84c:	3001      	adds	r0, #1
 800a84e:	f43f ae9c 	beq.w	800a58a <_printf_float+0xb6>
 800a852:	9a06      	ldr	r2, [sp, #24]
 800a854:	f10b 0b01 	add.w	fp, fp, #1
 800a858:	e7bb      	b.n	800a7d2 <_printf_float+0x2fe>
 800a85a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a85e:	4631      	mov	r1, r6
 800a860:	4628      	mov	r0, r5
 800a862:	47b8      	blx	r7
 800a864:	3001      	adds	r0, #1
 800a866:	d1c0      	bne.n	800a7ea <_printf_float+0x316>
 800a868:	e68f      	b.n	800a58a <_printf_float+0xb6>
 800a86a:	9a06      	ldr	r2, [sp, #24]
 800a86c:	464b      	mov	r3, r9
 800a86e:	4442      	add	r2, r8
 800a870:	4631      	mov	r1, r6
 800a872:	4628      	mov	r0, r5
 800a874:	47b8      	blx	r7
 800a876:	3001      	adds	r0, #1
 800a878:	d1c3      	bne.n	800a802 <_printf_float+0x32e>
 800a87a:	e686      	b.n	800a58a <_printf_float+0xb6>
 800a87c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a880:	f1ba 0f01 	cmp.w	sl, #1
 800a884:	dc01      	bgt.n	800a88a <_printf_float+0x3b6>
 800a886:	07db      	lsls	r3, r3, #31
 800a888:	d536      	bpl.n	800a8f8 <_printf_float+0x424>
 800a88a:	2301      	movs	r3, #1
 800a88c:	4642      	mov	r2, r8
 800a88e:	4631      	mov	r1, r6
 800a890:	4628      	mov	r0, r5
 800a892:	47b8      	blx	r7
 800a894:	3001      	adds	r0, #1
 800a896:	f43f ae78 	beq.w	800a58a <_printf_float+0xb6>
 800a89a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a89e:	4631      	mov	r1, r6
 800a8a0:	4628      	mov	r0, r5
 800a8a2:	47b8      	blx	r7
 800a8a4:	3001      	adds	r0, #1
 800a8a6:	f43f ae70 	beq.w	800a58a <_printf_float+0xb6>
 800a8aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a8b6:	f7f6 f92f 	bl	8000b18 <__aeabi_dcmpeq>
 800a8ba:	b9c0      	cbnz	r0, 800a8ee <_printf_float+0x41a>
 800a8bc:	4653      	mov	r3, sl
 800a8be:	f108 0201 	add.w	r2, r8, #1
 800a8c2:	4631      	mov	r1, r6
 800a8c4:	4628      	mov	r0, r5
 800a8c6:	47b8      	blx	r7
 800a8c8:	3001      	adds	r0, #1
 800a8ca:	d10c      	bne.n	800a8e6 <_printf_float+0x412>
 800a8cc:	e65d      	b.n	800a58a <_printf_float+0xb6>
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	465a      	mov	r2, fp
 800a8d2:	4631      	mov	r1, r6
 800a8d4:	4628      	mov	r0, r5
 800a8d6:	47b8      	blx	r7
 800a8d8:	3001      	adds	r0, #1
 800a8da:	f43f ae56 	beq.w	800a58a <_printf_float+0xb6>
 800a8de:	f108 0801 	add.w	r8, r8, #1
 800a8e2:	45d0      	cmp	r8, sl
 800a8e4:	dbf3      	blt.n	800a8ce <_printf_float+0x3fa>
 800a8e6:	464b      	mov	r3, r9
 800a8e8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a8ec:	e6df      	b.n	800a6ae <_printf_float+0x1da>
 800a8ee:	f04f 0800 	mov.w	r8, #0
 800a8f2:	f104 0b1a 	add.w	fp, r4, #26
 800a8f6:	e7f4      	b.n	800a8e2 <_printf_float+0x40e>
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	4642      	mov	r2, r8
 800a8fc:	e7e1      	b.n	800a8c2 <_printf_float+0x3ee>
 800a8fe:	2301      	movs	r3, #1
 800a900:	464a      	mov	r2, r9
 800a902:	4631      	mov	r1, r6
 800a904:	4628      	mov	r0, r5
 800a906:	47b8      	blx	r7
 800a908:	3001      	adds	r0, #1
 800a90a:	f43f ae3e 	beq.w	800a58a <_printf_float+0xb6>
 800a90e:	f108 0801 	add.w	r8, r8, #1
 800a912:	68e3      	ldr	r3, [r4, #12]
 800a914:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a916:	1a5b      	subs	r3, r3, r1
 800a918:	4543      	cmp	r3, r8
 800a91a:	dcf0      	bgt.n	800a8fe <_printf_float+0x42a>
 800a91c:	e6fc      	b.n	800a718 <_printf_float+0x244>
 800a91e:	f04f 0800 	mov.w	r8, #0
 800a922:	f104 0919 	add.w	r9, r4, #25
 800a926:	e7f4      	b.n	800a912 <_printf_float+0x43e>

0800a928 <_printf_common>:
 800a928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a92c:	4616      	mov	r6, r2
 800a92e:	4698      	mov	r8, r3
 800a930:	688a      	ldr	r2, [r1, #8]
 800a932:	690b      	ldr	r3, [r1, #16]
 800a934:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a938:	4293      	cmp	r3, r2
 800a93a:	bfb8      	it	lt
 800a93c:	4613      	movlt	r3, r2
 800a93e:	6033      	str	r3, [r6, #0]
 800a940:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a944:	4607      	mov	r7, r0
 800a946:	460c      	mov	r4, r1
 800a948:	b10a      	cbz	r2, 800a94e <_printf_common+0x26>
 800a94a:	3301      	adds	r3, #1
 800a94c:	6033      	str	r3, [r6, #0]
 800a94e:	6823      	ldr	r3, [r4, #0]
 800a950:	0699      	lsls	r1, r3, #26
 800a952:	bf42      	ittt	mi
 800a954:	6833      	ldrmi	r3, [r6, #0]
 800a956:	3302      	addmi	r3, #2
 800a958:	6033      	strmi	r3, [r6, #0]
 800a95a:	6825      	ldr	r5, [r4, #0]
 800a95c:	f015 0506 	ands.w	r5, r5, #6
 800a960:	d106      	bne.n	800a970 <_printf_common+0x48>
 800a962:	f104 0a19 	add.w	sl, r4, #25
 800a966:	68e3      	ldr	r3, [r4, #12]
 800a968:	6832      	ldr	r2, [r6, #0]
 800a96a:	1a9b      	subs	r3, r3, r2
 800a96c:	42ab      	cmp	r3, r5
 800a96e:	dc26      	bgt.n	800a9be <_printf_common+0x96>
 800a970:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a974:	6822      	ldr	r2, [r4, #0]
 800a976:	3b00      	subs	r3, #0
 800a978:	bf18      	it	ne
 800a97a:	2301      	movne	r3, #1
 800a97c:	0692      	lsls	r2, r2, #26
 800a97e:	d42b      	bmi.n	800a9d8 <_printf_common+0xb0>
 800a980:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a984:	4641      	mov	r1, r8
 800a986:	4638      	mov	r0, r7
 800a988:	47c8      	blx	r9
 800a98a:	3001      	adds	r0, #1
 800a98c:	d01e      	beq.n	800a9cc <_printf_common+0xa4>
 800a98e:	6823      	ldr	r3, [r4, #0]
 800a990:	6922      	ldr	r2, [r4, #16]
 800a992:	f003 0306 	and.w	r3, r3, #6
 800a996:	2b04      	cmp	r3, #4
 800a998:	bf02      	ittt	eq
 800a99a:	68e5      	ldreq	r5, [r4, #12]
 800a99c:	6833      	ldreq	r3, [r6, #0]
 800a99e:	1aed      	subeq	r5, r5, r3
 800a9a0:	68a3      	ldr	r3, [r4, #8]
 800a9a2:	bf0c      	ite	eq
 800a9a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a9a8:	2500      	movne	r5, #0
 800a9aa:	4293      	cmp	r3, r2
 800a9ac:	bfc4      	itt	gt
 800a9ae:	1a9b      	subgt	r3, r3, r2
 800a9b0:	18ed      	addgt	r5, r5, r3
 800a9b2:	2600      	movs	r6, #0
 800a9b4:	341a      	adds	r4, #26
 800a9b6:	42b5      	cmp	r5, r6
 800a9b8:	d11a      	bne.n	800a9f0 <_printf_common+0xc8>
 800a9ba:	2000      	movs	r0, #0
 800a9bc:	e008      	b.n	800a9d0 <_printf_common+0xa8>
 800a9be:	2301      	movs	r3, #1
 800a9c0:	4652      	mov	r2, sl
 800a9c2:	4641      	mov	r1, r8
 800a9c4:	4638      	mov	r0, r7
 800a9c6:	47c8      	blx	r9
 800a9c8:	3001      	adds	r0, #1
 800a9ca:	d103      	bne.n	800a9d4 <_printf_common+0xac>
 800a9cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a9d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9d4:	3501      	adds	r5, #1
 800a9d6:	e7c6      	b.n	800a966 <_printf_common+0x3e>
 800a9d8:	18e1      	adds	r1, r4, r3
 800a9da:	1c5a      	adds	r2, r3, #1
 800a9dc:	2030      	movs	r0, #48	@ 0x30
 800a9de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a9e2:	4422      	add	r2, r4
 800a9e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a9e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a9ec:	3302      	adds	r3, #2
 800a9ee:	e7c7      	b.n	800a980 <_printf_common+0x58>
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	4622      	mov	r2, r4
 800a9f4:	4641      	mov	r1, r8
 800a9f6:	4638      	mov	r0, r7
 800a9f8:	47c8      	blx	r9
 800a9fa:	3001      	adds	r0, #1
 800a9fc:	d0e6      	beq.n	800a9cc <_printf_common+0xa4>
 800a9fe:	3601      	adds	r6, #1
 800aa00:	e7d9      	b.n	800a9b6 <_printf_common+0x8e>
	...

0800aa04 <_printf_i>:
 800aa04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa08:	7e0f      	ldrb	r7, [r1, #24]
 800aa0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aa0c:	2f78      	cmp	r7, #120	@ 0x78
 800aa0e:	4691      	mov	r9, r2
 800aa10:	4680      	mov	r8, r0
 800aa12:	460c      	mov	r4, r1
 800aa14:	469a      	mov	sl, r3
 800aa16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aa1a:	d807      	bhi.n	800aa2c <_printf_i+0x28>
 800aa1c:	2f62      	cmp	r7, #98	@ 0x62
 800aa1e:	d80a      	bhi.n	800aa36 <_printf_i+0x32>
 800aa20:	2f00      	cmp	r7, #0
 800aa22:	f000 80d2 	beq.w	800abca <_printf_i+0x1c6>
 800aa26:	2f58      	cmp	r7, #88	@ 0x58
 800aa28:	f000 80b9 	beq.w	800ab9e <_printf_i+0x19a>
 800aa2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aa34:	e03a      	b.n	800aaac <_printf_i+0xa8>
 800aa36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aa3a:	2b15      	cmp	r3, #21
 800aa3c:	d8f6      	bhi.n	800aa2c <_printf_i+0x28>
 800aa3e:	a101      	add	r1, pc, #4	@ (adr r1, 800aa44 <_printf_i+0x40>)
 800aa40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aa44:	0800aa9d 	.word	0x0800aa9d
 800aa48:	0800aab1 	.word	0x0800aab1
 800aa4c:	0800aa2d 	.word	0x0800aa2d
 800aa50:	0800aa2d 	.word	0x0800aa2d
 800aa54:	0800aa2d 	.word	0x0800aa2d
 800aa58:	0800aa2d 	.word	0x0800aa2d
 800aa5c:	0800aab1 	.word	0x0800aab1
 800aa60:	0800aa2d 	.word	0x0800aa2d
 800aa64:	0800aa2d 	.word	0x0800aa2d
 800aa68:	0800aa2d 	.word	0x0800aa2d
 800aa6c:	0800aa2d 	.word	0x0800aa2d
 800aa70:	0800abb1 	.word	0x0800abb1
 800aa74:	0800aadb 	.word	0x0800aadb
 800aa78:	0800ab6b 	.word	0x0800ab6b
 800aa7c:	0800aa2d 	.word	0x0800aa2d
 800aa80:	0800aa2d 	.word	0x0800aa2d
 800aa84:	0800abd3 	.word	0x0800abd3
 800aa88:	0800aa2d 	.word	0x0800aa2d
 800aa8c:	0800aadb 	.word	0x0800aadb
 800aa90:	0800aa2d 	.word	0x0800aa2d
 800aa94:	0800aa2d 	.word	0x0800aa2d
 800aa98:	0800ab73 	.word	0x0800ab73
 800aa9c:	6833      	ldr	r3, [r6, #0]
 800aa9e:	1d1a      	adds	r2, r3, #4
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	6032      	str	r2, [r6, #0]
 800aaa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aaa8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aaac:	2301      	movs	r3, #1
 800aaae:	e09d      	b.n	800abec <_printf_i+0x1e8>
 800aab0:	6833      	ldr	r3, [r6, #0]
 800aab2:	6820      	ldr	r0, [r4, #0]
 800aab4:	1d19      	adds	r1, r3, #4
 800aab6:	6031      	str	r1, [r6, #0]
 800aab8:	0606      	lsls	r6, r0, #24
 800aaba:	d501      	bpl.n	800aac0 <_printf_i+0xbc>
 800aabc:	681d      	ldr	r5, [r3, #0]
 800aabe:	e003      	b.n	800aac8 <_printf_i+0xc4>
 800aac0:	0645      	lsls	r5, r0, #25
 800aac2:	d5fb      	bpl.n	800aabc <_printf_i+0xb8>
 800aac4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aac8:	2d00      	cmp	r5, #0
 800aaca:	da03      	bge.n	800aad4 <_printf_i+0xd0>
 800aacc:	232d      	movs	r3, #45	@ 0x2d
 800aace:	426d      	negs	r5, r5
 800aad0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aad4:	4859      	ldr	r0, [pc, #356]	@ (800ac3c <_printf_i+0x238>)
 800aad6:	230a      	movs	r3, #10
 800aad8:	e011      	b.n	800aafe <_printf_i+0xfa>
 800aada:	6821      	ldr	r1, [r4, #0]
 800aadc:	6833      	ldr	r3, [r6, #0]
 800aade:	0608      	lsls	r0, r1, #24
 800aae0:	f853 5b04 	ldr.w	r5, [r3], #4
 800aae4:	d402      	bmi.n	800aaec <_printf_i+0xe8>
 800aae6:	0649      	lsls	r1, r1, #25
 800aae8:	bf48      	it	mi
 800aaea:	b2ad      	uxthmi	r5, r5
 800aaec:	2f6f      	cmp	r7, #111	@ 0x6f
 800aaee:	4853      	ldr	r0, [pc, #332]	@ (800ac3c <_printf_i+0x238>)
 800aaf0:	6033      	str	r3, [r6, #0]
 800aaf2:	bf14      	ite	ne
 800aaf4:	230a      	movne	r3, #10
 800aaf6:	2308      	moveq	r3, #8
 800aaf8:	2100      	movs	r1, #0
 800aafa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aafe:	6866      	ldr	r6, [r4, #4]
 800ab00:	60a6      	str	r6, [r4, #8]
 800ab02:	2e00      	cmp	r6, #0
 800ab04:	bfa2      	ittt	ge
 800ab06:	6821      	ldrge	r1, [r4, #0]
 800ab08:	f021 0104 	bicge.w	r1, r1, #4
 800ab0c:	6021      	strge	r1, [r4, #0]
 800ab0e:	b90d      	cbnz	r5, 800ab14 <_printf_i+0x110>
 800ab10:	2e00      	cmp	r6, #0
 800ab12:	d04b      	beq.n	800abac <_printf_i+0x1a8>
 800ab14:	4616      	mov	r6, r2
 800ab16:	fbb5 f1f3 	udiv	r1, r5, r3
 800ab1a:	fb03 5711 	mls	r7, r3, r1, r5
 800ab1e:	5dc7      	ldrb	r7, [r0, r7]
 800ab20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ab24:	462f      	mov	r7, r5
 800ab26:	42bb      	cmp	r3, r7
 800ab28:	460d      	mov	r5, r1
 800ab2a:	d9f4      	bls.n	800ab16 <_printf_i+0x112>
 800ab2c:	2b08      	cmp	r3, #8
 800ab2e:	d10b      	bne.n	800ab48 <_printf_i+0x144>
 800ab30:	6823      	ldr	r3, [r4, #0]
 800ab32:	07df      	lsls	r7, r3, #31
 800ab34:	d508      	bpl.n	800ab48 <_printf_i+0x144>
 800ab36:	6923      	ldr	r3, [r4, #16]
 800ab38:	6861      	ldr	r1, [r4, #4]
 800ab3a:	4299      	cmp	r1, r3
 800ab3c:	bfde      	ittt	le
 800ab3e:	2330      	movle	r3, #48	@ 0x30
 800ab40:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ab44:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ab48:	1b92      	subs	r2, r2, r6
 800ab4a:	6122      	str	r2, [r4, #16]
 800ab4c:	f8cd a000 	str.w	sl, [sp]
 800ab50:	464b      	mov	r3, r9
 800ab52:	aa03      	add	r2, sp, #12
 800ab54:	4621      	mov	r1, r4
 800ab56:	4640      	mov	r0, r8
 800ab58:	f7ff fee6 	bl	800a928 <_printf_common>
 800ab5c:	3001      	adds	r0, #1
 800ab5e:	d14a      	bne.n	800abf6 <_printf_i+0x1f2>
 800ab60:	f04f 30ff 	mov.w	r0, #4294967295
 800ab64:	b004      	add	sp, #16
 800ab66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab6a:	6823      	ldr	r3, [r4, #0]
 800ab6c:	f043 0320 	orr.w	r3, r3, #32
 800ab70:	6023      	str	r3, [r4, #0]
 800ab72:	4833      	ldr	r0, [pc, #204]	@ (800ac40 <_printf_i+0x23c>)
 800ab74:	2778      	movs	r7, #120	@ 0x78
 800ab76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ab7a:	6823      	ldr	r3, [r4, #0]
 800ab7c:	6831      	ldr	r1, [r6, #0]
 800ab7e:	061f      	lsls	r7, r3, #24
 800ab80:	f851 5b04 	ldr.w	r5, [r1], #4
 800ab84:	d402      	bmi.n	800ab8c <_printf_i+0x188>
 800ab86:	065f      	lsls	r7, r3, #25
 800ab88:	bf48      	it	mi
 800ab8a:	b2ad      	uxthmi	r5, r5
 800ab8c:	6031      	str	r1, [r6, #0]
 800ab8e:	07d9      	lsls	r1, r3, #31
 800ab90:	bf44      	itt	mi
 800ab92:	f043 0320 	orrmi.w	r3, r3, #32
 800ab96:	6023      	strmi	r3, [r4, #0]
 800ab98:	b11d      	cbz	r5, 800aba2 <_printf_i+0x19e>
 800ab9a:	2310      	movs	r3, #16
 800ab9c:	e7ac      	b.n	800aaf8 <_printf_i+0xf4>
 800ab9e:	4827      	ldr	r0, [pc, #156]	@ (800ac3c <_printf_i+0x238>)
 800aba0:	e7e9      	b.n	800ab76 <_printf_i+0x172>
 800aba2:	6823      	ldr	r3, [r4, #0]
 800aba4:	f023 0320 	bic.w	r3, r3, #32
 800aba8:	6023      	str	r3, [r4, #0]
 800abaa:	e7f6      	b.n	800ab9a <_printf_i+0x196>
 800abac:	4616      	mov	r6, r2
 800abae:	e7bd      	b.n	800ab2c <_printf_i+0x128>
 800abb0:	6833      	ldr	r3, [r6, #0]
 800abb2:	6825      	ldr	r5, [r4, #0]
 800abb4:	6961      	ldr	r1, [r4, #20]
 800abb6:	1d18      	adds	r0, r3, #4
 800abb8:	6030      	str	r0, [r6, #0]
 800abba:	062e      	lsls	r6, r5, #24
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	d501      	bpl.n	800abc4 <_printf_i+0x1c0>
 800abc0:	6019      	str	r1, [r3, #0]
 800abc2:	e002      	b.n	800abca <_printf_i+0x1c6>
 800abc4:	0668      	lsls	r0, r5, #25
 800abc6:	d5fb      	bpl.n	800abc0 <_printf_i+0x1bc>
 800abc8:	8019      	strh	r1, [r3, #0]
 800abca:	2300      	movs	r3, #0
 800abcc:	6123      	str	r3, [r4, #16]
 800abce:	4616      	mov	r6, r2
 800abd0:	e7bc      	b.n	800ab4c <_printf_i+0x148>
 800abd2:	6833      	ldr	r3, [r6, #0]
 800abd4:	1d1a      	adds	r2, r3, #4
 800abd6:	6032      	str	r2, [r6, #0]
 800abd8:	681e      	ldr	r6, [r3, #0]
 800abda:	6862      	ldr	r2, [r4, #4]
 800abdc:	2100      	movs	r1, #0
 800abde:	4630      	mov	r0, r6
 800abe0:	f7f5 fb1e 	bl	8000220 <memchr>
 800abe4:	b108      	cbz	r0, 800abea <_printf_i+0x1e6>
 800abe6:	1b80      	subs	r0, r0, r6
 800abe8:	6060      	str	r0, [r4, #4]
 800abea:	6863      	ldr	r3, [r4, #4]
 800abec:	6123      	str	r3, [r4, #16]
 800abee:	2300      	movs	r3, #0
 800abf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abf4:	e7aa      	b.n	800ab4c <_printf_i+0x148>
 800abf6:	6923      	ldr	r3, [r4, #16]
 800abf8:	4632      	mov	r2, r6
 800abfa:	4649      	mov	r1, r9
 800abfc:	4640      	mov	r0, r8
 800abfe:	47d0      	blx	sl
 800ac00:	3001      	adds	r0, #1
 800ac02:	d0ad      	beq.n	800ab60 <_printf_i+0x15c>
 800ac04:	6823      	ldr	r3, [r4, #0]
 800ac06:	079b      	lsls	r3, r3, #30
 800ac08:	d413      	bmi.n	800ac32 <_printf_i+0x22e>
 800ac0a:	68e0      	ldr	r0, [r4, #12]
 800ac0c:	9b03      	ldr	r3, [sp, #12]
 800ac0e:	4298      	cmp	r0, r3
 800ac10:	bfb8      	it	lt
 800ac12:	4618      	movlt	r0, r3
 800ac14:	e7a6      	b.n	800ab64 <_printf_i+0x160>
 800ac16:	2301      	movs	r3, #1
 800ac18:	4632      	mov	r2, r6
 800ac1a:	4649      	mov	r1, r9
 800ac1c:	4640      	mov	r0, r8
 800ac1e:	47d0      	blx	sl
 800ac20:	3001      	adds	r0, #1
 800ac22:	d09d      	beq.n	800ab60 <_printf_i+0x15c>
 800ac24:	3501      	adds	r5, #1
 800ac26:	68e3      	ldr	r3, [r4, #12]
 800ac28:	9903      	ldr	r1, [sp, #12]
 800ac2a:	1a5b      	subs	r3, r3, r1
 800ac2c:	42ab      	cmp	r3, r5
 800ac2e:	dcf2      	bgt.n	800ac16 <_printf_i+0x212>
 800ac30:	e7eb      	b.n	800ac0a <_printf_i+0x206>
 800ac32:	2500      	movs	r5, #0
 800ac34:	f104 0619 	add.w	r6, r4, #25
 800ac38:	e7f5      	b.n	800ac26 <_printf_i+0x222>
 800ac3a:	bf00      	nop
 800ac3c:	0800dc96 	.word	0x0800dc96
 800ac40:	0800dca7 	.word	0x0800dca7

0800ac44 <std>:
 800ac44:	2300      	movs	r3, #0
 800ac46:	b510      	push	{r4, lr}
 800ac48:	4604      	mov	r4, r0
 800ac4a:	e9c0 3300 	strd	r3, r3, [r0]
 800ac4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ac52:	6083      	str	r3, [r0, #8]
 800ac54:	8181      	strh	r1, [r0, #12]
 800ac56:	6643      	str	r3, [r0, #100]	@ 0x64
 800ac58:	81c2      	strh	r2, [r0, #14]
 800ac5a:	6183      	str	r3, [r0, #24]
 800ac5c:	4619      	mov	r1, r3
 800ac5e:	2208      	movs	r2, #8
 800ac60:	305c      	adds	r0, #92	@ 0x5c
 800ac62:	f000 f8f4 	bl	800ae4e <memset>
 800ac66:	4b0d      	ldr	r3, [pc, #52]	@ (800ac9c <std+0x58>)
 800ac68:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac6a:	4b0d      	ldr	r3, [pc, #52]	@ (800aca0 <std+0x5c>)
 800ac6c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac6e:	4b0d      	ldr	r3, [pc, #52]	@ (800aca4 <std+0x60>)
 800ac70:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac72:	4b0d      	ldr	r3, [pc, #52]	@ (800aca8 <std+0x64>)
 800ac74:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac76:	4b0d      	ldr	r3, [pc, #52]	@ (800acac <std+0x68>)
 800ac78:	6224      	str	r4, [r4, #32]
 800ac7a:	429c      	cmp	r4, r3
 800ac7c:	d006      	beq.n	800ac8c <std+0x48>
 800ac7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac82:	4294      	cmp	r4, r2
 800ac84:	d002      	beq.n	800ac8c <std+0x48>
 800ac86:	33d0      	adds	r3, #208	@ 0xd0
 800ac88:	429c      	cmp	r4, r3
 800ac8a:	d105      	bne.n	800ac98 <std+0x54>
 800ac8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac94:	f000 b9ae 	b.w	800aff4 <__retarget_lock_init_recursive>
 800ac98:	bd10      	pop	{r4, pc}
 800ac9a:	bf00      	nop
 800ac9c:	0800adc9 	.word	0x0800adc9
 800aca0:	0800adeb 	.word	0x0800adeb
 800aca4:	0800ae23 	.word	0x0800ae23
 800aca8:	0800ae47 	.word	0x0800ae47
 800acac:	200077e0 	.word	0x200077e0

0800acb0 <stdio_exit_handler>:
 800acb0:	4a02      	ldr	r2, [pc, #8]	@ (800acbc <stdio_exit_handler+0xc>)
 800acb2:	4903      	ldr	r1, [pc, #12]	@ (800acc0 <stdio_exit_handler+0x10>)
 800acb4:	4803      	ldr	r0, [pc, #12]	@ (800acc4 <stdio_exit_handler+0x14>)
 800acb6:	f000 b869 	b.w	800ad8c <_fwalk_sglue>
 800acba:	bf00      	nop
 800acbc:	20000410 	.word	0x20000410
 800acc0:	0800c6bd 	.word	0x0800c6bd
 800acc4:	20000420 	.word	0x20000420

0800acc8 <cleanup_stdio>:
 800acc8:	6841      	ldr	r1, [r0, #4]
 800acca:	4b0c      	ldr	r3, [pc, #48]	@ (800acfc <cleanup_stdio+0x34>)
 800accc:	4299      	cmp	r1, r3
 800acce:	b510      	push	{r4, lr}
 800acd0:	4604      	mov	r4, r0
 800acd2:	d001      	beq.n	800acd8 <cleanup_stdio+0x10>
 800acd4:	f001 fcf2 	bl	800c6bc <_fflush_r>
 800acd8:	68a1      	ldr	r1, [r4, #8]
 800acda:	4b09      	ldr	r3, [pc, #36]	@ (800ad00 <cleanup_stdio+0x38>)
 800acdc:	4299      	cmp	r1, r3
 800acde:	d002      	beq.n	800ace6 <cleanup_stdio+0x1e>
 800ace0:	4620      	mov	r0, r4
 800ace2:	f001 fceb 	bl	800c6bc <_fflush_r>
 800ace6:	68e1      	ldr	r1, [r4, #12]
 800ace8:	4b06      	ldr	r3, [pc, #24]	@ (800ad04 <cleanup_stdio+0x3c>)
 800acea:	4299      	cmp	r1, r3
 800acec:	d004      	beq.n	800acf8 <cleanup_stdio+0x30>
 800acee:	4620      	mov	r0, r4
 800acf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acf4:	f001 bce2 	b.w	800c6bc <_fflush_r>
 800acf8:	bd10      	pop	{r4, pc}
 800acfa:	bf00      	nop
 800acfc:	200077e0 	.word	0x200077e0
 800ad00:	20007848 	.word	0x20007848
 800ad04:	200078b0 	.word	0x200078b0

0800ad08 <global_stdio_init.part.0>:
 800ad08:	b510      	push	{r4, lr}
 800ad0a:	4b0b      	ldr	r3, [pc, #44]	@ (800ad38 <global_stdio_init.part.0+0x30>)
 800ad0c:	4c0b      	ldr	r4, [pc, #44]	@ (800ad3c <global_stdio_init.part.0+0x34>)
 800ad0e:	4a0c      	ldr	r2, [pc, #48]	@ (800ad40 <global_stdio_init.part.0+0x38>)
 800ad10:	601a      	str	r2, [r3, #0]
 800ad12:	4620      	mov	r0, r4
 800ad14:	2200      	movs	r2, #0
 800ad16:	2104      	movs	r1, #4
 800ad18:	f7ff ff94 	bl	800ac44 <std>
 800ad1c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ad20:	2201      	movs	r2, #1
 800ad22:	2109      	movs	r1, #9
 800ad24:	f7ff ff8e 	bl	800ac44 <std>
 800ad28:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ad2c:	2202      	movs	r2, #2
 800ad2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad32:	2112      	movs	r1, #18
 800ad34:	f7ff bf86 	b.w	800ac44 <std>
 800ad38:	20007918 	.word	0x20007918
 800ad3c:	200077e0 	.word	0x200077e0
 800ad40:	0800acb1 	.word	0x0800acb1

0800ad44 <__sfp_lock_acquire>:
 800ad44:	4801      	ldr	r0, [pc, #4]	@ (800ad4c <__sfp_lock_acquire+0x8>)
 800ad46:	f000 b956 	b.w	800aff6 <__retarget_lock_acquire_recursive>
 800ad4a:	bf00      	nop
 800ad4c:	20007921 	.word	0x20007921

0800ad50 <__sfp_lock_release>:
 800ad50:	4801      	ldr	r0, [pc, #4]	@ (800ad58 <__sfp_lock_release+0x8>)
 800ad52:	f000 b951 	b.w	800aff8 <__retarget_lock_release_recursive>
 800ad56:	bf00      	nop
 800ad58:	20007921 	.word	0x20007921

0800ad5c <__sinit>:
 800ad5c:	b510      	push	{r4, lr}
 800ad5e:	4604      	mov	r4, r0
 800ad60:	f7ff fff0 	bl	800ad44 <__sfp_lock_acquire>
 800ad64:	6a23      	ldr	r3, [r4, #32]
 800ad66:	b11b      	cbz	r3, 800ad70 <__sinit+0x14>
 800ad68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad6c:	f7ff bff0 	b.w	800ad50 <__sfp_lock_release>
 800ad70:	4b04      	ldr	r3, [pc, #16]	@ (800ad84 <__sinit+0x28>)
 800ad72:	6223      	str	r3, [r4, #32]
 800ad74:	4b04      	ldr	r3, [pc, #16]	@ (800ad88 <__sinit+0x2c>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d1f5      	bne.n	800ad68 <__sinit+0xc>
 800ad7c:	f7ff ffc4 	bl	800ad08 <global_stdio_init.part.0>
 800ad80:	e7f2      	b.n	800ad68 <__sinit+0xc>
 800ad82:	bf00      	nop
 800ad84:	0800acc9 	.word	0x0800acc9
 800ad88:	20007918 	.word	0x20007918

0800ad8c <_fwalk_sglue>:
 800ad8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad90:	4607      	mov	r7, r0
 800ad92:	4688      	mov	r8, r1
 800ad94:	4614      	mov	r4, r2
 800ad96:	2600      	movs	r6, #0
 800ad98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad9c:	f1b9 0901 	subs.w	r9, r9, #1
 800ada0:	d505      	bpl.n	800adae <_fwalk_sglue+0x22>
 800ada2:	6824      	ldr	r4, [r4, #0]
 800ada4:	2c00      	cmp	r4, #0
 800ada6:	d1f7      	bne.n	800ad98 <_fwalk_sglue+0xc>
 800ada8:	4630      	mov	r0, r6
 800adaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adae:	89ab      	ldrh	r3, [r5, #12]
 800adb0:	2b01      	cmp	r3, #1
 800adb2:	d907      	bls.n	800adc4 <_fwalk_sglue+0x38>
 800adb4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800adb8:	3301      	adds	r3, #1
 800adba:	d003      	beq.n	800adc4 <_fwalk_sglue+0x38>
 800adbc:	4629      	mov	r1, r5
 800adbe:	4638      	mov	r0, r7
 800adc0:	47c0      	blx	r8
 800adc2:	4306      	orrs	r6, r0
 800adc4:	3568      	adds	r5, #104	@ 0x68
 800adc6:	e7e9      	b.n	800ad9c <_fwalk_sglue+0x10>

0800adc8 <__sread>:
 800adc8:	b510      	push	{r4, lr}
 800adca:	460c      	mov	r4, r1
 800adcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800add0:	f000 f8c2 	bl	800af58 <_read_r>
 800add4:	2800      	cmp	r0, #0
 800add6:	bfab      	itete	ge
 800add8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800adda:	89a3      	ldrhlt	r3, [r4, #12]
 800addc:	181b      	addge	r3, r3, r0
 800adde:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ade2:	bfac      	ite	ge
 800ade4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ade6:	81a3      	strhlt	r3, [r4, #12]
 800ade8:	bd10      	pop	{r4, pc}

0800adea <__swrite>:
 800adea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adee:	461f      	mov	r7, r3
 800adf0:	898b      	ldrh	r3, [r1, #12]
 800adf2:	05db      	lsls	r3, r3, #23
 800adf4:	4605      	mov	r5, r0
 800adf6:	460c      	mov	r4, r1
 800adf8:	4616      	mov	r6, r2
 800adfa:	d505      	bpl.n	800ae08 <__swrite+0x1e>
 800adfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae00:	2302      	movs	r3, #2
 800ae02:	2200      	movs	r2, #0
 800ae04:	f000 f896 	bl	800af34 <_lseek_r>
 800ae08:	89a3      	ldrh	r3, [r4, #12]
 800ae0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae0e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ae12:	81a3      	strh	r3, [r4, #12]
 800ae14:	4632      	mov	r2, r6
 800ae16:	463b      	mov	r3, r7
 800ae18:	4628      	mov	r0, r5
 800ae1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae1e:	f000 b8ad 	b.w	800af7c <_write_r>

0800ae22 <__sseek>:
 800ae22:	b510      	push	{r4, lr}
 800ae24:	460c      	mov	r4, r1
 800ae26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae2a:	f000 f883 	bl	800af34 <_lseek_r>
 800ae2e:	1c43      	adds	r3, r0, #1
 800ae30:	89a3      	ldrh	r3, [r4, #12]
 800ae32:	bf15      	itete	ne
 800ae34:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ae36:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ae3a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ae3e:	81a3      	strheq	r3, [r4, #12]
 800ae40:	bf18      	it	ne
 800ae42:	81a3      	strhne	r3, [r4, #12]
 800ae44:	bd10      	pop	{r4, pc}

0800ae46 <__sclose>:
 800ae46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae4a:	f000 b80d 	b.w	800ae68 <_close_r>

0800ae4e <memset>:
 800ae4e:	4402      	add	r2, r0
 800ae50:	4603      	mov	r3, r0
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d100      	bne.n	800ae58 <memset+0xa>
 800ae56:	4770      	bx	lr
 800ae58:	f803 1b01 	strb.w	r1, [r3], #1
 800ae5c:	e7f9      	b.n	800ae52 <memset+0x4>
	...

0800ae60 <_localeconv_r>:
 800ae60:	4800      	ldr	r0, [pc, #0]	@ (800ae64 <_localeconv_r+0x4>)
 800ae62:	4770      	bx	lr
 800ae64:	2000055c 	.word	0x2000055c

0800ae68 <_close_r>:
 800ae68:	b538      	push	{r3, r4, r5, lr}
 800ae6a:	4d06      	ldr	r5, [pc, #24]	@ (800ae84 <_close_r+0x1c>)
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	4604      	mov	r4, r0
 800ae70:	4608      	mov	r0, r1
 800ae72:	602b      	str	r3, [r5, #0]
 800ae74:	f7f6 ff8e 	bl	8001d94 <_close>
 800ae78:	1c43      	adds	r3, r0, #1
 800ae7a:	d102      	bne.n	800ae82 <_close_r+0x1a>
 800ae7c:	682b      	ldr	r3, [r5, #0]
 800ae7e:	b103      	cbz	r3, 800ae82 <_close_r+0x1a>
 800ae80:	6023      	str	r3, [r4, #0]
 800ae82:	bd38      	pop	{r3, r4, r5, pc}
 800ae84:	2000791c 	.word	0x2000791c

0800ae88 <_reclaim_reent>:
 800ae88:	4b29      	ldr	r3, [pc, #164]	@ (800af30 <_reclaim_reent+0xa8>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	4283      	cmp	r3, r0
 800ae8e:	b570      	push	{r4, r5, r6, lr}
 800ae90:	4604      	mov	r4, r0
 800ae92:	d04b      	beq.n	800af2c <_reclaim_reent+0xa4>
 800ae94:	69c3      	ldr	r3, [r0, #28]
 800ae96:	b1ab      	cbz	r3, 800aec4 <_reclaim_reent+0x3c>
 800ae98:	68db      	ldr	r3, [r3, #12]
 800ae9a:	b16b      	cbz	r3, 800aeb8 <_reclaim_reent+0x30>
 800ae9c:	2500      	movs	r5, #0
 800ae9e:	69e3      	ldr	r3, [r4, #28]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	5959      	ldr	r1, [r3, r5]
 800aea4:	2900      	cmp	r1, #0
 800aea6:	d13b      	bne.n	800af20 <_reclaim_reent+0x98>
 800aea8:	3504      	adds	r5, #4
 800aeaa:	2d80      	cmp	r5, #128	@ 0x80
 800aeac:	d1f7      	bne.n	800ae9e <_reclaim_reent+0x16>
 800aeae:	69e3      	ldr	r3, [r4, #28]
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	68d9      	ldr	r1, [r3, #12]
 800aeb4:	f000 fefc 	bl	800bcb0 <_free_r>
 800aeb8:	69e3      	ldr	r3, [r4, #28]
 800aeba:	6819      	ldr	r1, [r3, #0]
 800aebc:	b111      	cbz	r1, 800aec4 <_reclaim_reent+0x3c>
 800aebe:	4620      	mov	r0, r4
 800aec0:	f000 fef6 	bl	800bcb0 <_free_r>
 800aec4:	6961      	ldr	r1, [r4, #20]
 800aec6:	b111      	cbz	r1, 800aece <_reclaim_reent+0x46>
 800aec8:	4620      	mov	r0, r4
 800aeca:	f000 fef1 	bl	800bcb0 <_free_r>
 800aece:	69e1      	ldr	r1, [r4, #28]
 800aed0:	b111      	cbz	r1, 800aed8 <_reclaim_reent+0x50>
 800aed2:	4620      	mov	r0, r4
 800aed4:	f000 feec 	bl	800bcb0 <_free_r>
 800aed8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aeda:	b111      	cbz	r1, 800aee2 <_reclaim_reent+0x5a>
 800aedc:	4620      	mov	r0, r4
 800aede:	f000 fee7 	bl	800bcb0 <_free_r>
 800aee2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aee4:	b111      	cbz	r1, 800aeec <_reclaim_reent+0x64>
 800aee6:	4620      	mov	r0, r4
 800aee8:	f000 fee2 	bl	800bcb0 <_free_r>
 800aeec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800aeee:	b111      	cbz	r1, 800aef6 <_reclaim_reent+0x6e>
 800aef0:	4620      	mov	r0, r4
 800aef2:	f000 fedd 	bl	800bcb0 <_free_r>
 800aef6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800aef8:	b111      	cbz	r1, 800af00 <_reclaim_reent+0x78>
 800aefa:	4620      	mov	r0, r4
 800aefc:	f000 fed8 	bl	800bcb0 <_free_r>
 800af00:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800af02:	b111      	cbz	r1, 800af0a <_reclaim_reent+0x82>
 800af04:	4620      	mov	r0, r4
 800af06:	f000 fed3 	bl	800bcb0 <_free_r>
 800af0a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800af0c:	b111      	cbz	r1, 800af14 <_reclaim_reent+0x8c>
 800af0e:	4620      	mov	r0, r4
 800af10:	f000 fece 	bl	800bcb0 <_free_r>
 800af14:	6a23      	ldr	r3, [r4, #32]
 800af16:	b14b      	cbz	r3, 800af2c <_reclaim_reent+0xa4>
 800af18:	4620      	mov	r0, r4
 800af1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800af1e:	4718      	bx	r3
 800af20:	680e      	ldr	r6, [r1, #0]
 800af22:	4620      	mov	r0, r4
 800af24:	f000 fec4 	bl	800bcb0 <_free_r>
 800af28:	4631      	mov	r1, r6
 800af2a:	e7bb      	b.n	800aea4 <_reclaim_reent+0x1c>
 800af2c:	bd70      	pop	{r4, r5, r6, pc}
 800af2e:	bf00      	nop
 800af30:	2000041c 	.word	0x2000041c

0800af34 <_lseek_r>:
 800af34:	b538      	push	{r3, r4, r5, lr}
 800af36:	4d07      	ldr	r5, [pc, #28]	@ (800af54 <_lseek_r+0x20>)
 800af38:	4604      	mov	r4, r0
 800af3a:	4608      	mov	r0, r1
 800af3c:	4611      	mov	r1, r2
 800af3e:	2200      	movs	r2, #0
 800af40:	602a      	str	r2, [r5, #0]
 800af42:	461a      	mov	r2, r3
 800af44:	f7f6 ff4d 	bl	8001de2 <_lseek>
 800af48:	1c43      	adds	r3, r0, #1
 800af4a:	d102      	bne.n	800af52 <_lseek_r+0x1e>
 800af4c:	682b      	ldr	r3, [r5, #0]
 800af4e:	b103      	cbz	r3, 800af52 <_lseek_r+0x1e>
 800af50:	6023      	str	r3, [r4, #0]
 800af52:	bd38      	pop	{r3, r4, r5, pc}
 800af54:	2000791c 	.word	0x2000791c

0800af58 <_read_r>:
 800af58:	b538      	push	{r3, r4, r5, lr}
 800af5a:	4d07      	ldr	r5, [pc, #28]	@ (800af78 <_read_r+0x20>)
 800af5c:	4604      	mov	r4, r0
 800af5e:	4608      	mov	r0, r1
 800af60:	4611      	mov	r1, r2
 800af62:	2200      	movs	r2, #0
 800af64:	602a      	str	r2, [r5, #0]
 800af66:	461a      	mov	r2, r3
 800af68:	f7f6 fedb 	bl	8001d22 <_read>
 800af6c:	1c43      	adds	r3, r0, #1
 800af6e:	d102      	bne.n	800af76 <_read_r+0x1e>
 800af70:	682b      	ldr	r3, [r5, #0]
 800af72:	b103      	cbz	r3, 800af76 <_read_r+0x1e>
 800af74:	6023      	str	r3, [r4, #0]
 800af76:	bd38      	pop	{r3, r4, r5, pc}
 800af78:	2000791c 	.word	0x2000791c

0800af7c <_write_r>:
 800af7c:	b538      	push	{r3, r4, r5, lr}
 800af7e:	4d07      	ldr	r5, [pc, #28]	@ (800af9c <_write_r+0x20>)
 800af80:	4604      	mov	r4, r0
 800af82:	4608      	mov	r0, r1
 800af84:	4611      	mov	r1, r2
 800af86:	2200      	movs	r2, #0
 800af88:	602a      	str	r2, [r5, #0]
 800af8a:	461a      	mov	r2, r3
 800af8c:	f7f6 fee6 	bl	8001d5c <_write>
 800af90:	1c43      	adds	r3, r0, #1
 800af92:	d102      	bne.n	800af9a <_write_r+0x1e>
 800af94:	682b      	ldr	r3, [r5, #0]
 800af96:	b103      	cbz	r3, 800af9a <_write_r+0x1e>
 800af98:	6023      	str	r3, [r4, #0]
 800af9a:	bd38      	pop	{r3, r4, r5, pc}
 800af9c:	2000791c 	.word	0x2000791c

0800afa0 <__errno>:
 800afa0:	4b01      	ldr	r3, [pc, #4]	@ (800afa8 <__errno+0x8>)
 800afa2:	6818      	ldr	r0, [r3, #0]
 800afa4:	4770      	bx	lr
 800afa6:	bf00      	nop
 800afa8:	2000041c 	.word	0x2000041c

0800afac <__libc_init_array>:
 800afac:	b570      	push	{r4, r5, r6, lr}
 800afae:	4d0d      	ldr	r5, [pc, #52]	@ (800afe4 <__libc_init_array+0x38>)
 800afb0:	4c0d      	ldr	r4, [pc, #52]	@ (800afe8 <__libc_init_array+0x3c>)
 800afb2:	1b64      	subs	r4, r4, r5
 800afb4:	10a4      	asrs	r4, r4, #2
 800afb6:	2600      	movs	r6, #0
 800afb8:	42a6      	cmp	r6, r4
 800afba:	d109      	bne.n	800afd0 <__libc_init_array+0x24>
 800afbc:	4d0b      	ldr	r5, [pc, #44]	@ (800afec <__libc_init_array+0x40>)
 800afbe:	4c0c      	ldr	r4, [pc, #48]	@ (800aff0 <__libc_init_array+0x44>)
 800afc0:	f002 f85c 	bl	800d07c <_init>
 800afc4:	1b64      	subs	r4, r4, r5
 800afc6:	10a4      	asrs	r4, r4, #2
 800afc8:	2600      	movs	r6, #0
 800afca:	42a6      	cmp	r6, r4
 800afcc:	d105      	bne.n	800afda <__libc_init_array+0x2e>
 800afce:	bd70      	pop	{r4, r5, r6, pc}
 800afd0:	f855 3b04 	ldr.w	r3, [r5], #4
 800afd4:	4798      	blx	r3
 800afd6:	3601      	adds	r6, #1
 800afd8:	e7ee      	b.n	800afb8 <__libc_init_array+0xc>
 800afda:	f855 3b04 	ldr.w	r3, [r5], #4
 800afde:	4798      	blx	r3
 800afe0:	3601      	adds	r6, #1
 800afe2:	e7f2      	b.n	800afca <__libc_init_array+0x1e>
 800afe4:	0800e038 	.word	0x0800e038
 800afe8:	0800e038 	.word	0x0800e038
 800afec:	0800e038 	.word	0x0800e038
 800aff0:	0800e03c 	.word	0x0800e03c

0800aff4 <__retarget_lock_init_recursive>:
 800aff4:	4770      	bx	lr

0800aff6 <__retarget_lock_acquire_recursive>:
 800aff6:	4770      	bx	lr

0800aff8 <__retarget_lock_release_recursive>:
 800aff8:	4770      	bx	lr

0800affa <memcpy>:
 800affa:	440a      	add	r2, r1
 800affc:	4291      	cmp	r1, r2
 800affe:	f100 33ff 	add.w	r3, r0, #4294967295
 800b002:	d100      	bne.n	800b006 <memcpy+0xc>
 800b004:	4770      	bx	lr
 800b006:	b510      	push	{r4, lr}
 800b008:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b00c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b010:	4291      	cmp	r1, r2
 800b012:	d1f9      	bne.n	800b008 <memcpy+0xe>
 800b014:	bd10      	pop	{r4, pc}

0800b016 <quorem>:
 800b016:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b01a:	6903      	ldr	r3, [r0, #16]
 800b01c:	690c      	ldr	r4, [r1, #16]
 800b01e:	42a3      	cmp	r3, r4
 800b020:	4607      	mov	r7, r0
 800b022:	db7e      	blt.n	800b122 <quorem+0x10c>
 800b024:	3c01      	subs	r4, #1
 800b026:	f101 0814 	add.w	r8, r1, #20
 800b02a:	00a3      	lsls	r3, r4, #2
 800b02c:	f100 0514 	add.w	r5, r0, #20
 800b030:	9300      	str	r3, [sp, #0]
 800b032:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b036:	9301      	str	r3, [sp, #4]
 800b038:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b03c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b040:	3301      	adds	r3, #1
 800b042:	429a      	cmp	r2, r3
 800b044:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b048:	fbb2 f6f3 	udiv	r6, r2, r3
 800b04c:	d32e      	bcc.n	800b0ac <quorem+0x96>
 800b04e:	f04f 0a00 	mov.w	sl, #0
 800b052:	46c4      	mov	ip, r8
 800b054:	46ae      	mov	lr, r5
 800b056:	46d3      	mov	fp, sl
 800b058:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b05c:	b298      	uxth	r0, r3
 800b05e:	fb06 a000 	mla	r0, r6, r0, sl
 800b062:	0c02      	lsrs	r2, r0, #16
 800b064:	0c1b      	lsrs	r3, r3, #16
 800b066:	fb06 2303 	mla	r3, r6, r3, r2
 800b06a:	f8de 2000 	ldr.w	r2, [lr]
 800b06e:	b280      	uxth	r0, r0
 800b070:	b292      	uxth	r2, r2
 800b072:	1a12      	subs	r2, r2, r0
 800b074:	445a      	add	r2, fp
 800b076:	f8de 0000 	ldr.w	r0, [lr]
 800b07a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b07e:	b29b      	uxth	r3, r3
 800b080:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b084:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b088:	b292      	uxth	r2, r2
 800b08a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b08e:	45e1      	cmp	r9, ip
 800b090:	f84e 2b04 	str.w	r2, [lr], #4
 800b094:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b098:	d2de      	bcs.n	800b058 <quorem+0x42>
 800b09a:	9b00      	ldr	r3, [sp, #0]
 800b09c:	58eb      	ldr	r3, [r5, r3]
 800b09e:	b92b      	cbnz	r3, 800b0ac <quorem+0x96>
 800b0a0:	9b01      	ldr	r3, [sp, #4]
 800b0a2:	3b04      	subs	r3, #4
 800b0a4:	429d      	cmp	r5, r3
 800b0a6:	461a      	mov	r2, r3
 800b0a8:	d32f      	bcc.n	800b10a <quorem+0xf4>
 800b0aa:	613c      	str	r4, [r7, #16]
 800b0ac:	4638      	mov	r0, r7
 800b0ae:	f001 f979 	bl	800c3a4 <__mcmp>
 800b0b2:	2800      	cmp	r0, #0
 800b0b4:	db25      	blt.n	800b102 <quorem+0xec>
 800b0b6:	4629      	mov	r1, r5
 800b0b8:	2000      	movs	r0, #0
 800b0ba:	f858 2b04 	ldr.w	r2, [r8], #4
 800b0be:	f8d1 c000 	ldr.w	ip, [r1]
 800b0c2:	fa1f fe82 	uxth.w	lr, r2
 800b0c6:	fa1f f38c 	uxth.w	r3, ip
 800b0ca:	eba3 030e 	sub.w	r3, r3, lr
 800b0ce:	4403      	add	r3, r0
 800b0d0:	0c12      	lsrs	r2, r2, #16
 800b0d2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b0d6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b0da:	b29b      	uxth	r3, r3
 800b0dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0e0:	45c1      	cmp	r9, r8
 800b0e2:	f841 3b04 	str.w	r3, [r1], #4
 800b0e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b0ea:	d2e6      	bcs.n	800b0ba <quorem+0xa4>
 800b0ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b0f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b0f4:	b922      	cbnz	r2, 800b100 <quorem+0xea>
 800b0f6:	3b04      	subs	r3, #4
 800b0f8:	429d      	cmp	r5, r3
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	d30b      	bcc.n	800b116 <quorem+0x100>
 800b0fe:	613c      	str	r4, [r7, #16]
 800b100:	3601      	adds	r6, #1
 800b102:	4630      	mov	r0, r6
 800b104:	b003      	add	sp, #12
 800b106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b10a:	6812      	ldr	r2, [r2, #0]
 800b10c:	3b04      	subs	r3, #4
 800b10e:	2a00      	cmp	r2, #0
 800b110:	d1cb      	bne.n	800b0aa <quorem+0x94>
 800b112:	3c01      	subs	r4, #1
 800b114:	e7c6      	b.n	800b0a4 <quorem+0x8e>
 800b116:	6812      	ldr	r2, [r2, #0]
 800b118:	3b04      	subs	r3, #4
 800b11a:	2a00      	cmp	r2, #0
 800b11c:	d1ef      	bne.n	800b0fe <quorem+0xe8>
 800b11e:	3c01      	subs	r4, #1
 800b120:	e7ea      	b.n	800b0f8 <quorem+0xe2>
 800b122:	2000      	movs	r0, #0
 800b124:	e7ee      	b.n	800b104 <quorem+0xee>
	...

0800b128 <_dtoa_r>:
 800b128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b12c:	69c7      	ldr	r7, [r0, #28]
 800b12e:	b099      	sub	sp, #100	@ 0x64
 800b130:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b134:	ec55 4b10 	vmov	r4, r5, d0
 800b138:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b13a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b13c:	4683      	mov	fp, r0
 800b13e:	920e      	str	r2, [sp, #56]	@ 0x38
 800b140:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b142:	b97f      	cbnz	r7, 800b164 <_dtoa_r+0x3c>
 800b144:	2010      	movs	r0, #16
 800b146:	f000 fdfd 	bl	800bd44 <malloc>
 800b14a:	4602      	mov	r2, r0
 800b14c:	f8cb 001c 	str.w	r0, [fp, #28]
 800b150:	b920      	cbnz	r0, 800b15c <_dtoa_r+0x34>
 800b152:	4ba7      	ldr	r3, [pc, #668]	@ (800b3f0 <_dtoa_r+0x2c8>)
 800b154:	21ef      	movs	r1, #239	@ 0xef
 800b156:	48a7      	ldr	r0, [pc, #668]	@ (800b3f4 <_dtoa_r+0x2cc>)
 800b158:	f001 fae8 	bl	800c72c <__assert_func>
 800b15c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b160:	6007      	str	r7, [r0, #0]
 800b162:	60c7      	str	r7, [r0, #12]
 800b164:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b168:	6819      	ldr	r1, [r3, #0]
 800b16a:	b159      	cbz	r1, 800b184 <_dtoa_r+0x5c>
 800b16c:	685a      	ldr	r2, [r3, #4]
 800b16e:	604a      	str	r2, [r1, #4]
 800b170:	2301      	movs	r3, #1
 800b172:	4093      	lsls	r3, r2
 800b174:	608b      	str	r3, [r1, #8]
 800b176:	4658      	mov	r0, fp
 800b178:	f000 feda 	bl	800bf30 <_Bfree>
 800b17c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b180:	2200      	movs	r2, #0
 800b182:	601a      	str	r2, [r3, #0]
 800b184:	1e2b      	subs	r3, r5, #0
 800b186:	bfb9      	ittee	lt
 800b188:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b18c:	9303      	strlt	r3, [sp, #12]
 800b18e:	2300      	movge	r3, #0
 800b190:	6033      	strge	r3, [r6, #0]
 800b192:	9f03      	ldr	r7, [sp, #12]
 800b194:	4b98      	ldr	r3, [pc, #608]	@ (800b3f8 <_dtoa_r+0x2d0>)
 800b196:	bfbc      	itt	lt
 800b198:	2201      	movlt	r2, #1
 800b19a:	6032      	strlt	r2, [r6, #0]
 800b19c:	43bb      	bics	r3, r7
 800b19e:	d112      	bne.n	800b1c6 <_dtoa_r+0x9e>
 800b1a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b1a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b1a6:	6013      	str	r3, [r2, #0]
 800b1a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b1ac:	4323      	orrs	r3, r4
 800b1ae:	f000 854d 	beq.w	800bc4c <_dtoa_r+0xb24>
 800b1b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b1b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b40c <_dtoa_r+0x2e4>
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	f000 854f 	beq.w	800bc5c <_dtoa_r+0xb34>
 800b1be:	f10a 0303 	add.w	r3, sl, #3
 800b1c2:	f000 bd49 	b.w	800bc58 <_dtoa_r+0xb30>
 800b1c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	ec51 0b17 	vmov	r0, r1, d7
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b1d6:	f7f5 fc9f 	bl	8000b18 <__aeabi_dcmpeq>
 800b1da:	4680      	mov	r8, r0
 800b1dc:	b158      	cbz	r0, 800b1f6 <_dtoa_r+0xce>
 800b1de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	6013      	str	r3, [r2, #0]
 800b1e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b1e6:	b113      	cbz	r3, 800b1ee <_dtoa_r+0xc6>
 800b1e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b1ea:	4b84      	ldr	r3, [pc, #528]	@ (800b3fc <_dtoa_r+0x2d4>)
 800b1ec:	6013      	str	r3, [r2, #0]
 800b1ee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b410 <_dtoa_r+0x2e8>
 800b1f2:	f000 bd33 	b.w	800bc5c <_dtoa_r+0xb34>
 800b1f6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b1fa:	aa16      	add	r2, sp, #88	@ 0x58
 800b1fc:	a917      	add	r1, sp, #92	@ 0x5c
 800b1fe:	4658      	mov	r0, fp
 800b200:	f001 f980 	bl	800c504 <__d2b>
 800b204:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b208:	4681      	mov	r9, r0
 800b20a:	2e00      	cmp	r6, #0
 800b20c:	d077      	beq.n	800b2fe <_dtoa_r+0x1d6>
 800b20e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b210:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b214:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b218:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b21c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b220:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b224:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b228:	4619      	mov	r1, r3
 800b22a:	2200      	movs	r2, #0
 800b22c:	4b74      	ldr	r3, [pc, #464]	@ (800b400 <_dtoa_r+0x2d8>)
 800b22e:	f7f5 f853 	bl	80002d8 <__aeabi_dsub>
 800b232:	a369      	add	r3, pc, #420	@ (adr r3, 800b3d8 <_dtoa_r+0x2b0>)
 800b234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b238:	f7f5 fa06 	bl	8000648 <__aeabi_dmul>
 800b23c:	a368      	add	r3, pc, #416	@ (adr r3, 800b3e0 <_dtoa_r+0x2b8>)
 800b23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b242:	f7f5 f84b 	bl	80002dc <__adddf3>
 800b246:	4604      	mov	r4, r0
 800b248:	4630      	mov	r0, r6
 800b24a:	460d      	mov	r5, r1
 800b24c:	f7f5 f992 	bl	8000574 <__aeabi_i2d>
 800b250:	a365      	add	r3, pc, #404	@ (adr r3, 800b3e8 <_dtoa_r+0x2c0>)
 800b252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b256:	f7f5 f9f7 	bl	8000648 <__aeabi_dmul>
 800b25a:	4602      	mov	r2, r0
 800b25c:	460b      	mov	r3, r1
 800b25e:	4620      	mov	r0, r4
 800b260:	4629      	mov	r1, r5
 800b262:	f7f5 f83b 	bl	80002dc <__adddf3>
 800b266:	4604      	mov	r4, r0
 800b268:	460d      	mov	r5, r1
 800b26a:	f7f5 fc9d 	bl	8000ba8 <__aeabi_d2iz>
 800b26e:	2200      	movs	r2, #0
 800b270:	4607      	mov	r7, r0
 800b272:	2300      	movs	r3, #0
 800b274:	4620      	mov	r0, r4
 800b276:	4629      	mov	r1, r5
 800b278:	f7f5 fc58 	bl	8000b2c <__aeabi_dcmplt>
 800b27c:	b140      	cbz	r0, 800b290 <_dtoa_r+0x168>
 800b27e:	4638      	mov	r0, r7
 800b280:	f7f5 f978 	bl	8000574 <__aeabi_i2d>
 800b284:	4622      	mov	r2, r4
 800b286:	462b      	mov	r3, r5
 800b288:	f7f5 fc46 	bl	8000b18 <__aeabi_dcmpeq>
 800b28c:	b900      	cbnz	r0, 800b290 <_dtoa_r+0x168>
 800b28e:	3f01      	subs	r7, #1
 800b290:	2f16      	cmp	r7, #22
 800b292:	d851      	bhi.n	800b338 <_dtoa_r+0x210>
 800b294:	4b5b      	ldr	r3, [pc, #364]	@ (800b404 <_dtoa_r+0x2dc>)
 800b296:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b2a2:	f7f5 fc43 	bl	8000b2c <__aeabi_dcmplt>
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	d048      	beq.n	800b33c <_dtoa_r+0x214>
 800b2aa:	3f01      	subs	r7, #1
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	9312      	str	r3, [sp, #72]	@ 0x48
 800b2b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b2b2:	1b9b      	subs	r3, r3, r6
 800b2b4:	1e5a      	subs	r2, r3, #1
 800b2b6:	bf44      	itt	mi
 800b2b8:	f1c3 0801 	rsbmi	r8, r3, #1
 800b2bc:	2300      	movmi	r3, #0
 800b2be:	9208      	str	r2, [sp, #32]
 800b2c0:	bf54      	ite	pl
 800b2c2:	f04f 0800 	movpl.w	r8, #0
 800b2c6:	9308      	strmi	r3, [sp, #32]
 800b2c8:	2f00      	cmp	r7, #0
 800b2ca:	db39      	blt.n	800b340 <_dtoa_r+0x218>
 800b2cc:	9b08      	ldr	r3, [sp, #32]
 800b2ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b2d0:	443b      	add	r3, r7
 800b2d2:	9308      	str	r3, [sp, #32]
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2da:	2b09      	cmp	r3, #9
 800b2dc:	d864      	bhi.n	800b3a8 <_dtoa_r+0x280>
 800b2de:	2b05      	cmp	r3, #5
 800b2e0:	bfc4      	itt	gt
 800b2e2:	3b04      	subgt	r3, #4
 800b2e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b2e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2e8:	f1a3 0302 	sub.w	r3, r3, #2
 800b2ec:	bfcc      	ite	gt
 800b2ee:	2400      	movgt	r4, #0
 800b2f0:	2401      	movle	r4, #1
 800b2f2:	2b03      	cmp	r3, #3
 800b2f4:	d863      	bhi.n	800b3be <_dtoa_r+0x296>
 800b2f6:	e8df f003 	tbb	[pc, r3]
 800b2fa:	372a      	.short	0x372a
 800b2fc:	5535      	.short	0x5535
 800b2fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b302:	441e      	add	r6, r3
 800b304:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b308:	2b20      	cmp	r3, #32
 800b30a:	bfc1      	itttt	gt
 800b30c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b310:	409f      	lslgt	r7, r3
 800b312:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b316:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b31a:	bfd6      	itet	le
 800b31c:	f1c3 0320 	rsble	r3, r3, #32
 800b320:	ea47 0003 	orrgt.w	r0, r7, r3
 800b324:	fa04 f003 	lslle.w	r0, r4, r3
 800b328:	f7f5 f914 	bl	8000554 <__aeabi_ui2d>
 800b32c:	2201      	movs	r2, #1
 800b32e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b332:	3e01      	subs	r6, #1
 800b334:	9214      	str	r2, [sp, #80]	@ 0x50
 800b336:	e777      	b.n	800b228 <_dtoa_r+0x100>
 800b338:	2301      	movs	r3, #1
 800b33a:	e7b8      	b.n	800b2ae <_dtoa_r+0x186>
 800b33c:	9012      	str	r0, [sp, #72]	@ 0x48
 800b33e:	e7b7      	b.n	800b2b0 <_dtoa_r+0x188>
 800b340:	427b      	negs	r3, r7
 800b342:	930a      	str	r3, [sp, #40]	@ 0x28
 800b344:	2300      	movs	r3, #0
 800b346:	eba8 0807 	sub.w	r8, r8, r7
 800b34a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b34c:	e7c4      	b.n	800b2d8 <_dtoa_r+0x1b0>
 800b34e:	2300      	movs	r3, #0
 800b350:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b352:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b354:	2b00      	cmp	r3, #0
 800b356:	dc35      	bgt.n	800b3c4 <_dtoa_r+0x29c>
 800b358:	2301      	movs	r3, #1
 800b35a:	9300      	str	r3, [sp, #0]
 800b35c:	9307      	str	r3, [sp, #28]
 800b35e:	461a      	mov	r2, r3
 800b360:	920e      	str	r2, [sp, #56]	@ 0x38
 800b362:	e00b      	b.n	800b37c <_dtoa_r+0x254>
 800b364:	2301      	movs	r3, #1
 800b366:	e7f3      	b.n	800b350 <_dtoa_r+0x228>
 800b368:	2300      	movs	r3, #0
 800b36a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b36c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b36e:	18fb      	adds	r3, r7, r3
 800b370:	9300      	str	r3, [sp, #0]
 800b372:	3301      	adds	r3, #1
 800b374:	2b01      	cmp	r3, #1
 800b376:	9307      	str	r3, [sp, #28]
 800b378:	bfb8      	it	lt
 800b37a:	2301      	movlt	r3, #1
 800b37c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b380:	2100      	movs	r1, #0
 800b382:	2204      	movs	r2, #4
 800b384:	f102 0514 	add.w	r5, r2, #20
 800b388:	429d      	cmp	r5, r3
 800b38a:	d91f      	bls.n	800b3cc <_dtoa_r+0x2a4>
 800b38c:	6041      	str	r1, [r0, #4]
 800b38e:	4658      	mov	r0, fp
 800b390:	f000 fd8e 	bl	800beb0 <_Balloc>
 800b394:	4682      	mov	sl, r0
 800b396:	2800      	cmp	r0, #0
 800b398:	d13c      	bne.n	800b414 <_dtoa_r+0x2ec>
 800b39a:	4b1b      	ldr	r3, [pc, #108]	@ (800b408 <_dtoa_r+0x2e0>)
 800b39c:	4602      	mov	r2, r0
 800b39e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b3a2:	e6d8      	b.n	800b156 <_dtoa_r+0x2e>
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	e7e0      	b.n	800b36a <_dtoa_r+0x242>
 800b3a8:	2401      	movs	r4, #1
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3ae:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b3b0:	f04f 33ff 	mov.w	r3, #4294967295
 800b3b4:	9300      	str	r3, [sp, #0]
 800b3b6:	9307      	str	r3, [sp, #28]
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	2312      	movs	r3, #18
 800b3bc:	e7d0      	b.n	800b360 <_dtoa_r+0x238>
 800b3be:	2301      	movs	r3, #1
 800b3c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b3c2:	e7f5      	b.n	800b3b0 <_dtoa_r+0x288>
 800b3c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3c6:	9300      	str	r3, [sp, #0]
 800b3c8:	9307      	str	r3, [sp, #28]
 800b3ca:	e7d7      	b.n	800b37c <_dtoa_r+0x254>
 800b3cc:	3101      	adds	r1, #1
 800b3ce:	0052      	lsls	r2, r2, #1
 800b3d0:	e7d8      	b.n	800b384 <_dtoa_r+0x25c>
 800b3d2:	bf00      	nop
 800b3d4:	f3af 8000 	nop.w
 800b3d8:	636f4361 	.word	0x636f4361
 800b3dc:	3fd287a7 	.word	0x3fd287a7
 800b3e0:	8b60c8b3 	.word	0x8b60c8b3
 800b3e4:	3fc68a28 	.word	0x3fc68a28
 800b3e8:	509f79fb 	.word	0x509f79fb
 800b3ec:	3fd34413 	.word	0x3fd34413
 800b3f0:	0800dcc5 	.word	0x0800dcc5
 800b3f4:	0800dcdc 	.word	0x0800dcdc
 800b3f8:	7ff00000 	.word	0x7ff00000
 800b3fc:	0800dc95 	.word	0x0800dc95
 800b400:	3ff80000 	.word	0x3ff80000
 800b404:	0800ddd8 	.word	0x0800ddd8
 800b408:	0800dd34 	.word	0x0800dd34
 800b40c:	0800dcc1 	.word	0x0800dcc1
 800b410:	0800dc94 	.word	0x0800dc94
 800b414:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b418:	6018      	str	r0, [r3, #0]
 800b41a:	9b07      	ldr	r3, [sp, #28]
 800b41c:	2b0e      	cmp	r3, #14
 800b41e:	f200 80a4 	bhi.w	800b56a <_dtoa_r+0x442>
 800b422:	2c00      	cmp	r4, #0
 800b424:	f000 80a1 	beq.w	800b56a <_dtoa_r+0x442>
 800b428:	2f00      	cmp	r7, #0
 800b42a:	dd33      	ble.n	800b494 <_dtoa_r+0x36c>
 800b42c:	4bad      	ldr	r3, [pc, #692]	@ (800b6e4 <_dtoa_r+0x5bc>)
 800b42e:	f007 020f 	and.w	r2, r7, #15
 800b432:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b436:	ed93 7b00 	vldr	d7, [r3]
 800b43a:	05f8      	lsls	r0, r7, #23
 800b43c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b440:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b444:	d516      	bpl.n	800b474 <_dtoa_r+0x34c>
 800b446:	4ba8      	ldr	r3, [pc, #672]	@ (800b6e8 <_dtoa_r+0x5c0>)
 800b448:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b44c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b450:	f7f5 fa24 	bl	800089c <__aeabi_ddiv>
 800b454:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b458:	f004 040f 	and.w	r4, r4, #15
 800b45c:	2603      	movs	r6, #3
 800b45e:	4da2      	ldr	r5, [pc, #648]	@ (800b6e8 <_dtoa_r+0x5c0>)
 800b460:	b954      	cbnz	r4, 800b478 <_dtoa_r+0x350>
 800b462:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b466:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b46a:	f7f5 fa17 	bl	800089c <__aeabi_ddiv>
 800b46e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b472:	e028      	b.n	800b4c6 <_dtoa_r+0x39e>
 800b474:	2602      	movs	r6, #2
 800b476:	e7f2      	b.n	800b45e <_dtoa_r+0x336>
 800b478:	07e1      	lsls	r1, r4, #31
 800b47a:	d508      	bpl.n	800b48e <_dtoa_r+0x366>
 800b47c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b480:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b484:	f7f5 f8e0 	bl	8000648 <__aeabi_dmul>
 800b488:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b48c:	3601      	adds	r6, #1
 800b48e:	1064      	asrs	r4, r4, #1
 800b490:	3508      	adds	r5, #8
 800b492:	e7e5      	b.n	800b460 <_dtoa_r+0x338>
 800b494:	f000 80d2 	beq.w	800b63c <_dtoa_r+0x514>
 800b498:	427c      	negs	r4, r7
 800b49a:	4b92      	ldr	r3, [pc, #584]	@ (800b6e4 <_dtoa_r+0x5bc>)
 800b49c:	4d92      	ldr	r5, [pc, #584]	@ (800b6e8 <_dtoa_r+0x5c0>)
 800b49e:	f004 020f 	and.w	r2, r4, #15
 800b4a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b4ae:	f7f5 f8cb 	bl	8000648 <__aeabi_dmul>
 800b4b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4b6:	1124      	asrs	r4, r4, #4
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	2602      	movs	r6, #2
 800b4bc:	2c00      	cmp	r4, #0
 800b4be:	f040 80b2 	bne.w	800b626 <_dtoa_r+0x4fe>
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d1d3      	bne.n	800b46e <_dtoa_r+0x346>
 800b4c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b4c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	f000 80b7 	beq.w	800b640 <_dtoa_r+0x518>
 800b4d2:	4b86      	ldr	r3, [pc, #536]	@ (800b6ec <_dtoa_r+0x5c4>)
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	4620      	mov	r0, r4
 800b4d8:	4629      	mov	r1, r5
 800b4da:	f7f5 fb27 	bl	8000b2c <__aeabi_dcmplt>
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	f000 80ae 	beq.w	800b640 <_dtoa_r+0x518>
 800b4e4:	9b07      	ldr	r3, [sp, #28]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	f000 80aa 	beq.w	800b640 <_dtoa_r+0x518>
 800b4ec:	9b00      	ldr	r3, [sp, #0]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	dd37      	ble.n	800b562 <_dtoa_r+0x43a>
 800b4f2:	1e7b      	subs	r3, r7, #1
 800b4f4:	9304      	str	r3, [sp, #16]
 800b4f6:	4620      	mov	r0, r4
 800b4f8:	4b7d      	ldr	r3, [pc, #500]	@ (800b6f0 <_dtoa_r+0x5c8>)
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	4629      	mov	r1, r5
 800b4fe:	f7f5 f8a3 	bl	8000648 <__aeabi_dmul>
 800b502:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b506:	9c00      	ldr	r4, [sp, #0]
 800b508:	3601      	adds	r6, #1
 800b50a:	4630      	mov	r0, r6
 800b50c:	f7f5 f832 	bl	8000574 <__aeabi_i2d>
 800b510:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b514:	f7f5 f898 	bl	8000648 <__aeabi_dmul>
 800b518:	4b76      	ldr	r3, [pc, #472]	@ (800b6f4 <_dtoa_r+0x5cc>)
 800b51a:	2200      	movs	r2, #0
 800b51c:	f7f4 fede 	bl	80002dc <__adddf3>
 800b520:	4605      	mov	r5, r0
 800b522:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b526:	2c00      	cmp	r4, #0
 800b528:	f040 808d 	bne.w	800b646 <_dtoa_r+0x51e>
 800b52c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b530:	4b71      	ldr	r3, [pc, #452]	@ (800b6f8 <_dtoa_r+0x5d0>)
 800b532:	2200      	movs	r2, #0
 800b534:	f7f4 fed0 	bl	80002d8 <__aeabi_dsub>
 800b538:	4602      	mov	r2, r0
 800b53a:	460b      	mov	r3, r1
 800b53c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b540:	462a      	mov	r2, r5
 800b542:	4633      	mov	r3, r6
 800b544:	f7f5 fb10 	bl	8000b68 <__aeabi_dcmpgt>
 800b548:	2800      	cmp	r0, #0
 800b54a:	f040 828b 	bne.w	800ba64 <_dtoa_r+0x93c>
 800b54e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b552:	462a      	mov	r2, r5
 800b554:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b558:	f7f5 fae8 	bl	8000b2c <__aeabi_dcmplt>
 800b55c:	2800      	cmp	r0, #0
 800b55e:	f040 8128 	bne.w	800b7b2 <_dtoa_r+0x68a>
 800b562:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b566:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b56a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	f2c0 815a 	blt.w	800b826 <_dtoa_r+0x6fe>
 800b572:	2f0e      	cmp	r7, #14
 800b574:	f300 8157 	bgt.w	800b826 <_dtoa_r+0x6fe>
 800b578:	4b5a      	ldr	r3, [pc, #360]	@ (800b6e4 <_dtoa_r+0x5bc>)
 800b57a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b57e:	ed93 7b00 	vldr	d7, [r3]
 800b582:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b584:	2b00      	cmp	r3, #0
 800b586:	ed8d 7b00 	vstr	d7, [sp]
 800b58a:	da03      	bge.n	800b594 <_dtoa_r+0x46c>
 800b58c:	9b07      	ldr	r3, [sp, #28]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	f340 8101 	ble.w	800b796 <_dtoa_r+0x66e>
 800b594:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b598:	4656      	mov	r6, sl
 800b59a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b59e:	4620      	mov	r0, r4
 800b5a0:	4629      	mov	r1, r5
 800b5a2:	f7f5 f97b 	bl	800089c <__aeabi_ddiv>
 800b5a6:	f7f5 faff 	bl	8000ba8 <__aeabi_d2iz>
 800b5aa:	4680      	mov	r8, r0
 800b5ac:	f7f4 ffe2 	bl	8000574 <__aeabi_i2d>
 800b5b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5b4:	f7f5 f848 	bl	8000648 <__aeabi_dmul>
 800b5b8:	4602      	mov	r2, r0
 800b5ba:	460b      	mov	r3, r1
 800b5bc:	4620      	mov	r0, r4
 800b5be:	4629      	mov	r1, r5
 800b5c0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b5c4:	f7f4 fe88 	bl	80002d8 <__aeabi_dsub>
 800b5c8:	f806 4b01 	strb.w	r4, [r6], #1
 800b5cc:	9d07      	ldr	r5, [sp, #28]
 800b5ce:	eba6 040a 	sub.w	r4, r6, sl
 800b5d2:	42a5      	cmp	r5, r4
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	460b      	mov	r3, r1
 800b5d8:	f040 8117 	bne.w	800b80a <_dtoa_r+0x6e2>
 800b5dc:	f7f4 fe7e 	bl	80002dc <__adddf3>
 800b5e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5e4:	4604      	mov	r4, r0
 800b5e6:	460d      	mov	r5, r1
 800b5e8:	f7f5 fabe 	bl	8000b68 <__aeabi_dcmpgt>
 800b5ec:	2800      	cmp	r0, #0
 800b5ee:	f040 80f9 	bne.w	800b7e4 <_dtoa_r+0x6bc>
 800b5f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5f6:	4620      	mov	r0, r4
 800b5f8:	4629      	mov	r1, r5
 800b5fa:	f7f5 fa8d 	bl	8000b18 <__aeabi_dcmpeq>
 800b5fe:	b118      	cbz	r0, 800b608 <_dtoa_r+0x4e0>
 800b600:	f018 0f01 	tst.w	r8, #1
 800b604:	f040 80ee 	bne.w	800b7e4 <_dtoa_r+0x6bc>
 800b608:	4649      	mov	r1, r9
 800b60a:	4658      	mov	r0, fp
 800b60c:	f000 fc90 	bl	800bf30 <_Bfree>
 800b610:	2300      	movs	r3, #0
 800b612:	7033      	strb	r3, [r6, #0]
 800b614:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b616:	3701      	adds	r7, #1
 800b618:	601f      	str	r7, [r3, #0]
 800b61a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	f000 831d 	beq.w	800bc5c <_dtoa_r+0xb34>
 800b622:	601e      	str	r6, [r3, #0]
 800b624:	e31a      	b.n	800bc5c <_dtoa_r+0xb34>
 800b626:	07e2      	lsls	r2, r4, #31
 800b628:	d505      	bpl.n	800b636 <_dtoa_r+0x50e>
 800b62a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b62e:	f7f5 f80b 	bl	8000648 <__aeabi_dmul>
 800b632:	3601      	adds	r6, #1
 800b634:	2301      	movs	r3, #1
 800b636:	1064      	asrs	r4, r4, #1
 800b638:	3508      	adds	r5, #8
 800b63a:	e73f      	b.n	800b4bc <_dtoa_r+0x394>
 800b63c:	2602      	movs	r6, #2
 800b63e:	e742      	b.n	800b4c6 <_dtoa_r+0x39e>
 800b640:	9c07      	ldr	r4, [sp, #28]
 800b642:	9704      	str	r7, [sp, #16]
 800b644:	e761      	b.n	800b50a <_dtoa_r+0x3e2>
 800b646:	4b27      	ldr	r3, [pc, #156]	@ (800b6e4 <_dtoa_r+0x5bc>)
 800b648:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b64a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b64e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b652:	4454      	add	r4, sl
 800b654:	2900      	cmp	r1, #0
 800b656:	d053      	beq.n	800b700 <_dtoa_r+0x5d8>
 800b658:	4928      	ldr	r1, [pc, #160]	@ (800b6fc <_dtoa_r+0x5d4>)
 800b65a:	2000      	movs	r0, #0
 800b65c:	f7f5 f91e 	bl	800089c <__aeabi_ddiv>
 800b660:	4633      	mov	r3, r6
 800b662:	462a      	mov	r2, r5
 800b664:	f7f4 fe38 	bl	80002d8 <__aeabi_dsub>
 800b668:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b66c:	4656      	mov	r6, sl
 800b66e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b672:	f7f5 fa99 	bl	8000ba8 <__aeabi_d2iz>
 800b676:	4605      	mov	r5, r0
 800b678:	f7f4 ff7c 	bl	8000574 <__aeabi_i2d>
 800b67c:	4602      	mov	r2, r0
 800b67e:	460b      	mov	r3, r1
 800b680:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b684:	f7f4 fe28 	bl	80002d8 <__aeabi_dsub>
 800b688:	3530      	adds	r5, #48	@ 0x30
 800b68a:	4602      	mov	r2, r0
 800b68c:	460b      	mov	r3, r1
 800b68e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b692:	f806 5b01 	strb.w	r5, [r6], #1
 800b696:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b69a:	f7f5 fa47 	bl	8000b2c <__aeabi_dcmplt>
 800b69e:	2800      	cmp	r0, #0
 800b6a0:	d171      	bne.n	800b786 <_dtoa_r+0x65e>
 800b6a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b6a6:	4911      	ldr	r1, [pc, #68]	@ (800b6ec <_dtoa_r+0x5c4>)
 800b6a8:	2000      	movs	r0, #0
 800b6aa:	f7f4 fe15 	bl	80002d8 <__aeabi_dsub>
 800b6ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b6b2:	f7f5 fa3b 	bl	8000b2c <__aeabi_dcmplt>
 800b6b6:	2800      	cmp	r0, #0
 800b6b8:	f040 8095 	bne.w	800b7e6 <_dtoa_r+0x6be>
 800b6bc:	42a6      	cmp	r6, r4
 800b6be:	f43f af50 	beq.w	800b562 <_dtoa_r+0x43a>
 800b6c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b6c6:	4b0a      	ldr	r3, [pc, #40]	@ (800b6f0 <_dtoa_r+0x5c8>)
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	f7f4 ffbd 	bl	8000648 <__aeabi_dmul>
 800b6ce:	4b08      	ldr	r3, [pc, #32]	@ (800b6f0 <_dtoa_r+0x5c8>)
 800b6d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6da:	f7f4 ffb5 	bl	8000648 <__aeabi_dmul>
 800b6de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6e2:	e7c4      	b.n	800b66e <_dtoa_r+0x546>
 800b6e4:	0800ddd8 	.word	0x0800ddd8
 800b6e8:	0800ddb0 	.word	0x0800ddb0
 800b6ec:	3ff00000 	.word	0x3ff00000
 800b6f0:	40240000 	.word	0x40240000
 800b6f4:	401c0000 	.word	0x401c0000
 800b6f8:	40140000 	.word	0x40140000
 800b6fc:	3fe00000 	.word	0x3fe00000
 800b700:	4631      	mov	r1, r6
 800b702:	4628      	mov	r0, r5
 800b704:	f7f4 ffa0 	bl	8000648 <__aeabi_dmul>
 800b708:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b70c:	9415      	str	r4, [sp, #84]	@ 0x54
 800b70e:	4656      	mov	r6, sl
 800b710:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b714:	f7f5 fa48 	bl	8000ba8 <__aeabi_d2iz>
 800b718:	4605      	mov	r5, r0
 800b71a:	f7f4 ff2b 	bl	8000574 <__aeabi_i2d>
 800b71e:	4602      	mov	r2, r0
 800b720:	460b      	mov	r3, r1
 800b722:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b726:	f7f4 fdd7 	bl	80002d8 <__aeabi_dsub>
 800b72a:	3530      	adds	r5, #48	@ 0x30
 800b72c:	f806 5b01 	strb.w	r5, [r6], #1
 800b730:	4602      	mov	r2, r0
 800b732:	460b      	mov	r3, r1
 800b734:	42a6      	cmp	r6, r4
 800b736:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b73a:	f04f 0200 	mov.w	r2, #0
 800b73e:	d124      	bne.n	800b78a <_dtoa_r+0x662>
 800b740:	4bac      	ldr	r3, [pc, #688]	@ (800b9f4 <_dtoa_r+0x8cc>)
 800b742:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b746:	f7f4 fdc9 	bl	80002dc <__adddf3>
 800b74a:	4602      	mov	r2, r0
 800b74c:	460b      	mov	r3, r1
 800b74e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b752:	f7f5 fa09 	bl	8000b68 <__aeabi_dcmpgt>
 800b756:	2800      	cmp	r0, #0
 800b758:	d145      	bne.n	800b7e6 <_dtoa_r+0x6be>
 800b75a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b75e:	49a5      	ldr	r1, [pc, #660]	@ (800b9f4 <_dtoa_r+0x8cc>)
 800b760:	2000      	movs	r0, #0
 800b762:	f7f4 fdb9 	bl	80002d8 <__aeabi_dsub>
 800b766:	4602      	mov	r2, r0
 800b768:	460b      	mov	r3, r1
 800b76a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b76e:	f7f5 f9dd 	bl	8000b2c <__aeabi_dcmplt>
 800b772:	2800      	cmp	r0, #0
 800b774:	f43f aef5 	beq.w	800b562 <_dtoa_r+0x43a>
 800b778:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b77a:	1e73      	subs	r3, r6, #1
 800b77c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b77e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b782:	2b30      	cmp	r3, #48	@ 0x30
 800b784:	d0f8      	beq.n	800b778 <_dtoa_r+0x650>
 800b786:	9f04      	ldr	r7, [sp, #16]
 800b788:	e73e      	b.n	800b608 <_dtoa_r+0x4e0>
 800b78a:	4b9b      	ldr	r3, [pc, #620]	@ (800b9f8 <_dtoa_r+0x8d0>)
 800b78c:	f7f4 ff5c 	bl	8000648 <__aeabi_dmul>
 800b790:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b794:	e7bc      	b.n	800b710 <_dtoa_r+0x5e8>
 800b796:	d10c      	bne.n	800b7b2 <_dtoa_r+0x68a>
 800b798:	4b98      	ldr	r3, [pc, #608]	@ (800b9fc <_dtoa_r+0x8d4>)
 800b79a:	2200      	movs	r2, #0
 800b79c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b7a0:	f7f4 ff52 	bl	8000648 <__aeabi_dmul>
 800b7a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b7a8:	f7f5 f9d4 	bl	8000b54 <__aeabi_dcmpge>
 800b7ac:	2800      	cmp	r0, #0
 800b7ae:	f000 8157 	beq.w	800ba60 <_dtoa_r+0x938>
 800b7b2:	2400      	movs	r4, #0
 800b7b4:	4625      	mov	r5, r4
 800b7b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7b8:	43db      	mvns	r3, r3
 800b7ba:	9304      	str	r3, [sp, #16]
 800b7bc:	4656      	mov	r6, sl
 800b7be:	2700      	movs	r7, #0
 800b7c0:	4621      	mov	r1, r4
 800b7c2:	4658      	mov	r0, fp
 800b7c4:	f000 fbb4 	bl	800bf30 <_Bfree>
 800b7c8:	2d00      	cmp	r5, #0
 800b7ca:	d0dc      	beq.n	800b786 <_dtoa_r+0x65e>
 800b7cc:	b12f      	cbz	r7, 800b7da <_dtoa_r+0x6b2>
 800b7ce:	42af      	cmp	r7, r5
 800b7d0:	d003      	beq.n	800b7da <_dtoa_r+0x6b2>
 800b7d2:	4639      	mov	r1, r7
 800b7d4:	4658      	mov	r0, fp
 800b7d6:	f000 fbab 	bl	800bf30 <_Bfree>
 800b7da:	4629      	mov	r1, r5
 800b7dc:	4658      	mov	r0, fp
 800b7de:	f000 fba7 	bl	800bf30 <_Bfree>
 800b7e2:	e7d0      	b.n	800b786 <_dtoa_r+0x65e>
 800b7e4:	9704      	str	r7, [sp, #16]
 800b7e6:	4633      	mov	r3, r6
 800b7e8:	461e      	mov	r6, r3
 800b7ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b7ee:	2a39      	cmp	r2, #57	@ 0x39
 800b7f0:	d107      	bne.n	800b802 <_dtoa_r+0x6da>
 800b7f2:	459a      	cmp	sl, r3
 800b7f4:	d1f8      	bne.n	800b7e8 <_dtoa_r+0x6c0>
 800b7f6:	9a04      	ldr	r2, [sp, #16]
 800b7f8:	3201      	adds	r2, #1
 800b7fa:	9204      	str	r2, [sp, #16]
 800b7fc:	2230      	movs	r2, #48	@ 0x30
 800b7fe:	f88a 2000 	strb.w	r2, [sl]
 800b802:	781a      	ldrb	r2, [r3, #0]
 800b804:	3201      	adds	r2, #1
 800b806:	701a      	strb	r2, [r3, #0]
 800b808:	e7bd      	b.n	800b786 <_dtoa_r+0x65e>
 800b80a:	4b7b      	ldr	r3, [pc, #492]	@ (800b9f8 <_dtoa_r+0x8d0>)
 800b80c:	2200      	movs	r2, #0
 800b80e:	f7f4 ff1b 	bl	8000648 <__aeabi_dmul>
 800b812:	2200      	movs	r2, #0
 800b814:	2300      	movs	r3, #0
 800b816:	4604      	mov	r4, r0
 800b818:	460d      	mov	r5, r1
 800b81a:	f7f5 f97d 	bl	8000b18 <__aeabi_dcmpeq>
 800b81e:	2800      	cmp	r0, #0
 800b820:	f43f aebb 	beq.w	800b59a <_dtoa_r+0x472>
 800b824:	e6f0      	b.n	800b608 <_dtoa_r+0x4e0>
 800b826:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b828:	2a00      	cmp	r2, #0
 800b82a:	f000 80db 	beq.w	800b9e4 <_dtoa_r+0x8bc>
 800b82e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b830:	2a01      	cmp	r2, #1
 800b832:	f300 80bf 	bgt.w	800b9b4 <_dtoa_r+0x88c>
 800b836:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b838:	2a00      	cmp	r2, #0
 800b83a:	f000 80b7 	beq.w	800b9ac <_dtoa_r+0x884>
 800b83e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b842:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b844:	4646      	mov	r6, r8
 800b846:	9a08      	ldr	r2, [sp, #32]
 800b848:	2101      	movs	r1, #1
 800b84a:	441a      	add	r2, r3
 800b84c:	4658      	mov	r0, fp
 800b84e:	4498      	add	r8, r3
 800b850:	9208      	str	r2, [sp, #32]
 800b852:	f000 fc21 	bl	800c098 <__i2b>
 800b856:	4605      	mov	r5, r0
 800b858:	b15e      	cbz	r6, 800b872 <_dtoa_r+0x74a>
 800b85a:	9b08      	ldr	r3, [sp, #32]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	dd08      	ble.n	800b872 <_dtoa_r+0x74a>
 800b860:	42b3      	cmp	r3, r6
 800b862:	9a08      	ldr	r2, [sp, #32]
 800b864:	bfa8      	it	ge
 800b866:	4633      	movge	r3, r6
 800b868:	eba8 0803 	sub.w	r8, r8, r3
 800b86c:	1af6      	subs	r6, r6, r3
 800b86e:	1ad3      	subs	r3, r2, r3
 800b870:	9308      	str	r3, [sp, #32]
 800b872:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b874:	b1f3      	cbz	r3, 800b8b4 <_dtoa_r+0x78c>
 800b876:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b878:	2b00      	cmp	r3, #0
 800b87a:	f000 80b7 	beq.w	800b9ec <_dtoa_r+0x8c4>
 800b87e:	b18c      	cbz	r4, 800b8a4 <_dtoa_r+0x77c>
 800b880:	4629      	mov	r1, r5
 800b882:	4622      	mov	r2, r4
 800b884:	4658      	mov	r0, fp
 800b886:	f000 fcc7 	bl	800c218 <__pow5mult>
 800b88a:	464a      	mov	r2, r9
 800b88c:	4601      	mov	r1, r0
 800b88e:	4605      	mov	r5, r0
 800b890:	4658      	mov	r0, fp
 800b892:	f000 fc17 	bl	800c0c4 <__multiply>
 800b896:	4649      	mov	r1, r9
 800b898:	9004      	str	r0, [sp, #16]
 800b89a:	4658      	mov	r0, fp
 800b89c:	f000 fb48 	bl	800bf30 <_Bfree>
 800b8a0:	9b04      	ldr	r3, [sp, #16]
 800b8a2:	4699      	mov	r9, r3
 800b8a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8a6:	1b1a      	subs	r2, r3, r4
 800b8a8:	d004      	beq.n	800b8b4 <_dtoa_r+0x78c>
 800b8aa:	4649      	mov	r1, r9
 800b8ac:	4658      	mov	r0, fp
 800b8ae:	f000 fcb3 	bl	800c218 <__pow5mult>
 800b8b2:	4681      	mov	r9, r0
 800b8b4:	2101      	movs	r1, #1
 800b8b6:	4658      	mov	r0, fp
 800b8b8:	f000 fbee 	bl	800c098 <__i2b>
 800b8bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8be:	4604      	mov	r4, r0
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	f000 81cf 	beq.w	800bc64 <_dtoa_r+0xb3c>
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	4601      	mov	r1, r0
 800b8ca:	4658      	mov	r0, fp
 800b8cc:	f000 fca4 	bl	800c218 <__pow5mult>
 800b8d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8d2:	2b01      	cmp	r3, #1
 800b8d4:	4604      	mov	r4, r0
 800b8d6:	f300 8095 	bgt.w	800ba04 <_dtoa_r+0x8dc>
 800b8da:	9b02      	ldr	r3, [sp, #8]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	f040 8087 	bne.w	800b9f0 <_dtoa_r+0x8c8>
 800b8e2:	9b03      	ldr	r3, [sp, #12]
 800b8e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	f040 8089 	bne.w	800ba00 <_dtoa_r+0x8d8>
 800b8ee:	9b03      	ldr	r3, [sp, #12]
 800b8f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b8f4:	0d1b      	lsrs	r3, r3, #20
 800b8f6:	051b      	lsls	r3, r3, #20
 800b8f8:	b12b      	cbz	r3, 800b906 <_dtoa_r+0x7de>
 800b8fa:	9b08      	ldr	r3, [sp, #32]
 800b8fc:	3301      	adds	r3, #1
 800b8fe:	9308      	str	r3, [sp, #32]
 800b900:	f108 0801 	add.w	r8, r8, #1
 800b904:	2301      	movs	r3, #1
 800b906:	930a      	str	r3, [sp, #40]	@ 0x28
 800b908:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	f000 81b0 	beq.w	800bc70 <_dtoa_r+0xb48>
 800b910:	6923      	ldr	r3, [r4, #16]
 800b912:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b916:	6918      	ldr	r0, [r3, #16]
 800b918:	f000 fb72 	bl	800c000 <__hi0bits>
 800b91c:	f1c0 0020 	rsb	r0, r0, #32
 800b920:	9b08      	ldr	r3, [sp, #32]
 800b922:	4418      	add	r0, r3
 800b924:	f010 001f 	ands.w	r0, r0, #31
 800b928:	d077      	beq.n	800ba1a <_dtoa_r+0x8f2>
 800b92a:	f1c0 0320 	rsb	r3, r0, #32
 800b92e:	2b04      	cmp	r3, #4
 800b930:	dd6b      	ble.n	800ba0a <_dtoa_r+0x8e2>
 800b932:	9b08      	ldr	r3, [sp, #32]
 800b934:	f1c0 001c 	rsb	r0, r0, #28
 800b938:	4403      	add	r3, r0
 800b93a:	4480      	add	r8, r0
 800b93c:	4406      	add	r6, r0
 800b93e:	9308      	str	r3, [sp, #32]
 800b940:	f1b8 0f00 	cmp.w	r8, #0
 800b944:	dd05      	ble.n	800b952 <_dtoa_r+0x82a>
 800b946:	4649      	mov	r1, r9
 800b948:	4642      	mov	r2, r8
 800b94a:	4658      	mov	r0, fp
 800b94c:	f000 fcbe 	bl	800c2cc <__lshift>
 800b950:	4681      	mov	r9, r0
 800b952:	9b08      	ldr	r3, [sp, #32]
 800b954:	2b00      	cmp	r3, #0
 800b956:	dd05      	ble.n	800b964 <_dtoa_r+0x83c>
 800b958:	4621      	mov	r1, r4
 800b95a:	461a      	mov	r2, r3
 800b95c:	4658      	mov	r0, fp
 800b95e:	f000 fcb5 	bl	800c2cc <__lshift>
 800b962:	4604      	mov	r4, r0
 800b964:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b966:	2b00      	cmp	r3, #0
 800b968:	d059      	beq.n	800ba1e <_dtoa_r+0x8f6>
 800b96a:	4621      	mov	r1, r4
 800b96c:	4648      	mov	r0, r9
 800b96e:	f000 fd19 	bl	800c3a4 <__mcmp>
 800b972:	2800      	cmp	r0, #0
 800b974:	da53      	bge.n	800ba1e <_dtoa_r+0x8f6>
 800b976:	1e7b      	subs	r3, r7, #1
 800b978:	9304      	str	r3, [sp, #16]
 800b97a:	4649      	mov	r1, r9
 800b97c:	2300      	movs	r3, #0
 800b97e:	220a      	movs	r2, #10
 800b980:	4658      	mov	r0, fp
 800b982:	f000 faf7 	bl	800bf74 <__multadd>
 800b986:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b988:	4681      	mov	r9, r0
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	f000 8172 	beq.w	800bc74 <_dtoa_r+0xb4c>
 800b990:	2300      	movs	r3, #0
 800b992:	4629      	mov	r1, r5
 800b994:	220a      	movs	r2, #10
 800b996:	4658      	mov	r0, fp
 800b998:	f000 faec 	bl	800bf74 <__multadd>
 800b99c:	9b00      	ldr	r3, [sp, #0]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	4605      	mov	r5, r0
 800b9a2:	dc67      	bgt.n	800ba74 <_dtoa_r+0x94c>
 800b9a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9a6:	2b02      	cmp	r3, #2
 800b9a8:	dc41      	bgt.n	800ba2e <_dtoa_r+0x906>
 800b9aa:	e063      	b.n	800ba74 <_dtoa_r+0x94c>
 800b9ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b9ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b9b2:	e746      	b.n	800b842 <_dtoa_r+0x71a>
 800b9b4:	9b07      	ldr	r3, [sp, #28]
 800b9b6:	1e5c      	subs	r4, r3, #1
 800b9b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9ba:	42a3      	cmp	r3, r4
 800b9bc:	bfbf      	itttt	lt
 800b9be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b9c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b9c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b9c4:	1ae3      	sublt	r3, r4, r3
 800b9c6:	bfb4      	ite	lt
 800b9c8:	18d2      	addlt	r2, r2, r3
 800b9ca:	1b1c      	subge	r4, r3, r4
 800b9cc:	9b07      	ldr	r3, [sp, #28]
 800b9ce:	bfbc      	itt	lt
 800b9d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b9d2:	2400      	movlt	r4, #0
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	bfb5      	itete	lt
 800b9d8:	eba8 0603 	sublt.w	r6, r8, r3
 800b9dc:	9b07      	ldrge	r3, [sp, #28]
 800b9de:	2300      	movlt	r3, #0
 800b9e0:	4646      	movge	r6, r8
 800b9e2:	e730      	b.n	800b846 <_dtoa_r+0x71e>
 800b9e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b9e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b9e8:	4646      	mov	r6, r8
 800b9ea:	e735      	b.n	800b858 <_dtoa_r+0x730>
 800b9ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b9ee:	e75c      	b.n	800b8aa <_dtoa_r+0x782>
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	e788      	b.n	800b906 <_dtoa_r+0x7de>
 800b9f4:	3fe00000 	.word	0x3fe00000
 800b9f8:	40240000 	.word	0x40240000
 800b9fc:	40140000 	.word	0x40140000
 800ba00:	9b02      	ldr	r3, [sp, #8]
 800ba02:	e780      	b.n	800b906 <_dtoa_r+0x7de>
 800ba04:	2300      	movs	r3, #0
 800ba06:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba08:	e782      	b.n	800b910 <_dtoa_r+0x7e8>
 800ba0a:	d099      	beq.n	800b940 <_dtoa_r+0x818>
 800ba0c:	9a08      	ldr	r2, [sp, #32]
 800ba0e:	331c      	adds	r3, #28
 800ba10:	441a      	add	r2, r3
 800ba12:	4498      	add	r8, r3
 800ba14:	441e      	add	r6, r3
 800ba16:	9208      	str	r2, [sp, #32]
 800ba18:	e792      	b.n	800b940 <_dtoa_r+0x818>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	e7f6      	b.n	800ba0c <_dtoa_r+0x8e4>
 800ba1e:	9b07      	ldr	r3, [sp, #28]
 800ba20:	9704      	str	r7, [sp, #16]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	dc20      	bgt.n	800ba68 <_dtoa_r+0x940>
 800ba26:	9300      	str	r3, [sp, #0]
 800ba28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba2a:	2b02      	cmp	r3, #2
 800ba2c:	dd1e      	ble.n	800ba6c <_dtoa_r+0x944>
 800ba2e:	9b00      	ldr	r3, [sp, #0]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	f47f aec0 	bne.w	800b7b6 <_dtoa_r+0x68e>
 800ba36:	4621      	mov	r1, r4
 800ba38:	2205      	movs	r2, #5
 800ba3a:	4658      	mov	r0, fp
 800ba3c:	f000 fa9a 	bl	800bf74 <__multadd>
 800ba40:	4601      	mov	r1, r0
 800ba42:	4604      	mov	r4, r0
 800ba44:	4648      	mov	r0, r9
 800ba46:	f000 fcad 	bl	800c3a4 <__mcmp>
 800ba4a:	2800      	cmp	r0, #0
 800ba4c:	f77f aeb3 	ble.w	800b7b6 <_dtoa_r+0x68e>
 800ba50:	4656      	mov	r6, sl
 800ba52:	2331      	movs	r3, #49	@ 0x31
 800ba54:	f806 3b01 	strb.w	r3, [r6], #1
 800ba58:	9b04      	ldr	r3, [sp, #16]
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	9304      	str	r3, [sp, #16]
 800ba5e:	e6ae      	b.n	800b7be <_dtoa_r+0x696>
 800ba60:	9c07      	ldr	r4, [sp, #28]
 800ba62:	9704      	str	r7, [sp, #16]
 800ba64:	4625      	mov	r5, r4
 800ba66:	e7f3      	b.n	800ba50 <_dtoa_r+0x928>
 800ba68:	9b07      	ldr	r3, [sp, #28]
 800ba6a:	9300      	str	r3, [sp, #0]
 800ba6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	f000 8104 	beq.w	800bc7c <_dtoa_r+0xb54>
 800ba74:	2e00      	cmp	r6, #0
 800ba76:	dd05      	ble.n	800ba84 <_dtoa_r+0x95c>
 800ba78:	4629      	mov	r1, r5
 800ba7a:	4632      	mov	r2, r6
 800ba7c:	4658      	mov	r0, fp
 800ba7e:	f000 fc25 	bl	800c2cc <__lshift>
 800ba82:	4605      	mov	r5, r0
 800ba84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d05a      	beq.n	800bb40 <_dtoa_r+0xa18>
 800ba8a:	6869      	ldr	r1, [r5, #4]
 800ba8c:	4658      	mov	r0, fp
 800ba8e:	f000 fa0f 	bl	800beb0 <_Balloc>
 800ba92:	4606      	mov	r6, r0
 800ba94:	b928      	cbnz	r0, 800baa2 <_dtoa_r+0x97a>
 800ba96:	4b84      	ldr	r3, [pc, #528]	@ (800bca8 <_dtoa_r+0xb80>)
 800ba98:	4602      	mov	r2, r0
 800ba9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ba9e:	f7ff bb5a 	b.w	800b156 <_dtoa_r+0x2e>
 800baa2:	692a      	ldr	r2, [r5, #16]
 800baa4:	3202      	adds	r2, #2
 800baa6:	0092      	lsls	r2, r2, #2
 800baa8:	f105 010c 	add.w	r1, r5, #12
 800baac:	300c      	adds	r0, #12
 800baae:	f7ff faa4 	bl	800affa <memcpy>
 800bab2:	2201      	movs	r2, #1
 800bab4:	4631      	mov	r1, r6
 800bab6:	4658      	mov	r0, fp
 800bab8:	f000 fc08 	bl	800c2cc <__lshift>
 800babc:	f10a 0301 	add.w	r3, sl, #1
 800bac0:	9307      	str	r3, [sp, #28]
 800bac2:	9b00      	ldr	r3, [sp, #0]
 800bac4:	4453      	add	r3, sl
 800bac6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bac8:	9b02      	ldr	r3, [sp, #8]
 800baca:	f003 0301 	and.w	r3, r3, #1
 800bace:	462f      	mov	r7, r5
 800bad0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bad2:	4605      	mov	r5, r0
 800bad4:	9b07      	ldr	r3, [sp, #28]
 800bad6:	4621      	mov	r1, r4
 800bad8:	3b01      	subs	r3, #1
 800bada:	4648      	mov	r0, r9
 800badc:	9300      	str	r3, [sp, #0]
 800bade:	f7ff fa9a 	bl	800b016 <quorem>
 800bae2:	4639      	mov	r1, r7
 800bae4:	9002      	str	r0, [sp, #8]
 800bae6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800baea:	4648      	mov	r0, r9
 800baec:	f000 fc5a 	bl	800c3a4 <__mcmp>
 800baf0:	462a      	mov	r2, r5
 800baf2:	9008      	str	r0, [sp, #32]
 800baf4:	4621      	mov	r1, r4
 800baf6:	4658      	mov	r0, fp
 800baf8:	f000 fc70 	bl	800c3dc <__mdiff>
 800bafc:	68c2      	ldr	r2, [r0, #12]
 800bafe:	4606      	mov	r6, r0
 800bb00:	bb02      	cbnz	r2, 800bb44 <_dtoa_r+0xa1c>
 800bb02:	4601      	mov	r1, r0
 800bb04:	4648      	mov	r0, r9
 800bb06:	f000 fc4d 	bl	800c3a4 <__mcmp>
 800bb0a:	4602      	mov	r2, r0
 800bb0c:	4631      	mov	r1, r6
 800bb0e:	4658      	mov	r0, fp
 800bb10:	920e      	str	r2, [sp, #56]	@ 0x38
 800bb12:	f000 fa0d 	bl	800bf30 <_Bfree>
 800bb16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb1a:	9e07      	ldr	r6, [sp, #28]
 800bb1c:	ea43 0102 	orr.w	r1, r3, r2
 800bb20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb22:	4319      	orrs	r1, r3
 800bb24:	d110      	bne.n	800bb48 <_dtoa_r+0xa20>
 800bb26:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bb2a:	d029      	beq.n	800bb80 <_dtoa_r+0xa58>
 800bb2c:	9b08      	ldr	r3, [sp, #32]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	dd02      	ble.n	800bb38 <_dtoa_r+0xa10>
 800bb32:	9b02      	ldr	r3, [sp, #8]
 800bb34:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800bb38:	9b00      	ldr	r3, [sp, #0]
 800bb3a:	f883 8000 	strb.w	r8, [r3]
 800bb3e:	e63f      	b.n	800b7c0 <_dtoa_r+0x698>
 800bb40:	4628      	mov	r0, r5
 800bb42:	e7bb      	b.n	800babc <_dtoa_r+0x994>
 800bb44:	2201      	movs	r2, #1
 800bb46:	e7e1      	b.n	800bb0c <_dtoa_r+0x9e4>
 800bb48:	9b08      	ldr	r3, [sp, #32]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	db04      	blt.n	800bb58 <_dtoa_r+0xa30>
 800bb4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bb50:	430b      	orrs	r3, r1
 800bb52:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bb54:	430b      	orrs	r3, r1
 800bb56:	d120      	bne.n	800bb9a <_dtoa_r+0xa72>
 800bb58:	2a00      	cmp	r2, #0
 800bb5a:	dded      	ble.n	800bb38 <_dtoa_r+0xa10>
 800bb5c:	4649      	mov	r1, r9
 800bb5e:	2201      	movs	r2, #1
 800bb60:	4658      	mov	r0, fp
 800bb62:	f000 fbb3 	bl	800c2cc <__lshift>
 800bb66:	4621      	mov	r1, r4
 800bb68:	4681      	mov	r9, r0
 800bb6a:	f000 fc1b 	bl	800c3a4 <__mcmp>
 800bb6e:	2800      	cmp	r0, #0
 800bb70:	dc03      	bgt.n	800bb7a <_dtoa_r+0xa52>
 800bb72:	d1e1      	bne.n	800bb38 <_dtoa_r+0xa10>
 800bb74:	f018 0f01 	tst.w	r8, #1
 800bb78:	d0de      	beq.n	800bb38 <_dtoa_r+0xa10>
 800bb7a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bb7e:	d1d8      	bne.n	800bb32 <_dtoa_r+0xa0a>
 800bb80:	9a00      	ldr	r2, [sp, #0]
 800bb82:	2339      	movs	r3, #57	@ 0x39
 800bb84:	7013      	strb	r3, [r2, #0]
 800bb86:	4633      	mov	r3, r6
 800bb88:	461e      	mov	r6, r3
 800bb8a:	3b01      	subs	r3, #1
 800bb8c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bb90:	2a39      	cmp	r2, #57	@ 0x39
 800bb92:	d052      	beq.n	800bc3a <_dtoa_r+0xb12>
 800bb94:	3201      	adds	r2, #1
 800bb96:	701a      	strb	r2, [r3, #0]
 800bb98:	e612      	b.n	800b7c0 <_dtoa_r+0x698>
 800bb9a:	2a00      	cmp	r2, #0
 800bb9c:	dd07      	ble.n	800bbae <_dtoa_r+0xa86>
 800bb9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bba2:	d0ed      	beq.n	800bb80 <_dtoa_r+0xa58>
 800bba4:	9a00      	ldr	r2, [sp, #0]
 800bba6:	f108 0301 	add.w	r3, r8, #1
 800bbaa:	7013      	strb	r3, [r2, #0]
 800bbac:	e608      	b.n	800b7c0 <_dtoa_r+0x698>
 800bbae:	9b07      	ldr	r3, [sp, #28]
 800bbb0:	9a07      	ldr	r2, [sp, #28]
 800bbb2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800bbb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bbb8:	4293      	cmp	r3, r2
 800bbba:	d028      	beq.n	800bc0e <_dtoa_r+0xae6>
 800bbbc:	4649      	mov	r1, r9
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	220a      	movs	r2, #10
 800bbc2:	4658      	mov	r0, fp
 800bbc4:	f000 f9d6 	bl	800bf74 <__multadd>
 800bbc8:	42af      	cmp	r7, r5
 800bbca:	4681      	mov	r9, r0
 800bbcc:	f04f 0300 	mov.w	r3, #0
 800bbd0:	f04f 020a 	mov.w	r2, #10
 800bbd4:	4639      	mov	r1, r7
 800bbd6:	4658      	mov	r0, fp
 800bbd8:	d107      	bne.n	800bbea <_dtoa_r+0xac2>
 800bbda:	f000 f9cb 	bl	800bf74 <__multadd>
 800bbde:	4607      	mov	r7, r0
 800bbe0:	4605      	mov	r5, r0
 800bbe2:	9b07      	ldr	r3, [sp, #28]
 800bbe4:	3301      	adds	r3, #1
 800bbe6:	9307      	str	r3, [sp, #28]
 800bbe8:	e774      	b.n	800bad4 <_dtoa_r+0x9ac>
 800bbea:	f000 f9c3 	bl	800bf74 <__multadd>
 800bbee:	4629      	mov	r1, r5
 800bbf0:	4607      	mov	r7, r0
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	220a      	movs	r2, #10
 800bbf6:	4658      	mov	r0, fp
 800bbf8:	f000 f9bc 	bl	800bf74 <__multadd>
 800bbfc:	4605      	mov	r5, r0
 800bbfe:	e7f0      	b.n	800bbe2 <_dtoa_r+0xaba>
 800bc00:	9b00      	ldr	r3, [sp, #0]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	bfcc      	ite	gt
 800bc06:	461e      	movgt	r6, r3
 800bc08:	2601      	movle	r6, #1
 800bc0a:	4456      	add	r6, sl
 800bc0c:	2700      	movs	r7, #0
 800bc0e:	4649      	mov	r1, r9
 800bc10:	2201      	movs	r2, #1
 800bc12:	4658      	mov	r0, fp
 800bc14:	f000 fb5a 	bl	800c2cc <__lshift>
 800bc18:	4621      	mov	r1, r4
 800bc1a:	4681      	mov	r9, r0
 800bc1c:	f000 fbc2 	bl	800c3a4 <__mcmp>
 800bc20:	2800      	cmp	r0, #0
 800bc22:	dcb0      	bgt.n	800bb86 <_dtoa_r+0xa5e>
 800bc24:	d102      	bne.n	800bc2c <_dtoa_r+0xb04>
 800bc26:	f018 0f01 	tst.w	r8, #1
 800bc2a:	d1ac      	bne.n	800bb86 <_dtoa_r+0xa5e>
 800bc2c:	4633      	mov	r3, r6
 800bc2e:	461e      	mov	r6, r3
 800bc30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc34:	2a30      	cmp	r2, #48	@ 0x30
 800bc36:	d0fa      	beq.n	800bc2e <_dtoa_r+0xb06>
 800bc38:	e5c2      	b.n	800b7c0 <_dtoa_r+0x698>
 800bc3a:	459a      	cmp	sl, r3
 800bc3c:	d1a4      	bne.n	800bb88 <_dtoa_r+0xa60>
 800bc3e:	9b04      	ldr	r3, [sp, #16]
 800bc40:	3301      	adds	r3, #1
 800bc42:	9304      	str	r3, [sp, #16]
 800bc44:	2331      	movs	r3, #49	@ 0x31
 800bc46:	f88a 3000 	strb.w	r3, [sl]
 800bc4a:	e5b9      	b.n	800b7c0 <_dtoa_r+0x698>
 800bc4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bc4e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800bcac <_dtoa_r+0xb84>
 800bc52:	b11b      	cbz	r3, 800bc5c <_dtoa_r+0xb34>
 800bc54:	f10a 0308 	add.w	r3, sl, #8
 800bc58:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bc5a:	6013      	str	r3, [r2, #0]
 800bc5c:	4650      	mov	r0, sl
 800bc5e:	b019      	add	sp, #100	@ 0x64
 800bc60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc66:	2b01      	cmp	r3, #1
 800bc68:	f77f ae37 	ble.w	800b8da <_dtoa_r+0x7b2>
 800bc6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc70:	2001      	movs	r0, #1
 800bc72:	e655      	b.n	800b920 <_dtoa_r+0x7f8>
 800bc74:	9b00      	ldr	r3, [sp, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	f77f aed6 	ble.w	800ba28 <_dtoa_r+0x900>
 800bc7c:	4656      	mov	r6, sl
 800bc7e:	4621      	mov	r1, r4
 800bc80:	4648      	mov	r0, r9
 800bc82:	f7ff f9c8 	bl	800b016 <quorem>
 800bc86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bc8a:	f806 8b01 	strb.w	r8, [r6], #1
 800bc8e:	9b00      	ldr	r3, [sp, #0]
 800bc90:	eba6 020a 	sub.w	r2, r6, sl
 800bc94:	4293      	cmp	r3, r2
 800bc96:	ddb3      	ble.n	800bc00 <_dtoa_r+0xad8>
 800bc98:	4649      	mov	r1, r9
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	220a      	movs	r2, #10
 800bc9e:	4658      	mov	r0, fp
 800bca0:	f000 f968 	bl	800bf74 <__multadd>
 800bca4:	4681      	mov	r9, r0
 800bca6:	e7ea      	b.n	800bc7e <_dtoa_r+0xb56>
 800bca8:	0800dd34 	.word	0x0800dd34
 800bcac:	0800dcb8 	.word	0x0800dcb8

0800bcb0 <_free_r>:
 800bcb0:	b538      	push	{r3, r4, r5, lr}
 800bcb2:	4605      	mov	r5, r0
 800bcb4:	2900      	cmp	r1, #0
 800bcb6:	d041      	beq.n	800bd3c <_free_r+0x8c>
 800bcb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bcbc:	1f0c      	subs	r4, r1, #4
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	bfb8      	it	lt
 800bcc2:	18e4      	addlt	r4, r4, r3
 800bcc4:	f000 f8e8 	bl	800be98 <__malloc_lock>
 800bcc8:	4a1d      	ldr	r2, [pc, #116]	@ (800bd40 <_free_r+0x90>)
 800bcca:	6813      	ldr	r3, [r2, #0]
 800bccc:	b933      	cbnz	r3, 800bcdc <_free_r+0x2c>
 800bcce:	6063      	str	r3, [r4, #4]
 800bcd0:	6014      	str	r4, [r2, #0]
 800bcd2:	4628      	mov	r0, r5
 800bcd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcd8:	f000 b8e4 	b.w	800bea4 <__malloc_unlock>
 800bcdc:	42a3      	cmp	r3, r4
 800bcde:	d908      	bls.n	800bcf2 <_free_r+0x42>
 800bce0:	6820      	ldr	r0, [r4, #0]
 800bce2:	1821      	adds	r1, r4, r0
 800bce4:	428b      	cmp	r3, r1
 800bce6:	bf01      	itttt	eq
 800bce8:	6819      	ldreq	r1, [r3, #0]
 800bcea:	685b      	ldreq	r3, [r3, #4]
 800bcec:	1809      	addeq	r1, r1, r0
 800bcee:	6021      	streq	r1, [r4, #0]
 800bcf0:	e7ed      	b.n	800bcce <_free_r+0x1e>
 800bcf2:	461a      	mov	r2, r3
 800bcf4:	685b      	ldr	r3, [r3, #4]
 800bcf6:	b10b      	cbz	r3, 800bcfc <_free_r+0x4c>
 800bcf8:	42a3      	cmp	r3, r4
 800bcfa:	d9fa      	bls.n	800bcf2 <_free_r+0x42>
 800bcfc:	6811      	ldr	r1, [r2, #0]
 800bcfe:	1850      	adds	r0, r2, r1
 800bd00:	42a0      	cmp	r0, r4
 800bd02:	d10b      	bne.n	800bd1c <_free_r+0x6c>
 800bd04:	6820      	ldr	r0, [r4, #0]
 800bd06:	4401      	add	r1, r0
 800bd08:	1850      	adds	r0, r2, r1
 800bd0a:	4283      	cmp	r3, r0
 800bd0c:	6011      	str	r1, [r2, #0]
 800bd0e:	d1e0      	bne.n	800bcd2 <_free_r+0x22>
 800bd10:	6818      	ldr	r0, [r3, #0]
 800bd12:	685b      	ldr	r3, [r3, #4]
 800bd14:	6053      	str	r3, [r2, #4]
 800bd16:	4408      	add	r0, r1
 800bd18:	6010      	str	r0, [r2, #0]
 800bd1a:	e7da      	b.n	800bcd2 <_free_r+0x22>
 800bd1c:	d902      	bls.n	800bd24 <_free_r+0x74>
 800bd1e:	230c      	movs	r3, #12
 800bd20:	602b      	str	r3, [r5, #0]
 800bd22:	e7d6      	b.n	800bcd2 <_free_r+0x22>
 800bd24:	6820      	ldr	r0, [r4, #0]
 800bd26:	1821      	adds	r1, r4, r0
 800bd28:	428b      	cmp	r3, r1
 800bd2a:	bf04      	itt	eq
 800bd2c:	6819      	ldreq	r1, [r3, #0]
 800bd2e:	685b      	ldreq	r3, [r3, #4]
 800bd30:	6063      	str	r3, [r4, #4]
 800bd32:	bf04      	itt	eq
 800bd34:	1809      	addeq	r1, r1, r0
 800bd36:	6021      	streq	r1, [r4, #0]
 800bd38:	6054      	str	r4, [r2, #4]
 800bd3a:	e7ca      	b.n	800bcd2 <_free_r+0x22>
 800bd3c:	bd38      	pop	{r3, r4, r5, pc}
 800bd3e:	bf00      	nop
 800bd40:	20007928 	.word	0x20007928

0800bd44 <malloc>:
 800bd44:	4b02      	ldr	r3, [pc, #8]	@ (800bd50 <malloc+0xc>)
 800bd46:	4601      	mov	r1, r0
 800bd48:	6818      	ldr	r0, [r3, #0]
 800bd4a:	f000 b825 	b.w	800bd98 <_malloc_r>
 800bd4e:	bf00      	nop
 800bd50:	2000041c 	.word	0x2000041c

0800bd54 <sbrk_aligned>:
 800bd54:	b570      	push	{r4, r5, r6, lr}
 800bd56:	4e0f      	ldr	r6, [pc, #60]	@ (800bd94 <sbrk_aligned+0x40>)
 800bd58:	460c      	mov	r4, r1
 800bd5a:	6831      	ldr	r1, [r6, #0]
 800bd5c:	4605      	mov	r5, r0
 800bd5e:	b911      	cbnz	r1, 800bd66 <sbrk_aligned+0x12>
 800bd60:	f000 fcd4 	bl	800c70c <_sbrk_r>
 800bd64:	6030      	str	r0, [r6, #0]
 800bd66:	4621      	mov	r1, r4
 800bd68:	4628      	mov	r0, r5
 800bd6a:	f000 fccf 	bl	800c70c <_sbrk_r>
 800bd6e:	1c43      	adds	r3, r0, #1
 800bd70:	d103      	bne.n	800bd7a <sbrk_aligned+0x26>
 800bd72:	f04f 34ff 	mov.w	r4, #4294967295
 800bd76:	4620      	mov	r0, r4
 800bd78:	bd70      	pop	{r4, r5, r6, pc}
 800bd7a:	1cc4      	adds	r4, r0, #3
 800bd7c:	f024 0403 	bic.w	r4, r4, #3
 800bd80:	42a0      	cmp	r0, r4
 800bd82:	d0f8      	beq.n	800bd76 <sbrk_aligned+0x22>
 800bd84:	1a21      	subs	r1, r4, r0
 800bd86:	4628      	mov	r0, r5
 800bd88:	f000 fcc0 	bl	800c70c <_sbrk_r>
 800bd8c:	3001      	adds	r0, #1
 800bd8e:	d1f2      	bne.n	800bd76 <sbrk_aligned+0x22>
 800bd90:	e7ef      	b.n	800bd72 <sbrk_aligned+0x1e>
 800bd92:	bf00      	nop
 800bd94:	20007924 	.word	0x20007924

0800bd98 <_malloc_r>:
 800bd98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd9c:	1ccd      	adds	r5, r1, #3
 800bd9e:	f025 0503 	bic.w	r5, r5, #3
 800bda2:	3508      	adds	r5, #8
 800bda4:	2d0c      	cmp	r5, #12
 800bda6:	bf38      	it	cc
 800bda8:	250c      	movcc	r5, #12
 800bdaa:	2d00      	cmp	r5, #0
 800bdac:	4606      	mov	r6, r0
 800bdae:	db01      	blt.n	800bdb4 <_malloc_r+0x1c>
 800bdb0:	42a9      	cmp	r1, r5
 800bdb2:	d904      	bls.n	800bdbe <_malloc_r+0x26>
 800bdb4:	230c      	movs	r3, #12
 800bdb6:	6033      	str	r3, [r6, #0]
 800bdb8:	2000      	movs	r0, #0
 800bdba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800be94 <_malloc_r+0xfc>
 800bdc2:	f000 f869 	bl	800be98 <__malloc_lock>
 800bdc6:	f8d8 3000 	ldr.w	r3, [r8]
 800bdca:	461c      	mov	r4, r3
 800bdcc:	bb44      	cbnz	r4, 800be20 <_malloc_r+0x88>
 800bdce:	4629      	mov	r1, r5
 800bdd0:	4630      	mov	r0, r6
 800bdd2:	f7ff ffbf 	bl	800bd54 <sbrk_aligned>
 800bdd6:	1c43      	adds	r3, r0, #1
 800bdd8:	4604      	mov	r4, r0
 800bdda:	d158      	bne.n	800be8e <_malloc_r+0xf6>
 800bddc:	f8d8 4000 	ldr.w	r4, [r8]
 800bde0:	4627      	mov	r7, r4
 800bde2:	2f00      	cmp	r7, #0
 800bde4:	d143      	bne.n	800be6e <_malloc_r+0xd6>
 800bde6:	2c00      	cmp	r4, #0
 800bde8:	d04b      	beq.n	800be82 <_malloc_r+0xea>
 800bdea:	6823      	ldr	r3, [r4, #0]
 800bdec:	4639      	mov	r1, r7
 800bdee:	4630      	mov	r0, r6
 800bdf0:	eb04 0903 	add.w	r9, r4, r3
 800bdf4:	f000 fc8a 	bl	800c70c <_sbrk_r>
 800bdf8:	4581      	cmp	r9, r0
 800bdfa:	d142      	bne.n	800be82 <_malloc_r+0xea>
 800bdfc:	6821      	ldr	r1, [r4, #0]
 800bdfe:	1a6d      	subs	r5, r5, r1
 800be00:	4629      	mov	r1, r5
 800be02:	4630      	mov	r0, r6
 800be04:	f7ff ffa6 	bl	800bd54 <sbrk_aligned>
 800be08:	3001      	adds	r0, #1
 800be0a:	d03a      	beq.n	800be82 <_malloc_r+0xea>
 800be0c:	6823      	ldr	r3, [r4, #0]
 800be0e:	442b      	add	r3, r5
 800be10:	6023      	str	r3, [r4, #0]
 800be12:	f8d8 3000 	ldr.w	r3, [r8]
 800be16:	685a      	ldr	r2, [r3, #4]
 800be18:	bb62      	cbnz	r2, 800be74 <_malloc_r+0xdc>
 800be1a:	f8c8 7000 	str.w	r7, [r8]
 800be1e:	e00f      	b.n	800be40 <_malloc_r+0xa8>
 800be20:	6822      	ldr	r2, [r4, #0]
 800be22:	1b52      	subs	r2, r2, r5
 800be24:	d420      	bmi.n	800be68 <_malloc_r+0xd0>
 800be26:	2a0b      	cmp	r2, #11
 800be28:	d917      	bls.n	800be5a <_malloc_r+0xc2>
 800be2a:	1961      	adds	r1, r4, r5
 800be2c:	42a3      	cmp	r3, r4
 800be2e:	6025      	str	r5, [r4, #0]
 800be30:	bf18      	it	ne
 800be32:	6059      	strne	r1, [r3, #4]
 800be34:	6863      	ldr	r3, [r4, #4]
 800be36:	bf08      	it	eq
 800be38:	f8c8 1000 	streq.w	r1, [r8]
 800be3c:	5162      	str	r2, [r4, r5]
 800be3e:	604b      	str	r3, [r1, #4]
 800be40:	4630      	mov	r0, r6
 800be42:	f000 f82f 	bl	800bea4 <__malloc_unlock>
 800be46:	f104 000b 	add.w	r0, r4, #11
 800be4a:	1d23      	adds	r3, r4, #4
 800be4c:	f020 0007 	bic.w	r0, r0, #7
 800be50:	1ac2      	subs	r2, r0, r3
 800be52:	bf1c      	itt	ne
 800be54:	1a1b      	subne	r3, r3, r0
 800be56:	50a3      	strne	r3, [r4, r2]
 800be58:	e7af      	b.n	800bdba <_malloc_r+0x22>
 800be5a:	6862      	ldr	r2, [r4, #4]
 800be5c:	42a3      	cmp	r3, r4
 800be5e:	bf0c      	ite	eq
 800be60:	f8c8 2000 	streq.w	r2, [r8]
 800be64:	605a      	strne	r2, [r3, #4]
 800be66:	e7eb      	b.n	800be40 <_malloc_r+0xa8>
 800be68:	4623      	mov	r3, r4
 800be6a:	6864      	ldr	r4, [r4, #4]
 800be6c:	e7ae      	b.n	800bdcc <_malloc_r+0x34>
 800be6e:	463c      	mov	r4, r7
 800be70:	687f      	ldr	r7, [r7, #4]
 800be72:	e7b6      	b.n	800bde2 <_malloc_r+0x4a>
 800be74:	461a      	mov	r2, r3
 800be76:	685b      	ldr	r3, [r3, #4]
 800be78:	42a3      	cmp	r3, r4
 800be7a:	d1fb      	bne.n	800be74 <_malloc_r+0xdc>
 800be7c:	2300      	movs	r3, #0
 800be7e:	6053      	str	r3, [r2, #4]
 800be80:	e7de      	b.n	800be40 <_malloc_r+0xa8>
 800be82:	230c      	movs	r3, #12
 800be84:	6033      	str	r3, [r6, #0]
 800be86:	4630      	mov	r0, r6
 800be88:	f000 f80c 	bl	800bea4 <__malloc_unlock>
 800be8c:	e794      	b.n	800bdb8 <_malloc_r+0x20>
 800be8e:	6005      	str	r5, [r0, #0]
 800be90:	e7d6      	b.n	800be40 <_malloc_r+0xa8>
 800be92:	bf00      	nop
 800be94:	20007928 	.word	0x20007928

0800be98 <__malloc_lock>:
 800be98:	4801      	ldr	r0, [pc, #4]	@ (800bea0 <__malloc_lock+0x8>)
 800be9a:	f7ff b8ac 	b.w	800aff6 <__retarget_lock_acquire_recursive>
 800be9e:	bf00      	nop
 800bea0:	20007920 	.word	0x20007920

0800bea4 <__malloc_unlock>:
 800bea4:	4801      	ldr	r0, [pc, #4]	@ (800beac <__malloc_unlock+0x8>)
 800bea6:	f7ff b8a7 	b.w	800aff8 <__retarget_lock_release_recursive>
 800beaa:	bf00      	nop
 800beac:	20007920 	.word	0x20007920

0800beb0 <_Balloc>:
 800beb0:	b570      	push	{r4, r5, r6, lr}
 800beb2:	69c6      	ldr	r6, [r0, #28]
 800beb4:	4604      	mov	r4, r0
 800beb6:	460d      	mov	r5, r1
 800beb8:	b976      	cbnz	r6, 800bed8 <_Balloc+0x28>
 800beba:	2010      	movs	r0, #16
 800bebc:	f7ff ff42 	bl	800bd44 <malloc>
 800bec0:	4602      	mov	r2, r0
 800bec2:	61e0      	str	r0, [r4, #28]
 800bec4:	b920      	cbnz	r0, 800bed0 <_Balloc+0x20>
 800bec6:	4b18      	ldr	r3, [pc, #96]	@ (800bf28 <_Balloc+0x78>)
 800bec8:	4818      	ldr	r0, [pc, #96]	@ (800bf2c <_Balloc+0x7c>)
 800beca:	216b      	movs	r1, #107	@ 0x6b
 800becc:	f000 fc2e 	bl	800c72c <__assert_func>
 800bed0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bed4:	6006      	str	r6, [r0, #0]
 800bed6:	60c6      	str	r6, [r0, #12]
 800bed8:	69e6      	ldr	r6, [r4, #28]
 800beda:	68f3      	ldr	r3, [r6, #12]
 800bedc:	b183      	cbz	r3, 800bf00 <_Balloc+0x50>
 800bede:	69e3      	ldr	r3, [r4, #28]
 800bee0:	68db      	ldr	r3, [r3, #12]
 800bee2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bee6:	b9b8      	cbnz	r0, 800bf18 <_Balloc+0x68>
 800bee8:	2101      	movs	r1, #1
 800beea:	fa01 f605 	lsl.w	r6, r1, r5
 800beee:	1d72      	adds	r2, r6, #5
 800bef0:	0092      	lsls	r2, r2, #2
 800bef2:	4620      	mov	r0, r4
 800bef4:	f000 fc38 	bl	800c768 <_calloc_r>
 800bef8:	b160      	cbz	r0, 800bf14 <_Balloc+0x64>
 800befa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800befe:	e00e      	b.n	800bf1e <_Balloc+0x6e>
 800bf00:	2221      	movs	r2, #33	@ 0x21
 800bf02:	2104      	movs	r1, #4
 800bf04:	4620      	mov	r0, r4
 800bf06:	f000 fc2f 	bl	800c768 <_calloc_r>
 800bf0a:	69e3      	ldr	r3, [r4, #28]
 800bf0c:	60f0      	str	r0, [r6, #12]
 800bf0e:	68db      	ldr	r3, [r3, #12]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d1e4      	bne.n	800bede <_Balloc+0x2e>
 800bf14:	2000      	movs	r0, #0
 800bf16:	bd70      	pop	{r4, r5, r6, pc}
 800bf18:	6802      	ldr	r2, [r0, #0]
 800bf1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bf1e:	2300      	movs	r3, #0
 800bf20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf24:	e7f7      	b.n	800bf16 <_Balloc+0x66>
 800bf26:	bf00      	nop
 800bf28:	0800dcc5 	.word	0x0800dcc5
 800bf2c:	0800dd45 	.word	0x0800dd45

0800bf30 <_Bfree>:
 800bf30:	b570      	push	{r4, r5, r6, lr}
 800bf32:	69c6      	ldr	r6, [r0, #28]
 800bf34:	4605      	mov	r5, r0
 800bf36:	460c      	mov	r4, r1
 800bf38:	b976      	cbnz	r6, 800bf58 <_Bfree+0x28>
 800bf3a:	2010      	movs	r0, #16
 800bf3c:	f7ff ff02 	bl	800bd44 <malloc>
 800bf40:	4602      	mov	r2, r0
 800bf42:	61e8      	str	r0, [r5, #28]
 800bf44:	b920      	cbnz	r0, 800bf50 <_Bfree+0x20>
 800bf46:	4b09      	ldr	r3, [pc, #36]	@ (800bf6c <_Bfree+0x3c>)
 800bf48:	4809      	ldr	r0, [pc, #36]	@ (800bf70 <_Bfree+0x40>)
 800bf4a:	218f      	movs	r1, #143	@ 0x8f
 800bf4c:	f000 fbee 	bl	800c72c <__assert_func>
 800bf50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf54:	6006      	str	r6, [r0, #0]
 800bf56:	60c6      	str	r6, [r0, #12]
 800bf58:	b13c      	cbz	r4, 800bf6a <_Bfree+0x3a>
 800bf5a:	69eb      	ldr	r3, [r5, #28]
 800bf5c:	6862      	ldr	r2, [r4, #4]
 800bf5e:	68db      	ldr	r3, [r3, #12]
 800bf60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bf64:	6021      	str	r1, [r4, #0]
 800bf66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bf6a:	bd70      	pop	{r4, r5, r6, pc}
 800bf6c:	0800dcc5 	.word	0x0800dcc5
 800bf70:	0800dd45 	.word	0x0800dd45

0800bf74 <__multadd>:
 800bf74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf78:	690d      	ldr	r5, [r1, #16]
 800bf7a:	4607      	mov	r7, r0
 800bf7c:	460c      	mov	r4, r1
 800bf7e:	461e      	mov	r6, r3
 800bf80:	f101 0c14 	add.w	ip, r1, #20
 800bf84:	2000      	movs	r0, #0
 800bf86:	f8dc 3000 	ldr.w	r3, [ip]
 800bf8a:	b299      	uxth	r1, r3
 800bf8c:	fb02 6101 	mla	r1, r2, r1, r6
 800bf90:	0c1e      	lsrs	r6, r3, #16
 800bf92:	0c0b      	lsrs	r3, r1, #16
 800bf94:	fb02 3306 	mla	r3, r2, r6, r3
 800bf98:	b289      	uxth	r1, r1
 800bf9a:	3001      	adds	r0, #1
 800bf9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bfa0:	4285      	cmp	r5, r0
 800bfa2:	f84c 1b04 	str.w	r1, [ip], #4
 800bfa6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bfaa:	dcec      	bgt.n	800bf86 <__multadd+0x12>
 800bfac:	b30e      	cbz	r6, 800bff2 <__multadd+0x7e>
 800bfae:	68a3      	ldr	r3, [r4, #8]
 800bfb0:	42ab      	cmp	r3, r5
 800bfb2:	dc19      	bgt.n	800bfe8 <__multadd+0x74>
 800bfb4:	6861      	ldr	r1, [r4, #4]
 800bfb6:	4638      	mov	r0, r7
 800bfb8:	3101      	adds	r1, #1
 800bfba:	f7ff ff79 	bl	800beb0 <_Balloc>
 800bfbe:	4680      	mov	r8, r0
 800bfc0:	b928      	cbnz	r0, 800bfce <__multadd+0x5a>
 800bfc2:	4602      	mov	r2, r0
 800bfc4:	4b0c      	ldr	r3, [pc, #48]	@ (800bff8 <__multadd+0x84>)
 800bfc6:	480d      	ldr	r0, [pc, #52]	@ (800bffc <__multadd+0x88>)
 800bfc8:	21ba      	movs	r1, #186	@ 0xba
 800bfca:	f000 fbaf 	bl	800c72c <__assert_func>
 800bfce:	6922      	ldr	r2, [r4, #16]
 800bfd0:	3202      	adds	r2, #2
 800bfd2:	f104 010c 	add.w	r1, r4, #12
 800bfd6:	0092      	lsls	r2, r2, #2
 800bfd8:	300c      	adds	r0, #12
 800bfda:	f7ff f80e 	bl	800affa <memcpy>
 800bfde:	4621      	mov	r1, r4
 800bfe0:	4638      	mov	r0, r7
 800bfe2:	f7ff ffa5 	bl	800bf30 <_Bfree>
 800bfe6:	4644      	mov	r4, r8
 800bfe8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bfec:	3501      	adds	r5, #1
 800bfee:	615e      	str	r6, [r3, #20]
 800bff0:	6125      	str	r5, [r4, #16]
 800bff2:	4620      	mov	r0, r4
 800bff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bff8:	0800dd34 	.word	0x0800dd34
 800bffc:	0800dd45 	.word	0x0800dd45

0800c000 <__hi0bits>:
 800c000:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c004:	4603      	mov	r3, r0
 800c006:	bf36      	itet	cc
 800c008:	0403      	lslcc	r3, r0, #16
 800c00a:	2000      	movcs	r0, #0
 800c00c:	2010      	movcc	r0, #16
 800c00e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c012:	bf3c      	itt	cc
 800c014:	021b      	lslcc	r3, r3, #8
 800c016:	3008      	addcc	r0, #8
 800c018:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c01c:	bf3c      	itt	cc
 800c01e:	011b      	lslcc	r3, r3, #4
 800c020:	3004      	addcc	r0, #4
 800c022:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c026:	bf3c      	itt	cc
 800c028:	009b      	lslcc	r3, r3, #2
 800c02a:	3002      	addcc	r0, #2
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	db05      	blt.n	800c03c <__hi0bits+0x3c>
 800c030:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c034:	f100 0001 	add.w	r0, r0, #1
 800c038:	bf08      	it	eq
 800c03a:	2020      	moveq	r0, #32
 800c03c:	4770      	bx	lr

0800c03e <__lo0bits>:
 800c03e:	6803      	ldr	r3, [r0, #0]
 800c040:	4602      	mov	r2, r0
 800c042:	f013 0007 	ands.w	r0, r3, #7
 800c046:	d00b      	beq.n	800c060 <__lo0bits+0x22>
 800c048:	07d9      	lsls	r1, r3, #31
 800c04a:	d421      	bmi.n	800c090 <__lo0bits+0x52>
 800c04c:	0798      	lsls	r0, r3, #30
 800c04e:	bf49      	itett	mi
 800c050:	085b      	lsrmi	r3, r3, #1
 800c052:	089b      	lsrpl	r3, r3, #2
 800c054:	2001      	movmi	r0, #1
 800c056:	6013      	strmi	r3, [r2, #0]
 800c058:	bf5c      	itt	pl
 800c05a:	6013      	strpl	r3, [r2, #0]
 800c05c:	2002      	movpl	r0, #2
 800c05e:	4770      	bx	lr
 800c060:	b299      	uxth	r1, r3
 800c062:	b909      	cbnz	r1, 800c068 <__lo0bits+0x2a>
 800c064:	0c1b      	lsrs	r3, r3, #16
 800c066:	2010      	movs	r0, #16
 800c068:	b2d9      	uxtb	r1, r3
 800c06a:	b909      	cbnz	r1, 800c070 <__lo0bits+0x32>
 800c06c:	3008      	adds	r0, #8
 800c06e:	0a1b      	lsrs	r3, r3, #8
 800c070:	0719      	lsls	r1, r3, #28
 800c072:	bf04      	itt	eq
 800c074:	091b      	lsreq	r3, r3, #4
 800c076:	3004      	addeq	r0, #4
 800c078:	0799      	lsls	r1, r3, #30
 800c07a:	bf04      	itt	eq
 800c07c:	089b      	lsreq	r3, r3, #2
 800c07e:	3002      	addeq	r0, #2
 800c080:	07d9      	lsls	r1, r3, #31
 800c082:	d403      	bmi.n	800c08c <__lo0bits+0x4e>
 800c084:	085b      	lsrs	r3, r3, #1
 800c086:	f100 0001 	add.w	r0, r0, #1
 800c08a:	d003      	beq.n	800c094 <__lo0bits+0x56>
 800c08c:	6013      	str	r3, [r2, #0]
 800c08e:	4770      	bx	lr
 800c090:	2000      	movs	r0, #0
 800c092:	4770      	bx	lr
 800c094:	2020      	movs	r0, #32
 800c096:	4770      	bx	lr

0800c098 <__i2b>:
 800c098:	b510      	push	{r4, lr}
 800c09a:	460c      	mov	r4, r1
 800c09c:	2101      	movs	r1, #1
 800c09e:	f7ff ff07 	bl	800beb0 <_Balloc>
 800c0a2:	4602      	mov	r2, r0
 800c0a4:	b928      	cbnz	r0, 800c0b2 <__i2b+0x1a>
 800c0a6:	4b05      	ldr	r3, [pc, #20]	@ (800c0bc <__i2b+0x24>)
 800c0a8:	4805      	ldr	r0, [pc, #20]	@ (800c0c0 <__i2b+0x28>)
 800c0aa:	f240 1145 	movw	r1, #325	@ 0x145
 800c0ae:	f000 fb3d 	bl	800c72c <__assert_func>
 800c0b2:	2301      	movs	r3, #1
 800c0b4:	6144      	str	r4, [r0, #20]
 800c0b6:	6103      	str	r3, [r0, #16]
 800c0b8:	bd10      	pop	{r4, pc}
 800c0ba:	bf00      	nop
 800c0bc:	0800dd34 	.word	0x0800dd34
 800c0c0:	0800dd45 	.word	0x0800dd45

0800c0c4 <__multiply>:
 800c0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0c8:	4614      	mov	r4, r2
 800c0ca:	690a      	ldr	r2, [r1, #16]
 800c0cc:	6923      	ldr	r3, [r4, #16]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	bfa8      	it	ge
 800c0d2:	4623      	movge	r3, r4
 800c0d4:	460f      	mov	r7, r1
 800c0d6:	bfa4      	itt	ge
 800c0d8:	460c      	movge	r4, r1
 800c0da:	461f      	movge	r7, r3
 800c0dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c0e0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c0e4:	68a3      	ldr	r3, [r4, #8]
 800c0e6:	6861      	ldr	r1, [r4, #4]
 800c0e8:	eb0a 0609 	add.w	r6, sl, r9
 800c0ec:	42b3      	cmp	r3, r6
 800c0ee:	b085      	sub	sp, #20
 800c0f0:	bfb8      	it	lt
 800c0f2:	3101      	addlt	r1, #1
 800c0f4:	f7ff fedc 	bl	800beb0 <_Balloc>
 800c0f8:	b930      	cbnz	r0, 800c108 <__multiply+0x44>
 800c0fa:	4602      	mov	r2, r0
 800c0fc:	4b44      	ldr	r3, [pc, #272]	@ (800c210 <__multiply+0x14c>)
 800c0fe:	4845      	ldr	r0, [pc, #276]	@ (800c214 <__multiply+0x150>)
 800c100:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c104:	f000 fb12 	bl	800c72c <__assert_func>
 800c108:	f100 0514 	add.w	r5, r0, #20
 800c10c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c110:	462b      	mov	r3, r5
 800c112:	2200      	movs	r2, #0
 800c114:	4543      	cmp	r3, r8
 800c116:	d321      	bcc.n	800c15c <__multiply+0x98>
 800c118:	f107 0114 	add.w	r1, r7, #20
 800c11c:	f104 0214 	add.w	r2, r4, #20
 800c120:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c124:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c128:	9302      	str	r3, [sp, #8]
 800c12a:	1b13      	subs	r3, r2, r4
 800c12c:	3b15      	subs	r3, #21
 800c12e:	f023 0303 	bic.w	r3, r3, #3
 800c132:	3304      	adds	r3, #4
 800c134:	f104 0715 	add.w	r7, r4, #21
 800c138:	42ba      	cmp	r2, r7
 800c13a:	bf38      	it	cc
 800c13c:	2304      	movcc	r3, #4
 800c13e:	9301      	str	r3, [sp, #4]
 800c140:	9b02      	ldr	r3, [sp, #8]
 800c142:	9103      	str	r1, [sp, #12]
 800c144:	428b      	cmp	r3, r1
 800c146:	d80c      	bhi.n	800c162 <__multiply+0x9e>
 800c148:	2e00      	cmp	r6, #0
 800c14a:	dd03      	ble.n	800c154 <__multiply+0x90>
 800c14c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c150:	2b00      	cmp	r3, #0
 800c152:	d05b      	beq.n	800c20c <__multiply+0x148>
 800c154:	6106      	str	r6, [r0, #16]
 800c156:	b005      	add	sp, #20
 800c158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c15c:	f843 2b04 	str.w	r2, [r3], #4
 800c160:	e7d8      	b.n	800c114 <__multiply+0x50>
 800c162:	f8b1 a000 	ldrh.w	sl, [r1]
 800c166:	f1ba 0f00 	cmp.w	sl, #0
 800c16a:	d024      	beq.n	800c1b6 <__multiply+0xf2>
 800c16c:	f104 0e14 	add.w	lr, r4, #20
 800c170:	46a9      	mov	r9, r5
 800c172:	f04f 0c00 	mov.w	ip, #0
 800c176:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c17a:	f8d9 3000 	ldr.w	r3, [r9]
 800c17e:	fa1f fb87 	uxth.w	fp, r7
 800c182:	b29b      	uxth	r3, r3
 800c184:	fb0a 330b 	mla	r3, sl, fp, r3
 800c188:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c18c:	f8d9 7000 	ldr.w	r7, [r9]
 800c190:	4463      	add	r3, ip
 800c192:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c196:	fb0a c70b 	mla	r7, sl, fp, ip
 800c19a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c19e:	b29b      	uxth	r3, r3
 800c1a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c1a4:	4572      	cmp	r2, lr
 800c1a6:	f849 3b04 	str.w	r3, [r9], #4
 800c1aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c1ae:	d8e2      	bhi.n	800c176 <__multiply+0xb2>
 800c1b0:	9b01      	ldr	r3, [sp, #4]
 800c1b2:	f845 c003 	str.w	ip, [r5, r3]
 800c1b6:	9b03      	ldr	r3, [sp, #12]
 800c1b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c1bc:	3104      	adds	r1, #4
 800c1be:	f1b9 0f00 	cmp.w	r9, #0
 800c1c2:	d021      	beq.n	800c208 <__multiply+0x144>
 800c1c4:	682b      	ldr	r3, [r5, #0]
 800c1c6:	f104 0c14 	add.w	ip, r4, #20
 800c1ca:	46ae      	mov	lr, r5
 800c1cc:	f04f 0a00 	mov.w	sl, #0
 800c1d0:	f8bc b000 	ldrh.w	fp, [ip]
 800c1d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c1d8:	fb09 770b 	mla	r7, r9, fp, r7
 800c1dc:	4457      	add	r7, sl
 800c1de:	b29b      	uxth	r3, r3
 800c1e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c1e4:	f84e 3b04 	str.w	r3, [lr], #4
 800c1e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c1ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c1f0:	f8be 3000 	ldrh.w	r3, [lr]
 800c1f4:	fb09 330a 	mla	r3, r9, sl, r3
 800c1f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c1fc:	4562      	cmp	r2, ip
 800c1fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c202:	d8e5      	bhi.n	800c1d0 <__multiply+0x10c>
 800c204:	9f01      	ldr	r7, [sp, #4]
 800c206:	51eb      	str	r3, [r5, r7]
 800c208:	3504      	adds	r5, #4
 800c20a:	e799      	b.n	800c140 <__multiply+0x7c>
 800c20c:	3e01      	subs	r6, #1
 800c20e:	e79b      	b.n	800c148 <__multiply+0x84>
 800c210:	0800dd34 	.word	0x0800dd34
 800c214:	0800dd45 	.word	0x0800dd45

0800c218 <__pow5mult>:
 800c218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c21c:	4615      	mov	r5, r2
 800c21e:	f012 0203 	ands.w	r2, r2, #3
 800c222:	4607      	mov	r7, r0
 800c224:	460e      	mov	r6, r1
 800c226:	d007      	beq.n	800c238 <__pow5mult+0x20>
 800c228:	4c25      	ldr	r4, [pc, #148]	@ (800c2c0 <__pow5mult+0xa8>)
 800c22a:	3a01      	subs	r2, #1
 800c22c:	2300      	movs	r3, #0
 800c22e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c232:	f7ff fe9f 	bl	800bf74 <__multadd>
 800c236:	4606      	mov	r6, r0
 800c238:	10ad      	asrs	r5, r5, #2
 800c23a:	d03d      	beq.n	800c2b8 <__pow5mult+0xa0>
 800c23c:	69fc      	ldr	r4, [r7, #28]
 800c23e:	b97c      	cbnz	r4, 800c260 <__pow5mult+0x48>
 800c240:	2010      	movs	r0, #16
 800c242:	f7ff fd7f 	bl	800bd44 <malloc>
 800c246:	4602      	mov	r2, r0
 800c248:	61f8      	str	r0, [r7, #28]
 800c24a:	b928      	cbnz	r0, 800c258 <__pow5mult+0x40>
 800c24c:	4b1d      	ldr	r3, [pc, #116]	@ (800c2c4 <__pow5mult+0xac>)
 800c24e:	481e      	ldr	r0, [pc, #120]	@ (800c2c8 <__pow5mult+0xb0>)
 800c250:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c254:	f000 fa6a 	bl	800c72c <__assert_func>
 800c258:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c25c:	6004      	str	r4, [r0, #0]
 800c25e:	60c4      	str	r4, [r0, #12]
 800c260:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c264:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c268:	b94c      	cbnz	r4, 800c27e <__pow5mult+0x66>
 800c26a:	f240 2171 	movw	r1, #625	@ 0x271
 800c26e:	4638      	mov	r0, r7
 800c270:	f7ff ff12 	bl	800c098 <__i2b>
 800c274:	2300      	movs	r3, #0
 800c276:	f8c8 0008 	str.w	r0, [r8, #8]
 800c27a:	4604      	mov	r4, r0
 800c27c:	6003      	str	r3, [r0, #0]
 800c27e:	f04f 0900 	mov.w	r9, #0
 800c282:	07eb      	lsls	r3, r5, #31
 800c284:	d50a      	bpl.n	800c29c <__pow5mult+0x84>
 800c286:	4631      	mov	r1, r6
 800c288:	4622      	mov	r2, r4
 800c28a:	4638      	mov	r0, r7
 800c28c:	f7ff ff1a 	bl	800c0c4 <__multiply>
 800c290:	4631      	mov	r1, r6
 800c292:	4680      	mov	r8, r0
 800c294:	4638      	mov	r0, r7
 800c296:	f7ff fe4b 	bl	800bf30 <_Bfree>
 800c29a:	4646      	mov	r6, r8
 800c29c:	106d      	asrs	r5, r5, #1
 800c29e:	d00b      	beq.n	800c2b8 <__pow5mult+0xa0>
 800c2a0:	6820      	ldr	r0, [r4, #0]
 800c2a2:	b938      	cbnz	r0, 800c2b4 <__pow5mult+0x9c>
 800c2a4:	4622      	mov	r2, r4
 800c2a6:	4621      	mov	r1, r4
 800c2a8:	4638      	mov	r0, r7
 800c2aa:	f7ff ff0b 	bl	800c0c4 <__multiply>
 800c2ae:	6020      	str	r0, [r4, #0]
 800c2b0:	f8c0 9000 	str.w	r9, [r0]
 800c2b4:	4604      	mov	r4, r0
 800c2b6:	e7e4      	b.n	800c282 <__pow5mult+0x6a>
 800c2b8:	4630      	mov	r0, r6
 800c2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2be:	bf00      	nop
 800c2c0:	0800dda0 	.word	0x0800dda0
 800c2c4:	0800dcc5 	.word	0x0800dcc5
 800c2c8:	0800dd45 	.word	0x0800dd45

0800c2cc <__lshift>:
 800c2cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2d0:	460c      	mov	r4, r1
 800c2d2:	6849      	ldr	r1, [r1, #4]
 800c2d4:	6923      	ldr	r3, [r4, #16]
 800c2d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c2da:	68a3      	ldr	r3, [r4, #8]
 800c2dc:	4607      	mov	r7, r0
 800c2de:	4691      	mov	r9, r2
 800c2e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c2e4:	f108 0601 	add.w	r6, r8, #1
 800c2e8:	42b3      	cmp	r3, r6
 800c2ea:	db0b      	blt.n	800c304 <__lshift+0x38>
 800c2ec:	4638      	mov	r0, r7
 800c2ee:	f7ff fddf 	bl	800beb0 <_Balloc>
 800c2f2:	4605      	mov	r5, r0
 800c2f4:	b948      	cbnz	r0, 800c30a <__lshift+0x3e>
 800c2f6:	4602      	mov	r2, r0
 800c2f8:	4b28      	ldr	r3, [pc, #160]	@ (800c39c <__lshift+0xd0>)
 800c2fa:	4829      	ldr	r0, [pc, #164]	@ (800c3a0 <__lshift+0xd4>)
 800c2fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c300:	f000 fa14 	bl	800c72c <__assert_func>
 800c304:	3101      	adds	r1, #1
 800c306:	005b      	lsls	r3, r3, #1
 800c308:	e7ee      	b.n	800c2e8 <__lshift+0x1c>
 800c30a:	2300      	movs	r3, #0
 800c30c:	f100 0114 	add.w	r1, r0, #20
 800c310:	f100 0210 	add.w	r2, r0, #16
 800c314:	4618      	mov	r0, r3
 800c316:	4553      	cmp	r3, sl
 800c318:	db33      	blt.n	800c382 <__lshift+0xb6>
 800c31a:	6920      	ldr	r0, [r4, #16]
 800c31c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c320:	f104 0314 	add.w	r3, r4, #20
 800c324:	f019 091f 	ands.w	r9, r9, #31
 800c328:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c32c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c330:	d02b      	beq.n	800c38a <__lshift+0xbe>
 800c332:	f1c9 0e20 	rsb	lr, r9, #32
 800c336:	468a      	mov	sl, r1
 800c338:	2200      	movs	r2, #0
 800c33a:	6818      	ldr	r0, [r3, #0]
 800c33c:	fa00 f009 	lsl.w	r0, r0, r9
 800c340:	4310      	orrs	r0, r2
 800c342:	f84a 0b04 	str.w	r0, [sl], #4
 800c346:	f853 2b04 	ldr.w	r2, [r3], #4
 800c34a:	459c      	cmp	ip, r3
 800c34c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c350:	d8f3      	bhi.n	800c33a <__lshift+0x6e>
 800c352:	ebac 0304 	sub.w	r3, ip, r4
 800c356:	3b15      	subs	r3, #21
 800c358:	f023 0303 	bic.w	r3, r3, #3
 800c35c:	3304      	adds	r3, #4
 800c35e:	f104 0015 	add.w	r0, r4, #21
 800c362:	4584      	cmp	ip, r0
 800c364:	bf38      	it	cc
 800c366:	2304      	movcc	r3, #4
 800c368:	50ca      	str	r2, [r1, r3]
 800c36a:	b10a      	cbz	r2, 800c370 <__lshift+0xa4>
 800c36c:	f108 0602 	add.w	r6, r8, #2
 800c370:	3e01      	subs	r6, #1
 800c372:	4638      	mov	r0, r7
 800c374:	612e      	str	r6, [r5, #16]
 800c376:	4621      	mov	r1, r4
 800c378:	f7ff fdda 	bl	800bf30 <_Bfree>
 800c37c:	4628      	mov	r0, r5
 800c37e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c382:	f842 0f04 	str.w	r0, [r2, #4]!
 800c386:	3301      	adds	r3, #1
 800c388:	e7c5      	b.n	800c316 <__lshift+0x4a>
 800c38a:	3904      	subs	r1, #4
 800c38c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c390:	f841 2f04 	str.w	r2, [r1, #4]!
 800c394:	459c      	cmp	ip, r3
 800c396:	d8f9      	bhi.n	800c38c <__lshift+0xc0>
 800c398:	e7ea      	b.n	800c370 <__lshift+0xa4>
 800c39a:	bf00      	nop
 800c39c:	0800dd34 	.word	0x0800dd34
 800c3a0:	0800dd45 	.word	0x0800dd45

0800c3a4 <__mcmp>:
 800c3a4:	690a      	ldr	r2, [r1, #16]
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	6900      	ldr	r0, [r0, #16]
 800c3aa:	1a80      	subs	r0, r0, r2
 800c3ac:	b530      	push	{r4, r5, lr}
 800c3ae:	d10e      	bne.n	800c3ce <__mcmp+0x2a>
 800c3b0:	3314      	adds	r3, #20
 800c3b2:	3114      	adds	r1, #20
 800c3b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c3b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c3bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c3c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c3c4:	4295      	cmp	r5, r2
 800c3c6:	d003      	beq.n	800c3d0 <__mcmp+0x2c>
 800c3c8:	d205      	bcs.n	800c3d6 <__mcmp+0x32>
 800c3ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ce:	bd30      	pop	{r4, r5, pc}
 800c3d0:	42a3      	cmp	r3, r4
 800c3d2:	d3f3      	bcc.n	800c3bc <__mcmp+0x18>
 800c3d4:	e7fb      	b.n	800c3ce <__mcmp+0x2a>
 800c3d6:	2001      	movs	r0, #1
 800c3d8:	e7f9      	b.n	800c3ce <__mcmp+0x2a>
	...

0800c3dc <__mdiff>:
 800c3dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e0:	4689      	mov	r9, r1
 800c3e2:	4606      	mov	r6, r0
 800c3e4:	4611      	mov	r1, r2
 800c3e6:	4648      	mov	r0, r9
 800c3e8:	4614      	mov	r4, r2
 800c3ea:	f7ff ffdb 	bl	800c3a4 <__mcmp>
 800c3ee:	1e05      	subs	r5, r0, #0
 800c3f0:	d112      	bne.n	800c418 <__mdiff+0x3c>
 800c3f2:	4629      	mov	r1, r5
 800c3f4:	4630      	mov	r0, r6
 800c3f6:	f7ff fd5b 	bl	800beb0 <_Balloc>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	b928      	cbnz	r0, 800c40a <__mdiff+0x2e>
 800c3fe:	4b3f      	ldr	r3, [pc, #252]	@ (800c4fc <__mdiff+0x120>)
 800c400:	f240 2137 	movw	r1, #567	@ 0x237
 800c404:	483e      	ldr	r0, [pc, #248]	@ (800c500 <__mdiff+0x124>)
 800c406:	f000 f991 	bl	800c72c <__assert_func>
 800c40a:	2301      	movs	r3, #1
 800c40c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c410:	4610      	mov	r0, r2
 800c412:	b003      	add	sp, #12
 800c414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c418:	bfbc      	itt	lt
 800c41a:	464b      	movlt	r3, r9
 800c41c:	46a1      	movlt	r9, r4
 800c41e:	4630      	mov	r0, r6
 800c420:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c424:	bfba      	itte	lt
 800c426:	461c      	movlt	r4, r3
 800c428:	2501      	movlt	r5, #1
 800c42a:	2500      	movge	r5, #0
 800c42c:	f7ff fd40 	bl	800beb0 <_Balloc>
 800c430:	4602      	mov	r2, r0
 800c432:	b918      	cbnz	r0, 800c43c <__mdiff+0x60>
 800c434:	4b31      	ldr	r3, [pc, #196]	@ (800c4fc <__mdiff+0x120>)
 800c436:	f240 2145 	movw	r1, #581	@ 0x245
 800c43a:	e7e3      	b.n	800c404 <__mdiff+0x28>
 800c43c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c440:	6926      	ldr	r6, [r4, #16]
 800c442:	60c5      	str	r5, [r0, #12]
 800c444:	f109 0310 	add.w	r3, r9, #16
 800c448:	f109 0514 	add.w	r5, r9, #20
 800c44c:	f104 0e14 	add.w	lr, r4, #20
 800c450:	f100 0b14 	add.w	fp, r0, #20
 800c454:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c458:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c45c:	9301      	str	r3, [sp, #4]
 800c45e:	46d9      	mov	r9, fp
 800c460:	f04f 0c00 	mov.w	ip, #0
 800c464:	9b01      	ldr	r3, [sp, #4]
 800c466:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c46a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c46e:	9301      	str	r3, [sp, #4]
 800c470:	fa1f f38a 	uxth.w	r3, sl
 800c474:	4619      	mov	r1, r3
 800c476:	b283      	uxth	r3, r0
 800c478:	1acb      	subs	r3, r1, r3
 800c47a:	0c00      	lsrs	r0, r0, #16
 800c47c:	4463      	add	r3, ip
 800c47e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c482:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c486:	b29b      	uxth	r3, r3
 800c488:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c48c:	4576      	cmp	r6, lr
 800c48e:	f849 3b04 	str.w	r3, [r9], #4
 800c492:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c496:	d8e5      	bhi.n	800c464 <__mdiff+0x88>
 800c498:	1b33      	subs	r3, r6, r4
 800c49a:	3b15      	subs	r3, #21
 800c49c:	f023 0303 	bic.w	r3, r3, #3
 800c4a0:	3415      	adds	r4, #21
 800c4a2:	3304      	adds	r3, #4
 800c4a4:	42a6      	cmp	r6, r4
 800c4a6:	bf38      	it	cc
 800c4a8:	2304      	movcc	r3, #4
 800c4aa:	441d      	add	r5, r3
 800c4ac:	445b      	add	r3, fp
 800c4ae:	461e      	mov	r6, r3
 800c4b0:	462c      	mov	r4, r5
 800c4b2:	4544      	cmp	r4, r8
 800c4b4:	d30e      	bcc.n	800c4d4 <__mdiff+0xf8>
 800c4b6:	f108 0103 	add.w	r1, r8, #3
 800c4ba:	1b49      	subs	r1, r1, r5
 800c4bc:	f021 0103 	bic.w	r1, r1, #3
 800c4c0:	3d03      	subs	r5, #3
 800c4c2:	45a8      	cmp	r8, r5
 800c4c4:	bf38      	it	cc
 800c4c6:	2100      	movcc	r1, #0
 800c4c8:	440b      	add	r3, r1
 800c4ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c4ce:	b191      	cbz	r1, 800c4f6 <__mdiff+0x11a>
 800c4d0:	6117      	str	r7, [r2, #16]
 800c4d2:	e79d      	b.n	800c410 <__mdiff+0x34>
 800c4d4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c4d8:	46e6      	mov	lr, ip
 800c4da:	0c08      	lsrs	r0, r1, #16
 800c4dc:	fa1c fc81 	uxtah	ip, ip, r1
 800c4e0:	4471      	add	r1, lr
 800c4e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c4e6:	b289      	uxth	r1, r1
 800c4e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c4ec:	f846 1b04 	str.w	r1, [r6], #4
 800c4f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c4f4:	e7dd      	b.n	800c4b2 <__mdiff+0xd6>
 800c4f6:	3f01      	subs	r7, #1
 800c4f8:	e7e7      	b.n	800c4ca <__mdiff+0xee>
 800c4fa:	bf00      	nop
 800c4fc:	0800dd34 	.word	0x0800dd34
 800c500:	0800dd45 	.word	0x0800dd45

0800c504 <__d2b>:
 800c504:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c508:	460f      	mov	r7, r1
 800c50a:	2101      	movs	r1, #1
 800c50c:	ec59 8b10 	vmov	r8, r9, d0
 800c510:	4616      	mov	r6, r2
 800c512:	f7ff fccd 	bl	800beb0 <_Balloc>
 800c516:	4604      	mov	r4, r0
 800c518:	b930      	cbnz	r0, 800c528 <__d2b+0x24>
 800c51a:	4602      	mov	r2, r0
 800c51c:	4b23      	ldr	r3, [pc, #140]	@ (800c5ac <__d2b+0xa8>)
 800c51e:	4824      	ldr	r0, [pc, #144]	@ (800c5b0 <__d2b+0xac>)
 800c520:	f240 310f 	movw	r1, #783	@ 0x30f
 800c524:	f000 f902 	bl	800c72c <__assert_func>
 800c528:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c52c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c530:	b10d      	cbz	r5, 800c536 <__d2b+0x32>
 800c532:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c536:	9301      	str	r3, [sp, #4]
 800c538:	f1b8 0300 	subs.w	r3, r8, #0
 800c53c:	d023      	beq.n	800c586 <__d2b+0x82>
 800c53e:	4668      	mov	r0, sp
 800c540:	9300      	str	r3, [sp, #0]
 800c542:	f7ff fd7c 	bl	800c03e <__lo0bits>
 800c546:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c54a:	b1d0      	cbz	r0, 800c582 <__d2b+0x7e>
 800c54c:	f1c0 0320 	rsb	r3, r0, #32
 800c550:	fa02 f303 	lsl.w	r3, r2, r3
 800c554:	430b      	orrs	r3, r1
 800c556:	40c2      	lsrs	r2, r0
 800c558:	6163      	str	r3, [r4, #20]
 800c55a:	9201      	str	r2, [sp, #4]
 800c55c:	9b01      	ldr	r3, [sp, #4]
 800c55e:	61a3      	str	r3, [r4, #24]
 800c560:	2b00      	cmp	r3, #0
 800c562:	bf0c      	ite	eq
 800c564:	2201      	moveq	r2, #1
 800c566:	2202      	movne	r2, #2
 800c568:	6122      	str	r2, [r4, #16]
 800c56a:	b1a5      	cbz	r5, 800c596 <__d2b+0x92>
 800c56c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c570:	4405      	add	r5, r0
 800c572:	603d      	str	r5, [r7, #0]
 800c574:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c578:	6030      	str	r0, [r6, #0]
 800c57a:	4620      	mov	r0, r4
 800c57c:	b003      	add	sp, #12
 800c57e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c582:	6161      	str	r1, [r4, #20]
 800c584:	e7ea      	b.n	800c55c <__d2b+0x58>
 800c586:	a801      	add	r0, sp, #4
 800c588:	f7ff fd59 	bl	800c03e <__lo0bits>
 800c58c:	9b01      	ldr	r3, [sp, #4]
 800c58e:	6163      	str	r3, [r4, #20]
 800c590:	3020      	adds	r0, #32
 800c592:	2201      	movs	r2, #1
 800c594:	e7e8      	b.n	800c568 <__d2b+0x64>
 800c596:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c59a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c59e:	6038      	str	r0, [r7, #0]
 800c5a0:	6918      	ldr	r0, [r3, #16]
 800c5a2:	f7ff fd2d 	bl	800c000 <__hi0bits>
 800c5a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c5aa:	e7e5      	b.n	800c578 <__d2b+0x74>
 800c5ac:	0800dd34 	.word	0x0800dd34
 800c5b0:	0800dd45 	.word	0x0800dd45

0800c5b4 <__sflush_r>:
 800c5b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c5b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5bc:	0716      	lsls	r6, r2, #28
 800c5be:	4605      	mov	r5, r0
 800c5c0:	460c      	mov	r4, r1
 800c5c2:	d454      	bmi.n	800c66e <__sflush_r+0xba>
 800c5c4:	684b      	ldr	r3, [r1, #4]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	dc02      	bgt.n	800c5d0 <__sflush_r+0x1c>
 800c5ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	dd48      	ble.n	800c662 <__sflush_r+0xae>
 800c5d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5d2:	2e00      	cmp	r6, #0
 800c5d4:	d045      	beq.n	800c662 <__sflush_r+0xae>
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c5dc:	682f      	ldr	r7, [r5, #0]
 800c5de:	6a21      	ldr	r1, [r4, #32]
 800c5e0:	602b      	str	r3, [r5, #0]
 800c5e2:	d030      	beq.n	800c646 <__sflush_r+0x92>
 800c5e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c5e6:	89a3      	ldrh	r3, [r4, #12]
 800c5e8:	0759      	lsls	r1, r3, #29
 800c5ea:	d505      	bpl.n	800c5f8 <__sflush_r+0x44>
 800c5ec:	6863      	ldr	r3, [r4, #4]
 800c5ee:	1ad2      	subs	r2, r2, r3
 800c5f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c5f2:	b10b      	cbz	r3, 800c5f8 <__sflush_r+0x44>
 800c5f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c5f6:	1ad2      	subs	r2, r2, r3
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5fc:	6a21      	ldr	r1, [r4, #32]
 800c5fe:	4628      	mov	r0, r5
 800c600:	47b0      	blx	r6
 800c602:	1c43      	adds	r3, r0, #1
 800c604:	89a3      	ldrh	r3, [r4, #12]
 800c606:	d106      	bne.n	800c616 <__sflush_r+0x62>
 800c608:	6829      	ldr	r1, [r5, #0]
 800c60a:	291d      	cmp	r1, #29
 800c60c:	d82b      	bhi.n	800c666 <__sflush_r+0xb2>
 800c60e:	4a2a      	ldr	r2, [pc, #168]	@ (800c6b8 <__sflush_r+0x104>)
 800c610:	410a      	asrs	r2, r1
 800c612:	07d6      	lsls	r6, r2, #31
 800c614:	d427      	bmi.n	800c666 <__sflush_r+0xb2>
 800c616:	2200      	movs	r2, #0
 800c618:	6062      	str	r2, [r4, #4]
 800c61a:	04d9      	lsls	r1, r3, #19
 800c61c:	6922      	ldr	r2, [r4, #16]
 800c61e:	6022      	str	r2, [r4, #0]
 800c620:	d504      	bpl.n	800c62c <__sflush_r+0x78>
 800c622:	1c42      	adds	r2, r0, #1
 800c624:	d101      	bne.n	800c62a <__sflush_r+0x76>
 800c626:	682b      	ldr	r3, [r5, #0]
 800c628:	b903      	cbnz	r3, 800c62c <__sflush_r+0x78>
 800c62a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c62c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c62e:	602f      	str	r7, [r5, #0]
 800c630:	b1b9      	cbz	r1, 800c662 <__sflush_r+0xae>
 800c632:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c636:	4299      	cmp	r1, r3
 800c638:	d002      	beq.n	800c640 <__sflush_r+0x8c>
 800c63a:	4628      	mov	r0, r5
 800c63c:	f7ff fb38 	bl	800bcb0 <_free_r>
 800c640:	2300      	movs	r3, #0
 800c642:	6363      	str	r3, [r4, #52]	@ 0x34
 800c644:	e00d      	b.n	800c662 <__sflush_r+0xae>
 800c646:	2301      	movs	r3, #1
 800c648:	4628      	mov	r0, r5
 800c64a:	47b0      	blx	r6
 800c64c:	4602      	mov	r2, r0
 800c64e:	1c50      	adds	r0, r2, #1
 800c650:	d1c9      	bne.n	800c5e6 <__sflush_r+0x32>
 800c652:	682b      	ldr	r3, [r5, #0]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d0c6      	beq.n	800c5e6 <__sflush_r+0x32>
 800c658:	2b1d      	cmp	r3, #29
 800c65a:	d001      	beq.n	800c660 <__sflush_r+0xac>
 800c65c:	2b16      	cmp	r3, #22
 800c65e:	d11e      	bne.n	800c69e <__sflush_r+0xea>
 800c660:	602f      	str	r7, [r5, #0]
 800c662:	2000      	movs	r0, #0
 800c664:	e022      	b.n	800c6ac <__sflush_r+0xf8>
 800c666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c66a:	b21b      	sxth	r3, r3
 800c66c:	e01b      	b.n	800c6a6 <__sflush_r+0xf2>
 800c66e:	690f      	ldr	r7, [r1, #16]
 800c670:	2f00      	cmp	r7, #0
 800c672:	d0f6      	beq.n	800c662 <__sflush_r+0xae>
 800c674:	0793      	lsls	r3, r2, #30
 800c676:	680e      	ldr	r6, [r1, #0]
 800c678:	bf08      	it	eq
 800c67a:	694b      	ldreq	r3, [r1, #20]
 800c67c:	600f      	str	r7, [r1, #0]
 800c67e:	bf18      	it	ne
 800c680:	2300      	movne	r3, #0
 800c682:	eba6 0807 	sub.w	r8, r6, r7
 800c686:	608b      	str	r3, [r1, #8]
 800c688:	f1b8 0f00 	cmp.w	r8, #0
 800c68c:	dde9      	ble.n	800c662 <__sflush_r+0xae>
 800c68e:	6a21      	ldr	r1, [r4, #32]
 800c690:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c692:	4643      	mov	r3, r8
 800c694:	463a      	mov	r2, r7
 800c696:	4628      	mov	r0, r5
 800c698:	47b0      	blx	r6
 800c69a:	2800      	cmp	r0, #0
 800c69c:	dc08      	bgt.n	800c6b0 <__sflush_r+0xfc>
 800c69e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6a6:	81a3      	strh	r3, [r4, #12]
 800c6a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c6ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6b0:	4407      	add	r7, r0
 800c6b2:	eba8 0800 	sub.w	r8, r8, r0
 800c6b6:	e7e7      	b.n	800c688 <__sflush_r+0xd4>
 800c6b8:	dfbffffe 	.word	0xdfbffffe

0800c6bc <_fflush_r>:
 800c6bc:	b538      	push	{r3, r4, r5, lr}
 800c6be:	690b      	ldr	r3, [r1, #16]
 800c6c0:	4605      	mov	r5, r0
 800c6c2:	460c      	mov	r4, r1
 800c6c4:	b913      	cbnz	r3, 800c6cc <_fflush_r+0x10>
 800c6c6:	2500      	movs	r5, #0
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	bd38      	pop	{r3, r4, r5, pc}
 800c6cc:	b118      	cbz	r0, 800c6d6 <_fflush_r+0x1a>
 800c6ce:	6a03      	ldr	r3, [r0, #32]
 800c6d0:	b90b      	cbnz	r3, 800c6d6 <_fflush_r+0x1a>
 800c6d2:	f7fe fb43 	bl	800ad5c <__sinit>
 800c6d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d0f3      	beq.n	800c6c6 <_fflush_r+0xa>
 800c6de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c6e0:	07d0      	lsls	r0, r2, #31
 800c6e2:	d404      	bmi.n	800c6ee <_fflush_r+0x32>
 800c6e4:	0599      	lsls	r1, r3, #22
 800c6e6:	d402      	bmi.n	800c6ee <_fflush_r+0x32>
 800c6e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6ea:	f7fe fc84 	bl	800aff6 <__retarget_lock_acquire_recursive>
 800c6ee:	4628      	mov	r0, r5
 800c6f0:	4621      	mov	r1, r4
 800c6f2:	f7ff ff5f 	bl	800c5b4 <__sflush_r>
 800c6f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c6f8:	07da      	lsls	r2, r3, #31
 800c6fa:	4605      	mov	r5, r0
 800c6fc:	d4e4      	bmi.n	800c6c8 <_fflush_r+0xc>
 800c6fe:	89a3      	ldrh	r3, [r4, #12]
 800c700:	059b      	lsls	r3, r3, #22
 800c702:	d4e1      	bmi.n	800c6c8 <_fflush_r+0xc>
 800c704:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c706:	f7fe fc77 	bl	800aff8 <__retarget_lock_release_recursive>
 800c70a:	e7dd      	b.n	800c6c8 <_fflush_r+0xc>

0800c70c <_sbrk_r>:
 800c70c:	b538      	push	{r3, r4, r5, lr}
 800c70e:	4d06      	ldr	r5, [pc, #24]	@ (800c728 <_sbrk_r+0x1c>)
 800c710:	2300      	movs	r3, #0
 800c712:	4604      	mov	r4, r0
 800c714:	4608      	mov	r0, r1
 800c716:	602b      	str	r3, [r5, #0]
 800c718:	f7f5 fb70 	bl	8001dfc <_sbrk>
 800c71c:	1c43      	adds	r3, r0, #1
 800c71e:	d102      	bne.n	800c726 <_sbrk_r+0x1a>
 800c720:	682b      	ldr	r3, [r5, #0]
 800c722:	b103      	cbz	r3, 800c726 <_sbrk_r+0x1a>
 800c724:	6023      	str	r3, [r4, #0]
 800c726:	bd38      	pop	{r3, r4, r5, pc}
 800c728:	2000791c 	.word	0x2000791c

0800c72c <__assert_func>:
 800c72c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c72e:	4614      	mov	r4, r2
 800c730:	461a      	mov	r2, r3
 800c732:	4b09      	ldr	r3, [pc, #36]	@ (800c758 <__assert_func+0x2c>)
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	4605      	mov	r5, r0
 800c738:	68d8      	ldr	r0, [r3, #12]
 800c73a:	b954      	cbnz	r4, 800c752 <__assert_func+0x26>
 800c73c:	4b07      	ldr	r3, [pc, #28]	@ (800c75c <__assert_func+0x30>)
 800c73e:	461c      	mov	r4, r3
 800c740:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c744:	9100      	str	r1, [sp, #0]
 800c746:	462b      	mov	r3, r5
 800c748:	4905      	ldr	r1, [pc, #20]	@ (800c760 <__assert_func+0x34>)
 800c74a:	f000 f841 	bl	800c7d0 <fiprintf>
 800c74e:	f000 f851 	bl	800c7f4 <abort>
 800c752:	4b04      	ldr	r3, [pc, #16]	@ (800c764 <__assert_func+0x38>)
 800c754:	e7f4      	b.n	800c740 <__assert_func+0x14>
 800c756:	bf00      	nop
 800c758:	2000041c 	.word	0x2000041c
 800c75c:	0800dee5 	.word	0x0800dee5
 800c760:	0800deb7 	.word	0x0800deb7
 800c764:	0800deaa 	.word	0x0800deaa

0800c768 <_calloc_r>:
 800c768:	b570      	push	{r4, r5, r6, lr}
 800c76a:	fba1 5402 	umull	r5, r4, r1, r2
 800c76e:	b93c      	cbnz	r4, 800c780 <_calloc_r+0x18>
 800c770:	4629      	mov	r1, r5
 800c772:	f7ff fb11 	bl	800bd98 <_malloc_r>
 800c776:	4606      	mov	r6, r0
 800c778:	b928      	cbnz	r0, 800c786 <_calloc_r+0x1e>
 800c77a:	2600      	movs	r6, #0
 800c77c:	4630      	mov	r0, r6
 800c77e:	bd70      	pop	{r4, r5, r6, pc}
 800c780:	220c      	movs	r2, #12
 800c782:	6002      	str	r2, [r0, #0]
 800c784:	e7f9      	b.n	800c77a <_calloc_r+0x12>
 800c786:	462a      	mov	r2, r5
 800c788:	4621      	mov	r1, r4
 800c78a:	f7fe fb60 	bl	800ae4e <memset>
 800c78e:	e7f5      	b.n	800c77c <_calloc_r+0x14>

0800c790 <__ascii_mbtowc>:
 800c790:	b082      	sub	sp, #8
 800c792:	b901      	cbnz	r1, 800c796 <__ascii_mbtowc+0x6>
 800c794:	a901      	add	r1, sp, #4
 800c796:	b142      	cbz	r2, 800c7aa <__ascii_mbtowc+0x1a>
 800c798:	b14b      	cbz	r3, 800c7ae <__ascii_mbtowc+0x1e>
 800c79a:	7813      	ldrb	r3, [r2, #0]
 800c79c:	600b      	str	r3, [r1, #0]
 800c79e:	7812      	ldrb	r2, [r2, #0]
 800c7a0:	1e10      	subs	r0, r2, #0
 800c7a2:	bf18      	it	ne
 800c7a4:	2001      	movne	r0, #1
 800c7a6:	b002      	add	sp, #8
 800c7a8:	4770      	bx	lr
 800c7aa:	4610      	mov	r0, r2
 800c7ac:	e7fb      	b.n	800c7a6 <__ascii_mbtowc+0x16>
 800c7ae:	f06f 0001 	mvn.w	r0, #1
 800c7b2:	e7f8      	b.n	800c7a6 <__ascii_mbtowc+0x16>

0800c7b4 <__ascii_wctomb>:
 800c7b4:	4603      	mov	r3, r0
 800c7b6:	4608      	mov	r0, r1
 800c7b8:	b141      	cbz	r1, 800c7cc <__ascii_wctomb+0x18>
 800c7ba:	2aff      	cmp	r2, #255	@ 0xff
 800c7bc:	d904      	bls.n	800c7c8 <__ascii_wctomb+0x14>
 800c7be:	228a      	movs	r2, #138	@ 0x8a
 800c7c0:	601a      	str	r2, [r3, #0]
 800c7c2:	f04f 30ff 	mov.w	r0, #4294967295
 800c7c6:	4770      	bx	lr
 800c7c8:	700a      	strb	r2, [r1, #0]
 800c7ca:	2001      	movs	r0, #1
 800c7cc:	4770      	bx	lr
	...

0800c7d0 <fiprintf>:
 800c7d0:	b40e      	push	{r1, r2, r3}
 800c7d2:	b503      	push	{r0, r1, lr}
 800c7d4:	4601      	mov	r1, r0
 800c7d6:	ab03      	add	r3, sp, #12
 800c7d8:	4805      	ldr	r0, [pc, #20]	@ (800c7f0 <fiprintf+0x20>)
 800c7da:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7de:	6800      	ldr	r0, [r0, #0]
 800c7e0:	9301      	str	r3, [sp, #4]
 800c7e2:	f000 f837 	bl	800c854 <_vfiprintf_r>
 800c7e6:	b002      	add	sp, #8
 800c7e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7ec:	b003      	add	sp, #12
 800c7ee:	4770      	bx	lr
 800c7f0:	2000041c 	.word	0x2000041c

0800c7f4 <abort>:
 800c7f4:	b508      	push	{r3, lr}
 800c7f6:	2006      	movs	r0, #6
 800c7f8:	f000 fa00 	bl	800cbfc <raise>
 800c7fc:	2001      	movs	r0, #1
 800c7fe:	f7f5 fa85 	bl	8001d0c <_exit>

0800c802 <__sfputc_r>:
 800c802:	6893      	ldr	r3, [r2, #8]
 800c804:	3b01      	subs	r3, #1
 800c806:	2b00      	cmp	r3, #0
 800c808:	b410      	push	{r4}
 800c80a:	6093      	str	r3, [r2, #8]
 800c80c:	da08      	bge.n	800c820 <__sfputc_r+0x1e>
 800c80e:	6994      	ldr	r4, [r2, #24]
 800c810:	42a3      	cmp	r3, r4
 800c812:	db01      	blt.n	800c818 <__sfputc_r+0x16>
 800c814:	290a      	cmp	r1, #10
 800c816:	d103      	bne.n	800c820 <__sfputc_r+0x1e>
 800c818:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c81c:	f000 b932 	b.w	800ca84 <__swbuf_r>
 800c820:	6813      	ldr	r3, [r2, #0]
 800c822:	1c58      	adds	r0, r3, #1
 800c824:	6010      	str	r0, [r2, #0]
 800c826:	7019      	strb	r1, [r3, #0]
 800c828:	4608      	mov	r0, r1
 800c82a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c82e:	4770      	bx	lr

0800c830 <__sfputs_r>:
 800c830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c832:	4606      	mov	r6, r0
 800c834:	460f      	mov	r7, r1
 800c836:	4614      	mov	r4, r2
 800c838:	18d5      	adds	r5, r2, r3
 800c83a:	42ac      	cmp	r4, r5
 800c83c:	d101      	bne.n	800c842 <__sfputs_r+0x12>
 800c83e:	2000      	movs	r0, #0
 800c840:	e007      	b.n	800c852 <__sfputs_r+0x22>
 800c842:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c846:	463a      	mov	r2, r7
 800c848:	4630      	mov	r0, r6
 800c84a:	f7ff ffda 	bl	800c802 <__sfputc_r>
 800c84e:	1c43      	adds	r3, r0, #1
 800c850:	d1f3      	bne.n	800c83a <__sfputs_r+0xa>
 800c852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c854 <_vfiprintf_r>:
 800c854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c858:	460d      	mov	r5, r1
 800c85a:	b09d      	sub	sp, #116	@ 0x74
 800c85c:	4614      	mov	r4, r2
 800c85e:	4698      	mov	r8, r3
 800c860:	4606      	mov	r6, r0
 800c862:	b118      	cbz	r0, 800c86c <_vfiprintf_r+0x18>
 800c864:	6a03      	ldr	r3, [r0, #32]
 800c866:	b90b      	cbnz	r3, 800c86c <_vfiprintf_r+0x18>
 800c868:	f7fe fa78 	bl	800ad5c <__sinit>
 800c86c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c86e:	07d9      	lsls	r1, r3, #31
 800c870:	d405      	bmi.n	800c87e <_vfiprintf_r+0x2a>
 800c872:	89ab      	ldrh	r3, [r5, #12]
 800c874:	059a      	lsls	r2, r3, #22
 800c876:	d402      	bmi.n	800c87e <_vfiprintf_r+0x2a>
 800c878:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c87a:	f7fe fbbc 	bl	800aff6 <__retarget_lock_acquire_recursive>
 800c87e:	89ab      	ldrh	r3, [r5, #12]
 800c880:	071b      	lsls	r3, r3, #28
 800c882:	d501      	bpl.n	800c888 <_vfiprintf_r+0x34>
 800c884:	692b      	ldr	r3, [r5, #16]
 800c886:	b99b      	cbnz	r3, 800c8b0 <_vfiprintf_r+0x5c>
 800c888:	4629      	mov	r1, r5
 800c88a:	4630      	mov	r0, r6
 800c88c:	f000 f938 	bl	800cb00 <__swsetup_r>
 800c890:	b170      	cbz	r0, 800c8b0 <_vfiprintf_r+0x5c>
 800c892:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c894:	07dc      	lsls	r4, r3, #31
 800c896:	d504      	bpl.n	800c8a2 <_vfiprintf_r+0x4e>
 800c898:	f04f 30ff 	mov.w	r0, #4294967295
 800c89c:	b01d      	add	sp, #116	@ 0x74
 800c89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8a2:	89ab      	ldrh	r3, [r5, #12]
 800c8a4:	0598      	lsls	r0, r3, #22
 800c8a6:	d4f7      	bmi.n	800c898 <_vfiprintf_r+0x44>
 800c8a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8aa:	f7fe fba5 	bl	800aff8 <__retarget_lock_release_recursive>
 800c8ae:	e7f3      	b.n	800c898 <_vfiprintf_r+0x44>
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8b4:	2320      	movs	r3, #32
 800c8b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c8ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800c8be:	2330      	movs	r3, #48	@ 0x30
 800c8c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ca70 <_vfiprintf_r+0x21c>
 800c8c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c8c8:	f04f 0901 	mov.w	r9, #1
 800c8cc:	4623      	mov	r3, r4
 800c8ce:	469a      	mov	sl, r3
 800c8d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8d4:	b10a      	cbz	r2, 800c8da <_vfiprintf_r+0x86>
 800c8d6:	2a25      	cmp	r2, #37	@ 0x25
 800c8d8:	d1f9      	bne.n	800c8ce <_vfiprintf_r+0x7a>
 800c8da:	ebba 0b04 	subs.w	fp, sl, r4
 800c8de:	d00b      	beq.n	800c8f8 <_vfiprintf_r+0xa4>
 800c8e0:	465b      	mov	r3, fp
 800c8e2:	4622      	mov	r2, r4
 800c8e4:	4629      	mov	r1, r5
 800c8e6:	4630      	mov	r0, r6
 800c8e8:	f7ff ffa2 	bl	800c830 <__sfputs_r>
 800c8ec:	3001      	adds	r0, #1
 800c8ee:	f000 80a7 	beq.w	800ca40 <_vfiprintf_r+0x1ec>
 800c8f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c8f4:	445a      	add	r2, fp
 800c8f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800c8f8:	f89a 3000 	ldrb.w	r3, [sl]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	f000 809f 	beq.w	800ca40 <_vfiprintf_r+0x1ec>
 800c902:	2300      	movs	r3, #0
 800c904:	f04f 32ff 	mov.w	r2, #4294967295
 800c908:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c90c:	f10a 0a01 	add.w	sl, sl, #1
 800c910:	9304      	str	r3, [sp, #16]
 800c912:	9307      	str	r3, [sp, #28]
 800c914:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c918:	931a      	str	r3, [sp, #104]	@ 0x68
 800c91a:	4654      	mov	r4, sl
 800c91c:	2205      	movs	r2, #5
 800c91e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c922:	4853      	ldr	r0, [pc, #332]	@ (800ca70 <_vfiprintf_r+0x21c>)
 800c924:	f7f3 fc7c 	bl	8000220 <memchr>
 800c928:	9a04      	ldr	r2, [sp, #16]
 800c92a:	b9d8      	cbnz	r0, 800c964 <_vfiprintf_r+0x110>
 800c92c:	06d1      	lsls	r1, r2, #27
 800c92e:	bf44      	itt	mi
 800c930:	2320      	movmi	r3, #32
 800c932:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c936:	0713      	lsls	r3, r2, #28
 800c938:	bf44      	itt	mi
 800c93a:	232b      	movmi	r3, #43	@ 0x2b
 800c93c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c940:	f89a 3000 	ldrb.w	r3, [sl]
 800c944:	2b2a      	cmp	r3, #42	@ 0x2a
 800c946:	d015      	beq.n	800c974 <_vfiprintf_r+0x120>
 800c948:	9a07      	ldr	r2, [sp, #28]
 800c94a:	4654      	mov	r4, sl
 800c94c:	2000      	movs	r0, #0
 800c94e:	f04f 0c0a 	mov.w	ip, #10
 800c952:	4621      	mov	r1, r4
 800c954:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c958:	3b30      	subs	r3, #48	@ 0x30
 800c95a:	2b09      	cmp	r3, #9
 800c95c:	d94b      	bls.n	800c9f6 <_vfiprintf_r+0x1a2>
 800c95e:	b1b0      	cbz	r0, 800c98e <_vfiprintf_r+0x13a>
 800c960:	9207      	str	r2, [sp, #28]
 800c962:	e014      	b.n	800c98e <_vfiprintf_r+0x13a>
 800c964:	eba0 0308 	sub.w	r3, r0, r8
 800c968:	fa09 f303 	lsl.w	r3, r9, r3
 800c96c:	4313      	orrs	r3, r2
 800c96e:	9304      	str	r3, [sp, #16]
 800c970:	46a2      	mov	sl, r4
 800c972:	e7d2      	b.n	800c91a <_vfiprintf_r+0xc6>
 800c974:	9b03      	ldr	r3, [sp, #12]
 800c976:	1d19      	adds	r1, r3, #4
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	9103      	str	r1, [sp, #12]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	bfbb      	ittet	lt
 800c980:	425b      	neglt	r3, r3
 800c982:	f042 0202 	orrlt.w	r2, r2, #2
 800c986:	9307      	strge	r3, [sp, #28]
 800c988:	9307      	strlt	r3, [sp, #28]
 800c98a:	bfb8      	it	lt
 800c98c:	9204      	strlt	r2, [sp, #16]
 800c98e:	7823      	ldrb	r3, [r4, #0]
 800c990:	2b2e      	cmp	r3, #46	@ 0x2e
 800c992:	d10a      	bne.n	800c9aa <_vfiprintf_r+0x156>
 800c994:	7863      	ldrb	r3, [r4, #1]
 800c996:	2b2a      	cmp	r3, #42	@ 0x2a
 800c998:	d132      	bne.n	800ca00 <_vfiprintf_r+0x1ac>
 800c99a:	9b03      	ldr	r3, [sp, #12]
 800c99c:	1d1a      	adds	r2, r3, #4
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	9203      	str	r2, [sp, #12]
 800c9a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c9a6:	3402      	adds	r4, #2
 800c9a8:	9305      	str	r3, [sp, #20]
 800c9aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ca80 <_vfiprintf_r+0x22c>
 800c9ae:	7821      	ldrb	r1, [r4, #0]
 800c9b0:	2203      	movs	r2, #3
 800c9b2:	4650      	mov	r0, sl
 800c9b4:	f7f3 fc34 	bl	8000220 <memchr>
 800c9b8:	b138      	cbz	r0, 800c9ca <_vfiprintf_r+0x176>
 800c9ba:	9b04      	ldr	r3, [sp, #16]
 800c9bc:	eba0 000a 	sub.w	r0, r0, sl
 800c9c0:	2240      	movs	r2, #64	@ 0x40
 800c9c2:	4082      	lsls	r2, r0
 800c9c4:	4313      	orrs	r3, r2
 800c9c6:	3401      	adds	r4, #1
 800c9c8:	9304      	str	r3, [sp, #16]
 800c9ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9ce:	4829      	ldr	r0, [pc, #164]	@ (800ca74 <_vfiprintf_r+0x220>)
 800c9d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c9d4:	2206      	movs	r2, #6
 800c9d6:	f7f3 fc23 	bl	8000220 <memchr>
 800c9da:	2800      	cmp	r0, #0
 800c9dc:	d03f      	beq.n	800ca5e <_vfiprintf_r+0x20a>
 800c9de:	4b26      	ldr	r3, [pc, #152]	@ (800ca78 <_vfiprintf_r+0x224>)
 800c9e0:	bb1b      	cbnz	r3, 800ca2a <_vfiprintf_r+0x1d6>
 800c9e2:	9b03      	ldr	r3, [sp, #12]
 800c9e4:	3307      	adds	r3, #7
 800c9e6:	f023 0307 	bic.w	r3, r3, #7
 800c9ea:	3308      	adds	r3, #8
 800c9ec:	9303      	str	r3, [sp, #12]
 800c9ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9f0:	443b      	add	r3, r7
 800c9f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9f4:	e76a      	b.n	800c8cc <_vfiprintf_r+0x78>
 800c9f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800c9fa:	460c      	mov	r4, r1
 800c9fc:	2001      	movs	r0, #1
 800c9fe:	e7a8      	b.n	800c952 <_vfiprintf_r+0xfe>
 800ca00:	2300      	movs	r3, #0
 800ca02:	3401      	adds	r4, #1
 800ca04:	9305      	str	r3, [sp, #20]
 800ca06:	4619      	mov	r1, r3
 800ca08:	f04f 0c0a 	mov.w	ip, #10
 800ca0c:	4620      	mov	r0, r4
 800ca0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca12:	3a30      	subs	r2, #48	@ 0x30
 800ca14:	2a09      	cmp	r2, #9
 800ca16:	d903      	bls.n	800ca20 <_vfiprintf_r+0x1cc>
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d0c6      	beq.n	800c9aa <_vfiprintf_r+0x156>
 800ca1c:	9105      	str	r1, [sp, #20]
 800ca1e:	e7c4      	b.n	800c9aa <_vfiprintf_r+0x156>
 800ca20:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca24:	4604      	mov	r4, r0
 800ca26:	2301      	movs	r3, #1
 800ca28:	e7f0      	b.n	800ca0c <_vfiprintf_r+0x1b8>
 800ca2a:	ab03      	add	r3, sp, #12
 800ca2c:	9300      	str	r3, [sp, #0]
 800ca2e:	462a      	mov	r2, r5
 800ca30:	4b12      	ldr	r3, [pc, #72]	@ (800ca7c <_vfiprintf_r+0x228>)
 800ca32:	a904      	add	r1, sp, #16
 800ca34:	4630      	mov	r0, r6
 800ca36:	f7fd fd4d 	bl	800a4d4 <_printf_float>
 800ca3a:	4607      	mov	r7, r0
 800ca3c:	1c78      	adds	r0, r7, #1
 800ca3e:	d1d6      	bne.n	800c9ee <_vfiprintf_r+0x19a>
 800ca40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca42:	07d9      	lsls	r1, r3, #31
 800ca44:	d405      	bmi.n	800ca52 <_vfiprintf_r+0x1fe>
 800ca46:	89ab      	ldrh	r3, [r5, #12]
 800ca48:	059a      	lsls	r2, r3, #22
 800ca4a:	d402      	bmi.n	800ca52 <_vfiprintf_r+0x1fe>
 800ca4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca4e:	f7fe fad3 	bl	800aff8 <__retarget_lock_release_recursive>
 800ca52:	89ab      	ldrh	r3, [r5, #12]
 800ca54:	065b      	lsls	r3, r3, #25
 800ca56:	f53f af1f 	bmi.w	800c898 <_vfiprintf_r+0x44>
 800ca5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ca5c:	e71e      	b.n	800c89c <_vfiprintf_r+0x48>
 800ca5e:	ab03      	add	r3, sp, #12
 800ca60:	9300      	str	r3, [sp, #0]
 800ca62:	462a      	mov	r2, r5
 800ca64:	4b05      	ldr	r3, [pc, #20]	@ (800ca7c <_vfiprintf_r+0x228>)
 800ca66:	a904      	add	r1, sp, #16
 800ca68:	4630      	mov	r0, r6
 800ca6a:	f7fd ffcb 	bl	800aa04 <_printf_i>
 800ca6e:	e7e4      	b.n	800ca3a <_vfiprintf_r+0x1e6>
 800ca70:	0800dfe7 	.word	0x0800dfe7
 800ca74:	0800dff1 	.word	0x0800dff1
 800ca78:	0800a4d5 	.word	0x0800a4d5
 800ca7c:	0800c831 	.word	0x0800c831
 800ca80:	0800dfed 	.word	0x0800dfed

0800ca84 <__swbuf_r>:
 800ca84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca86:	460e      	mov	r6, r1
 800ca88:	4614      	mov	r4, r2
 800ca8a:	4605      	mov	r5, r0
 800ca8c:	b118      	cbz	r0, 800ca96 <__swbuf_r+0x12>
 800ca8e:	6a03      	ldr	r3, [r0, #32]
 800ca90:	b90b      	cbnz	r3, 800ca96 <__swbuf_r+0x12>
 800ca92:	f7fe f963 	bl	800ad5c <__sinit>
 800ca96:	69a3      	ldr	r3, [r4, #24]
 800ca98:	60a3      	str	r3, [r4, #8]
 800ca9a:	89a3      	ldrh	r3, [r4, #12]
 800ca9c:	071a      	lsls	r2, r3, #28
 800ca9e:	d501      	bpl.n	800caa4 <__swbuf_r+0x20>
 800caa0:	6923      	ldr	r3, [r4, #16]
 800caa2:	b943      	cbnz	r3, 800cab6 <__swbuf_r+0x32>
 800caa4:	4621      	mov	r1, r4
 800caa6:	4628      	mov	r0, r5
 800caa8:	f000 f82a 	bl	800cb00 <__swsetup_r>
 800caac:	b118      	cbz	r0, 800cab6 <__swbuf_r+0x32>
 800caae:	f04f 37ff 	mov.w	r7, #4294967295
 800cab2:	4638      	mov	r0, r7
 800cab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cab6:	6823      	ldr	r3, [r4, #0]
 800cab8:	6922      	ldr	r2, [r4, #16]
 800caba:	1a98      	subs	r0, r3, r2
 800cabc:	6963      	ldr	r3, [r4, #20]
 800cabe:	b2f6      	uxtb	r6, r6
 800cac0:	4283      	cmp	r3, r0
 800cac2:	4637      	mov	r7, r6
 800cac4:	dc05      	bgt.n	800cad2 <__swbuf_r+0x4e>
 800cac6:	4621      	mov	r1, r4
 800cac8:	4628      	mov	r0, r5
 800caca:	f7ff fdf7 	bl	800c6bc <_fflush_r>
 800cace:	2800      	cmp	r0, #0
 800cad0:	d1ed      	bne.n	800caae <__swbuf_r+0x2a>
 800cad2:	68a3      	ldr	r3, [r4, #8]
 800cad4:	3b01      	subs	r3, #1
 800cad6:	60a3      	str	r3, [r4, #8]
 800cad8:	6823      	ldr	r3, [r4, #0]
 800cada:	1c5a      	adds	r2, r3, #1
 800cadc:	6022      	str	r2, [r4, #0]
 800cade:	701e      	strb	r6, [r3, #0]
 800cae0:	6962      	ldr	r2, [r4, #20]
 800cae2:	1c43      	adds	r3, r0, #1
 800cae4:	429a      	cmp	r2, r3
 800cae6:	d004      	beq.n	800caf2 <__swbuf_r+0x6e>
 800cae8:	89a3      	ldrh	r3, [r4, #12]
 800caea:	07db      	lsls	r3, r3, #31
 800caec:	d5e1      	bpl.n	800cab2 <__swbuf_r+0x2e>
 800caee:	2e0a      	cmp	r6, #10
 800caf0:	d1df      	bne.n	800cab2 <__swbuf_r+0x2e>
 800caf2:	4621      	mov	r1, r4
 800caf4:	4628      	mov	r0, r5
 800caf6:	f7ff fde1 	bl	800c6bc <_fflush_r>
 800cafa:	2800      	cmp	r0, #0
 800cafc:	d0d9      	beq.n	800cab2 <__swbuf_r+0x2e>
 800cafe:	e7d6      	b.n	800caae <__swbuf_r+0x2a>

0800cb00 <__swsetup_r>:
 800cb00:	b538      	push	{r3, r4, r5, lr}
 800cb02:	4b29      	ldr	r3, [pc, #164]	@ (800cba8 <__swsetup_r+0xa8>)
 800cb04:	4605      	mov	r5, r0
 800cb06:	6818      	ldr	r0, [r3, #0]
 800cb08:	460c      	mov	r4, r1
 800cb0a:	b118      	cbz	r0, 800cb14 <__swsetup_r+0x14>
 800cb0c:	6a03      	ldr	r3, [r0, #32]
 800cb0e:	b90b      	cbnz	r3, 800cb14 <__swsetup_r+0x14>
 800cb10:	f7fe f924 	bl	800ad5c <__sinit>
 800cb14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb18:	0719      	lsls	r1, r3, #28
 800cb1a:	d422      	bmi.n	800cb62 <__swsetup_r+0x62>
 800cb1c:	06da      	lsls	r2, r3, #27
 800cb1e:	d407      	bmi.n	800cb30 <__swsetup_r+0x30>
 800cb20:	2209      	movs	r2, #9
 800cb22:	602a      	str	r2, [r5, #0]
 800cb24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb28:	81a3      	strh	r3, [r4, #12]
 800cb2a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb2e:	e033      	b.n	800cb98 <__swsetup_r+0x98>
 800cb30:	0758      	lsls	r0, r3, #29
 800cb32:	d512      	bpl.n	800cb5a <__swsetup_r+0x5a>
 800cb34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cb36:	b141      	cbz	r1, 800cb4a <__swsetup_r+0x4a>
 800cb38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cb3c:	4299      	cmp	r1, r3
 800cb3e:	d002      	beq.n	800cb46 <__swsetup_r+0x46>
 800cb40:	4628      	mov	r0, r5
 800cb42:	f7ff f8b5 	bl	800bcb0 <_free_r>
 800cb46:	2300      	movs	r3, #0
 800cb48:	6363      	str	r3, [r4, #52]	@ 0x34
 800cb4a:	89a3      	ldrh	r3, [r4, #12]
 800cb4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cb50:	81a3      	strh	r3, [r4, #12]
 800cb52:	2300      	movs	r3, #0
 800cb54:	6063      	str	r3, [r4, #4]
 800cb56:	6923      	ldr	r3, [r4, #16]
 800cb58:	6023      	str	r3, [r4, #0]
 800cb5a:	89a3      	ldrh	r3, [r4, #12]
 800cb5c:	f043 0308 	orr.w	r3, r3, #8
 800cb60:	81a3      	strh	r3, [r4, #12]
 800cb62:	6923      	ldr	r3, [r4, #16]
 800cb64:	b94b      	cbnz	r3, 800cb7a <__swsetup_r+0x7a>
 800cb66:	89a3      	ldrh	r3, [r4, #12]
 800cb68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cb6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb70:	d003      	beq.n	800cb7a <__swsetup_r+0x7a>
 800cb72:	4621      	mov	r1, r4
 800cb74:	4628      	mov	r0, r5
 800cb76:	f000 f883 	bl	800cc80 <__smakebuf_r>
 800cb7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb7e:	f013 0201 	ands.w	r2, r3, #1
 800cb82:	d00a      	beq.n	800cb9a <__swsetup_r+0x9a>
 800cb84:	2200      	movs	r2, #0
 800cb86:	60a2      	str	r2, [r4, #8]
 800cb88:	6962      	ldr	r2, [r4, #20]
 800cb8a:	4252      	negs	r2, r2
 800cb8c:	61a2      	str	r2, [r4, #24]
 800cb8e:	6922      	ldr	r2, [r4, #16]
 800cb90:	b942      	cbnz	r2, 800cba4 <__swsetup_r+0xa4>
 800cb92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cb96:	d1c5      	bne.n	800cb24 <__swsetup_r+0x24>
 800cb98:	bd38      	pop	{r3, r4, r5, pc}
 800cb9a:	0799      	lsls	r1, r3, #30
 800cb9c:	bf58      	it	pl
 800cb9e:	6962      	ldrpl	r2, [r4, #20]
 800cba0:	60a2      	str	r2, [r4, #8]
 800cba2:	e7f4      	b.n	800cb8e <__swsetup_r+0x8e>
 800cba4:	2000      	movs	r0, #0
 800cba6:	e7f7      	b.n	800cb98 <__swsetup_r+0x98>
 800cba8:	2000041c 	.word	0x2000041c

0800cbac <_raise_r>:
 800cbac:	291f      	cmp	r1, #31
 800cbae:	b538      	push	{r3, r4, r5, lr}
 800cbb0:	4605      	mov	r5, r0
 800cbb2:	460c      	mov	r4, r1
 800cbb4:	d904      	bls.n	800cbc0 <_raise_r+0x14>
 800cbb6:	2316      	movs	r3, #22
 800cbb8:	6003      	str	r3, [r0, #0]
 800cbba:	f04f 30ff 	mov.w	r0, #4294967295
 800cbbe:	bd38      	pop	{r3, r4, r5, pc}
 800cbc0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cbc2:	b112      	cbz	r2, 800cbca <_raise_r+0x1e>
 800cbc4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbc8:	b94b      	cbnz	r3, 800cbde <_raise_r+0x32>
 800cbca:	4628      	mov	r0, r5
 800cbcc:	f000 f830 	bl	800cc30 <_getpid_r>
 800cbd0:	4622      	mov	r2, r4
 800cbd2:	4601      	mov	r1, r0
 800cbd4:	4628      	mov	r0, r5
 800cbd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbda:	f000 b817 	b.w	800cc0c <_kill_r>
 800cbde:	2b01      	cmp	r3, #1
 800cbe0:	d00a      	beq.n	800cbf8 <_raise_r+0x4c>
 800cbe2:	1c59      	adds	r1, r3, #1
 800cbe4:	d103      	bne.n	800cbee <_raise_r+0x42>
 800cbe6:	2316      	movs	r3, #22
 800cbe8:	6003      	str	r3, [r0, #0]
 800cbea:	2001      	movs	r0, #1
 800cbec:	e7e7      	b.n	800cbbe <_raise_r+0x12>
 800cbee:	2100      	movs	r1, #0
 800cbf0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cbf4:	4620      	mov	r0, r4
 800cbf6:	4798      	blx	r3
 800cbf8:	2000      	movs	r0, #0
 800cbfa:	e7e0      	b.n	800cbbe <_raise_r+0x12>

0800cbfc <raise>:
 800cbfc:	4b02      	ldr	r3, [pc, #8]	@ (800cc08 <raise+0xc>)
 800cbfe:	4601      	mov	r1, r0
 800cc00:	6818      	ldr	r0, [r3, #0]
 800cc02:	f7ff bfd3 	b.w	800cbac <_raise_r>
 800cc06:	bf00      	nop
 800cc08:	2000041c 	.word	0x2000041c

0800cc0c <_kill_r>:
 800cc0c:	b538      	push	{r3, r4, r5, lr}
 800cc0e:	4d07      	ldr	r5, [pc, #28]	@ (800cc2c <_kill_r+0x20>)
 800cc10:	2300      	movs	r3, #0
 800cc12:	4604      	mov	r4, r0
 800cc14:	4608      	mov	r0, r1
 800cc16:	4611      	mov	r1, r2
 800cc18:	602b      	str	r3, [r5, #0]
 800cc1a:	f7f5 f867 	bl	8001cec <_kill>
 800cc1e:	1c43      	adds	r3, r0, #1
 800cc20:	d102      	bne.n	800cc28 <_kill_r+0x1c>
 800cc22:	682b      	ldr	r3, [r5, #0]
 800cc24:	b103      	cbz	r3, 800cc28 <_kill_r+0x1c>
 800cc26:	6023      	str	r3, [r4, #0]
 800cc28:	bd38      	pop	{r3, r4, r5, pc}
 800cc2a:	bf00      	nop
 800cc2c:	2000791c 	.word	0x2000791c

0800cc30 <_getpid_r>:
 800cc30:	f7f5 b854 	b.w	8001cdc <_getpid>

0800cc34 <__swhatbuf_r>:
 800cc34:	b570      	push	{r4, r5, r6, lr}
 800cc36:	460c      	mov	r4, r1
 800cc38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc3c:	2900      	cmp	r1, #0
 800cc3e:	b096      	sub	sp, #88	@ 0x58
 800cc40:	4615      	mov	r5, r2
 800cc42:	461e      	mov	r6, r3
 800cc44:	da0d      	bge.n	800cc62 <__swhatbuf_r+0x2e>
 800cc46:	89a3      	ldrh	r3, [r4, #12]
 800cc48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cc4c:	f04f 0100 	mov.w	r1, #0
 800cc50:	bf14      	ite	ne
 800cc52:	2340      	movne	r3, #64	@ 0x40
 800cc54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cc58:	2000      	movs	r0, #0
 800cc5a:	6031      	str	r1, [r6, #0]
 800cc5c:	602b      	str	r3, [r5, #0]
 800cc5e:	b016      	add	sp, #88	@ 0x58
 800cc60:	bd70      	pop	{r4, r5, r6, pc}
 800cc62:	466a      	mov	r2, sp
 800cc64:	f000 f848 	bl	800ccf8 <_fstat_r>
 800cc68:	2800      	cmp	r0, #0
 800cc6a:	dbec      	blt.n	800cc46 <__swhatbuf_r+0x12>
 800cc6c:	9901      	ldr	r1, [sp, #4]
 800cc6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cc72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cc76:	4259      	negs	r1, r3
 800cc78:	4159      	adcs	r1, r3
 800cc7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cc7e:	e7eb      	b.n	800cc58 <__swhatbuf_r+0x24>

0800cc80 <__smakebuf_r>:
 800cc80:	898b      	ldrh	r3, [r1, #12]
 800cc82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc84:	079d      	lsls	r5, r3, #30
 800cc86:	4606      	mov	r6, r0
 800cc88:	460c      	mov	r4, r1
 800cc8a:	d507      	bpl.n	800cc9c <__smakebuf_r+0x1c>
 800cc8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cc90:	6023      	str	r3, [r4, #0]
 800cc92:	6123      	str	r3, [r4, #16]
 800cc94:	2301      	movs	r3, #1
 800cc96:	6163      	str	r3, [r4, #20]
 800cc98:	b003      	add	sp, #12
 800cc9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc9c:	ab01      	add	r3, sp, #4
 800cc9e:	466a      	mov	r2, sp
 800cca0:	f7ff ffc8 	bl	800cc34 <__swhatbuf_r>
 800cca4:	9f00      	ldr	r7, [sp, #0]
 800cca6:	4605      	mov	r5, r0
 800cca8:	4639      	mov	r1, r7
 800ccaa:	4630      	mov	r0, r6
 800ccac:	f7ff f874 	bl	800bd98 <_malloc_r>
 800ccb0:	b948      	cbnz	r0, 800ccc6 <__smakebuf_r+0x46>
 800ccb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccb6:	059a      	lsls	r2, r3, #22
 800ccb8:	d4ee      	bmi.n	800cc98 <__smakebuf_r+0x18>
 800ccba:	f023 0303 	bic.w	r3, r3, #3
 800ccbe:	f043 0302 	orr.w	r3, r3, #2
 800ccc2:	81a3      	strh	r3, [r4, #12]
 800ccc4:	e7e2      	b.n	800cc8c <__smakebuf_r+0xc>
 800ccc6:	89a3      	ldrh	r3, [r4, #12]
 800ccc8:	6020      	str	r0, [r4, #0]
 800ccca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccce:	81a3      	strh	r3, [r4, #12]
 800ccd0:	9b01      	ldr	r3, [sp, #4]
 800ccd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ccd6:	b15b      	cbz	r3, 800ccf0 <__smakebuf_r+0x70>
 800ccd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccdc:	4630      	mov	r0, r6
 800ccde:	f000 f81d 	bl	800cd1c <_isatty_r>
 800cce2:	b128      	cbz	r0, 800ccf0 <__smakebuf_r+0x70>
 800cce4:	89a3      	ldrh	r3, [r4, #12]
 800cce6:	f023 0303 	bic.w	r3, r3, #3
 800ccea:	f043 0301 	orr.w	r3, r3, #1
 800ccee:	81a3      	strh	r3, [r4, #12]
 800ccf0:	89a3      	ldrh	r3, [r4, #12]
 800ccf2:	431d      	orrs	r5, r3
 800ccf4:	81a5      	strh	r5, [r4, #12]
 800ccf6:	e7cf      	b.n	800cc98 <__smakebuf_r+0x18>

0800ccf8 <_fstat_r>:
 800ccf8:	b538      	push	{r3, r4, r5, lr}
 800ccfa:	4d07      	ldr	r5, [pc, #28]	@ (800cd18 <_fstat_r+0x20>)
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	4604      	mov	r4, r0
 800cd00:	4608      	mov	r0, r1
 800cd02:	4611      	mov	r1, r2
 800cd04:	602b      	str	r3, [r5, #0]
 800cd06:	f7f5 f851 	bl	8001dac <_fstat>
 800cd0a:	1c43      	adds	r3, r0, #1
 800cd0c:	d102      	bne.n	800cd14 <_fstat_r+0x1c>
 800cd0e:	682b      	ldr	r3, [r5, #0]
 800cd10:	b103      	cbz	r3, 800cd14 <_fstat_r+0x1c>
 800cd12:	6023      	str	r3, [r4, #0]
 800cd14:	bd38      	pop	{r3, r4, r5, pc}
 800cd16:	bf00      	nop
 800cd18:	2000791c 	.word	0x2000791c

0800cd1c <_isatty_r>:
 800cd1c:	b538      	push	{r3, r4, r5, lr}
 800cd1e:	4d06      	ldr	r5, [pc, #24]	@ (800cd38 <_isatty_r+0x1c>)
 800cd20:	2300      	movs	r3, #0
 800cd22:	4604      	mov	r4, r0
 800cd24:	4608      	mov	r0, r1
 800cd26:	602b      	str	r3, [r5, #0]
 800cd28:	f7f5 f850 	bl	8001dcc <_isatty>
 800cd2c:	1c43      	adds	r3, r0, #1
 800cd2e:	d102      	bne.n	800cd36 <_isatty_r+0x1a>
 800cd30:	682b      	ldr	r3, [r5, #0]
 800cd32:	b103      	cbz	r3, 800cd36 <_isatty_r+0x1a>
 800cd34:	6023      	str	r3, [r4, #0]
 800cd36:	bd38      	pop	{r3, r4, r5, pc}
 800cd38:	2000791c 	.word	0x2000791c

0800cd3c <atan2f>:
 800cd3c:	f000 b822 	b.w	800cd84 <__ieee754_atan2f>

0800cd40 <sqrtf>:
 800cd40:	b508      	push	{r3, lr}
 800cd42:	ed2d 8b02 	vpush	{d8}
 800cd46:	eeb0 8a40 	vmov.f32	s16, s0
 800cd4a:	f000 f817 	bl	800cd7c <__ieee754_sqrtf>
 800cd4e:	eeb4 8a48 	vcmp.f32	s16, s16
 800cd52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd56:	d60c      	bvs.n	800cd72 <sqrtf+0x32>
 800cd58:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800cd78 <sqrtf+0x38>
 800cd5c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800cd60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd64:	d505      	bpl.n	800cd72 <sqrtf+0x32>
 800cd66:	f7fe f91b 	bl	800afa0 <__errno>
 800cd6a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800cd6e:	2321      	movs	r3, #33	@ 0x21
 800cd70:	6003      	str	r3, [r0, #0]
 800cd72:	ecbd 8b02 	vpop	{d8}
 800cd76:	bd08      	pop	{r3, pc}
 800cd78:	00000000 	.word	0x00000000

0800cd7c <__ieee754_sqrtf>:
 800cd7c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cd80:	4770      	bx	lr
	...

0800cd84 <__ieee754_atan2f>:
 800cd84:	ee10 2a90 	vmov	r2, s1
 800cd88:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800cd8c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800cd90:	b510      	push	{r4, lr}
 800cd92:	eef0 7a40 	vmov.f32	s15, s0
 800cd96:	d806      	bhi.n	800cda6 <__ieee754_atan2f+0x22>
 800cd98:	ee10 0a10 	vmov	r0, s0
 800cd9c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800cda0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cda4:	d904      	bls.n	800cdb0 <__ieee754_atan2f+0x2c>
 800cda6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800cdaa:	eeb0 0a67 	vmov.f32	s0, s15
 800cdae:	bd10      	pop	{r4, pc}
 800cdb0:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800cdb4:	d103      	bne.n	800cdbe <__ieee754_atan2f+0x3a>
 800cdb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cdba:	f000 b883 	b.w	800cec4 <atanf>
 800cdbe:	1794      	asrs	r4, r2, #30
 800cdc0:	f004 0402 	and.w	r4, r4, #2
 800cdc4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800cdc8:	b943      	cbnz	r3, 800cddc <__ieee754_atan2f+0x58>
 800cdca:	2c02      	cmp	r4, #2
 800cdcc:	d05e      	beq.n	800ce8c <__ieee754_atan2f+0x108>
 800cdce:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800cea0 <__ieee754_atan2f+0x11c>
 800cdd2:	2c03      	cmp	r4, #3
 800cdd4:	bf08      	it	eq
 800cdd6:	eef0 7a47 	vmoveq.f32	s15, s14
 800cdda:	e7e6      	b.n	800cdaa <__ieee754_atan2f+0x26>
 800cddc:	b941      	cbnz	r1, 800cdf0 <__ieee754_atan2f+0x6c>
 800cdde:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800cea4 <__ieee754_atan2f+0x120>
 800cde2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800cea8 <__ieee754_atan2f+0x124>
 800cde6:	2800      	cmp	r0, #0
 800cde8:	bfb8      	it	lt
 800cdea:	eef0 7a47 	vmovlt.f32	s15, s14
 800cdee:	e7dc      	b.n	800cdaa <__ieee754_atan2f+0x26>
 800cdf0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800cdf4:	d110      	bne.n	800ce18 <__ieee754_atan2f+0x94>
 800cdf6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cdfa:	f104 34ff 	add.w	r4, r4, #4294967295
 800cdfe:	d107      	bne.n	800ce10 <__ieee754_atan2f+0x8c>
 800ce00:	2c02      	cmp	r4, #2
 800ce02:	d846      	bhi.n	800ce92 <__ieee754_atan2f+0x10e>
 800ce04:	4b29      	ldr	r3, [pc, #164]	@ (800ceac <__ieee754_atan2f+0x128>)
 800ce06:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ce0a:	edd3 7a00 	vldr	s15, [r3]
 800ce0e:	e7cc      	b.n	800cdaa <__ieee754_atan2f+0x26>
 800ce10:	2c02      	cmp	r4, #2
 800ce12:	d841      	bhi.n	800ce98 <__ieee754_atan2f+0x114>
 800ce14:	4b26      	ldr	r3, [pc, #152]	@ (800ceb0 <__ieee754_atan2f+0x12c>)
 800ce16:	e7f6      	b.n	800ce06 <__ieee754_atan2f+0x82>
 800ce18:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ce1c:	d0df      	beq.n	800cdde <__ieee754_atan2f+0x5a>
 800ce1e:	1a5b      	subs	r3, r3, r1
 800ce20:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800ce24:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800ce28:	da1a      	bge.n	800ce60 <__ieee754_atan2f+0xdc>
 800ce2a:	2a00      	cmp	r2, #0
 800ce2c:	da01      	bge.n	800ce32 <__ieee754_atan2f+0xae>
 800ce2e:	313c      	adds	r1, #60	@ 0x3c
 800ce30:	db19      	blt.n	800ce66 <__ieee754_atan2f+0xe2>
 800ce32:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800ce36:	f000 f919 	bl	800d06c <fabsf>
 800ce3a:	f000 f843 	bl	800cec4 <atanf>
 800ce3e:	eef0 7a40 	vmov.f32	s15, s0
 800ce42:	2c01      	cmp	r4, #1
 800ce44:	d012      	beq.n	800ce6c <__ieee754_atan2f+0xe8>
 800ce46:	2c02      	cmp	r4, #2
 800ce48:	d017      	beq.n	800ce7a <__ieee754_atan2f+0xf6>
 800ce4a:	2c00      	cmp	r4, #0
 800ce4c:	d0ad      	beq.n	800cdaa <__ieee754_atan2f+0x26>
 800ce4e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800ceb4 <__ieee754_atan2f+0x130>
 800ce52:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ce56:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800ceb8 <__ieee754_atan2f+0x134>
 800ce5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce5e:	e7a4      	b.n	800cdaa <__ieee754_atan2f+0x26>
 800ce60:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800cea4 <__ieee754_atan2f+0x120>
 800ce64:	e7ed      	b.n	800ce42 <__ieee754_atan2f+0xbe>
 800ce66:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800cebc <__ieee754_atan2f+0x138>
 800ce6a:	e7ea      	b.n	800ce42 <__ieee754_atan2f+0xbe>
 800ce6c:	ee17 3a90 	vmov	r3, s15
 800ce70:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800ce74:	ee07 3a90 	vmov	s15, r3
 800ce78:	e797      	b.n	800cdaa <__ieee754_atan2f+0x26>
 800ce7a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800ceb4 <__ieee754_atan2f+0x130>
 800ce7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ce82:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800ceb8 <__ieee754_atan2f+0x134>
 800ce86:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce8a:	e78e      	b.n	800cdaa <__ieee754_atan2f+0x26>
 800ce8c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800ceb8 <__ieee754_atan2f+0x134>
 800ce90:	e78b      	b.n	800cdaa <__ieee754_atan2f+0x26>
 800ce92:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800cec0 <__ieee754_atan2f+0x13c>
 800ce96:	e788      	b.n	800cdaa <__ieee754_atan2f+0x26>
 800ce98:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800cebc <__ieee754_atan2f+0x138>
 800ce9c:	e785      	b.n	800cdaa <__ieee754_atan2f+0x26>
 800ce9e:	bf00      	nop
 800cea0:	c0490fdb 	.word	0xc0490fdb
 800cea4:	3fc90fdb 	.word	0x3fc90fdb
 800cea8:	bfc90fdb 	.word	0xbfc90fdb
 800ceac:	0800e004 	.word	0x0800e004
 800ceb0:	0800dff8 	.word	0x0800dff8
 800ceb4:	33bbbd2e 	.word	0x33bbbd2e
 800ceb8:	40490fdb 	.word	0x40490fdb
 800cebc:	00000000 	.word	0x00000000
 800cec0:	3f490fdb 	.word	0x3f490fdb

0800cec4 <atanf>:
 800cec4:	b538      	push	{r3, r4, r5, lr}
 800cec6:	ee10 5a10 	vmov	r5, s0
 800ceca:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800cece:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800ced2:	eef0 7a40 	vmov.f32	s15, s0
 800ced6:	d310      	bcc.n	800cefa <atanf+0x36>
 800ced8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800cedc:	d904      	bls.n	800cee8 <atanf+0x24>
 800cede:	ee70 7a00 	vadd.f32	s15, s0, s0
 800cee2:	eeb0 0a67 	vmov.f32	s0, s15
 800cee6:	bd38      	pop	{r3, r4, r5, pc}
 800cee8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800d020 <atanf+0x15c>
 800ceec:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800d024 <atanf+0x160>
 800cef0:	2d00      	cmp	r5, #0
 800cef2:	bfc8      	it	gt
 800cef4:	eef0 7a47 	vmovgt.f32	s15, s14
 800cef8:	e7f3      	b.n	800cee2 <atanf+0x1e>
 800cefa:	4b4b      	ldr	r3, [pc, #300]	@ (800d028 <atanf+0x164>)
 800cefc:	429c      	cmp	r4, r3
 800cefe:	d810      	bhi.n	800cf22 <atanf+0x5e>
 800cf00:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800cf04:	d20a      	bcs.n	800cf1c <atanf+0x58>
 800cf06:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800d02c <atanf+0x168>
 800cf0a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800cf0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cf12:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800cf16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf1a:	dce2      	bgt.n	800cee2 <atanf+0x1e>
 800cf1c:	f04f 33ff 	mov.w	r3, #4294967295
 800cf20:	e013      	b.n	800cf4a <atanf+0x86>
 800cf22:	f000 f8a3 	bl	800d06c <fabsf>
 800cf26:	4b42      	ldr	r3, [pc, #264]	@ (800d030 <atanf+0x16c>)
 800cf28:	429c      	cmp	r4, r3
 800cf2a:	d84f      	bhi.n	800cfcc <atanf+0x108>
 800cf2c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800cf30:	429c      	cmp	r4, r3
 800cf32:	d841      	bhi.n	800cfb8 <atanf+0xf4>
 800cf34:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800cf38:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800cf3c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800cf40:	2300      	movs	r3, #0
 800cf42:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cf46:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cf4a:	1c5a      	adds	r2, r3, #1
 800cf4c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800cf50:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800d034 <atanf+0x170>
 800cf54:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800d038 <atanf+0x174>
 800cf58:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800d03c <atanf+0x178>
 800cf5c:	ee66 6a06 	vmul.f32	s13, s12, s12
 800cf60:	eee6 5a87 	vfma.f32	s11, s13, s14
 800cf64:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800d040 <atanf+0x17c>
 800cf68:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800cf6c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800d044 <atanf+0x180>
 800cf70:	eee7 5a26 	vfma.f32	s11, s14, s13
 800cf74:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800d048 <atanf+0x184>
 800cf78:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800cf7c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d04c <atanf+0x188>
 800cf80:	eee7 5a26 	vfma.f32	s11, s14, s13
 800cf84:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800d050 <atanf+0x18c>
 800cf88:	eea6 5a87 	vfma.f32	s10, s13, s14
 800cf8c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800d054 <atanf+0x190>
 800cf90:	eea5 7a26 	vfma.f32	s14, s10, s13
 800cf94:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800d058 <atanf+0x194>
 800cf98:	eea7 5a26 	vfma.f32	s10, s14, s13
 800cf9c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800d05c <atanf+0x198>
 800cfa0:	eea5 7a26 	vfma.f32	s14, s10, s13
 800cfa4:	ee27 7a26 	vmul.f32	s14, s14, s13
 800cfa8:	eea5 7a86 	vfma.f32	s14, s11, s12
 800cfac:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cfb0:	d121      	bne.n	800cff6 <atanf+0x132>
 800cfb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cfb6:	e794      	b.n	800cee2 <atanf+0x1e>
 800cfb8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cfbc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cfc0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cfca:	e7be      	b.n	800cf4a <atanf+0x86>
 800cfcc:	4b24      	ldr	r3, [pc, #144]	@ (800d060 <atanf+0x19c>)
 800cfce:	429c      	cmp	r4, r3
 800cfd0:	d80b      	bhi.n	800cfea <atanf+0x126>
 800cfd2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800cfd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cfda:	eea0 7a27 	vfma.f32	s14, s0, s15
 800cfde:	2302      	movs	r3, #2
 800cfe0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800cfe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cfe8:	e7af      	b.n	800cf4a <atanf+0x86>
 800cfea:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800cfee:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cff2:	2303      	movs	r3, #3
 800cff4:	e7a9      	b.n	800cf4a <atanf+0x86>
 800cff6:	4a1b      	ldr	r2, [pc, #108]	@ (800d064 <atanf+0x1a0>)
 800cff8:	491b      	ldr	r1, [pc, #108]	@ (800d068 <atanf+0x1a4>)
 800cffa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800cffe:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d002:	edd3 6a00 	vldr	s13, [r3]
 800d006:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d00a:	2d00      	cmp	r5, #0
 800d00c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d010:	edd2 7a00 	vldr	s15, [r2]
 800d014:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d018:	bfb8      	it	lt
 800d01a:	eef1 7a67 	vneglt.f32	s15, s15
 800d01e:	e760      	b.n	800cee2 <atanf+0x1e>
 800d020:	bfc90fdb 	.word	0xbfc90fdb
 800d024:	3fc90fdb 	.word	0x3fc90fdb
 800d028:	3edfffff 	.word	0x3edfffff
 800d02c:	7149f2ca 	.word	0x7149f2ca
 800d030:	3f97ffff 	.word	0x3f97ffff
 800d034:	3c8569d7 	.word	0x3c8569d7
 800d038:	3d4bda59 	.word	0x3d4bda59
 800d03c:	bd6ef16b 	.word	0xbd6ef16b
 800d040:	3d886b35 	.word	0x3d886b35
 800d044:	3dba2e6e 	.word	0x3dba2e6e
 800d048:	3e124925 	.word	0x3e124925
 800d04c:	3eaaaaab 	.word	0x3eaaaaab
 800d050:	bd15a221 	.word	0xbd15a221
 800d054:	bd9d8795 	.word	0xbd9d8795
 800d058:	bde38e38 	.word	0xbde38e38
 800d05c:	be4ccccd 	.word	0xbe4ccccd
 800d060:	401bffff 	.word	0x401bffff
 800d064:	0800e020 	.word	0x0800e020
 800d068:	0800e010 	.word	0x0800e010

0800d06c <fabsf>:
 800d06c:	ee10 3a10 	vmov	r3, s0
 800d070:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d074:	ee00 3a10 	vmov	s0, r3
 800d078:	4770      	bx	lr
	...

0800d07c <_init>:
 800d07c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d07e:	bf00      	nop
 800d080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d082:	bc08      	pop	{r3}
 800d084:	469e      	mov	lr, r3
 800d086:	4770      	bx	lr

0800d088 <_fini>:
 800d088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d08a:	bf00      	nop
 800d08c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d08e:	bc08      	pop	{r3}
 800d090:	469e      	mov	lr, r3
 800d092:	4770      	bx	lr
