{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571999858715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571999858726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 07:37:38 2019 " "Processing started: Fri Oct 25 07:37:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571999858726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571999858726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Display_7_Segmentos_XYLO -c Display_7_Segmentos_XYLO " "Command: quartus_map --read_settings_files=on --write_settings_files=off Display_7_Segmentos_XYLO -c Display_7_Segmentos_XYLO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571999858727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571999860258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571999860258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_segmentos_xylo.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7_segmentos_xylo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_7_Segmentos_XYLO " "Found entity 1: Display_7_Segmentos_XYLO" {  } { { "Display_7_Segmentos_XYLO.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571999874361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571999874361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_segmentos_xylo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7_segmentos_xylo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_7_Segmentos_XYLO_TB " "Found entity 1: Display_7_Segmentos_XYLO_TB" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571999874361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571999874361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display_7_Segmentos_XYLO_TB " "Elaborating entity \"Display_7_Segmentos_XYLO_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571999874653 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Display_7_Segmentos_XYLO_TB.v(14) " "Output port \"LEDG\" at Display_7_Segmentos_XYLO_TB.v(14) has no driver" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571999874740 "|Display_7_Segmentos_XYLO_TB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Display_7_Segmentos_XYLO_TB.v(15) " "Output port \"LEDR\" at Display_7_Segmentos_XYLO_TB.v(15) has no driver" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571999874740 "|Display_7_Segmentos_XYLO_TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_7_Segmentos_XYLO Display_7_Segmentos_XYLO:Display_7_Segmentos_XYLO_0 " "Elaborating entity \"Display_7_Segmentos_XYLO\" for hierarchy \"Display_7_Segmentos_XYLO:Display_7_Segmentos_XYLO_0\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "Display_7_Segmentos_XYLO_0" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571999874758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571999877175 "|Display_7_Segmentos_XYLO_TB|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571999877175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571999877373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571999880074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571999880074 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Display_7_Segmentos_XYLO_TB.v" "" { Text "C:/Users/guilh/OneDrive/Documentos/GitHub/TP-ISL/tp1/Display_7_Segmentos_XYLO/Display_7_Segmentos_XYLO_TB.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571999881442 "|Display_7_Segmentos_XYLO_TB|SW[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571999881442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571999881453 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571999881453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571999881453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571999881453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571999881526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 07:38:01 2019 " "Processing ended: Fri Oct 25 07:38:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571999881526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571999881526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571999881526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571999881526 ""}
