// Peripheral: RTC_Periph  Real-Time Clock.
// Instances:
//  RTC  mmap.RTC_BASE
// Registers:
//  0x00 32  TR         Time register.
//  0x04 32  DR         Date register.
//  0x08 32  CR         Control register.
//  0x0C 32  ISR        Initialization and status register.
//  0x10 32  PRER       Prescaler register.
//  0x1C 32  ALRMR[2]   Alarm A, B registers.
//  0x24 32  WPR        Write protection register.
//  0x28 32  SSR        Sub second register.
//  0x2C 32  SHIFTR     Shift control register.
//  0x30 32  TSTR       Time stamp time register.
//  0x34 32  TSDR       Time stamp date register.
//  0x38 32  TSSSR      Time-stamp sub second register.
//  0x3C 32  CALR       Calibration register.
//  0x40 32  TAFCR      Tamper and alternate function configuration register.
//  0x44 32  ALRMSSR[2] Alarm A, B subsecond registers.
// Import:
//  stm32/o/f030x6/mmap
package rtc

// DO NOT EDIT THIS FILE. GENERATED BY stm32xgen.

const (
	PM  TR = 0x01 << 22 //+
	HT  TR = 0x03 << 20 //+
	HU  TR = 0x0F << 16 //+
	MNT TR = 0x07 << 12 //+
	MNU TR = 0x0F << 8  //+
	ST  TR = 0x07 << 4  //+
	SU  TR = 0x0F << 0  //+
)

const (
	PMn  = 22
	HTn  = 20
	HUn  = 16
	MNTn = 12
	MNUn = 8
	STn  = 4
	SUn  = 0
)

const (
	YT  DR = 0x0F << 20 //+
	YU  DR = 0x0F << 16 //+
	WDU DR = 0x07 << 13 //+
	MT  DR = 0x01 << 12 //+
	MU  DR = 0x0F << 8  //+
	DT  DR = 0x03 << 4  //+
	DU  DR = 0x0F << 0  //+
)

const (
	YTn  = 20
	YUn  = 16
	WDUn = 13
	MTn  = 12
	MUn  = 8
	DTn  = 4
	DUn  = 0
)

const (
	COE     CR = 0x01 << 23 //+
	OSEL    CR = 0x03 << 21 //+
	POL     CR = 0x01 << 20 //+
	COSEL   CR = 0x01 << 19 //+
	BKP     CR = 0x01 << 18 //+
	SUB1H   CR = 0x01 << 17 //+
	ADD1H   CR = 0x01 << 16 //+
	TSIE    CR = 0x01 << 15 //+
	ALRAIE  CR = 0x01 << 12 //+
	TSE     CR = 0x01 << 11 //+
	ALRAE   CR = 0x01 << 8  //+
	FMT     CR = 0x01 << 6  //+
	BYPSHAD CR = 0x01 << 5  //+
	REFCKON CR = 0x01 << 4  //+
	TSEDGE  CR = 0x01 << 3  //+
)

const (
	COEn     = 23
	OSELn    = 21
	POLn     = 20
	COSELn   = 19
	BKPn     = 18
	SUB1Hn   = 17
	ADD1Hn   = 16
	TSIEn    = 15
	ALRAIEn  = 12
	TSEn     = 11
	ALRAEn   = 8
	FMTn     = 6
	BYPSHADn = 5
	REFCKONn = 4
	TSEDGEn  = 3
)

const (
	RECALPF ISR = 0x01 << 16 //+
	TAMP2F  ISR = 0x01 << 14 //+
	TAMP1F  ISR = 0x01 << 13 //+
	TSOVF   ISR = 0x01 << 12 //+
	TSF     ISR = 0x01 << 11 //+
	ALRAF   ISR = 0x01 << 8  //+
	INIT    ISR = 0x01 << 7  //+
	INITF   ISR = 0x01 << 6  //+
	RSF     ISR = 0x01 << 5  //+
	INITS   ISR = 0x01 << 4  //+
	SHPF    ISR = 0x01 << 3  //+
	ALRAWF  ISR = 0x01 << 0  //+
)

const (
	RECALPFn = 16
	TAMP2Fn  = 14
	TAMP1Fn  = 13
	TSOVFn   = 12
	TSFn     = 11
	ALRAFn   = 8
	INITn    = 7
	INITFn   = 6
	RSFn     = 5
	INITSn   = 4
	SHPFn    = 3
	ALRAWFn  = 0
)

const (
	PREDIV_A PRER = 0x7F << 16  //+
	PREDIV_S PRER = 0x7FFF << 0 //+
)

const (
	PREDIV_An = 16
	PREDIV_Sn = 0
)

const (
	AMSK4  ALRMR = 0x01 << 31 //+
	AWDSEL ALRMR = 0x01 << 30 //+
	ADT    ALRMR = 0x03 << 28 //+
	ADU    ALRMR = 0x0F << 24 //+
	AMSK3  ALRMR = 0x01 << 23 //+
	APM    ALRMR = 0x01 << 22 //+
	AHT    ALRMR = 0x03 << 20 //+
	AHU    ALRMR = 0x0F << 16 //+
	AMSK2  ALRMR = 0x01 << 15 //+
	AMNT   ALRMR = 0x07 << 12 //+
	AMNU   ALRMR = 0x0F << 8  //+
	AMSK1  ALRMR = 0x01 << 7  //+
	AST    ALRMR = 0x07 << 4  //+
	ASU    ALRMR = 0x0F << 0  //+
)

const (
	AMSK4n  = 31
	AWDSELn = 30
	ADTn    = 28
	ADUn    = 24
	AMSK3n  = 23
	APMn    = 22
	AHTn    = 20
	AHUn    = 16
	AMSK2n  = 15
	AMNTn   = 12
	AMNUn   = 8
	AMSK1n  = 7
	ASTn    = 4
	ASUn    = 0
)

const (
	KEY WPR = 0xFF << 0 //+
)

const (
	KEYn = 0
)

const (
	SS SSR = 0xFFFF << 0 //+
)

const (
	SSn = 0
)

const (
	SUBFS SHIFTR = 0x7FFF << 0 //+
	ADD1S SHIFTR = 0x01 << 31  //+
)

const (
	SUBFSn = 0
	ADD1Sn = 31
)

const (
	TPM  TSTR = 0x01 << 22 //+
	THT  TSTR = 0x03 << 20 //+
	THU  TSTR = 0x0F << 16 //+
	TMNT TSTR = 0x07 << 12 //+
	TMNU TSTR = 0x0F << 8  //+
	TST  TSTR = 0x07 << 4  //+
	TSU  TSTR = 0x0F << 0  //+
)

const (
	TPMn  = 22
	THTn  = 20
	THUn  = 16
	TMNTn = 12
	TMNUn = 8
	TSTn  = 4
	TSUn  = 0
)

const (
	TWDU TSDR = 0x07 << 13 //+
	TMT  TSDR = 0x01 << 12 //+
	TMU  TSDR = 0x0F << 8  //+
	TDT  TSDR = 0x03 << 4  //+
	TDU  TSDR = 0x0F << 0  //+
)

const (
	TWDUn = 13
	TMTn  = 12
	TMUn  = 8
	TDTn  = 4
	TDUn  = 0
)

const (
	TSS TSSSR = 0xFFFF << 0 //+
)

const (
	TSSn = 0
)

const (
	CALP   CALR = 0x01 << 15 //+
	CALW8  CALR = 0x01 << 14 //+
	CALW16 CALR = 0x01 << 13 //+
	CALM   CALR = 0x1FF << 0 //+
)

const (
	CALPn   = 15
	CALW8n  = 14
	CALW16n = 13
	CALMn   = 0
)

const (
	PC15MODE  TAFCR = 0x01 << 23 //+
	PC15VALUE TAFCR = 0x01 << 22 //+
	PC14MODE  TAFCR = 0x01 << 21 //+
	PC14VALUE TAFCR = 0x01 << 20 //+
	PC13MODE  TAFCR = 0x01 << 19 //+
	PC13VALUE TAFCR = 0x01 << 18 //+
	TAMPPUDIS TAFCR = 0x01 << 15 //+
	TAMPPRCH  TAFCR = 0x03 << 13 //+
	TAMPFLT   TAFCR = 0x03 << 11 //+
	TAMPFREQ  TAFCR = 0x07 << 8  //+
	TAMPTS    TAFCR = 0x01 << 7  //+
	TAMP2TRG  TAFCR = 0x01 << 4  //+
	TAMP2E    TAFCR = 0x01 << 3  //+
	TAMPIE    TAFCR = 0x01 << 2  //+
	TAMP1TRG  TAFCR = 0x01 << 1  //+
	TAMP1E    TAFCR = 0x01 << 0  //+
)

const (
	PC15MODEn  = 23
	PC15VALUEn = 22
	PC14MODEn  = 21
	PC14VALUEn = 20
	PC13MODEn  = 19
	PC13VALUEn = 18
	TAMPPUDISn = 15
	TAMPPRCHn  = 13
	TAMPFLTn   = 11
	TAMPFREQn  = 8
	TAMPTSn    = 7
	TAMP2TRGn  = 4
	TAMP2En    = 3
	TAMPIEn    = 2
	TAMP1TRGn  = 1
	TAMP1En    = 0
)

const (
	AMASKSS ALRMSSR = 0x0F << 24  //+
	ASS     ALRMSSR = 0x7FFF << 0 //+
)

const (
	AMASKSSn = 24
	ASSn     = 0
)
