# Synchronous_FIFO
The module features clock and reset inputs, write and read enable controls, and 8-bit data input/output. It accurately tracks FIFO full and empty conditions. The design incorporates sequential logic for write and read operations on rising clock edges, ensuring proper data handling.
