
*** Running vivado
    with args -log vga_colorbar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_colorbar.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vga_colorbar.tcl -notrace
Command: synth_design -top vga_colorbar -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 342.508 ; gain = 100.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_colorbar' [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/vga_colorbar.v:23]
INFO: [Synth 8-638] synthesizing module 'dcm_25m' [D:/Digital Logic/WORK/piano/piano.runs/synth_1/.Xil/Vivado-21736-LAPTOP-14CM3F3C/realtime/dcm_25m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'dcm_25m' (1#1) [D:/Digital Logic/WORK/piano/piano.runs/synth_1/.Xil/Vivado-21736-LAPTOP-14CM3F3C/realtime/dcm_25m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'VGAcontroller' [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:23]
	Parameter hsync_end bound to: 10'b0001011111 
	Parameter hdata_begin bound to: 10'b0010001111 
	Parameter hdata_end bound to: 10'b1100001111 
	Parameter hpixel_end bound to: 10'b1100011111 
	Parameter vsync_end bound to: 10'b0000000001 
	Parameter vdata_begin bound to: 10'b0000100010 
	Parameter vdata_end bound to: 10'b1000000010 
	Parameter vline_end bound to: 10'b1000001100 
INFO: [Synth 8-638] synthesizing module 'pic' [D:/Digital Logic/WORK/piano/piano.runs/synth_1/.Xil/Vivado-21736-LAPTOP-14CM3F3C/realtime/pic_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pic' (2#1) [D:/Digital Logic/WORK/piano/piano.runs/synth_1/.Xil/Vivado-21736-LAPTOP-14CM3F3C/realtime/pic_stub.v:6]
WARNING: [Synth 8-3848] Net yidong in module/entity VGAcontroller does not have driver. [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:32]
INFO: [Synth 8-256] done synthesizing module 'VGAcontroller' (3#1) [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:23]
INFO: [Synth 8-256] done synthesizing module 'vga_colorbar' (4#1) [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/vga_colorbar.v:23]
WARNING: [Synth 8-3331] design VGAcontroller has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 394.488 ; gain = 152.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 394.488 ; gain = 152.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital Logic/WORK/piano/piano.runs/synth_1/.Xil/Vivado-21736-LAPTOP-14CM3F3C/dcp2/clk_wiz_0_in_context.xdc] for cell 'clk_25m'
Finished Parsing XDC File [D:/Digital Logic/WORK/piano/piano.runs/synth_1/.Xil/Vivado-21736-LAPTOP-14CM3F3C/dcp2/clk_wiz_0_in_context.xdc] for cell 'clk_25m'
Parsing XDC File [D:/Digital Logic/WORK/piano/piano.runs/synth_1/.Xil/Vivado-21736-LAPTOP-14CM3F3C/dcp3/pic_in_context.xdc] for cell 'vga/start'
Finished Parsing XDC File [D:/Digital Logic/WORK/piano/piano.runs/synth_1/.Xil/Vivado-21736-LAPTOP-14CM3F3C/dcp3/pic_in_context.xdc] for cell 'vga/start'
Parsing XDC File [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'light[6]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'light[5]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'light[4]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'light[3]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'light[2]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'light[1]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'light[0]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'key'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:22]
WARNING: [Vivado 12-584] No ports matched 's'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'speaker'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'key'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:27]
WARNING: [Vivado 12-584] No ports matched 's'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'speaker'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'light[6]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'light[5]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'light[4]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'light[3]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'light[2]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'light[1]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'light[0]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'seg_out[7]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'seg_out[6]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'seg_out[5]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'seg_out[4]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'seg_out[3]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'seg_out[2]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'seg_out[1]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'seg_out[0]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'segs[3]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'segs[2]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'segs[1]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'segs[0]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'seg_out[7]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'seg_out[6]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'seg_out[5]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'seg_out[4]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'seg_out[3]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'seg_out[2]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'seg_out[1]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'seg_out[0]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'segs[3]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'segs[2]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'segs[1]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'segs[0]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'key1'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'key2'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'key1'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'key2'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'sys_rst_n'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'sys_rst_n'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'rgb[15]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'rgb[14]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'rgb[13]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'rgb[12]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'rgb[11]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'rgb[10]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'rgb[9]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'rgb[8]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'rgb[7]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'rgb[6]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'rgb[5]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'rgb[4]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'rgb[3]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'rgb[15]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'rgb[14]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'rgb[13]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'rgb[12]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'rgb[10]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'rgb[9]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'rgb[8]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'rgb[7]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'rgb[6]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'rgb[5]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[11]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[10]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[9]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[8]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[7]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[6]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[5]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[4]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[3]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[2]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[1]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[0]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[11]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[10]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[9]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[8]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[7]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[6]'. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:121]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc:121]
Finished Parsing XDC File [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vga_colorbar_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Digital Logic/WORK/piano/piano.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_colorbar_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_colorbar_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Digital Logic/WORK/piano/piano.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Digital Logic/WORK/piano/piano.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 729.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 729.062 ; gain = 487.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 729.062 ; gain = 487.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock. (constraint file  {D:/Digital Logic/WORK/piano/piano.runs/synth_1/.Xil/Vivado-21736-LAPTOP-14CM3F3C/dcp2/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock. (constraint file  {D:/Digital Logic/WORK/piano/piano.runs/synth_1/.Xil/Vivado-21736-LAPTOP-14CM3F3C/dcp2/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for clk_25m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga/start. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 729.062 ; gain = 487.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:114]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:128]
INFO: [Synth 8-5544] ROM "yidongend_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yidongend_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yidongend_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yidongend_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "datar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "datag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:49]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:60]
WARNING: [Synth 8-6014] Unused sequential element h_reg was removed.  [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:110]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 729.062 ; gain = 487.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGAcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "vga/yidongend_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga/yidongend_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vga/datar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/datag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element vga/hcount_reg was removed.  [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:49]
WARNING: [Synth 8-6014] Unused sequential element vga/vcount_reg was removed.  [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:60]
WARNING: [Synth 8-6014] Unused sequential element vga/h_reg was removed.  [D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/VGAcontroller.v:110]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 729.062 ; gain = 487.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_25m/clk_out1' to pin 'clk_25m/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 729.062 ; gain = 487.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 738.574 ; gain = 496.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[15]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[14]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[13]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[12]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[11]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[10]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[9]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[8]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[7]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[6]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[5]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[4]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[3]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[2]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[1]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/xiaodou_reg[0]) is unused and will be removed from module vga_colorbar.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/v_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/v_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/v_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/v_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/v_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/v_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/v_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/h_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/h_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/h_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/h_reg[5] )
WARNING: [Synth 8-3332] Sequential element (vga/v_reg[8]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/v_reg[7]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/v_reg[6]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/v_reg[4]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/v_reg[3]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/v_reg[2]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/v_reg[0]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/h_reg[8]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/h_reg[6]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/h_reg[5]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/h_reg[4]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/v_reg[5]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/v_reg[1]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/h_reg[7]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/h_reg[3]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/h_reg[2]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/h_reg[1]) is unused and will be removed from module vga_colorbar.
WARNING: [Synth 8-3332] Sequential element (vga/h_reg[0]) is unused and will be removed from module vga_colorbar.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 740.688 ; gain = 498.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 740.688 ; gain = 498.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 740.688 ; gain = 498.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 740.688 ; gain = 498.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 740.688 ; gain = 498.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 740.688 ; gain = 498.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 740.688 ; gain = 498.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dcm_25m       |         1|
|2     |pic           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |dcm_25m |     1|
|2     |pic     |     1|
|3     |CARRY4  |    18|
|4     |LUT1    |    21|
|5     |LUT2    |    28|
|6     |LUT3    |     5|
|7     |LUT4    |    12|
|8     |LUT5    |    12|
|9     |LUT6    |    11|
|10    |FDRE    |    54|
|11    |FDSE    |     8|
|12    |IBUF    |     1|
|13    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   201|
|2     |  vga    |VGAcontroller |   185|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 740.688 ; gain = 498.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 740.688 ; gain = 164.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 740.688 ; gain = 498.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 740.688 ; gain = 510.328
INFO: [Common 17-1381] The checkpoint 'D:/Digital Logic/WORK/piano/piano.runs/synth_1/vga_colorbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_colorbar_utilization_synth.rpt -pb vga_colorbar_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 740.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 31 10:46:41 2023...
