MIG: 19:12:57 : xml_input_file: kc705_system_mig.prj
MIG: 19:12:57 : Absolute path of xml_input_file: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/kc705_system_mig.prj
MIG: 19:12:57 : xml_input_file: kc705_system_mig.prj
MIG: 19:12:57 : Absolute path of xml_input_file: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/kc705_system_mig.prj
MIG: 19:12:57 : In updateAllModelParams
MIG: 19:12:57 : ################# RUNNING MIG BATCH ###################
MIG: 19:12:57 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: /home/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 19:12:57 : synp_flow:  -- synthesis_mode: Other
MIG: 19:12:57 : outputDirectory: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 19:12:57 : vivado_mode: xpg_bd
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 1
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 : isPortInterface: 0
MIG: 19:12:57 :  locked false  
MIG: 19:12:57 : HDL Language: Verilog
MIG: 19:12:57 : compInfo: true
MIG: 19:12:57 : Vivado Options xc7k325t ffg900 -2
MIG: 19:12:57 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:12:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 19:12:57 : xilinx_path: /home/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:12:57 : I am in catch area
MIG: 19:12:57 : Running /home/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 19:13:06 : XML_INPUT_FILE: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/kc705_system_mig.prj
MIG: 19:13:06 : Component_Name: system_axi_ddr_cntrl_0
MIG: 19:13:06 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 19:13:06 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 19:13:06 : Moving system_axi_ddr_cntrl_0 ...
MIG: 19:13:06 : XGUI hdlLanguage: Verilog
MIG: 19:13:06 : xgui vivado_mode: xpg_bd
MIG: 19:13:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:13:06 : Reading /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v ...
MIG: 19:13:07 : 1
MIG: 19:13:07 : Inside fn mem: DDR3
MIG: 19:13:07 : detect_uiclk: 200000000
MIG: 19:13:07 : cntrl:  memtype: DDR3
MIG: 19:13:07 : 800
MIG: 19:13:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:13:07 : 
MIG: 19:13:07 : 1
MIG: 19:13:07 : 200000000
MIG: 19:13:07 : 
MIG: 19:13:07 :  polarity_value: 0
MIG: 19:13:07 : ACTIVE_HIGH
MIG: 19:13:07 : EXTERNAL
MIG: 19:13:07 : cntrl:  memtype: DDR3
MIG: 19:13:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 19:13:07 : TRUE
MIG: 19:13:07 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 19:13:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 19:13:07 : 
MIG: 19:13:07 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 19:13:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 19:13:07 : 
MIG: 19:13:07 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 19:13:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 19:13:07 : 
MIG: 19:13:07 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 19:13:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 19:13:07 : 
MIG: 19:13:07 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 19:13:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 19:13:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 19:13:07 : 100000000
MIG: 19:13:07 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 19:13:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 19:13:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 19:13:07 : 800000000
MIG: 19:13:07 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 19:13:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 19:13:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 19:13:07 : 800000000
MIG: 19:13:07 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 19:13:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 19:13:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 19:13:07 : 800000000
MIG: 19:13:07 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 19:13:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 19:13:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 19:13:07 : 800000000
MIG: 19:13:07 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:13:07 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:13:07 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:13:07 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:13:07 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:13:07 : 8
MIG: 19:13:07 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:13:07 : 64
MIG: 19:13:07 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:13:07 : 8
MIG: 19:13:07 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:13:07 : 3
MIG: 19:13:07 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:13:07 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: ECC ==> OFF
MIG: 19:13:07 : 64
MIG: 19:13:07 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:13:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:13:07 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:13:07 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:13:07 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:13:07 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:13:07 : 28
MIG: 19:13:07 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:13:07 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:13:07 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:13:07 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:13:07 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:13:07 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:13:07 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:13:07 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:13:07 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:13:07 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:13:07 :  Invalid Param: DDR3_CL ==> 11
MIG: 19:13:07 :  Invalid Param: DDR3_CWL ==> 8
MIG: 19:13:07 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 19:13:07 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 19:13:07 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:13:07 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:13:07 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:13:07 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:13:07 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:13:07 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 19:13:07 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:13:07 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:13:07 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:13:07 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:13:07 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:13:07 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 19:13:07 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 19:13:07 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:13:07 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:13:07 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:13:07 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 19:13:07 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:13:07 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:13:07 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 19:13:07 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:13:07 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:13:07 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:13:07 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:13:07 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:13:07 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:13:07 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:13:07 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 19:13:07 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:13:07 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:13:07 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:13:07 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:13:07 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:13:07 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 19:13:07 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 19:13:07 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 19:13:07 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:13:07 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 19:13:07 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 19:13:07 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 19:13:07 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:13:07 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 19:13:07 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 19:13:07 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 19:13:07 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:13:07 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 19:13:07 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 19:13:07 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 19:13:07 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 19:13:07 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 19:13:07 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 19:13:07 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 19:13:07 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 19:13:07 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 19:13:07 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 19:13:07 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 19:13:07 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 19:13:07 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:13:07 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:13:07 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:13:07 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:13:07 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:13:07 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:13:07 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:13:07 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:13:07 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:13:07 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:13:07 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:13:07 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:13:07 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:13:07 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:13:07 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:13:07 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 19:13:07 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 19:13:07 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 19:13:07 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 19:13:07 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG0"
MIG: 19:13:07 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1"
MIG: 19:13:07 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:13:07 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:13:07 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:13:07 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:13:07 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:13:07 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:13:07 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:13:07 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:13:07 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 19:13:07 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:13:07 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:13:07 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 19:13:07 : 4
MIG: 19:13:07 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:13:07 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:13:07 : TRUE
MIG: 19:13:07 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 19:13:07 : 3
MIG: 19:13:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 19:13:07 : 1073741824
MIG: 19:13:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:13:07 : 30
MIG: 19:13:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 19:13:07 : 512
MIG: 19:13:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 19:13:07 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:13:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:13:07 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:13:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:13:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:13:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:13:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:13:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:13:07 : 
MIG: 19:13:07 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:13:07 : 
MIG: 19:13:07 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 19:13:07 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 19:13:07 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:13:07 : 
MIG: 19:13:07 : NONE
MIG: 19:13:07 : 
MIG: 19:13:07 : Same Interface
MIG: 19:13:37 : Running synthesis.xit
MIG: 19:13:37 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 19:13:37 : ERR:     <Version>2.3</Version> <==>     <Version>4.1</Version> 
MIG: 19:13:37 : ################# RUNNING MIG BATCH ###################
MIG: 19:13:37 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: /home/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 19:13:37 : synp_flow:  -- synthesis_mode: Other
MIG: 19:13:37 : outputDirectory: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 19:13:37 : vivado_mode: xpg_bd
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 1
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 : isPortInterface: 0
MIG: 19:13:37 :  locked false  
MIG: 19:13:37 : HDL Language: Verilog
MIG: 19:13:37 : compInfo: false
MIG: 19:13:37 : Vivado Options xc7k325t ffg900 -2
MIG: 19:13:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:13:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 19:13:37 : xilinx_path: /home/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:13:37 : I am in catch area
MIG: 19:13:37 : Running /home/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 19:13:46 : XML_INPUT_FILE: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/kc705_system_mig.prj
MIG: 19:13:46 : Component_Name: system_axi_ddr_cntrl_0
MIG: 19:13:46 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 19:13:46 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 19:13:46 : Moving system_axi_ddr_cntrl_0 ...
MIG: 19:13:46 : Running vlog_synth_rpr.xit
MIG: 19:13:46 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 19:13:46 : ERR:     <Version>2.3</Version> <==>     <Version>4.1</Version> 
MIG: 19:13:46 : ################# RUNNING MIG BATCH ###################
MIG: 19:13:46 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: /home/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 19:13:46 : synp_flow:  -- synthesis_mode: Other
MIG: 19:13:46 : outputDirectory: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 19:13:46 : vivado_mode: xpg_bd
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 1
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 : isPortInterface: 0
MIG: 19:13:46 :  locked false  
MIG: 19:13:46 : HDL Language: Verilog
MIG: 19:13:46 : compInfo: false
MIG: 19:13:46 : Vivado Options xc7k325t ffg900 -2
MIG: 19:13:46 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:13:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 19:13:46 : xilinx_path: /home/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:13:46 : I am in catch area
MIG: 19:13:46 : Running /home/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 19:13:55 : XML_INPUT_FILE: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/kc705_system_mig.prj
MIG: 19:13:55 : Component_Name: system_axi_ddr_cntrl_0
MIG: 19:13:55 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 19:13:55 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 19:13:55 : Moving system_axi_ddr_cntrl_0 ...
MIG: 19:13:56 : Running implementation.xit
MIG: 19:13:56 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 19:13:56 : ERR:     <Version>2.3</Version> <==>     <Version>4.1</Version> 
MIG: 19:13:56 : ################# RUNNING MIG BATCH ###################
MIG: 19:13:56 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: /home/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 19:13:56 : synp_flow:  -- synthesis_mode: Other
MIG: 19:13:56 : outputDirectory: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 19:13:56 : vivado_mode: xpg_bd
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 1
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 : isPortInterface: 0
MIG: 19:13:56 :  locked false  
MIG: 19:13:56 : HDL Language: Verilog
MIG: 19:13:56 : compInfo: false
MIG: 19:13:56 : Vivado Options xc7k325t ffg900 -2
MIG: 19:13:56 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:13:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 19:13:56 : xilinx_path: /home/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:13:56 : I am in catch area
MIG: 19:13:56 : Running /home/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 19:14:05 : XML_INPUT_FILE: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/kc705_system_mig.prj
MIG: 19:14:05 : Component_Name: system_axi_ddr_cntrl_0
MIG: 19:14:05 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 19:14:05 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 19:14:05 : Moving system_axi_ddr_cntrl_0 ...
MIG: 13:21:28 : Running simulation.xit
MIG: 13:21:28 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 13:21:28 : ERR:     <Version>2.3</Version> <==>     <Version>4.1</Version> 
MIG: 13:21:28 : ################# RUNNING MIG BATCH ###################
MIG: 13:21:28 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: /home/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 13:21:28 : synp_flow:  -- synthesis_mode: Other
MIG: 13:21:28 : outputDirectory: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 13:21:28 : vivado_mode: xpg_bd
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 1
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 : isPortInterface: 0
MIG: 13:21:28 :  locked false  
MIG: 13:21:28 : HDL Language: Verilog
MIG: 13:21:28 : compInfo: false
MIG: 13:21:28 : Vivado Options xc7k325t ffg900 -2
MIG: 13:21:28 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:21:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 13:21:28 : xilinx_path: /home/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:21:28 : I am in catch area
MIG: 13:21:28 : Running /home/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 13:21:37 : XML_INPUT_FILE: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/kc705_system_mig.prj
MIG: 13:21:37 : Component_Name: system_axi_ddr_cntrl_0
MIG: 13:21:37 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 13:21:37 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 13:21:37 : Moving system_axi_ddr_cntrl_0 ...
MIG: 13:21:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:21:37 : IGN:     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> <==>     <ModuleName>system_axi_ddr_cntrl_0</ModuleName> 
MIG: 13:21:37 : ERR:     <Version>2.3</Version> <==>     <Version>4.1</Version> 
MIG: 13:21:37 : ################# RUNNING MIG BATCH ###################
MIG: 13:21:37 : Writing IN file for 'system_axi_ddr_cntrl_0'...compDirPath: /home/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
MIG: 13:21:37 : synp_flow:  -- synthesis_mode: Other
MIG: 13:21:37 : outputDirectory: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/_tmp/
MIG: 13:21:37 : vivado_mode: xpg_bd
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 1
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 : isPortInterface: 0
MIG: 13:21:37 :  locked false  
MIG: 13:21:37 : HDL Language: Verilog
MIG: 13:21:37 : compInfo: false
MIG: 13:21:37 : Vivado Options xc7k325t ffg900 -2
MIG: 13:21:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:21:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 13:21:37 : xilinx_path: /home/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:21:37 : I am in catch area
MIG: 13:21:37 : Running /home/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.in -cg_exc_out /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/xil_txt.out ... 
MIG: 13:21:46 : XML_INPUT_FILE: /home/bernardo/FPGA/ESTHER_TRIGGER/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/kc705_system_mig.prj
MIG: 13:21:46 : Component_Name: system_axi_ddr_cntrl_0
MIG: 13:21:46 : Moving system_axi_ddr_cntrl_0_xmdf.tcl ...
MIG: 13:21:46 : Moving system_axi_ddr_cntrl_0.veo ...
MIG: 13:21:46 : Moving system_axi_ddr_cntrl_0 ...
