Item(by='eqvinox', descendants=None, kids=[24906947], score=None, time=1603801282, title=None, item_type='comment', url=None, parent=24906341, text='I&#x27;m hoping&#x2F;expecting a chip that goes into the Epyc&#x2F;SP3 socket and has the memory &amp; PCIe &amp; socket crossconnect as hard IP but the CPU cores replaced with programmable logic.  If you have a use case for FPGAs, it&#x27;s more likely you want it in a concentrated form like this... not on low-end or desktop systems :&#x2F;<p>If I remember correctly, there was something similar back in the early HyperTransport days...')