Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 16:18:38 2024
| Host         : Vista running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopStudent_timing_summary_routed.rpt -pb TopStudent_timing_summary_routed.pb -rpx TopStudent_timing_summary_routed.rpx -warn_on_violation
| Design       : TopStudent
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: clock_25m/s_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clock_6p25m/s_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: engine/clock_1k/slow_clock_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: engine/clock_25m/slow_clock_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: engine/clock_30hz/slow_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: engine/clock_6p25m/slow_clock_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: my_1000hz_clk/s_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 815 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.016        0.000                      0                  903        0.116        0.000                      0                  903        4.500        0.000                       0                   456  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.016        0.000                      0                  903        0.116        0.000                      0                  903        4.500        0.000                       0                   456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 my_1000hz_clk/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_1000hz_clk/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.952ns (21.181%)  route 3.543ns (78.819%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.567     5.088    my_1000hz_clk/CLK
    SLICE_X43Y47         FDRE                                         r  my_1000hz_clk/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  my_1000hz_clk/count_reg[27]/Q
                         net (fo=2, routed)           0.955     6.499    my_1000hz_clk/count_reg[27]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  my_1000hz_clk/count[0]_i_11/O
                         net (fo=1, routed)           0.432     7.055    my_1000hz_clk/count[0]_i_11_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  my_1000hz_clk/count[0]_i_9__5/O
                         net (fo=1, routed)           0.439     7.618    my_1000hz_clk/count[0]_i_9__5_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  my_1000hz_clk/count[0]_i_4__5/O
                         net (fo=2, routed)           0.741     8.483    my_1000hz_clk/count[0]_i_4__5_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.607 r  my_1000hz_clk/count[0]_i_1__7/O
                         net (fo=32, routed)          0.976     9.583    my_1000hz_clk/clear__0
    SLICE_X43Y48         FDRE                                         r  my_1000hz_clk/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.448    14.789    my_1000hz_clk/CLK
    SLICE_X43Y48         FDRE                                         r  my_1000hz_clk/count_reg[28]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_R)       -0.429    14.599    my_1000hz_clk/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 my_1000hz_clk/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_1000hz_clk/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.952ns (21.181%)  route 3.543ns (78.819%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.567     5.088    my_1000hz_clk/CLK
    SLICE_X43Y47         FDRE                                         r  my_1000hz_clk/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  my_1000hz_clk/count_reg[27]/Q
                         net (fo=2, routed)           0.955     6.499    my_1000hz_clk/count_reg[27]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  my_1000hz_clk/count[0]_i_11/O
                         net (fo=1, routed)           0.432     7.055    my_1000hz_clk/count[0]_i_11_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  my_1000hz_clk/count[0]_i_9__5/O
                         net (fo=1, routed)           0.439     7.618    my_1000hz_clk/count[0]_i_9__5_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  my_1000hz_clk/count[0]_i_4__5/O
                         net (fo=2, routed)           0.741     8.483    my_1000hz_clk/count[0]_i_4__5_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.607 r  my_1000hz_clk/count[0]_i_1__7/O
                         net (fo=32, routed)          0.976     9.583    my_1000hz_clk/clear__0
    SLICE_X43Y48         FDRE                                         r  my_1000hz_clk/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.448    14.789    my_1000hz_clk/CLK
    SLICE_X43Y48         FDRE                                         r  my_1000hz_clk/count_reg[29]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_R)       -0.429    14.599    my_1000hz_clk/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 my_1000hz_clk/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_1000hz_clk/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.952ns (21.181%)  route 3.543ns (78.819%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.567     5.088    my_1000hz_clk/CLK
    SLICE_X43Y47         FDRE                                         r  my_1000hz_clk/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  my_1000hz_clk/count_reg[27]/Q
                         net (fo=2, routed)           0.955     6.499    my_1000hz_clk/count_reg[27]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  my_1000hz_clk/count[0]_i_11/O
                         net (fo=1, routed)           0.432     7.055    my_1000hz_clk/count[0]_i_11_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  my_1000hz_clk/count[0]_i_9__5/O
                         net (fo=1, routed)           0.439     7.618    my_1000hz_clk/count[0]_i_9__5_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  my_1000hz_clk/count[0]_i_4__5/O
                         net (fo=2, routed)           0.741     8.483    my_1000hz_clk/count[0]_i_4__5_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.607 r  my_1000hz_clk/count[0]_i_1__7/O
                         net (fo=32, routed)          0.976     9.583    my_1000hz_clk/clear__0
    SLICE_X43Y48         FDRE                                         r  my_1000hz_clk/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.448    14.789    my_1000hz_clk/CLK
    SLICE_X43Y48         FDRE                                         r  my_1000hz_clk/count_reg[30]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_R)       -0.429    14.599    my_1000hz_clk/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 my_1000hz_clk/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_1000hz_clk/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.952ns (21.181%)  route 3.543ns (78.819%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.567     5.088    my_1000hz_clk/CLK
    SLICE_X43Y47         FDRE                                         r  my_1000hz_clk/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  my_1000hz_clk/count_reg[27]/Q
                         net (fo=2, routed)           0.955     6.499    my_1000hz_clk/count_reg[27]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  my_1000hz_clk/count[0]_i_11/O
                         net (fo=1, routed)           0.432     7.055    my_1000hz_clk/count[0]_i_11_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  my_1000hz_clk/count[0]_i_9__5/O
                         net (fo=1, routed)           0.439     7.618    my_1000hz_clk/count[0]_i_9__5_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  my_1000hz_clk/count[0]_i_4__5/O
                         net (fo=2, routed)           0.741     8.483    my_1000hz_clk/count[0]_i_4__5_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.607 r  my_1000hz_clk/count[0]_i_1__7/O
                         net (fo=32, routed)          0.976     9.583    my_1000hz_clk/clear__0
    SLICE_X43Y48         FDRE                                         r  my_1000hz_clk/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.448    14.789    my_1000hz_clk/CLK
    SLICE_X43Y48         FDRE                                         r  my_1000hz_clk/count_reg[31]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_R)       -0.429    14.599    my_1000hz_clk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 engine/clock_6p25m/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/clock_6p25m/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.865%)  route 3.561ns (81.135%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.563     5.084    engine/clock_6p25m/CLK
    SLICE_X39Y40         FDRE                                         r  engine/clock_6p25m/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  engine/clock_6p25m/count_reg[13]/Q
                         net (fo=2, routed)           0.881     6.421    engine/clock_6p25m/count_reg[13]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.545 r  engine/clock_6p25m/count[0]_i_7__3/O
                         net (fo=1, routed)           0.813     7.358    engine/clock_6p25m/count[0]_i_7__3_n_0
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.482 r  engine/clock_6p25m/count[0]_i_4__3/O
                         net (fo=2, routed)           0.758     8.240    engine/clock_6p25m/count[0]_i_4__3_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.124     8.364 r  engine/clock_6p25m/count[0]_i_1__3/O
                         net (fo=32, routed)          1.110     9.473    engine/clock_6p25m/count[0]_i_1__3_n_0
    SLICE_X39Y44         FDRE                                         r  engine/clock_6p25m/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.445    14.786    engine/clock_6p25m/CLK
    SLICE_X39Y44         FDRE                                         r  engine/clock_6p25m/count_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    engine/clock_6p25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 engine/clock_6p25m/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/clock_6p25m/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.865%)  route 3.561ns (81.135%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.563     5.084    engine/clock_6p25m/CLK
    SLICE_X39Y40         FDRE                                         r  engine/clock_6p25m/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  engine/clock_6p25m/count_reg[13]/Q
                         net (fo=2, routed)           0.881     6.421    engine/clock_6p25m/count_reg[13]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.545 r  engine/clock_6p25m/count[0]_i_7__3/O
                         net (fo=1, routed)           0.813     7.358    engine/clock_6p25m/count[0]_i_7__3_n_0
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.482 r  engine/clock_6p25m/count[0]_i_4__3/O
                         net (fo=2, routed)           0.758     8.240    engine/clock_6p25m/count[0]_i_4__3_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.124     8.364 r  engine/clock_6p25m/count[0]_i_1__3/O
                         net (fo=32, routed)          1.110     9.473    engine/clock_6p25m/count[0]_i_1__3_n_0
    SLICE_X39Y44         FDRE                                         r  engine/clock_6p25m/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.445    14.786    engine/clock_6p25m/CLK
    SLICE_X39Y44         FDRE                                         r  engine/clock_6p25m/count_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    engine/clock_6p25m/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 engine/clock_6p25m/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/clock_6p25m/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.865%)  route 3.561ns (81.135%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.563     5.084    engine/clock_6p25m/CLK
    SLICE_X39Y40         FDRE                                         r  engine/clock_6p25m/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  engine/clock_6p25m/count_reg[13]/Q
                         net (fo=2, routed)           0.881     6.421    engine/clock_6p25m/count_reg[13]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.545 r  engine/clock_6p25m/count[0]_i_7__3/O
                         net (fo=1, routed)           0.813     7.358    engine/clock_6p25m/count[0]_i_7__3_n_0
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.482 r  engine/clock_6p25m/count[0]_i_4__3/O
                         net (fo=2, routed)           0.758     8.240    engine/clock_6p25m/count[0]_i_4__3_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.124     8.364 r  engine/clock_6p25m/count[0]_i_1__3/O
                         net (fo=32, routed)          1.110     9.473    engine/clock_6p25m/count[0]_i_1__3_n_0
    SLICE_X39Y44         FDRE                                         r  engine/clock_6p25m/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.445    14.786    engine/clock_6p25m/CLK
    SLICE_X39Y44         FDRE                                         r  engine/clock_6p25m/count_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    engine/clock_6p25m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 engine/clock_6p25m/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/clock_6p25m/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.865%)  route 3.561ns (81.135%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.563     5.084    engine/clock_6p25m/CLK
    SLICE_X39Y40         FDRE                                         r  engine/clock_6p25m/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  engine/clock_6p25m/count_reg[13]/Q
                         net (fo=2, routed)           0.881     6.421    engine/clock_6p25m/count_reg[13]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.545 r  engine/clock_6p25m/count[0]_i_7__3/O
                         net (fo=1, routed)           0.813     7.358    engine/clock_6p25m/count[0]_i_7__3_n_0
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.482 r  engine/clock_6p25m/count[0]_i_4__3/O
                         net (fo=2, routed)           0.758     8.240    engine/clock_6p25m/count[0]_i_4__3_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.124     8.364 r  engine/clock_6p25m/count[0]_i_1__3/O
                         net (fo=32, routed)          1.110     9.473    engine/clock_6p25m/count[0]_i_1__3_n_0
    SLICE_X39Y44         FDRE                                         r  engine/clock_6p25m/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.445    14.786    engine/clock_6p25m/CLK
    SLICE_X39Y44         FDRE                                         r  engine/clock_6p25m/count_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    engine/clock_6p25m/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 my_1000hz_clk/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_1000hz_clk/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.952ns (21.858%)  route 3.403ns (78.142%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.567     5.088    my_1000hz_clk/CLK
    SLICE_X43Y47         FDRE                                         r  my_1000hz_clk/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  my_1000hz_clk/count_reg[27]/Q
                         net (fo=2, routed)           0.955     6.499    my_1000hz_clk/count_reg[27]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  my_1000hz_clk/count[0]_i_11/O
                         net (fo=1, routed)           0.432     7.055    my_1000hz_clk/count[0]_i_11_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  my_1000hz_clk/count[0]_i_9__5/O
                         net (fo=1, routed)           0.439     7.618    my_1000hz_clk/count[0]_i_9__5_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  my_1000hz_clk/count[0]_i_4__5/O
                         net (fo=2, routed)           0.741     8.483    my_1000hz_clk/count[0]_i_4__5_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.607 r  my_1000hz_clk/count[0]_i_1__7/O
                         net (fo=32, routed)          0.837     9.444    my_1000hz_clk/clear__0
    SLICE_X43Y45         FDRE                                         r  my_1000hz_clk/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.447    14.788    my_1000hz_clk/CLK
    SLICE_X43Y45         FDRE                                         r  my_1000hz_clk/count_reg[16]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X43Y45         FDRE (Setup_fdre_C_R)       -0.429    14.598    my_1000hz_clk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 my_1000hz_clk/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_1000hz_clk/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.952ns (21.858%)  route 3.403ns (78.142%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.567     5.088    my_1000hz_clk/CLK
    SLICE_X43Y47         FDRE                                         r  my_1000hz_clk/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  my_1000hz_clk/count_reg[27]/Q
                         net (fo=2, routed)           0.955     6.499    my_1000hz_clk/count_reg[27]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  my_1000hz_clk/count[0]_i_11/O
                         net (fo=1, routed)           0.432     7.055    my_1000hz_clk/count[0]_i_11_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  my_1000hz_clk/count[0]_i_9__5/O
                         net (fo=1, routed)           0.439     7.618    my_1000hz_clk/count[0]_i_9__5_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  my_1000hz_clk/count[0]_i_4__5/O
                         net (fo=2, routed)           0.741     8.483    my_1000hz_clk/count[0]_i_4__5_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.607 r  my_1000hz_clk/count[0]_i_1__7/O
                         net (fo=32, routed)          0.837     9.444    my_1000hz_clk/clear__0
    SLICE_X43Y45         FDRE                                         r  my_1000hz_clk/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.447    14.788    my_1000hz_clk/CLK
    SLICE_X43Y45         FDRE                                         r  my_1000hz_clk/count_reg[17]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X43Y45         FDRE (Setup_fdre_C_R)       -0.429    14.598    my_1000hz_clk/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 engine/clock_1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/clock_1k/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.564     1.447    engine/clock_1k/CLK
    SLICE_X40Y49         FDRE                                         r  engine/clock_1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  engine/clock_1k/count_reg[14]/Q
                         net (fo=3, routed)           0.134     1.722    engine/clock_1k/count_reg[14]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  engine/clock_1k/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    engine/clock_1k/count_reg[12]_i_1__2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  engine/clock_1k/count_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.936    engine/clock_1k/count_reg[16]_i_1__2_n_7
    SLICE_X40Y50         FDRE                                         r  engine/clock_1k/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.832     1.959    engine/clock_1k/CLK
    SLICE_X40Y50         FDRE                                         r  engine/clock_1k/count_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    engine/clock_1k/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 engine/clock_1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/clock_1k/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.564     1.447    engine/clock_1k/CLK
    SLICE_X40Y49         FDRE                                         r  engine/clock_1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  engine/clock_1k/count_reg[14]/Q
                         net (fo=3, routed)           0.134     1.722    engine/clock_1k/count_reg[14]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  engine/clock_1k/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    engine/clock_1k/count_reg[12]_i_1__2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  engine/clock_1k/count_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.947    engine/clock_1k/count_reg[16]_i_1__2_n_5
    SLICE_X40Y50         FDRE                                         r  engine/clock_1k/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.832     1.959    engine/clock_1k/CLK
    SLICE_X40Y50         FDRE                                         r  engine/clock_1k/count_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    engine/clock_1k/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 engine/clock_1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/clock_1k/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.564     1.447    engine/clock_1k/CLK
    SLICE_X40Y49         FDRE                                         r  engine/clock_1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  engine/clock_1k/count_reg[14]/Q
                         net (fo=3, routed)           0.134     1.722    engine/clock_1k/count_reg[14]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  engine/clock_1k/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    engine/clock_1k/count_reg[12]_i_1__2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  engine/clock_1k/count_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.972    engine/clock_1k/count_reg[16]_i_1__2_n_6
    SLICE_X40Y50         FDRE                                         r  engine/clock_1k/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.832     1.959    engine/clock_1k/CLK
    SLICE_X40Y50         FDRE                                         r  engine/clock_1k/count_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    engine/clock_1k/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 engine/clock_1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/clock_1k/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.564     1.447    engine/clock_1k/CLK
    SLICE_X40Y49         FDRE                                         r  engine/clock_1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  engine/clock_1k/count_reg[14]/Q
                         net (fo=3, routed)           0.134     1.722    engine/clock_1k/count_reg[14]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  engine/clock_1k/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    engine/clock_1k/count_reg[12]_i_1__2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  engine/clock_1k/count_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.972    engine/clock_1k/count_reg[16]_i_1__2_n_4
    SLICE_X40Y50         FDRE                                         r  engine/clock_1k/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.832     1.959    engine/clock_1k/CLK
    SLICE_X40Y50         FDRE                                         r  engine/clock_1k/count_reg[19]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    engine/clock_1k/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 engine/clock_1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/clock_1k/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.564     1.447    engine/clock_1k/CLK
    SLICE_X40Y49         FDRE                                         r  engine/clock_1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  engine/clock_1k/count_reg[14]/Q
                         net (fo=3, routed)           0.134     1.722    engine/clock_1k/count_reg[14]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  engine/clock_1k/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    engine/clock_1k/count_reg[12]_i_1__2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  engine/clock_1k/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    engine/clock_1k/count_reg[16]_i_1__2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  engine/clock_1k/count_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.975    engine/clock_1k/count_reg[20]_i_1__2_n_7
    SLICE_X40Y51         FDRE                                         r  engine/clock_1k/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.832     1.959    engine/clock_1k/CLK
    SLICE_X40Y51         FDRE                                         r  engine/clock_1k/count_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    engine/clock_1k/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 engine/clock_1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/clock_1k/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.564     1.447    engine/clock_1k/CLK
    SLICE_X40Y49         FDRE                                         r  engine/clock_1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  engine/clock_1k/count_reg[14]/Q
                         net (fo=3, routed)           0.134     1.722    engine/clock_1k/count_reg[14]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  engine/clock_1k/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    engine/clock_1k/count_reg[12]_i_1__2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  engine/clock_1k/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    engine/clock_1k/count_reg[16]_i_1__2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  engine/clock_1k/count_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.986    engine/clock_1k/count_reg[20]_i_1__2_n_5
    SLICE_X40Y51         FDRE                                         r  engine/clock_1k/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.832     1.959    engine/clock_1k/CLK
    SLICE_X40Y51         FDRE                                         r  engine/clock_1k/count_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    engine/clock_1k/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 debouncer_btnL/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnL/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.074%)  route 0.129ns (40.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.562     1.445    debouncer_btnL/CLK
    SLICE_X36Y40         FDRE                                         r  debouncer_btnL/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debouncer_btnL/timer_tick_reg/Q
                         net (fo=4, routed)           0.129     1.715    debouncer_btnL/timer_tick_reg_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  debouncer_btnL/timer_en_i_1__0/O
                         net (fo=1, routed)           0.000     1.760    debouncer_btnL/timer_en_i_1__0_n_0
    SLICE_X38Y40         FDRE                                         r  debouncer_btnL/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.831     1.958    debouncer_btnL/CLK
    SLICE_X38Y40         FDRE                                         r  debouncer_btnL/timer_en_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.121     1.582    debouncer_btnL/timer_en_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debouncer_btnR/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.563     1.446    debouncer_btnR/CLK
    SLICE_X32Y44         FDRE                                         r  debouncer_btnR/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  debouncer_btnR/timer_tick_reg/Q
                         net (fo=4, routed)           0.098     1.685    debouncer_btnR/timer_tick_reg_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.730 r  debouncer_btnR/timer_en_i_1__1/O
                         net (fo=1, routed)           0.000     1.730    debouncer_btnR/timer_en_i_1__1_n_0
    SLICE_X33Y44         FDRE                                         r  debouncer_btnR/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.832     1.959    debouncer_btnR/CLK
    SLICE_X33Y44         FDRE                                         r  debouncer_btnR/timer_en_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.091     1.550    debouncer_btnR/timer_en_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debouncer_btnL/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnL/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.701%)  route 0.131ns (41.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.562     1.445    debouncer_btnL/CLK
    SLICE_X36Y40         FDRE                                         r  debouncer_btnL/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debouncer_btnL/timer_tick_reg/Q
                         net (fo=4, routed)           0.131     1.717    debouncer_btnL/timer_tick_reg_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I1_O)        0.045     1.762 r  debouncer_btnL/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    debouncer_btnL/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X38Y40         FDRE                                         r  debouncer_btnL/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.831     1.958    debouncer_btnL/CLK
    SLICE_X38Y40         FDRE                                         r  debouncer_btnL/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.121     1.582    debouncer_btnL/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debouncer_btnL/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnL/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.701%)  route 0.131ns (41.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.562     1.445    debouncer_btnL/CLK
    SLICE_X36Y40         FDRE                                         r  debouncer_btnL/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debouncer_btnL/timer_tick_reg/Q
                         net (fo=4, routed)           0.131     1.717    debouncer_btnL/timer_tick_reg_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I1_O)        0.045     1.762 r  debouncer_btnL/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    debouncer_btnL/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X38Y40         FDRE                                         r  debouncer_btnL/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.831     1.958    debouncer_btnL/CLK
    SLICE_X38Y40         FDRE                                         r  debouncer_btnL/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.121     1.582    debouncer_btnL/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   JC_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   JC_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   JC_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   JC_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   JC_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y74   JC_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    JC_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y45   TX_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y45   TX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   JC_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   JC_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   JC_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   clock_25m/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   clock_25m/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   clock_25m/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   clock_25m/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   clock_25m/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   clock_25m/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   clock_25m/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   JC_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   JC_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y74   JC_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   clock_25m/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   clock_25m/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   clock_25m/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   clock_25m/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   clock_25m/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   clock_25m/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   clock_25m/count_reg[30]/C



