#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Mar 26 2013 11:48:29

#File Generated:     Nov 27 2014 15:24:27

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\bin/sjplacer.exe --proj-name invert --netlist-vh2 invert_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5_irqconn.cydata --drq-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5_dmaconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5_dsiconn.cydata --pins-file PSoC5_Panther_100-TQFP.xml --lib-file invert_p.lib --sdc-file invert.sdc --io-pcf invert.pci --outdir . --legacy-udb-reset

		Softjin Techologies Placer, Version 1.1

Build Date : Mar 26 2013	11:50:26

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - invert_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark
Package                   - 
Defparam file             - 
SDC file                  - invert.sdc
Output directory          - .
Timing library            - invert_p.lib
IO Placement file         - invert.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "invert_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	15
    Number of Sequential MCs    	:	28
    Number of DPs               	:	5
    Number of Controls          	:	4
    Number of Status            	:	3
    Number of SyncCells         	:	0
    Number of count7cells       	:	1

Device Utilization Summary after Packing
    Macrocells                  :	43/192
    UDBS                        :	7/24
    IOs                         :	16/72


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
D2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 12
Clock: ADC_DelSig_V_Ext_CP_Clk | Frequency: N/A       | Target:   8.0 MHz
Clock: ADC_DelSig_V_Ext_CP_Clk(routed) | Frequency: N/A       | Target:   8.0 MHz
Clock: ADC_DelSig_V_theACLK | Frequency: N/A       | Target:   2.2 MHz
Clock: ADC_DelSig_V_theACLK(fixed-function) | Frequency: N/A       | Target:   2.2 MHz
Clock: Clock_UNFOLDER       | Frequency: 120.0 MHz | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:  27.7 MHz | Target:  24.0 MHz
Clock: CyBUS_CLK(fixed-function) | Frequency: N/A       | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_1_IntClock      | Frequency:  27.7 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 12
Clock: ADC_DelSig_V_Ext_CP_Clk | Frequency: N/A       | Target:   8.0 MHz
Clock: ADC_DelSig_V_Ext_CP_Clk(routed) | Frequency: N/A       | Target:   8.0 MHz
Clock: ADC_DelSig_V_theACLK | Frequency: N/A       | Target:   2.2 MHz
Clock: ADC_DelSig_V_theACLK(fixed-function) | Frequency: N/A       | Target:   2.2 MHz
Clock: Clock_UNFOLDER       | Frequency: 109.4 MHz | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:   0.7 MHz | Target:  24.0 MHz
Clock: CyBUS_CLK(fixed-function) | Frequency: N/A       | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_1_IntClock      | Frequency:   0.7 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	15
    Number of Sequential MCs    	:	28
    Number of DPs               	:	5
    Number of Controls          	:	4
    Number of Status            	:	3
    Number of SyncCells         	:	0
    Number of count7cells       	:	1
    Number of IOs       	:	16

Device Utilization Summary
    Macrocells                  :	43/192
    IOs                         :	16/72



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 12
Clock: ADC_DelSig_V_Ext_CP_Clk | Frequency: N/A       | Target:   8.0 MHz
Clock: ADC_DelSig_V_Ext_CP_Clk(routed) | Frequency: N/A       | Target:   8.0 MHz
Clock: ADC_DelSig_V_theACLK | Frequency: N/A       | Target:   2.2 MHz
Clock: ADC_DelSig_V_theACLK(fixed-function) | Frequency: N/A       | Target:   2.2 MHz
Clock: Clock_UNFOLDER       | Frequency: 109.4 MHz | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:   0.7 MHz | Target:  24.0 MHz
Clock: CyBUS_CLK(fixed-function) | Frequency: N/A       | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_1_IntClock      | Frequency:   0.7 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 1.1 sec.

