/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  reg [4:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  reg [8:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  reg [6:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_72z = ~(celloutsig_0_12z & in_data[74]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z | celloutsig_1_6z[9]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_0z[9]) & celloutsig_1_1z);
  assign celloutsig_0_18z = celloutsig_0_1z | ~(celloutsig_0_0z[1]);
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_7z } / { 1'h1, celloutsig_0_5z[2:0], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[12:11], celloutsig_0_2z, celloutsig_0_3z } || { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_1z & ~(celloutsig_0_3z[2]);
  assign celloutsig_0_2z = in_data[83] & ~(in_data[92]);
  assign celloutsig_0_0z = in_data[81:69] % { 1'h1, in_data[38:27] };
  assign celloutsig_1_0z = in_data[147:134] % { 1'h1, in_data[139:127] };
  assign celloutsig_1_6z = celloutsig_1_5z ? { in_data[102:96], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } : { celloutsig_1_2z[9:0], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_3z = { celloutsig_1_2z[9:0], celloutsig_1_1z } != celloutsig_1_2z[10:0];
  assign celloutsig_1_5z = { celloutsig_1_2z[0], celloutsig_1_4z, celloutsig_1_3z } != { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_14z = - { in_data[155:154], celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[35:33] | celloutsig_0_0z[2:0];
  assign celloutsig_1_1z = celloutsig_1_0z[5] & in_data[147];
  assign celloutsig_0_17z = celloutsig_0_2z & celloutsig_0_1z;
  assign celloutsig_1_18z = ~^ { celloutsig_1_14z[2:1], celloutsig_1_7z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_9z[1], celloutsig_0_11z };
  assign celloutsig_0_1z = ~^ in_data[90:77];
  assign celloutsig_1_2z = celloutsig_1_0z[12:1] >> celloutsig_1_0z[13:2];
  assign celloutsig_1_8z = celloutsig_1_6z[18:8] >> celloutsig_1_0z[13:3];
  assign celloutsig_1_19z = { in_data[191:182], celloutsig_1_3z } >> { celloutsig_1_0z[6:3], celloutsig_1_13z };
  assign celloutsig_0_11z = { celloutsig_0_8z[4:2], celloutsig_0_7z, celloutsig_0_7z } >> { celloutsig_0_5z[6:4], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_0z[7:3], celloutsig_0_3z } - { in_data[73:69], celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[16:15], celloutsig_0_6z } ~^ { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_73z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_73z = celloutsig_0_19z[12:8];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_8z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_13z = 7'h00;
    else if (!clkin_data[64]) celloutsig_1_13z = { celloutsig_1_8z[3:0], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
