**************************************************
Report         : passing_points

Reference      : Ref:/WORK/SYS_TOP
Implementation : Imp:/WORK/SYS_TOP
Version        : L-2016.03-SP1
Date           : Wed Oct 23 21:49:13 2024
**************************************************

278 Passing compare points:

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[10]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[10]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[11]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[11]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[12]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[12]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[13]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[13]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[14]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[14]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[15]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[15]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[8]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[8]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[9]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[9]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/OUT_VALID_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/OUT_VALID_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_R2W/meta_ff_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_R2W/meta_ff_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_R2W/meta_ff_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_R2W/meta_ff_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_R2W/sync_ff_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_R2W/sync_ff_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_R2W/sync_ff_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_R2W/sync_ff_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[3]

  Ref  LAT        Ref:/WORK/SYS_TOP/U0_CLK_GATE/Latch_Out_reg
  Impl LAT        Imp:/WORK/SYS_TOP/U0_CLK_GATE/Latch_Out_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_PULSE_GEN/pls_flop_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_PULSE_GEN/pls_flop_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_PULSE_GEN/rcv_flop_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_PULSE_GEN/rcv_flop_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REF_RST_SYNC/SYNC_FF1_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REF_RST_SYNC/SYNC_FF1_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REF_RST_SYNC/SYNC_FF2_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REF_RST_SYNC/SYNC_FF2_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Enable_FF_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Enable_FF_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Enable_Pulse_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Enable_Pulse_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/SYNC_FE1_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/SYNC_FE1_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/SYNC_FE2_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/SYNC_FE2_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RX_DATA_SYNC/Sync_Bus_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RdData_Valid_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RdData_Valid_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RdData_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RdData_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RdData_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RdData_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RdData_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RdData_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RdData_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RdData_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RdData_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RdData_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RdData_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RdData_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RdData_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RdData_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RdData_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RdData_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[0][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[1][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[2][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[3][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[4][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[5][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[6][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_RegFile/RegMem_reg[7][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Addr_Reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Addr_Reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Addr_Reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Addr_Reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Addr_Reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Addr_Reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Current_State_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Current_State_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Current_State_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Current_State_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Current_State_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Current_State_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Current_State_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Current_State_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Func_Reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Func_Reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Func_Reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Func_Reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Func_Reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Func_Reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/Func_Reg_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/Func_Reg_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_TX_ClkDiv/count_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_TX_ClkDiv/div_clk_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_TX_ClkDiv/div_clk_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_TX_ClkDiv/odd_edge_tog_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_TX_ClkDiv/odd_edge_tog_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Parity_Check/Par_Err_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Parity_Check/Par_Err_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Sampler/Sample1_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Sampler/Sample1_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Sampler/Sample2_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Sampler/Sample2_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Sampler/Sample3_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Sampler/Sample3_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Sampler/Sampled_Bit_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Sampler/Sampled_Bit_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Start/strt_glitch_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Start/strt_glitch_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Stop/stp_err_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/U_Stop/stp_err_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_MUX/TX_Out_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_MUX/TX_Out_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Par_bit_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Par_bit_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_TX_FSM/Busy_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_TX_FSM/Busy_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U1_RX_ClkDiv/count_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_RX_ClkDiv/div_clk_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1_RX_ClkDiv/div_clk_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_RX_ClkDiv/odd_edge_tog_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1_RX_ClkDiv/odd_edge_tog_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_UART_RST_SYNC/SYNC_FF1_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1_UART_RST_SYNC/SYNC_FF1_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U1_UART_RST_SYNC/SYNC_FF2_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1_UART_RST_SYNC/SYNC_FF2_reg

  Ref  Port       Ref:/WORK/SYS_TOP/UART_TX_O
  Impl Port       Imp:/WORK/SYS_TOP/UART_TX_O

  Ref  Port       Ref:/WORK/SYS_TOP/framing_error
  Impl Port       Imp:/WORK/SYS_TOP/framing_error

  Ref  Port       Ref:/WORK/SYS_TOP/parity_error
  Impl Port       Imp:/WORK/SYS_TOP/parity_error

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
