#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov  9 14:51:50 2020
# Process ID: 8241
# Current directory: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.runs/leaky_accelerator_leaky_accelerator_0_0_synth_1
# Command line: vivado -log leaky_accelerator_leaky_accelerator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source leaky_accelerator_leaky_accelerator_0_0.tcl
# Log file: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.runs/leaky_accelerator_leaky_accelerator_0_0_synth_1/leaky_accelerator_leaky_accelerator_0_0.vds
# Journal file: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.runs/leaky_accelerator_leaky_accelerator_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source leaky_accelerator_leaky_accelerator_0_0.tcl -notrace
Command: synth_design -top leaky_accelerator_leaky_accelerator_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8272 
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/src/uart_tx.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/src/uart_tx.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/src/uart_tx.v:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/src/uart_tx.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/src/uart_tx.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.465 ; gain = 92.203 ; free physical = 10660 ; free virtual = 49125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'leaky_accelerator_leaky_accelerator_0_0' [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ip/leaky_accelerator_leaky_accelerator_0_0/synth/leaky_accelerator_leaky_accelerator_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'leaky_accelerator_v1_0' [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/hdl/leaky_accelerator_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'leaky_accelerator_v1_0_S00_AXI' [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/hdl/leaky_accelerator_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/hdl/leaky_accelerator_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/hdl/leaky_accelerator_v1_0_S00_AXI.v:395]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/src/uart_tx.v:17]
	Parameter CLKS_PER_BIT bound to: 870 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
WARNING: [Synth 8-6014] Unused sequential element r_Clock_Count_reg was removed.  [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/src/uart_tx.v:49]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/src/uart_tx.v:17]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/hdl/leaky_accelerator_v1_0_S00_AXI.v:225]
INFO: [Synth 8-6155] done synthesizing module 'leaky_accelerator_v1_0_S00_AXI' (2#1) [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/hdl/leaky_accelerator_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'leaky_accelerator_v1_0' (3#1) [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/hdl/leaky_accelerator_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'leaky_accelerator_leaky_accelerator_0_0' (4#1) [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ip/leaky_accelerator_leaky_accelerator_0_0/synth/leaky_accelerator_leaky_accelerator_0_0.v:56]
WARNING: [Synth 8-3331] design leaky_accelerator_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design leaky_accelerator_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design leaky_accelerator_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design leaky_accelerator_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design leaky_accelerator_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design leaky_accelerator_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.715 ; gain = 120.453 ; free physical = 10817 ; free virtual = 49223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.715 ; gain = 120.453 ; free physical = 11094 ; free virtual = 49500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.715 ; gain = 120.453 ; free physical = 11094 ; free virtual = 49500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1653.746 ; gain = 1.000 ; free physical = 10504 ; free virtual = 48928
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10607 ; free virtual = 49020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10607 ; free virtual = 49020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10609 ; free virtual = 49022
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "r_Bit_Index" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_Tx_Done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_Tx_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                                0 |                              000
          s_TX_START_BIT |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10601 ; free virtual = 49014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_tx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module leaky_accelerator_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Tx_Done_reg was removed.  [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ipshared/d72b/src/uart_tx.v:48]
WARNING: [Synth 8-3331] design leaky_accelerator_leaky_accelerator_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design leaky_accelerator_leaky_accelerator_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design leaky_accelerator_leaky_accelerator_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design leaky_accelerator_leaky_accelerator_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design leaky_accelerator_leaky_accelerator_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design leaky_accelerator_leaky_accelerator_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Bit_Index_reg[2]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Bit_Index_reg[1]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Bit_Index_reg[0]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Tx_Data_reg[7]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Tx_Data_reg[6]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Tx_Data_reg[5]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Tx_Data_reg[4]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Tx_Data_reg[3]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Tx_Data_reg[2]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Tx_Data_reg[1]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/uart_tx_inst/r_Tx_Data_reg[0]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module leaky_accelerator_leaky_accelerator_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10588 ; free virtual = 49003
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10475 ; free virtual = 48890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10474 ; free virtual = 48889
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10473 ; free virtual = 48888
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10474 ; free virtual = 48889
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10474 ; free virtual = 48889
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10474 ; free virtual = 48889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10474 ; free virtual = 48889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10474 ; free virtual = 48889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10474 ; free virtual = 48889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    34|
|3     |LUT3 |     3|
|4     |LUT4 |    18|
|5     |LUT6 |    36|
|6     |FDRE |   173|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |   267|
|2     |  inst                                  |leaky_accelerator_v1_0         |   267|
|3     |    leaky_accelerator_v1_0_S00_AXI_inst |leaky_accelerator_v1_0_S00_AXI |   267|
|4     |      uart_tx_inst                      |uart_tx                        |     7|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.746 ; gain = 462.484 ; free physical = 10474 ; free virtual = 48889
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1653.746 ; gain = 120.453 ; free physical = 10532 ; free virtual = 48947
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.754 ; gain = 462.484 ; free physical = 10532 ; free virtual = 48947
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:14 . Memory (MB): peak = 1653.754 ; gain = 474.117 ; free physical = 10519 ; free virtual = 48934
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.runs/leaky_accelerator_leaky_accelerator_0_0_synth_1/leaky_accelerator_leaky_accelerator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.srcs/sources_1/bd/leaky_accelerator/ip/leaky_accelerator_leaky_accelerator_0_0/leaky_accelerator_leaky_accelerator_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/leaky_accelerator/leaky_accelerator.runs/leaky_accelerator_leaky_accelerator_0_0_synth_1/leaky_accelerator_leaky_accelerator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file leaky_accelerator_leaky_accelerator_0_0_utilization_synth.rpt -pb leaky_accelerator_leaky_accelerator_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1677.758 ; gain = 0.000 ; free physical = 10522 ; free virtual = 48937
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 14:53:19 2020...
