
*** Running vivado
    with args -log top_level_entity.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_level_entity.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level_entity.tcl -notrace
Command: synth_design -top top_level_entity -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8645 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.379 ; gain = 123.078 ; free physical = 2209 ; free virtual = 6434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_entity' [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/top_level_architecture.vhd:12]
INFO: [Synth 8-3491] module 'io_entity_ctrl' declared at '/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/io_entity_ctrl.vhd:12' bound to instance 'i_io_entity_ctrl' of component 'io_entity_ctrl' [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/top_level_architecture.vhd:91]
INFO: [Synth 8-638] synthesizing module 'io_entity_ctrl' [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/io_architecture_ctrl.vhd:13]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/io_architecture_ctrl.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'io_entity_ctrl' (1#1) [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/io_architecture_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'calc_entity_ctrl' declared at '/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_entity_ctrl.vhd:12' bound to instance 'i_calc_entity_ctrl' of component 'calc_entity_ctrl' [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/top_level_architecture.vhd:108]
INFO: [Synth 8-638] synthesizing module 'calc_entity_ctrl' [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:13]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'calc_entity_ctrl' (2#1) [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/calc_architecture_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'alu_entity' declared at '/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/alu_entity.vhd:12' bound to instance 'i_alu_entity' of component 'alu_entity' [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/top_level_architecture.vhd:129]
INFO: [Synth 8-638] synthesizing module 'alu_entity' [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/alu_architecture.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'alu_entity' (3#1) [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/alu_architecture.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'top_level_entity' (4#1) [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/vhdl/top_level_architecture.vhd:12]
WARNING: [Synth 8-3331] design calc_entity_ctrl has unconnected port result_i[15]
WARNING: [Synth 8-3331] design calc_entity_ctrl has unconnected port result_i[14]
WARNING: [Synth 8-3331] design calc_entity_ctrl has unconnected port result_i[13]
WARNING: [Synth 8-3331] design calc_entity_ctrl has unconnected port result_i[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.816 ; gain = 163.516 ; free physical = 2166 ; free virtual = 6393
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.816 ; gain = 163.516 ; free physical = 2166 ; free virtual = 6392
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.srcs/constrs_1/new/calculator_constrs.xdc]
Finished Parsing XDC File [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.srcs/constrs_1/new/calculator_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.srcs/constrs_1/new/calculator_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_entity_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_entity_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1355.309 ; gain = 0.000 ; free physical = 1961 ; free virtual = 6226
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1959 ; free virtual = 6225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1959 ; free virtual = 6225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1959 ; free virtual = 6225
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_1khzen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'calc_entity_ctrl'
INFO: [Synth 8-5544] ROM "s_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_dig1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_dig2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_dig3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     op1 |                              000 |                              000
                     op2 |                              001 |                              001
                  optype |                              010 |                              010
                  result |                              011 |                              011
                 restart |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'calc_entity_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1944 ; free virtual = 6210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 8     
	  16 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  19 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module io_entity_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module calc_entity_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 8     
	  16 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  19 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 9     
Module alu_entity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   5 Input     16 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1944 ; free virtual = 6210
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "i_calc_entity_ctrl/s_dig1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_calc_entity_ctrl/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_calc_entity_ctrl/s_dig2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_calc_entity_ctrl/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_calc_entity_ctrl/s_dig3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_io_entity_ctrl/s_1khzen" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1944 ; free virtual = 6210
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1944 ; free virtual = 6210

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_dig3_reg[0]' (FDPE) to 'i_calc_entity_ctrl/s_dig1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_dig1_reg[0]' (FDPE) to 'i_calc_entity_ctrl/s_dig2_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_calc_entity_ctrl/s_dig2_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_dig0_reg[3]' (FDPE) to 'i_calc_entity_ctrl/s_dig0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[0]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[1]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[2]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[3]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[4]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[5]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[6]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[7]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[8]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[9]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[10]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[11]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[12]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_entity_ctrl/s_led_reg[13]' (FDCE) to 'i_calc_entity_ctrl/s_led_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_calc_entity_ctrl/s_led_reg[14] )
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_dig0_reg[3]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_alu_entity/s_cntval_reg[15]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_alu_entity/s_cntval_reg[14]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_alu_entity/s_cntval_reg[13]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_alu_entity/s_cntval_reg[12]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_alu_entity/s_result_reg[15]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_alu_entity/s_result_reg[14]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_alu_entity/s_result_reg[13]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_alu_entity/s_result_reg[12]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[14]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[13]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[12]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[11]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[10]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[9]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[8]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[7]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[6]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[5]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[4]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[3]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[2]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[1]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_led_reg[0]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_dig1_reg[0]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_dig3_reg[0]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_calc_entity_ctrl/s_dig2_reg[0]) is unused and will be removed from module top_level_entity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1926 ; free virtual = 6194
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1926 ; free virtual = 6194

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1885 ; free virtual = 6159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1871 ; free virtual = 6146
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1863 ; free virtual = 6138
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1863 ; free virtual = 6138

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1863 ; free virtual = 6138
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1863 ; free virtual = 6137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1863 ; free virtual = 6137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1863 ; free virtual = 6137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1863 ; free virtual = 6137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1863 ; free virtual = 6137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1863 ; free virtual = 6137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |    68|
|4     |LUT2   |    40|
|5     |LUT3   |    21|
|6     |LUT4   |    51|
|7     |LUT5   |    38|
|8     |LUT6   |    90|
|9     |FDCE   |    48|
|10    |FDPE   |    32|
|11    |FDRE   |    97|
|12    |IBUF   |    22|
|13    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |   564|
|2     |  i_alu_entity       |alu_entity       |   165|
|3     |  i_calc_entity_ctrl |calc_entity_ctrl |   237|
|4     |  i_io_entity_ctrl   |io_entity_ctrl   |   111|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.309 ; gain = 459.008 ; free physical = 1863 ; free virtual = 6137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.309 ; gain = 76.434 ; free physical = 1854 ; free virtual = 6129
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.316 ; gain = 459.016 ; free physical = 1854 ; free virtual = 6129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.316 ; gain = 384.520 ; free physical = 1854 ; free virtual = 6131
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1387.324 ; gain = 0.000 ; free physical = 1853 ; free virtual = 6130
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 16:52:45 2017...
