
---------- Begin Simulation Statistics ----------
final_tick                               5440623067000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46021                       # Simulator instruction rate (inst/s)
host_mem_usage                                4544100                       # Number of bytes of host memory used
host_op_rate                                    82588                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 44544.94                       # Real time elapsed on the host
host_tick_rate                               87289494                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3678885925                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.888305                       # Number of seconds simulated
sim_ticks                                3888304873000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     61942860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     123886749                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           61                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     84189852                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted   1042927858                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    280133339                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    569286288                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    289152949                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups    1124174055                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      47514075                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     39384129                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2115746503                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1359848707                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     84189859                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        255668228                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     79062240                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   3624851720                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1749224775                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   7183692877                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.243499                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.088897                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   6651081815     92.59%     92.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    191287614      2.66%     95.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     52755116      0.73%     95.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    112425026      1.57%     97.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32289461      0.45%     98.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     39329681      0.55%     98.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     21385786      0.30%     98.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4076138      0.06%     98.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     79062240      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   7183692877                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1517455                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1743711707                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           368401121                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      3172259      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1306730757     74.70%     74.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        52880      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    368401121     21.06%     95.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     70867758      4.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1749224775                       # Class of committed instruction
system.switch_cpus_1.commit.refs            439268879                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1749224775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.776610                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.776610                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   6425744761                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   6517585765                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      369552480                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       710672568                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     84509214                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    186130710                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         788500724                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            92148701                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         162033629                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses             1305676                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches        1124174055                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       475872456                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          7161055163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     14052682                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           4553380934                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          163                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     169018428                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.144558                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    531045199                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    327647414                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.585523                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   7776609746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.032503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.520327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     6516484427     83.80%     83.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       52814201      0.68%     84.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       84129469      1.08%     85.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       64882219      0.83%     86.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       86965269      1.12%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5      111113886      1.43%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       32079914      0.41%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7      107377695      1.38%     90.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      720762666      9.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   7776609746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts    116112099                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      492862272                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.563589                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs         1219313979                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        162033629                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    3687772239                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts   1026469195                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      7547264                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    281023007                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   5367977284                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts   1057280350                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    173270833                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   4382812339                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     32356291                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    516202103                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     84509214                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    570776303                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     41070751                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     17727857                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       211336                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       382915                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    658068056                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    210155245                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       382915                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    103926092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     12186007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      4276582336                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3944880101                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.670071                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2865615324                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.507275                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3983062259                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5594851684                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    3265551020                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.128591                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.128591                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     36856019      0.81%      0.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   3252085037     71.38%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        91477      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead   1090387868     23.93%     96.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    176662772      3.88%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   4556083173                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         110179978                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.024183                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      49966456     45.35%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     45.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     57057139     51.79%     97.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3156383      2.86%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   4629407132                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  17072891311                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3944880101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   8987063452                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       5367977284                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      4556083173                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined   3618752416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     73935242                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   4957899857                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   7776609746                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.585870                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.508472                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   6351194872     81.67%     81.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    401801472      5.17%     86.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    248276895      3.19%     90.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    207830272      2.67%     92.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    185167065      2.38%     95.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    146710384      1.89%     96.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    131994080      1.70%     98.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     61025213      0.78%     99.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     42609493      0.55%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   7776609746                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.585870                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         475872511                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  60                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads    101867800                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores    102504997                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads   1026469195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    281023007                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2442502056                       # number of misc regfile reads
system.switch_cpus_1.numCycles             7776609746                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    5466542055                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2122994459                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    407870831                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      461366958                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    632838937                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     58055886                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  15595501504                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   6055252378                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   7105202587                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       766450912                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     47955181                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     84509214                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    997740595                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     4982208007                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   8457013804                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       972096422                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads        12478707132                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes       11346622814                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests          269                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    124849872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        47423                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    229014716                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          47423                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests    104845298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      2234779                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests    194898661                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        2234779                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           60804783                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     15776577                       # Transaction distribution
system.membus.trans_dist::CleanEvict         46166133                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1139237                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1139237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      60804783                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port    185830769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    185830769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              185830769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   4974118208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   4974118208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4974118208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          61944039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                61944039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            61944039                       # Request fanout histogram
system.membus.reqLayer2.occupancy        203061032000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy       338708531250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 5440623067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 5440623067000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          99879740                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     41277311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        81428777                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        20685030                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       20685030                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4285103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4285103                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      99879740                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    353864574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             353864589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   8264621568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8264622208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18541250                       # Total snoops (count)
system.tol2bus.snoopTraffic                1043675968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        143391123                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000333                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018234                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              143343431     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  47692      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          143391123                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139477237000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      166589772000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     14111214                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14111216                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     14111214                       # number of overall hits
system.l2.overall_hits::total                14111216                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     90053624                       # number of demand (read+write) misses
system.l2.demand_misses::total               90053627                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     90053624                       # number of overall misses
system.l2.overall_misses::total              90053627                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       285500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 7886799922500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7886800208000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       285500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 7886799922500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7886800208000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data    104164838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            104164843                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data    104164838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           104164843                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.864530                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.864530                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.864530                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.864530                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 95166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87578.928778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87578.929031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 95166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87578.928778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87578.929031                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            16306472                       # number of writebacks
system.l2.writebacks::total                  16306472                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     90053624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          90053627                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     90053624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         90053627                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       255500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 6986263682500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6986263938000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       255500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 6986263682500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6986263938000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.600000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.864530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864530                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.600000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.864530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.864530                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77578.928778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77578.929031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77578.928778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77578.929031                       # average overall mshr miss latency
system.l2.replacements                       16306477                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24969874                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24969874                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24969874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24969874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     73748983                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      73748983                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      5895456                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              5895456                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data     14789574                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           14789574                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data     20685030                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         20685030                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.714989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.714989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data     14789574                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      14789574                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data 244122289000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 244122289000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.714989                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.714989                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16506.377330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16506.377330                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data      2767926                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2767926                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1517177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1517177                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 122912847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  122912847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4285103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4285103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.354058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.354058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81014.177647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81014.177647                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1517177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1517177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 107741077000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 107741077000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.354058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.354058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71014.177647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71014.177647                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data     11343288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11343290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     88536447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         88536450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       285500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 7763887075500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 7763887361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     99879735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       99879740                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.600000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.886431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.886431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87691.423573                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87691.423826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     88536447                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     88536450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       255500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 6878522605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 6878522861000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.600000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.886431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.886431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 77691.423573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77691.423826                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4055.834755                       # Cycle average of tags in use
system.l2.tags.total_refs                    50427776                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24973893                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.019220                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4055.834755                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.990194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990194                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          555                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2287                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984863                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1857085495                       # Number of tag accesses
system.l2.tags.data_accesses               1857085495                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data     28109607                       # number of demand (read+write) hits
system.l3.demand_hits::total                 28109607                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data     28109607                       # number of overall hits
system.l3.overall_hits::total                28109607                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     61944017                       # number of demand (read+write) misses
system.l3.demand_misses::total               61944020                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     61944017                       # number of overall misses
system.l3.overall_misses::total              61944020                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       237500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 6091938965500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     6091939203000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       237500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 6091938965500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    6091939203000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     90053624                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             90053627                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     90053624                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            90053627                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.687857                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.687857                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.687857                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.687857                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 79166.666667                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 98345.881661                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 98345.880732                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 79166.666667                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 98345.881661                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 98345.880732                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            15776577                       # number of writebacks
system.l3.writebacks::total                  15776577                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     61944017                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          61944020                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     61944017                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         61944020                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       207500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 5472498795500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 5472499003000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       207500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 5472498795500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 5472499003000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.687857                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.687857                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.687857                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.687857                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 69166.666667                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88345.881661                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 88345.880732                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 69166.666667                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88345.881661                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 88345.880732                       # average overall mshr miss latency
system.l3.replacements                       64172116                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks     16306472                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         16306472                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks     16306472                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     16306472                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         4285                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4285                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data     14789555                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             14789555                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           19                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 19                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data     14789574                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         14789574                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000001                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000001                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           19                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            19                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       359000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       359000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000001                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18894.736842                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18894.736842                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       377940                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                377940                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1139237                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1139237                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  93904167000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   93904167000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1517177                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1517177                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.750893                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.750893                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82427.244726                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82427.244726                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1139237                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1139237                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  82511797000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  82511797000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.750893                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.750893                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72427.244726                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72427.244726                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data     27731667                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total           27731667                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     60804780                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         60804783                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       237500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 5998034798500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 5998035036000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     88536447                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       88536450                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.686777                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.686777                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 79166.666667                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 98644.132887                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 98644.131926                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     60804780                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     60804783                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       207500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 5389986998500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 5389987206000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.686777                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.686777                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 69166.666667                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 88644.132887                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 88644.131926                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                   194989016                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  64204884                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.036981                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     678.312083                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    11.720796                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000872                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32077.966249                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.020700                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000358                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.978942                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1252                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        14542                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        16818                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                3182550692                       # Number of tag accesses
system.l3.tags.data_accesses               3182550692                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          88536450                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     32083049                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict       122144527                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        14789574                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       14789574                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1517177                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1517177                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      88536450                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side    299741862                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   6807046336                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        64172116                       # Total snoops (count)
system.tol3bus.snoopTraffic                1009700928                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples        169015317                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.013222                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.114226                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0              166780538     98.68%     98.68% # Request fanout histogram
system.tol3bus.snoop_fanout::1                2234779      1.32%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total          169015317                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy       113755802500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy      142475227500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   3964417088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3964417280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1009700928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1009700928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     61944017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            61944020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     15776577                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15776577                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           49                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1019574652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1019574701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           49                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               49                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      259676379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            259676379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      259676379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           49                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1019574652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1279251080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  15776577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  61932574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000377778250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       977986                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       977986                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           129108646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           14828515                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    61944020                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   15776577                       # Number of write requests accepted
system.mem_ctrls.readBursts                  61944020                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 15776577                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11443                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3861964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3844606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3882252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3908039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3917107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3894062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3878983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3865424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3862167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3913979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3901747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3882860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3829623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3833412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3844950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3811402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            999788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            983619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            998604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1015676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            976446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            972778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            977546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            973094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            976002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            986831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           986241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           983975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           995239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           978904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           996043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           975766                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1742580992250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               309662885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2903816811000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28136.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46886.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20112135                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1018144                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 6.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              61944020                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             15776577                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                28091345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                22324308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9859466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1657458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  46265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  57598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 731927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 942743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 979950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 989353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 996076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 995035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 993640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 995438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 998498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 998426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1001560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1010762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1039057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1018236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 999814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 979696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     56578834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.901829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.543316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    86.513911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     45572233     80.55%     80.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9706182     17.16%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       650359      1.15%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       128116      0.23%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        89635      0.16%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        72691      0.13%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61660      0.11%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        53064      0.09%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       244894      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     56578834                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       977986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.326579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.287836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          83327      8.52%      8.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        658005     67.28%     75.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        108743     11.12%     86.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        47629      4.87%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        27191      2.78%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        17359      1.77%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        12000      1.23%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         7713      0.79%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         5345      0.55%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         3534      0.36%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2368      0.24%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1528      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          994      0.10%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          713      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          501      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          349      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          206      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          183      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607          102      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           71      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           45      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           26      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           23      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        977986                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       977986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.131675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.123583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.534051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           915265     93.59%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11496      1.18%     94.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            38762      3.96%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10361      1.06%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1871      0.19%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              202      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        977986                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3963684928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  732352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1009699328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3964417280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1009700928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1019.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       259.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1019.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    259.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3888326375500                       # Total gap between requests
system.mem_ctrls.avgGap                      50029.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   3963684736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1009699328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 49.378844064731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1019386304.691134214401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 259675967.029039084911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     61944017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     15776577                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 2903816727250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 95803555246750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     46878.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6072518.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         201966845220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         107347893675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        220484199600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        41128385220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     306938923200.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1658051671170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      96855032160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2632772950245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        677.100443                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 236446600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 129838800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3522019473000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         202006143780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         107368781355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        221714400180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        41225216220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     306938923200.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1661132714400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      94260469440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2634646648575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        677.582323                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 229769520500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 129838800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3528696552500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    475872450                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1836532645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625093                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035102                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    475872450                       # number of overall hits
system.cpu.icache.overall_hits::total      1836532645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1086                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1092                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1086                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::total          1092                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       355500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       355500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       355500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       355500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    475872456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1836533737                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    475872456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1836533737                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        59250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   325.549451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        59250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   325.549451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          582                       # number of writebacks
system.cpu.icache.writebacks::total               582                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            5                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            5                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       314000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       314000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       314000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       314000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        62800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        62800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        62800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        62800                       # average overall mshr miss latency
system.cpu.icache.replacements                    582                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    475872450                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1836532645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1086                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1092                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       355500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       355500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    475872456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1836533737                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        59250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   325.549451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            5                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       314000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       314000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        62800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        62800                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.578389                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1836533736                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1091                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1683348.978918                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.848288                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.730102                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987985                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7346136039                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7346136039                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317878711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594344                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    501518167                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        834991222                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317878711                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594344                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    501518167                       # number of overall hits
system.cpu.dcache.overall_hits::total       834991222                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65290463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6137823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    295512489                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      366940775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65290463                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6137823                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    295512489                       # number of overall misses
system.cpu.dcache.overall_misses::total     366940775                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 404426451500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 20781860915859                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 21186287367359                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 404426451500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 20781860915859                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 21186287367359                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    797030656                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1201931997                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    797030656                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1201931997                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170396                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282430                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.370767                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.305292                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170396                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.370767                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.305292                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65890.862526                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70324.814312                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57737.620921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65890.862526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70324.814312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57737.620921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1668916586                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      8317542                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          44330447                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           72742                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.647186                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   114.343048                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     38656891                       # number of writebacks
system.cpu.dcache.writebacks::total          38656891                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    170670941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    170670941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    170670941                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    170670941                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6137823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data    124841548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    130979371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6137823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data    124841548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    130979371                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 398288628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 8657074561859                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 9055363190359                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 398288628500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 8657074561859                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9055363190359                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.156633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.108974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.156633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.108974                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64890.862526                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69344.498691                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69135.796891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64890.862526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69344.498691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69135.796891                       # average overall mshr miss latency
system.cpu.dcache.replacements              164105528                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231980023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    455620543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       701004613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4898100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    270542356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     328283541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 373492697500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 20141595170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 20515087867500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    726162899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1029288154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.372564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.318942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76252.566812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74448.953087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62491.978139                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data    170651943                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    170651943                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4898100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     99890413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    104788513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 368594597500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 8041916052500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 8410510650000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.137559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.101807                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75252.566812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80507.386154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80261.761611                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85898688                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2190297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     45897624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      133986609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12447378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1239723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     24970133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     38657234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  30933754000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 640265745859                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 671199499859                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     70867757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    172643843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.352348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.223913                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24952.149795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25641.262938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17362.843391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        18998                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18998                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1239723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data     24951135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     26190858                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29694031000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 615158509359                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 644852540359                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.352080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.151705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23952.149795                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24654.530119                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24621.283517                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998639                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1041374811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         164106040                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.345743                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   100.719976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    45.363401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   365.915262                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.196719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.088600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.714678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4971834028                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4971834028                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5440623067000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247824000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 4370375243000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
