
ubuntu-preinstalled/killall:     file format elf32-littlearm


Disassembly of section .init:

00000f64 <.init>:
 f64:	push	{r3, lr}
 f68:	bl	2678 <__assert_fail@plt+0x13d0>
 f6c:	pop	{r3, pc}

Disassembly of section .plt:

00000f70 <calloc@plt-0x14>:
     f70:	push	{lr}		; (str lr, [sp, #-4]!)
     f74:	ldr	lr, [pc, #4]	; f80 <calloc@plt-0x4>
     f78:	add	lr, pc, lr
     f7c:	ldr	pc, [lr, #8]!
     f80:	andeq	r2, r1, r0, lsr pc

00000f84 <calloc@plt>:
     f84:	add	ip, pc, #0, 12
     f88:	add	ip, ip, #73728	; 0x12000
     f8c:	ldr	pc, [ip, #3888]!	; 0xf30

00000f90 <__getdelim@plt>:
     f90:	add	ip, pc, #0, 12
     f94:	add	ip, ip, #73728	; 0x12000
     f98:	ldr	pc, [ip, #3880]!	; 0xf28

00000f9c <getpwnam@plt>:
     f9c:	add	ip, pc, #0, 12
     fa0:	add	ip, ip, #73728	; 0x12000
     fa4:	ldr	pc, [ip, #3872]!	; 0xf20

00000fa8 <is_selinux_enabled@plt>:
     fa8:	add	ip, pc, #0, 12
     fac:	add	ip, ip, #73728	; 0x12000
     fb0:	ldr	pc, [ip, #3864]!	; 0xf18

00000fb4 <strcmp@plt>:
     fb4:	add	ip, pc, #0, 12
     fb8:	add	ip, ip, #73728	; 0x12000
     fbc:	ldr	pc, [ip, #3856]!	; 0xf10

00000fc0 <__cxa_finalize@plt>:
     fc0:	add	ip, pc, #0, 12
     fc4:	add	ip, ip, #73728	; 0x12000
     fc8:	ldr	pc, [ip, #3848]!	; 0xf08

00000fcc <strtol@plt>:
     fcc:			; <UNDEFINED> instruction: 0xe7fd4778
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #73728	; 0x12000
     fd8:	ldr	pc, [ip, #3836]!	; 0xefc

00000fdc <__isoc99_fscanf@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #73728	; 0x12000
     fe4:	ldr	pc, [ip, #3828]!	; 0xef4

00000fe8 <fflush@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #73728	; 0x12000
     ff0:	ldr	pc, [ip, #3820]!	; 0xeec

00000ff4 <free@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #73728	; 0x12000
     ffc:	ldr	pc, [ip, #3812]!	; 0xee4

00001000 <fgets@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #73728	; 0x12000
    1008:	ldr	pc, [ip, #3804]!	; 0xedc

0000100c <memcpy@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #73728	; 0x12000
    1014:	ldr	pc, [ip, #3796]!	; 0xed4

00001018 <memcmp@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #73728	; 0x12000
    1020:	ldr	pc, [ip, #3788]!	; 0xecc

00001024 <sleep@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #73728	; 0x12000
    102c:	ldr	pc, [ip, #3780]!	; 0xec4

00001030 <dcgettext@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #73728	; 0x12000
    1038:	ldr	pc, [ip, #3772]!	; 0xebc

0000103c <__strncpy_chk@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #73728	; 0x12000
    1044:	ldr	pc, [ip, #3764]!	; 0xeb4

00001048 <strdup@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #73728	; 0x12000
    1050:	ldr	pc, [ip, #3756]!	; 0xeac

00001054 <__stack_chk_fail@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #73728	; 0x12000
    105c:	ldr	pc, [ip, #3748]!	; 0xea4

00001060 <sysconf@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #73728	; 0x12000
    1068:	ldr	pc, [ip, #3740]!	; 0xe9c

0000106c <realloc@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #73728	; 0x12000
    1074:	ldr	pc, [ip, #3732]!	; 0xe94

00001078 <regexec@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #73728	; 0x12000
    1080:	ldr	pc, [ip, #3724]!	; 0xe8c

00001084 <textdomain@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #73728	; 0x12000
    108c:	ldr	pc, [ip, #3716]!	; 0xe84

00001090 <strcasecmp@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #73728	; 0x12000
    1098:	ldr	pc, [ip, #3708]!	; 0xe7c

0000109c <perror@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #73728	; 0x12000
    10a4:	ldr	pc, [ip, #3700]!	; 0xe74

000010a8 <readlink@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #73728	; 0x12000
    10b0:	ldr	pc, [ip, #3692]!	; 0xe6c

000010b4 <fwrite@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #73728	; 0x12000
    10bc:	ldr	pc, [ip, #3684]!	; 0xe64

000010c0 <regfree@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #73728	; 0x12000
    10c8:	ldr	pc, [ip, #3676]!	; 0xe5c

000010cc <opendir@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #73728	; 0x12000
    10d4:	ldr	pc, [ip, #3668]!	; 0xe54

000010d8 <__asprintf_chk@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #73728	; 0x12000
    10e0:	ldr	pc, [ip, #3660]!	; 0xe4c

000010e4 <malloc@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #73728	; 0x12000
    10ec:	ldr	pc, [ip, #3652]!	; 0xe44

000010f0 <__libc_start_main@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #73728	; 0x12000
    10f8:	ldr	pc, [ip, #3644]!	; 0xe3c

000010fc <strerror@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #73728	; 0x12000
    1104:	ldr	pc, [ip, #3636]!	; 0xe34

00001108 <__gmon_start__@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #73728	; 0x12000
    1110:	ldr	pc, [ip, #3628]!	; 0xe2c

00001114 <kill@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #73728	; 0x12000
    111c:	ldr	pc, [ip, #3620]!	; 0xe24

00001120 <__ctype_b_loc@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #73728	; 0x12000
    1128:	ldr	pc, [ip, #3612]!	; 0xe1c

0000112c <getpid@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #73728	; 0x12000
    1134:	ldr	pc, [ip, #3604]!	; 0xe14

00001138 <exit@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #73728	; 0x12000
    1140:	ldr	pc, [ip, #3596]!	; 0xe0c

00001144 <strlen@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #73728	; 0x12000
    114c:	ldr	pc, [ip, #3588]!	; 0xe04

00001150 <strchr@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #73728	; 0x12000
    1158:	ldr	pc, [ip, #3580]!	; 0xdfc

0000115c <__errno_location@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #73728	; 0x12000
    1164:	ldr	pc, [ip, #3572]!	; 0xdf4

00001168 <strncasecmp@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #73728	; 0x12000
    1170:	ldr	pc, [ip, #3564]!	; 0xdec

00001174 <__isoc99_sscanf@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #73728	; 0x12000
    117c:	ldr	pc, [ip, #3556]!	; 0xde4

00001180 <strncpy@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #73728	; 0x12000
    1188:	ldr	pc, [ip, #3548]!	; 0xddc

0000118c <fgetc@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #73728	; 0x12000
    1194:	ldr	pc, [ip, #3540]!	; 0xdd4

00001198 <__printf_chk@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #73728	; 0x12000
    11a0:	ldr	pc, [ip, #3532]!	; 0xdcc

000011a4 <strtod@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #73728	; 0x12000
    11ac:	ldr	pc, [ip, #3524]!	; 0xdc4

000011b0 <getopt_long_only@plt>:
    11b0:	add	ip, pc, #0, 12
    11b4:	add	ip, ip, #73728	; 0x12000
    11b8:	ldr	pc, [ip, #3516]!	; 0xdbc

000011bc <__fprintf_chk@plt>:
    11bc:			; <UNDEFINED> instruction: 0xe7fd4778
    11c0:	add	ip, pc, #0, 12
    11c4:	add	ip, ip, #73728	; 0x12000
    11c8:	ldr	pc, [ip, #3504]!	; 0xdb0

000011cc <fclose@plt>:
    11cc:	add	ip, pc, #0, 12
    11d0:	add	ip, ip, #73728	; 0x12000
    11d4:	ldr	pc, [ip, #3496]!	; 0xda8

000011d8 <getpgid@plt>:
    11d8:	add	ip, pc, #0, 12
    11dc:	add	ip, ip, #73728	; 0x12000
    11e0:	ldr	pc, [ip, #3488]!	; 0xda0

000011e4 <rpmatch@plt>:
    11e4:	add	ip, pc, #0, 12
    11e8:	add	ip, ip, #73728	; 0x12000
    11ec:	ldr	pc, [ip, #3480]!	; 0xd98

000011f0 <setlocale@plt>:
    11f0:	add	ip, pc, #0, 12
    11f4:	add	ip, ip, #73728	; 0x12000
    11f8:	ldr	pc, [ip, #3472]!	; 0xd90

000011fc <strrchr@plt>:
    11fc:	add	ip, pc, #0, 12
    1200:	add	ip, ip, #73728	; 0x12000
    1204:	ldr	pc, [ip, #3464]!	; 0xd88

00001208 <fputc@plt>:
    1208:	add	ip, pc, #0, 12
    120c:	add	ip, ip, #73728	; 0x12000
    1210:	ldr	pc, [ip, #3456]!	; 0xd80

00001214 <readdir64@plt>:
    1214:	add	ip, pc, #0, 12
    1218:	add	ip, ip, #73728	; 0x12000
    121c:	ldr	pc, [ip, #3448]!	; 0xd78

00001220 <regcomp@plt>:
    1220:	add	ip, pc, #0, 12
    1224:	add	ip, ip, #73728	; 0x12000
    1228:	ldr	pc, [ip, #3440]!	; 0xd70

0000122c <putc@plt>:
    122c:			; <UNDEFINED> instruction: 0xe7fd4778
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #73728	; 0x12000
    1238:	ldr	pc, [ip, #3428]!	; 0xd64

0000123c <fopen64@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #73728	; 0x12000
    1244:	ldr	pc, [ip, #3420]!	; 0xd5c

00001248 <freecon@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #73728	; 0x12000
    1250:	ldr	pc, [ip, #3412]!	; 0xd54

00001254 <bindtextdomain@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #73728	; 0x12000
    125c:	ldr	pc, [ip, #3404]!	; 0xd4c

00001260 <__xstat64@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #73728	; 0x12000
    1268:	ldr	pc, [ip, #3396]!	; 0xd44

0000126c <getpidcon@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #73728	; 0x12000
    1274:	ldr	pc, [ip, #3388]!	; 0xd3c

00001278 <strncmp@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #73728	; 0x12000
    1280:	ldr	pc, [ip, #3380]!	; 0xd34

00001284 <abort@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #73728	; 0x12000
    128c:	ldr	pc, [ip, #3372]!	; 0xd2c

00001290 <closedir@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #73728	; 0x12000
    1298:	ldr	pc, [ip, #3364]!	; 0xd24

0000129c <__snprintf_chk@plt>:
    129c:	add	ip, pc, #0, 12
    12a0:	add	ip, ip, #73728	; 0x12000
    12a4:	ldr	pc, [ip, #3356]!	; 0xd1c

000012a8 <__assert_fail@plt>:
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #73728	; 0x12000
    12b0:	ldr	pc, [ip, #3348]!	; 0xd14

Disassembly of section .text:

000012b8 <.text>:
    12b8:	svcmi	0x00f0e92d
    12bc:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    12c0:			; <UNDEFINED> instruction: 0xf44f8b06
    12c4:			; <UNDEFINED> instruction: 0xf8df7288
    12c8:	strmi	ip, [r5], -r8, asr #23
    12cc:	blcc	ff13f650 <_IO_stdin_used@@Base+0xff13c7c0>
    12d0:			; <UNDEFINED> instruction: 0xf8df44fc
    12d4:			; <UNDEFINED> instruction: 0xf6ad1bc4
    12d8:			; <UNDEFINED> instruction: 0xf8df7d0c
    12dc:	vmlsge.f64	d23, d29, d0
    12e0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    12e4:	ldrbtmi	r4, [pc], #-1145	; 12ec <__assert_fail@plt+0x44>
    12e8:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    12ec:	svccc	0x0004f8cd
    12f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    12f4:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    12f8:	blne	fe93f67c <_IO_stdin_used@@Base+0xfe93c7ec>
    12fc:	blcc	fe93f680 <_IO_stdin_used@@Base+0xfe93c7f0>
    1300:	ldrbtmi	r2, [r9], #-6
    1304:	movwls	r4, #21627	; 0x547b
    1308:	svc	0x0072f7ff
    130c:	blne	fe63f690 <_IO_stdin_used@@Base+0xfe63c800>
    1310:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1314:	svc	0x009ef7ff
    1318:			; <UNDEFINED> instruction: 0xf7ff4638
    131c:	stccs	14, cr14, [r1, #-720]	; 0xfffffd30
    1320:	cmphi	r2, #64, 6	; <UNPREDICTABLE>
    1324:	blcc	fe13f6a8 <_IO_stdin_used@@Base+0xfe13c818>
    1328:	stmdbls	r5, {r9, sp}
    132c:	andls	r2, r9, #15
    1330:	stmib	sp, {r0, r4, r7, r9, sl, lr}^
    1334:	stmiapl	fp, {r1, r3, r9}^
    1338:	blhi	1d3f6bc <_IO_stdin_used@@Base+0x1d3c82c>
    133c:	blge	1d3f6c0 <_IO_stdin_used@@Base+0x1d3c830>
    1340:	ldrbtmi	r6, [r8], #26
    1344:	blcc	1c3f6c8 <_IO_stdin_used@@Base+0x1c3c838>
    1348:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    134c:	ldrtmi	r9, [r3], -r7, lsl #6
    1350:	strbmi	r2, [r2], -r0, lsl #14
    1354:	strtmi	r4, [r8], -r1, lsr #12
    1358:			; <UNDEFINED> instruction: 0xf7ff9700
    135c:	mcrrne	15, 2, lr, r3, cr10
    1360:	mvnhi	pc, r0
    1364:	ldmdacs	sl!, {r0, r1, r2, r3, r4, r5, fp, ip, sp}
    1368:	movwge	sp, #10481	; 0x28f1
    136c:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    1370:			; <UNDEFINED> instruction: 0x47184413
    1374:	andeq	r0, r0, r7, asr #6
    1378:			; <UNDEFINED> instruction: 0xffffffdb
    137c:			; <UNDEFINED> instruction: 0xffffffdb
    1380:			; <UNDEFINED> instruction: 0xffffffdb
    1384:			; <UNDEFINED> instruction: 0xffffffdb
    1388:			; <UNDEFINED> instruction: 0xffffffdb
    138c:			; <UNDEFINED> instruction: 0xffffffdb
    1390:			; <UNDEFINED> instruction: 0xffffffdb
    1394:			; <UNDEFINED> instruction: 0xffffffdb
    1398:			; <UNDEFINED> instruction: 0xffffffdb
    139c:	andeq	r0, r0, fp, lsl #6
    13a0:			; <UNDEFINED> instruction: 0xffffffdb
    13a4:			; <UNDEFINED> instruction: 0xffffffdb
    13a8:			; <UNDEFINED> instruction: 0xffffffdb
    13ac:			; <UNDEFINED> instruction: 0xffffffdb
    13b0:			; <UNDEFINED> instruction: 0xffffffdb
    13b4:			; <UNDEFINED> instruction: 0xffffffdb
    13b8:			; <UNDEFINED> instruction: 0xffffffdb
    13bc:			; <UNDEFINED> instruction: 0xffffffdb
    13c0:			; <UNDEFINED> instruction: 0xffffffdb
    13c4:			; <UNDEFINED> instruction: 0xffffffdb
    13c8:			; <UNDEFINED> instruction: 0xffffffdb
    13cc:			; <UNDEFINED> instruction: 0xffffffdb
    13d0:	ldrdeq	r0, [r0], -r1
    13d4:			; <UNDEFINED> instruction: 0xffffffdb
    13d8:			; <UNDEFINED> instruction: 0xffffffdb
    13dc:			; <UNDEFINED> instruction: 0xffffffdb
    13e0:	andeq	r0, r0, fp, lsl #5
    13e4:			; <UNDEFINED> instruction: 0xffffffdb
    13e8:			; <UNDEFINED> instruction: 0xffffffdb
    13ec:			; <UNDEFINED> instruction: 0xffffffdb
    13f0:			; <UNDEFINED> instruction: 0xffffffdb
    13f4:			; <UNDEFINED> instruction: 0xffffffdb
    13f8:			; <UNDEFINED> instruction: 0xffffffdb
    13fc:			; <UNDEFINED> instruction: 0xffffffdb
    1400:			; <UNDEFINED> instruction: 0xffffffdb
    1404:			; <UNDEFINED> instruction: 0xffffffdb
    1408:			; <UNDEFINED> instruction: 0xffffffdb
    140c:	andeq	r0, r0, pc, ror r2
    1410:			; <UNDEFINED> instruction: 0xffffffdb
    1414:	andeq	r0, r0, r3, ror r2
    1418:			; <UNDEFINED> instruction: 0xffffffdb
    141c:	andeq	r0, r0, r7, ror #4
    1420:			; <UNDEFINED> instruction: 0xffffffdb
    1424:			; <UNDEFINED> instruction: 0xffffffdb
    1428:	andeq	r0, r0, fp, lsr r2
    142c:			; <UNDEFINED> instruction: 0xffffffdb
    1430:	andeq	r0, r0, sp, ror #3
    1434:	andeq	r0, r0, fp, lsr #3
    1438:			; <UNDEFINED> instruction: 0xffffffdb
    143c:	muleq	r0, pc, r1	; <UNPREDICTABLE>
    1440:	muleq	r0, r3, r1
    1444:	andeq	r0, r0, fp, ror r1
    1448:			; <UNDEFINED> instruction: 0xffffffdb
    144c:	andeq	r0, r0, r7, asr #2
    1450:	andeq	r0, r0, fp, lsr r1
    1454:	andeq	r0, r0, pc, lsr #2
    1458:			; <UNDEFINED> instruction: 0xffffffdb
    145c:	andeq	r0, r0, sp, ror #1
    1460:			; <UNDEFINED> instruction: 0xf50d9905
    1464:			; <UNDEFINED> instruction: 0xf8df7b11
    1468:	eorscs	r3, pc, #84, 20	; 0x54000
    146c:	smlsdcs	r0, r8, r6, r4
    1470:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
    1474:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1478:			; <UNDEFINED> instruction: 0xf88b4658
    147c:			; <UNDEFINED> instruction: 0xf001703f
    1480:			; <UNDEFINED> instruction: 0xf8dff9e3
    1484:	ldrbtmi	r3, [fp], #-2620	; 0xfffff5c4
    1488:			; <UNDEFINED> instruction: 0x609842b8
    148c:	svcge	0x005ff73f
    1490:	bne	c3f814 <_IO_stdin_used@@Base+0xc3c984>
    1494:	ldrtmi	r2, [r8], -r5, lsl #4
    1498:			; <UNDEFINED> instruction: 0xf7ff4479
    149c:			; <UNDEFINED> instruction: 0xf001edca
    14a0:			; <UNDEFINED> instruction: 0xf8dff94f
    14a4:	andcs	r3, r1, #36, 20	; 0x24000
    14a8:	andsvs	r4, sl, #2063597568	; 0x7b000000
    14ac:			; <UNDEFINED> instruction: 0xf8dfe74f
    14b0:	andcs	r3, r1, #28, 20	; 0x1c000
    14b4:	bicsvs	r4, sl, fp, ror r4
    14b8:			; <UNDEFINED> instruction: 0xf8dfe749
    14bc:	bls	14fcc4 <_IO_stdin_used@@Base+0x14ce34>
    14c0:	ldmdavs	r8!, {r0, r1, r2, r4, r6, r7, fp, ip, lr}
    14c4:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    14c8:	stmdacs	r0, {r0, r1, r3, ip, pc}
    14cc:	svcge	0x003ff47f
    14d0:	andcs	r9, r5, #1280	; 0x500
    14d4:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    14d8:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    14dc:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    14e0:			; <UNDEFINED> instruction: 0xf7ff681c
    14e4:	ldmdavs	fp!, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    14e8:			; <UNDEFINED> instruction: 0xf0014602
    14ec:	bls	16f540 <_IO_stdin_used@@Base+0x16c6b0>
    14f0:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    14f4:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    14f8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    14fc:			; <UNDEFINED> instruction: 0xf0016818
    1500:	mulls	sl, r9, sl
    1504:			; <UNDEFINED> instruction: 0xf8dfe723
    1508:	andcs	r3, r1, #212, 18	; 0x350000
    150c:	orrsvs	r4, sl, fp, ror r4
    1510:			; <UNDEFINED> instruction: 0xf8dfe71d
    1514:	andcs	r3, r1, #204, 18	; 0x330000
    1518:	cmpvs	sl, fp, ror r4
    151c:	stmdbls	r5, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}
    1520:	blvc	87e95c <_IO_stdin_used@@Base+0x87bacc>
    1524:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1528:			; <UNDEFINED> instruction: 0x4658223f
    152c:	stmiapl	fp, {r8, r9, sl, sp}^
    1530:			; <UNDEFINED> instruction: 0xf7ff6819
    1534:	ldrbmi	lr, [r8], -r6, lsr #28
    1538:	eorsvc	pc, pc, fp, lsl #17
    153c:			; <UNDEFINED> instruction: 0xf984f001
    1540:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1544:	adcsmi	r4, r8, #2063597568	; 0x7b000000
    1548:			; <UNDEFINED> instruction: 0xf73f60d8
    154c:			; <UNDEFINED> instruction: 0xf8dfaf00
    1550:	andcs	r1, r5, #152, 18	; 0x260000
    1554:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1558:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    155c:			; <UNDEFINED> instruction: 0xf8f0f001
    1560:			; <UNDEFINED> instruction: 0xf04faf32
    1564:			; <UNDEFINED> instruction: 0xf8c70b00
    1568:			; <UNDEFINED> instruction: 0xf7ffb000
    156c:			; <UNDEFINED> instruction: 0xf8dfedf8
    1570:	andcs	r3, sl, #76, 18	; 0x130000
    1574:	andls	r4, r6, r9, lsr r6
    1578:	andlt	pc, r0, r0, asr #17
    157c:			; <UNDEFINED> instruction: 0xf8509805
    1580:			; <UNDEFINED> instruction: 0xf8dbb003
    1584:			; <UNDEFINED> instruction: 0xf7ff0000
    1588:	bls	1bca20 <_IO_stdin_used@@Base+0x1b9b90>
    158c:	blcs	1b5e0 <_IO_stdin_used@@Base+0x18750>
    1590:	strhi	pc, [r8, r0, asr #32]!
    1594:			; <UNDEFINED> instruction: 0xf8db683b
    1598:	blcs	95a0 <_IO_stdin_used@@Base+0x6710>
    159c:	addsmi	fp, sl, #24, 30	; 0x60
    15a0:	strhi	pc, [r0, r0]!
    15a4:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15a8:	addsvs	r4, r8, #2063597568	; 0x7b000000
    15ac:			; <UNDEFINED> instruction: 0xf001e6cf
    15b0:			; <UNDEFINED> instruction: 0x2700f9f5
    15b4:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    15b8:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    15c0:			; <UNDEFINED> instruction: 0xf8dd681a
    15c4:	subsmi	r3, sl, r4, lsl #30
    15c8:	ldrbhi	pc, [sp, r0, asr #32]!	; <UNPREDICTABLE>
    15cc:			; <UNDEFINED> instruction: 0xf60d4638
    15d0:	ldc	13, cr7, [sp], #48	; 0x30
    15d4:	pop	{r1, r2, r8, r9, fp, pc}
    15d8:			; <UNDEFINED> instruction: 0xf8df8ff0
    15dc:	andcs	r3, r1, #24, 18	; 0x60000
    15e0:	tstvs	sl, fp, ror r4
    15e4:			; <UNDEFINED> instruction: 0xf8dfe6b3
    15e8:	andcs	r3, r1, #16, 18	; 0x40000
    15ec:	subsvs	r4, sl, fp, ror r4
    15f0:			; <UNDEFINED> instruction: 0xf8dfe6ad
    15f4:	andcs	r3, r1, #8, 18	; 0x20000
    15f8:	andsvs	r4, sl, fp, ror r4
    15fc:			; <UNDEFINED> instruction: 0xf7ffe6a7
    1600:	stmdacs	r0, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    1604:	addhi	pc, sl, r0, asr #6
    1608:	stmdage	sl!, {r0, r2, r8, fp, ip, pc}
    160c:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1610:	stmiapl	fp, {r0, r3, r9, sp}^
    1614:			; <UNDEFINED> instruction: 0x4619681b
    1618:			; <UNDEFINED> instruction: 0xf7ff9309
    161c:	stmdacs	r0, {r1, r9, sl, fp, sp, lr, pc}
    1620:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {1}
    1624:	andcs	r9, r5, #1280	; 0x500
    1628:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    162c:			; <UNDEFINED> instruction: 0xf8df2000
    1630:	stmiapl	r3!, {r4, r6, r7, fp, ip}^
    1634:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1638:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    163c:	strmi	r9, [r2], -r9, lsl #22
    1640:	svclt	0x0068f000
    1644:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1648:	ldmpl	r7, {r0, r2, r9, fp, ip, pc}^
    164c:			; <UNDEFINED> instruction: 0xf103683b
    1650:	blcc	52458 <_IO_stdin_used@@Base+0x4f5c8>
    1654:	eorcs	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    1658:	ldmdavc	r1, {r0, r1, r3, r4, r7}
    165c:	suble	r2, pc, sp, lsr #18
    1660:	pushcs	{r0, r4, fp, ip, sp, lr}
    1664:			; <UNDEFINED> instruction: 0xf8dfd056
    1668:	strtmi	r1, [r3], #-2208	; 0xfffff760
    166c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
    1670:			; <UNDEFINED> instruction: 0xf0013001
    1674:			; <UNDEFINED> instruction: 0xf8d7f9df
    1678:	andls	r9, sl, r0
    167c:			; <UNDEFINED> instruction: 0xf8dfe667
    1680:	bls	14f898 <_IO_stdin_used@@Base+0x14ca08>
    1684:	ldmdavs	fp!, {r0, r1, r2, r4, r6, r7, fp, ip, lr}
    1688:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    168c:			; <UNDEFINED> instruction: 0xf8543b01
    1690:	b	13c1724 <_IO_stdin_used@@Base+0x13be894>
    1694:	stmdavc	r3, {r0, r1, r7, r8, r9, fp}
    1698:	eorle	r2, sl, sp, lsr #22
    169c:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16a0:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
    16a4:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    16a8:			; <UNDEFINED> instruction: 0xf0402800
    16ac:			; <UNDEFINED> instruction: 0xf8df851e
    16b0:	andcs	r3, r1, #96, 16	; 0x600000
    16b4:	subsvs	r4, sl, #2063597568	; 0x7b000000
    16b8:			; <UNDEFINED> instruction: 0xf8dfe649
    16bc:	bls	14f7e4 <_IO_stdin_used@@Base+0x14c954>
    16c0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    16c4:			; <UNDEFINED> instruction: 0xf43f454b
    16c8:			; <UNDEFINED> instruction: 0xf103ae42
    16cc:	andcs	r4, r3, #128, 6
    16d0:	ldrbmi	r3, [r1], -r1, lsl #22
    16d4:	eorvc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    16d8:			; <UNDEFINED> instruction: 0xf7ff4638
    16dc:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    16e0:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
    16e4:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    16e8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    16ec:			; <UNDEFINED> instruction: 0x601a61da
    16f0:	stmdavc	r3, {r0, r2, r3, r5, r9, sl, sp, lr, pc}^
    16f4:	bicsle	r2, r1, r9, asr #22
    16f8:	blcs	1f90c <_IO_stdin_used@@Base+0x1ca7c>
    16fc:			; <UNDEFINED> instruction: 0xe7cdd0d7
    1700:	ldmdbcs	r6, {r0, r4, r6, fp, ip, sp, lr}^
    1704:	ldmvc	r1, {r2, r3, r5, r7, r8, ip, lr, pc}
    1708:			; <UNDEFINED> instruction: 0xd1a92900
    170c:			; <UNDEFINED> instruction: 0xf912f001
    1710:	strb	r2, [pc, -r0, lsl #14]
    1714:	bcs	b5f864 <_IO_stdin_used@@Base+0xb5c9d4>
    1718:	ldrb	sp, [r7, r5, lsr #3]!
    171c:	subcs	r9, r4, #5, 30
    1720:	sbfxcc	pc, pc, #17, #13
    1724:			; <UNDEFINED> instruction: 0xf8df2101
    1728:	ldmpl	fp!, {r4, r5, r6, r7, r8, r9, sl}^
    172c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1730:	stcl	7, cr15, [r0], {255}	; 0xff
    1734:			; <UNDEFINED> instruction: 0xf8dfe60b
    1738:	bls	14f670 <_IO_stdin_used@@Base+0x14c7e0>
    173c:	ldmdavs	lr, {r0, r1, r4, r6, r7, fp, ip, lr}
    1740:	movwls	r1, #60331	; 0xebab
    1744:	vqsub.u8	d20, d16, d27
    1748:	blls	3a1c38 <_IO_stdin_used@@Base+0x39eda8>
    174c:	vqrdmulh.s<illegal width 8>	d2, d0, d16
    1750:			; <UNDEFINED> instruction: 0xf7ff86e9
    1754:	sha1c.32	q7, <illegal reg q14.5>, q14
    1758:			; <UNDEFINED> instruction: 0xf8df7b04
    175c:	ldcge	7, cr2, [r2, #-768]!	; 0xfffffd00
    1760:	strls	r2, [r1, #-896]!	; 0xfffffc80
    1764:			; <UNDEFINED> instruction: 0x4619447a
    1768:	andcs	r9, r1, #0, 4
    176c:	ldrbmi	r9, [r8], -r1
    1770:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    1774:			; <UNDEFINED> instruction: 0x462a4659
    1778:			; <UNDEFINED> instruction: 0xf7ff2003
    177c:	stmdacs	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    1780:	ldrthi	pc, [fp], r0, asr #32	; <UNPREDICTABLE>
    1784:	orreq	lr, r6, #4, 22	; 0x1000
    1788:	blls	2663f8 <_IO_stdin_used@@Base+0x263568>
    178c:	blge	aadbc0 <_IO_stdin_used@@Base+0xaaad30>
    1790:			; <UNDEFINED> instruction: 0xf8df9309
    1794:	bge	98f5cc <_IO_stdin_used@@Base+0x98c73c>
    1798:	ldrbtmi	r9, [fp], #-531	; 0xfffffded
    179c:	andcs	r4, r0, #17825792	; 0x1100000
    17a0:	bvs	fe6d97d0 <_IO_stdin_used@@Base+0xfe6d6940>
    17a4:	blcs	263e0 <_IO_stdin_used@@Base+0x23550>
    17a8:	ldrhi	pc, [pc, #-64]!	; 1770 <__assert_fail@plt+0x4c8>
    17ac:	blcs	283ec <_IO_stdin_used@@Base+0x2555c>
    17b0:	strbhi	pc, [r1, #-0]	; <UNPREDICTABLE>
    17b4:			; <UNDEFINED> instruction: 0x476cf8df
    17b8:	stmibvs	r7!, {r2, r3, r4, r5, r6, sl, lr}
    17bc:			; <UNDEFINED> instruction: 0xf0402f00
    17c0:	cfstr32ls	mvfx8, [lr], {81}	; 0x51
    17c4:	blx	998e <_IO_stdin_used@@Base+0x6afe>
    17c8:			; <UNDEFINED> instruction: 0xf7fff004
    17cc:	andsls	lr, r8, ip, lsl #25
    17d0:			; <UNDEFINED> instruction: 0xf0002800
    17d4:	cfstr32cs	mvfx8, [r0], {55}	; 0x37
    17d8:	vmax.u8	d20, d0, d19
    17dc:	cfmsub32ls	mvax5, mvfx8, mvfx10, mvfx0
    17e0:	blt	43d008 <_IO_stdin_used@@Base+0x43a178>
    17e4:	stmdbeq	r8, {r8, ip, sp, lr, pc}
    17e8:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    17ec:	ssatmi	r4, #19, fp, lsl #13
    17f0:	ldrtmi	lr, [r1], -ip
    17f4:	andcs	r4, r3, sl, asr #12
    17f8:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    17fc:	vmlal.s8	q9, d0, d0
    1800:	strcc	r8, [r1, -r4, lsr #10]
    1804:	ldmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}^
    1808:			; <UNDEFINED> instruction: 0xd01645bb
    180c:			; <UNDEFINED> instruction: 0xf85a46d0
    1810:			; <UNDEFINED> instruction: 0x212f6b04
    1814:	strmi	lr, [r0, #-2505]	; 0xfffff637
    1818:			; <UNDEFINED> instruction: 0xf8494630
    181c:			; <UNDEFINED> instruction: 0xf7ff6c08
    1820:	stmdacs	r0, {r3, r4, r7, sl, fp, sp, lr, pc}
    1824:	ldrtmi	sp, [r0], -r5, ror #3
    1828:			; <UNDEFINED> instruction: 0xf7ff3701
    182c:	ldrmi	lr, [fp, #3212]!	; 0xc8c
    1830:	ldmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}^
    1834:	ldcleq	8, cr15, [r4], #-292	; 0xfffffedc
    1838:	mnf<illegal precision>z	f5, #0.0
    183c:	movwcs	fp, #2576	; 0xa10
    1840:			; <UNDEFINED> instruction: 0xf7ff9317
    1844:			; <UNDEFINED> instruction: 0xf8dfec74
    1848:	ldrbtmi	r6, [lr], #-1760	; 0xfffff920
    184c:	ldrtmi	r4, [r0], -r5, lsl #12
    1850:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    1854:	stmdacs	r0, {r2, r9, sl, lr}
    1858:	strthi	pc, [pc], r0
    185c:	addvs	pc, r0, pc, asr #8
    1860:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1864:	stmdacs	r0, {r3, ip, pc}
    1868:	ldrbhi	pc, [r8], #0	; <UNPREDICTABLE>
    186c:	vst2.8	{d18-d21}, [pc], r0
    1870:	ldrmi	r7, [r8], r0, lsl #13
    1874:			; <UNDEFINED> instruction: 0xf7ff4620
    1878:	asrslt	lr, lr, #25
    187c:	andcs	r3, sl, #19
    1880:			; <UNDEFINED> instruction: 0xf7ff2100
    1884:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    1888:	addmi	fp, r5, #24, 30	; 0x60
    188c:	rscsle	r4, r1, r7, lsl #12
    1890:			; <UNDEFINED> instruction: 0xf0004546
    1894:	blls	2221a8 <_IO_stdin_used@@Base+0x21f318>
    1898:			; <UNDEFINED> instruction: 0xf8434620
    189c:			; <UNDEFINED> instruction: 0xf1087028
    18a0:			; <UNDEFINED> instruction: 0xf7ff0801
    18a4:	stmdacs	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    18a8:	strtmi	sp, [r0], -r8, ror #3
    18ac:	eorshi	pc, r0, sp, asr #17
    18b0:	stcl	7, cr15, [lr], #1020	; 0x3fc
    18b4:			; <UNDEFINED> instruction: 0xf7ff00b0
    18b8:	andsls	lr, fp, r6, lsl ip
    18bc:			; <UNDEFINED> instruction: 0xf0002800
    18c0:			; <UNDEFINED> instruction: 0xf8df84ad
    18c4:	ldrbtmi	r3, [fp], #-1640	; 0xfffff998
    18c8:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    18cc:	ldrhi	pc, [lr], #64	; 0x40
    18d0:	blls	325950 <_IO_stdin_used@@Base+0x322ac0>
    18d4:			; <UNDEFINED> instruction: 0xf0002b00
    18d8:			; <UNDEFINED> instruction: 0xf8df8594
    18dc:			; <UNDEFINED> instruction: 0xf8df2654
    18e0:	ldrbtmi	r3, [sl], #-1620	; 0xfffff9ac
    18e4:	bls	226144 <_IO_stdin_used@@Base+0x2232b4>
    18e8:	tstls	r2, #2063597568	; 0x7b000000
    18ec:	bcc	10a4f4 <_IO_stdin_used@@Base+0x107664>
    18f0:			; <UNDEFINED> instruction: 0xf8df9207
    18f4:	tstls	r0, #68, 12	; 0x4400000
    18f8:	tstls	r9, #2046820352	; 0x7a000000
    18fc:	cdp	3, 0, cr9, cr10, cr6, {0}
    1900:			; <UNDEFINED> instruction: 0xf8df2a10
    1904:	tstls	ip, #56, 12	; 0x3800000
    1908:	eorls	r4, r0, #2046820352	; 0x7a000000
    190c:	bls	2e8530 <_IO_stdin_used@@Base+0x2e56a0>
    1910:	svcpl	0x0004f853
    1914:	bcs	26538 <_IO_stdin_used@@Base+0x236a8>
    1918:	rschi	pc, r7, r0
    191c:			; <UNDEFINED> instruction: 0x0620f8df
    1920:			; <UNDEFINED> instruction: 0xf8d22380
    1924:	ldrmi	r8, [r9], -r8
    1928:	andcs	r4, r1, #120, 8	; 0x78000000
    192c:	ldrbmi	r9, [r8], -r0
    1930:			; <UNDEFINED> instruction: 0xf7ff9501
    1934:			; <UNDEFINED> instruction: 0xf8dfecb4
    1938:	ldrbmi	r1, [r8], -ip, lsl #12
    193c:			; <UNDEFINED> instruction: 0xf7ff4479
    1940:			; <UNDEFINED> instruction: 0x4604ec7e
    1944:	rsbsle	r2, sl, r0, lsl #16
    1948:	ldrbvc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    194c:	ldrbtmi	sl, [pc], #-3624	; 1954 <__assert_fail@plt+0x6ac>
    1950:	ldrtmi	lr, [r2], -r7
    1954:			; <UNDEFINED> instruction: 0x46584639
    1958:	stc	7, cr15, [ip], {255}	; 0xff
    195c:			; <UNDEFINED> instruction: 0xf0402800
    1960:			; <UNDEFINED> instruction: 0x462280be
    1964:	ldrbmi	r2, [r8], -r0, lsl #3
    1968:	bl	12bf96c <_IO_stdin_used@@Base+0x12bcadc>
    196c:	mvnsle	r2, r0, lsl #16
    1970:	strtmi	r4, [r0], -r1, lsl #13
    1974:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    1978:			; <UNDEFINED> instruction: 0xf8df9c05
    197c:	andcs	r3, r5, #84, 10	; 0x15000000
    1980:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    1984:	stmiapl	r3!, {r3, r6, r9, sl, lr}^
    1988:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    198c:	bl	143f990 <_IO_stdin_used@@Base+0x143cb00>
    1990:	strmi	r2, [r2], -r1, lsl #2
    1994:			; <UNDEFINED> instruction: 0xf7ff4620
    1998:	andcs	lr, r1, r4, lsl ip
    199c:	bl	ff33f9a0 <_IO_stdin_used@@Base+0xff33cb10>
    19a0:			; <UNDEFINED> instruction: 0xf1a3787b
    19a4:	bcs	6422b0 <_IO_stdin_used@@Base+0x63f420>
    19a8:	blcc	c37df4 <_IO_stdin_used@@Base+0xc34f64>
    19ac:	stmdale	fp, {r0, r3, r8, r9, fp, sp}
    19b0:	andcs	r1, sl, #120, 24	; 0x7800
    19b4:			; <UNDEFINED> instruction: 0xf7ff2100
    19b8:	andls	lr, sl, ip, lsl #22
    19bc:	blls	2face0 <_IO_stdin_used@@Base+0x2f7e50>
    19c0:	tstmi	r3, #36864	; 0x9000
    19c4:	mcrge	4, 6, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    19c8:			; <UNDEFINED> instruction: 0xf0002000
    19cc:	stmdbls	r7, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    19d0:			; <UNDEFINED> instruction: 0xf0011c78
    19d4:	andls	pc, sl, pc, lsr #16
    19d8:			; <UNDEFINED> instruction: 0x900fe4b9
    19dc:			; <UNDEFINED> instruction: 0xf8dd6828
    19e0:			; <UNDEFINED> instruction: 0xf7ff9044
    19e4:	blls	3fc60c <_IO_stdin_used@@Base+0x3f977c>
    19e8:	blt	43d250 <_IO_stdin_used@@Base+0x43a3c0>
    19ec:			; <UNDEFINED> instruction: 0xf8dfb33b
    19f0:	ldrbtmi	r3, [fp], #-1376	; 0xfffffaa0
    19f4:	ldrdhi	pc, [r4], -r3
    19f8:	svceq	0x0000f1b8
    19fc:	ldrbhi	pc, [sl, #-0]!	; <UNPREDICTABLE>
    1a00:	stmdbls	sl, {r0, r2, r4, r5, r6, r9, lr}
    1a04:			; <UNDEFINED> instruction: 0xf7ff4628
    1a08:	stmdacs	r0, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    1a0c:	mvnhi	pc, #192, 4
    1a10:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1a14:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1a18:			; <UNDEFINED> instruction: 0xf0402b00
    1a1c:			; <UNDEFINED> instruction: 0xf1b98493
    1a20:	strdle	r3, [r5], -pc	; <UNPREDICTABLE>
    1a24:	movwcs	r9, #6684	; 0x1a1c
    1a28:	vpmax.u8	d15, d9, d3
    1a2c:	andsls	r4, ip, #1744830464	; 0x68000000
    1a30:			; <UNDEFINED> instruction: 0x46199b1b
    1a34:			; <UNDEFINED> instruction: 0xf8419b19
    1a38:	movwcc	r6, #4131	; 0x1023
    1a3c:	blls	1a66a8 <_IO_stdin_used@@Base+0x1a3818>
    1a40:	movwcc	r9, #6668	; 0x1a0c
    1a44:	addsmi	r9, r3, #402653184	; 0x18000000
    1a48:	svcge	0x0060f47f
    1a4c:	tstlt	r3, r0, lsl fp
    1a50:			; <UNDEFINED> instruction: 0xf7ff4618
    1a54:	blls	5fc59c <_IO_stdin_used@@Base+0x5f970c>
    1a58:	blls	3ae04c <_IO_stdin_used@@Base+0x3ab1bc>
    1a5c:	vstrle	d2, [r9, #-0]
    1a60:	vldrls	s18, [r7, #-56]	; 0xffffffc8
    1a64:	strbne	lr, [r2], #-2821	; 0xfffff4fb
    1a68:	strcc	r4, [r0, #-1576]!	; 0xfffff9d8
    1a6c:	bl	a3fa70 <_IO_stdin_used@@Base+0xa3cbe0>
    1a70:	mvnsle	r4, ip, lsr #5
    1a74:			; <UNDEFINED> instruction: 0xf7ff9817
    1a78:	ldmdals	lr, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    1a7c:	b	feebfa80 <_IO_stdin_used@@Base+0xfeebcbf0>
    1a80:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1a84:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1a88:			; <UNDEFINED> instruction: 0xf0402c00
    1a8c:	sfmls	f0, 1, [lr, #-888]	; 0xfffffc88
    1a90:	vpadd.f32	d18, d0, d0
    1a94:			; <UNDEFINED> instruction: 0xf8df82da
    1a98:			; <UNDEFINED> instruction: 0xf8dd64c4
    1a9c:	svcls	0x001c8068
    1aa0:			; <UNDEFINED> instruction: 0xf8dd447e
    1aa4:	and	r9, r3, r4, lsl r0
    1aa8:	adcmi	r3, r5, #16777216	; 0x1000000
    1aac:	tsthi	r2, #0	; <UNPREDICTABLE>
    1ab0:			; <UNDEFINED> instruction: 0xf004fa27
    1ab4:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
    1ab8:			; <UNDEFINED> instruction: 0xf8dfd1f6
    1abc:			; <UNDEFINED> instruction: 0x46313414
    1ac0:			; <UNDEFINED> instruction: 0xf8592205
    1ac4:			; <UNDEFINED> instruction: 0xf8d33003
    1ac8:			; <UNDEFINED> instruction: 0xf7ffa000
    1acc:			; <UNDEFINED> instruction: 0xf858eab2
    1ad0:	tstcs	r1, r4, lsr #32
    1ad4:	ldrbmi	r4, [r0], -r2, lsl #12
    1ad8:	bl	1cbfadc <_IO_stdin_used@@Base+0x1cbcc4c>
    1adc:	ldmdavs	r6!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1ae0:			; <UNDEFINED> instruction: 0xf7ff4620
    1ae4:	ldrmi	lr, [r0, #2932]!	; 0xb74
    1ae8:	blls	4b6194 <_IO_stdin_used@@Base+0x4b3304>
    1aec:	bvs	fe6e8328 <_IO_stdin_used@@Base+0xfe6e5498>
    1af0:	svclt	0x00182b00
    1af4:			; <UNDEFINED> instruction: 0xf0402a00
    1af8:	blls	262174 <_IO_stdin_used@@Base+0x25f2e4>
    1afc:	ldflsd	f3, [r3], {163}	; 0xa3
    1b00:	strtmi	r4, [r1], -r8, lsr #12
    1b04:	bl	fecbfb08 <_IO_stdin_used@@Base+0xfecbcc78>
    1b08:	blle	fe60bb10 <_IO_stdin_used@@Base+0xfe608c80>
    1b0c:	stmdavs	r1!, {r8, r9, sp}
    1b10:	movwls	r4, #1562	; 0x61a
    1b14:			; <UNDEFINED> instruction: 0xf7ff9809
    1b18:	blls	4fc5e0 <_IO_stdin_used@@Base+0x4f9750>
    1b1c:			; <UNDEFINED> instruction: 0xf0402800
    1b20:	ldmdavs	r8, {r2, r3, r7, r9, pc}
    1b24:	bl	fe43fb28 <_IO_stdin_used@@Base+0xfe43cc98>
    1b28:	blls	5ac3cc <_IO_stdin_used@@Base+0x5a953c>
    1b2c:	tstcs	r1, pc, lsl #4
    1b30:			; <UNDEFINED> instruction: 0x46174610
    1b34:	strtcs	pc, [r8], #-2271	; 0xfffff721
    1b38:	ldmvs	lr, {r2, r3, r4, r7, fp, sp, lr}^
    1b3c:			; <UNDEFINED> instruction: 0x462b447a
    1b40:	b	ff2bfb44 <_IO_stdin_used@@Base+0xff2bccb4>
    1b44:	stmdacs	r0, {r1, r2, r5, r8, r9, lr}
    1b48:	svcge	0x0079f6ff
    1b4c:	ldrge	pc, [r4], #-2271	; 0xfffff721
    1b50:	ldrbtmi	r6, [sl], #2104	; 0x838
    1b54:			; <UNDEFINED> instruction: 0xf7ff4651
    1b58:			; <UNDEFINED> instruction: 0x4604eb72
    1b5c:			; <UNDEFINED> instruction: 0xf0002800
    1b60:	blls	3e2e24 <_IO_stdin_used@@Base+0x3dff94>
    1b64:	stmdavc	r1, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    1b68:			; <UNDEFINED> instruction: 0xf7ff6818
    1b6c:	strtmi	lr, [r2], -r4, asr #20
    1b70:	vst1.16	{d20-d22}, [pc], r0
    1b74:			; <UNDEFINED> instruction: 0xf7ff6180
    1b78:	stmdacs	r0, {r2, r6, r9, fp, sp, lr, pc}
    1b7c:	strthi	pc, [r6], #0
    1b80:	ldcge	6, cr4, [r1], #128	; 0x80
    1b84:	bl	8bfb88 <_IO_stdin_used@@Base+0x8bccf8>
    1b88:			; <UNDEFINED> instruction: 0x21284640
    1b8c:	b	ff83fb90 <_IO_stdin_used@@Base+0xff83cd00>
    1b90:	stfnee	f2, [r3], {41}	; 0x29
    1b94:			; <UNDEFINED> instruction: 0x46189311
    1b98:	bl	c3fb9c <_IO_stdin_used@@Base+0xc3cd0c>
    1b9c:			; <UNDEFINED> instruction: 0x46199b11
    1ba0:	stmdbeq	r3, {r5, r7, r8, r9, fp, sp, lr, pc}
    1ba4:	movtcs	r4, #1664	; 0x680
    1ba8:	strbmi	r4, [sl], -r0, lsr #12
    1bac:	svclt	0x00282a3f
    1bb0:	andsls	r2, r1, #-268435453	; 0xf0000003
    1bb4:			; <UNDEFINED> instruction: 0xf7ff4617
    1bb8:	movwcs	lr, #2626	; 0xa42
    1bbc:	cfsh32cs	mvfx5, mvfx0, #-13
    1bc0:	adcshi	pc, r6, r0, asr #32
    1bc4:	blvc	fec3d248 <_IO_stdin_used@@Base+0xfec3a3b8>
    1bc8:	ldrbtmi	r4, [fp], #-3047	; 0xfffff419
    1bcc:			; <UNDEFINED> instruction: 0xb14b689b
    1bd0:	bcc	fe43d3f0 <_IO_stdin_used@@Base+0xfe43a560>
    1bd4:	blvs	ff9bd6bc <_IO_stdin_used@@Base+0xff9ba82c>
    1bd8:	blvs	ff1fd6b0 <_IO_stdin_used@@Base+0xff1fa820>
    1bdc:	blx	43d7a8 <_IO_stdin_used@@Base+0x43a918>
    1be0:	svcge	0x002df53f
    1be4:	ldrbtmi	r4, [fp], #-3041	; 0xfffff41f
    1be8:	ldrdlt	r6, [fp, #-139]	; 0xffffff75
    1bec:	bcc	fe43d40c <_IO_stdin_used@@Base+0xfe43a57c>
    1bf0:	blvs	ff9bd6d8 <_IO_stdin_used@@Base+0xff9ba848>
    1bf4:	blvs	ff1fd6cc <_IO_stdin_used@@Base+0xff1fa83c>
    1bf8:	blx	43d7c4 <_IO_stdin_used@@Base+0x43a934>
    1bfc:	svcge	0x001ff73f
    1c00:	tstlt	r3, r0, lsl fp
    1c04:			; <UNDEFINED> instruction: 0xf7ff4618
    1c08:			; <UNDEFINED> instruction: 0xf1b9e9f6
    1c0c:	vrecps.f32	d0, d0, d30
    1c10:	movwcs	r8, #281	; 0x119
    1c14:	tstls	r0, #20, 6	; 0x50000000
    1c18:	blcs	28858 <_IO_stdin_used@@Base+0x259c8>
    1c1c:	subshi	pc, r5, #64, 6
    1c20:			; <UNDEFINED> instruction: 0xf04f9b10
    1c24:	bls	50402c <_IO_stdin_used@@Base+0x50119c>
    1c28:	bcs	15774 <_IO_stdin_used@@Base+0x128e4>
    1c2c:	strtmi	fp, [r3], -r8, lsl #30
    1c30:	ldrdhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1c34:			; <UNDEFINED> instruction: 0x469a447e
    1c38:	ldrbtmi	r4, [fp], #-3022	; 0xfffff432
    1c3c:	blge	9668c0 <_IO_stdin_used@@Base+0x963a30>
    1c40:	ldmibvs	r3!, {r0, r2, r3, r4, r8, r9, ip, pc}
    1c44:			; <UNDEFINED> instruction: 0xf0002b00
    1c48:	ldmdals	r7, {r0, r1, r2, r6, r7, pc}
    1c4c:	ldrbmi	r2, [r1], -r0, lsl #6
    1c50:	bl	134c0 <_IO_stdin_used@@Base+0x10630>
    1c54:	movwls	r1, #73	; 0x49
    1c58:	b	3bfc5c <_IO_stdin_used@@Base+0x3bcdcc>
    1c5c:			; <UNDEFINED> instruction: 0xf0402800
    1c60:	blmi	ff161fe0 <_IO_stdin_used@@Base+0xff15f150>
    1c64:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1c68:			; <UNDEFINED> instruction: 0xf0402a00
    1c6c:			; <UNDEFINED> instruction: 0xf8d3838a
    1c70:			; <UNDEFINED> instruction: 0x462e8010
    1c74:	svceq	0x0000f1b8
    1c78:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    1c7c:	stcge	8, cr9, [r8, #-60]!	; 0xffffffc4
    1c80:	bmi	fef8a088 <_IO_stdin_used@@Base+0xfef871f8>
    1c84:	cdp	0, 0, cr6, cr8, cr9, {1}
    1c88:	andvs	fp, r1, r0, lsl sl
    1c8c:	stmdbls	r5, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
    1c90:	rscsge	pc, r0, #14614528	; 0xdf0000
    1c94:	blt	43d504 <_IO_stdin_used@@Base+0x43a674>
    1c98:	ldrbtmi	r5, [sl], #2186	; 0x88a
    1c9c:			; <UNDEFINED> instruction: 0xf8cd58cf
    1ca0:	strmi	r9, [r1], r4, asr #32
    1ca4:			; <UNDEFINED> instruction: 0x970f4690
    1ca8:	ldrbmi	lr, [r9], -r6, lsr #32
    1cac:			; <UNDEFINED> instruction: 0xf7ff2000
    1cb0:	strmi	lr, [r1], -r0, asr #19
    1cb4:			; <UNDEFINED> instruction: 0xf0402f00
    1cb8:	blmi	fece1fac <_IO_stdin_used@@Base+0xfecdf11c>
    1cbc:			; <UNDEFINED> instruction: 0x4622447b
    1cc0:	strls	r2, [r0], -r1
    1cc4:	b	1a3fcc8 <_IO_stdin_used@@Base+0x1a3ce38>
    1cc8:	ldrdeq	pc, [r0], -r8
    1ccc:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cd0:	andcs	r9, sl, #15360	; 0x3c00
    1cd4:	strtmi	r4, [r8], -r9, asr #12
    1cd8:			; <UNDEFINED> instruction: 0xf7ff681b
    1cdc:	stmdacs	r0, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    1ce0:	orrhi	pc, r5, #192, 4
    1ce4:	stmdavc	r3, {r3, r5, fp, sp, lr}
    1ce8:			; <UNDEFINED> instruction: 0xf0002b0a
    1cec:			; <UNDEFINED> instruction: 0xf7ff8384
    1cf0:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1cf4:	mrcge	6, 3, APSR_nzcv, cr1, cr15, {5}
    1cf8:	andcs	r9, r5, #10240	; 0x2800
    1cfc:	ldrdvc	pc, [r4], -sl
    1d00:	bicsle	r2, r2, pc, lsl #22
    1d04:	andcs	r4, r0, r1, lsr #19
    1d08:			; <UNDEFINED> instruction: 0xf7ff4479
    1d0c:			; <UNDEFINED> instruction: 0x4601e992
    1d10:			; <UNDEFINED> instruction: 0xf0402f00
    1d14:	blmi	fe7a2374 <_IO_stdin_used@@Base+0xfe79f4e4>
    1d18:			; <UNDEFINED> instruction: 0xe7d0447b
    1d1c:	rscseq	r9, r1, r8, lsl #16
    1d20:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d24:	stmdacs	r0, {r3, ip, pc}
    1d28:	strbhi	pc, [r0], #-0	; <UNPREDICTABLE>
    1d2c:	ldr	r0, [r2, #118]!	; 0x76
    1d30:	ldmibmi	r8, {r3, r5, r9, sl, fp, sp, pc}
    1d34:	andeq	pc, r2, r8, lsl #2
    1d38:	movwcs	r2, #512	; 0x200
    1d3c:	stmib	r6, {r0, r3, r4, r5, r6, sl, lr}^
    1d40:	ldrtmi	r2, [r2], -r0, lsl #6
    1d44:	b	5bfd48 <_IO_stdin_used@@Base+0x5bceb8>
    1d48:	strmi	r2, [r0], r1, lsl #16
    1d4c:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
    1d50:	movwcs	lr, #2518	; 0x9d6
    1d54:	stmib	sp, {r1, sp}^
    1d58:			; <UNDEFINED> instruction: 0xf7ff2314
    1d5c:	vmla.f16	s28, s15, s4
    1d60:	stmdacs	r0, {r4, r7, r9, fp}
    1d64:	blls	ff9fd84c <_IO_stdin_used@@Base+0xff9fa9bc>
    1d68:	ldrhi	pc, [r7], #-832	; 0xfffffcc0
    1d6c:	ldrbmi	r4, [r1], -sl, lsl #17
    1d70:			; <UNDEFINED> instruction: 0xf7ff4478
    1d74:	strmi	lr, [r2], r4, ror #20
    1d78:			; <UNDEFINED> instruction: 0xf0002800
    1d7c:	stmibmi	r7, {r5, r6, r7, r8, r9, pc}
    1d80:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    1d84:	b	d3fd88 <_IO_stdin_used@@Base+0xd3cef8>
    1d88:	ldrbmi	r4, [sl], -r5, lsl #19
    1d8c:			; <UNDEFINED> instruction: 0x46064479
    1d90:			; <UNDEFINED> instruction: 0xf7ff4650
    1d94:	andcc	lr, r1, r4, lsr #18
    1d98:	subshi	pc, pc, #0
    1d9c:			; <UNDEFINED> instruction: 0xf7ff4650
    1da0:			; <UNDEFINED> instruction: 0x4631ea16
    1da4:			; <UNDEFINED> instruction: 0xf7ff2001
    1da8:	tstcs	r0, r4, lsr #20
    1dac:			; <UNDEFINED> instruction: 0xf7ff4658
    1db0:	ldmib	sp, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    1db4:	mrc	1, 5, r0, cr0, cr4, {0}
    1db8:			; <UNDEFINED> instruction: 0xf0018b40
    1dbc:	mcrr	8, 0, pc, r1, cr13	; <UNPREDICTABLE>
    1dc0:	vdup.32	d7, r0
    1dc4:	vadd.f64	d7, d8, d9
    1dc8:	vcmp.f64	d7, #0.0
    1dcc:	vsqrt.f64	d23, d0
    1dd0:			; <UNDEFINED> instruction: 0xf57ffa10
    1dd4:			; <UNDEFINED> instruction: 0xe6f5aef9
    1dd8:	movwcs	lr, #10712	; 0x29d8
    1ddc:			; <UNDEFINED> instruction: 0xf0404313
    1de0:	ldmdbls	r1, {r2, r5, r7, r8, pc}
    1de4:	stmdbcs	pc, {r1, r3, r4, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    1de8:			; <UNDEFINED> instruction: 0xf8536a72
    1dec:			; <UNDEFINED> instruction: 0xf8d80029
    1df0:			; <UNDEFINED> instruction: 0xf0403004
    1df4:	blcs	3a2400 <_IO_stdin_used@@Base+0x39f570>
    1df8:	cmnhi	lr, r0, asr #6	; <UNPREDICTABLE>
    1dfc:	blcs	28a54 <_IO_stdin_used@@Base+0x25bc4>
    1e00:	subshi	pc, r7, #0
    1e04:			; <UNDEFINED> instruction: 0xf0002a00
    1e08:	ldmdbls	r0, {r1, r2, r7, r9, pc}
    1e0c:			; <UNDEFINED> instruction: 0xf7ff220f
    1e10:	blx	fec3c4c8 <_IO_stdin_used@@Base+0xfec39638>
    1e14:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    1e18:			; <UNDEFINED> instruction: 0xf47f2800
    1e1c:	blls	3adaac <_IO_stdin_used@@Base+0x3aac1c>
    1e20:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1e24:	ldmdaeq	r0!, {r3, r8, ip, sp, lr, pc}^
    1e28:			; <UNDEFINED> instruction: 0xf47f454b
    1e2c:	str	sl, [r6], -sl, lsl #30
    1e30:	strb	r9, [r4, -r0, lsr #22]
    1e34:			; <UNDEFINED> instruction: 0xf0004628
    1e38:	blls	38116c <_IO_stdin_used@@Base+0x37e2dc>
    1e3c:			; <UNDEFINED> instruction: 0xf43f4283
    1e40:	ldrb	sl, [ip, #3676]!	; 0xe5c
    1e44:			; <UNDEFINED> instruction: 0xae284a57
    1e48:	tstcs	r1, fp, lsr #12
    1e4c:			; <UNDEFINED> instruction: 0x4630447a
    1e50:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e54:	vmlal.s8	q9, d0, d0
    1e58:	ldmdbmi	r3, {r0, r1, r2, r3, r5, r8, r9, pc}^
    1e5c:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
    1e60:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e64:	ldmdavs	r0!, {r7, r9, sl, lr}
    1e68:	svceq	0x0000f1b8
    1e6c:	teqhi	r7, #0	; <UNPREDICTABLE>
    1e70:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e74:			; <UNDEFINED> instruction: 0xf7ff2080
    1e78:			; <UNDEFINED> instruction: 0x4681e936
    1e7c:			; <UNDEFINED> instruction: 0xf0002800
    1e80:	strcs	r8, [r0], r1, ror #3
    1e84:	adds	r4, r9, pc, asr #12
	...
    1e90:	ldrdeq	r2, [r1], -ip
    1e94:	andeq	r0, r0, r4, lsr #2
    1e98:	andeq	r2, r1, r0, lsr #26
    1e9c:	andeq	r2, r0, sl, ror #4
    1ea0:	andeq	r2, r0, sl, asr #2
    1ea4:	andeq	r2, r1, r8, lsr #23
    1ea8:	andeq	r2, r0, sl, lsr #4
    1eac:	andeq	r0, r0, r4, asr #2
    1eb0:	andeq	r2, r0, lr, asr #5
    1eb4:	andeq	r2, r0, r4, asr #5
    1eb8:	andeq	r2, r0, r2, lsr #4
    1ebc:	andeq	r0, r0, ip, asr #2
    1ec0:	muleq	r1, r2, sp
    1ec4:	andeq	r2, r0, r0, asr #1
    1ec8:	andeq	r2, r1, r0, ror sp
    1ecc:	andeq	r2, r1, r4, ror #26
    1ed0:	andeq	r0, r0, ip, lsr #2
    1ed4:	muleq	r0, r6, r0
    1ed8:	andeq	r2, r0, r2, ror r0
    1edc:	andeq	r2, r1, ip, lsl #26
    1ee0:	andeq	r2, r1, r0, lsl #26
    1ee4:	ldrdeq	r2, [r1], -r4
    1ee8:	andeq	r2, r0, r2
    1eec:	andeq	r2, r1, r0, ror ip
    1ef0:	strdeq	r2, [r1], -r0
    1ef4:	andeq	r2, r1, r8, lsr ip
    1ef8:	andeq	r2, r1, ip, lsr #24
    1efc:	andeq	r2, r1, r0, lsr #24
    1f00:	andeq	r1, r0, r4, ror pc
    1f04:	andeq	r0, r0, r8, lsr #2
    1f08:	andeq	r1, r0, r0, lsl #30
    1f0c:	andeq	r1, r0, sl, ror #29
    1f10:	andeq	r2, r1, r4, ror #22
    1f14:	andeq	r2, r1, lr, lsr #22
    1f18:	muleq	r0, r8, lr
    1f1c:	andeq	r1, r0, ip, ror #29
    1f20:	andeq	r2, r1, lr, ror sl
    1f24:	andeq	r2, r1, r0, ror #20
    1f28:	andeq	r1, r0, sl, asr #28
    1f2c:	andeq	r2, r1, r2, asr r9
    1f30:	andeq	r2, r1, r6, lsr r9
    1f34:	andeq	r2, r1, r0, lsr r9
    1f38:	andeq	r1, r0, r0, lsr pc
    1f3c:	andeq	r1, r0, ip, lsr #24
    1f40:	andeq	r1, r0, ip, lsr #27
    1f44:	andeq	r1, r0, r8, lsr #27
    1f48:	muleq	r0, sl, sp
    1f4c:	andeq	r1, r0, r0, lsl #30
    1f50:	andeq	r2, r1, r6, lsr #16
    1f54:	andeq	r2, r1, r4, lsl #16
    1f58:	muleq	r1, r4, r7
    1f5c:	ldrdeq	r1, [r0], -r0
    1f60:	andeq	r1, r0, r4, lsl fp
    1f64:	muleq	r0, r2, fp
    1f68:	andeq	r2, r1, lr, asr #12
    1f6c:	andeq	r2, r1, r2, lsr r6
    1f70:	andeq	r2, r1, r4, ror #11
    1f74:	andeq	r1, r0, sl, lsr #23
    1f78:			; <UNDEFINED> instruction: 0x000125b4
    1f7c:	andeq	r0, r0, ip, lsr r1
    1f80:	andeq	r0, r0, r4, lsr r1
    1f84:	andeq	r2, r1, lr, ror r5
    1f88:	muleq	r0, r0, r7
    1f8c:	andeq	r1, r0, r8, lsl #22
    1f90:	andeq	r1, r0, r4, lsr r7
    1f94:			; <UNDEFINED> instruction: 0x000019b4
    1f98:	strdeq	r1, [r0], -r0
    1f9c:	andeq	r1, r0, r2, lsl sl
    1fa0:	andeq	r1, r0, ip, lsl #20
    1fa4:	andeq	r1, r0, ip, asr r9
    1fa8:	andeq	r1, r0, r6, lsl #17
    1fac:			; <UNDEFINED> instruction: 0xf7ff4640
    1fb0:	mcrrne	8, 14, lr, r3, cr14
    1fb4:	ldmdble	r7, {r0, r8, r9, fp, sp}
    1fb8:	bleq	7ffdc <_IO_stdin_used@@Base+0x7d14c>
    1fbc:	movweq	lr, #27401	; 0x6b09
    1fc0:	addsmi	r4, pc, #186646528	; 0xb200000
    1fc4:	ldrshteq	sp, [r6], #-18	; 0xffffffee
    1fc8:	ldrtmi	r4, [r1], -r8, asr #12
    1fcc:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fd0:			; <UNDEFINED> instruction: 0xf0002800
    1fd4:	bl	22920 <_IO_stdin_used@@Base+0x1fa90>
    1fd8:	strmi	r0, [r1], sl, lsl #14
    1fdc:			; <UNDEFINED> instruction: 0xf7ff4640
    1fe0:	mcrrne	8, 13, lr, r3, cr6
    1fe4:	stmiale	r7!, {r0, r8, r9, fp, sp}^
    1fe8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1fec:			; <UNDEFINED> instruction: 0xf899703b
    1ff0:	blcs	dff8 <_IO_stdin_used@@Base+0xb168>
    1ff4:	sbcshi	pc, ip, r0
    1ff8:	strbmi	r2, [r8], -pc, lsr #2
    1ffc:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2000:	beq	7e408 <_IO_stdin_used@@Base+0x7b578>
    2004:	eorscs	fp, pc, #184, 2	; 0x2e
    2008:	ldrbmi	r4, [r0], -r1, lsr #12
    200c:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2010:			; <UNDEFINED> instruction: 0xf47f2800
    2014:	uasxmi	sl, r0, r7
    2018:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    201c:	stmdacs	r0, {r4, ip, pc}
    2020:	eorhi	pc, sl, #0
    2024:	movwcs	r4, #5696	; 0x1640
    2028:			; <UNDEFINED> instruction: 0xf7ff9314
    202c:			; <UNDEFINED> instruction: 0x4648e8d0
    2030:	svc	0x00e0f7fe
    2034:			; <UNDEFINED> instruction: 0x46cae5f0
    2038:	ldmdavs	r8, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    203c:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2040:			; <UNDEFINED> instruction: 0xf8dfe4fd
    2044:	ldrbtmi	r3, [fp], #-1416	; 0xfffffa78
    2048:	blls	3bb934 <_IO_stdin_used@@Base+0x3b8aa4>
    204c:	cmple	r1, r0, lsl #22
    2050:	blx	fece8cbc <_IO_stdin_used@@Base+0xfece5e2c>
    2054:	ldmdbeq	pc!, {r0, r1, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2058:	cmplt	sp, #1600	; 0x640
    205c:	ldrbvs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2060:	ldrdhi	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2064:	sxtahmi	r4, r2, lr, ror #8
    2068:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    206c:			; <UNDEFINED> instruction: 0xf8dab313
    2070:	strcs	r6, [r0], #-4
    2074:	strcc	lr, [r1], #-2
    2078:	lfmle	f4, 4, [r6, #-660]	; 0xfffffd6c
    207c:	eoreq	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    2080:	stmibeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    2084:	submi	fp, r0, #-2147483647	; 0x80000001
    2088:			; <UNDEFINED> instruction: 0xf7ff2100
    208c:	stmdacs	r0, {r2, r6, fp, sp, lr, pc}
    2090:			; <UNDEFINED> instruction: 0xf7ffdaf1
    2094:	stmdavs	r3, {r2, r5, r6, fp, sp, lr, pc}
    2098:	mvnle	r2, r3, lsl #22
    209c:	adcmi	r3, r5, #1, 26	; 0x40
    20a0:	eorcc	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    20a4:	andcc	pc, r9, r8, asr #16
    20a8:	andcs	sp, r1, r8, ror #25
    20ac:	svc	0x00baf7fe
    20b0:	bicsle	r2, r9, r0, lsl #26
    20b4:			; <UNDEFINED> instruction: 0xf7fe981b
    20b8:	stmdals	r8, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    20bc:	svc	0x009af7fe
    20c0:			; <UNDEFINED> instruction: 0xf7fe9818
    20c4:			; <UNDEFINED> instruction: 0xf7ffef98
    20c8:			; <UNDEFINED> instruction: 0xf47fba75
    20cc:			; <UNDEFINED> instruction: 0xf04facb8
    20d0:	strb	r3, [r6, #2559]	; 0x9ff
    20d4:	bls	728d14 <_IO_stdin_used@@Base+0x725e84>
    20d8:	movwcs	r1, #7773	; 0x1e5d
    20dc:	cdpne	0, 5, cr4, cr15, cr11, {5}
    20e0:	bne	fe7d2dd4 <_IO_stdin_used@@Base+0xfe7cff44>
    20e4:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    20e8:			; <UNDEFINED> instruction: 0xf8dfe7b6
    20ec:	bl	107494 <_IO_stdin_used@@Base+0x104604>
    20f0:	ldrbtmi	r0, [r9], #-779	; 0xfffffcf5
    20f4:	blt	fef000f8 <_IO_stdin_used@@Base+0xfeefd268>
    20f8:	ldmdbcs	pc!, {r0, r4, r8, fp, ip, pc}	; <UNPREDICTABLE>
    20fc:	rschi	pc, r5, r0, asr #32
    2100:	vqrdmlah.s<illegal width 8>	d18, d0, d30
    2104:	blls	522494 <_IO_stdin_used@@Base+0x51f604>
    2108:			; <UNDEFINED> instruction: 0xf0002b00
    210c:	bcs	224c0 <_IO_stdin_used@@Base+0x1f630>
    2110:	orrhi	pc, pc, r0
    2114:	eorscs	r9, pc, #16, 18	; 0x40000
    2118:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    211c:			; <UNDEFINED> instruction: 0xf080fab0
    2120:	stmdacs	r0, {r6, r8, fp}
    2124:	cfldrsge	mvf15, [sp, #508]	; 0x1fc
    2128:	svcls	0x001de679
    212c:	bls	7d39e0 <_IO_stdin_used@@Base+0x7d0b50>
    2130:	ldrtmi	r2, [r8], -r1, lsl #2
    2134:	svc	0x00d0f7fe
    2138:			; <UNDEFINED> instruction: 0xf6ff2800
    213c:	bls	86db04 <_IO_stdin_used@@Base+0x86ac74>
    2140:	ldmdavs	r9!, {r0, r1, sp}
    2144:	stm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2148:	blle	b0c150 <_IO_stdin_used@@Base+0xb092c0>
    214c:	ldmib	r8, {r0, r5, r8, r9, sl, fp, ip, pc}^
    2150:	ldmib	r7, {r1, r8}^
    2154:	addsmi	r2, r9, #0, 6
    2158:	addsmi	fp, r0, #8, 30
    215c:	ldmib	r8, {r3, r8, ip, lr, pc}^
    2160:	ldmib	r7, {r1, r3, r4, r8}^
    2164:	addsmi	r2, r9, #24, 6	; 0x60000000
    2168:	addsmi	fp, r0, #8, 30
    216c:	orrhi	pc, sl, r0
    2170:			; <UNDEFINED> instruction: 0xf8539b1a
    2174:			; <UNDEFINED> instruction: 0xf7fe0029
    2178:	mcrrne	15, 14, lr, r2, cr6
    217c:	eorls	r9, r3, #34	; 0x22
    2180:			; <UNDEFINED> instruction: 0xf7fe4610
    2184:	bls	77e04c <_IO_stdin_used@@Base+0x77b1bc>
    2188:	ldmdavs	r0, {r0, r1, r2, r9, sl, lr}
    218c:	bls	8ee6b0 <_IO_stdin_used@@Base+0x8eb820>
    2190:			; <UNDEFINED> instruction: 0xf7fe4639
    2194:	blls	8bdfc4 <_IO_stdin_used@@Base+0x8bb134>
    2198:			; <UNDEFINED> instruction: 0x46024298
    219c:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    21a0:			; <UNDEFINED> instruction: 0xf7fe4638
    21a4:	blls	77de4c <_IO_stdin_used@@Base+0x77afbc>
    21a8:			; <UNDEFINED> instruction: 0xf7fe6818
    21ac:	ldrt	lr, [r6], -r4, lsr #30
    21b0:	tstls	r0, #64, 12	; 0x4000000
    21b4:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21b8:			; <UNDEFINED> instruction: 0xf7fe4648
    21bc:			; <UNDEFINED> instruction: 0xf8dfef1c
    21c0:	blls	40b228 <_IO_stdin_used@@Base+0x408398>
    21c4:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    21c8:	stmdbcs	r0, {r2, r4, r8, ip, pc}
    21cc:	msrhi	SPSR_, r0, asr #32
    21d0:	str	r9, [r1, #-272]!	; 0xfffffef0
    21d4:	svc	0x00c2f7fe
    21d8:	stmdacs	r3, {fp, sp, lr}
    21dc:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    21e0:	blls	428638 <_IO_stdin_used@@Base+0x4257a8>
    21e4:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, fp, lr}
    21e8:	strtmi	fp, [r3], -r8, lsl #30
    21ec:	blls	166e30 <_IO_stdin_used@@Base+0x163fa0>
    21f0:	ldmdavs	r5, {r1, r3, r4, r7, fp, ip, lr}
    21f4:	svc	0x0082f7fe
    21f8:	strdcs	r4, [r1, -r9]
    21fc:	ldrbtmi	r9, [sl], #-2831	; 0xfffff4f1
    2200:	andls	r9, r1, r0, lsl #12
    2204:			; <UNDEFINED> instruction: 0xf7fe4628
    2208:	ldr	lr, [r8], #-4060	; 0xfffff024
    220c:	tstcs	r4, ip, lsl #16
    2210:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    2214:	stmdacs	r0, {r1, r2, r3, r4, ip, pc}
    2218:	blge	16ff41c <_IO_stdin_used@@Base+0x16fc58c>
    221c:	ldrbtmi	r4, [r8], #-2289	; 0xfffff70f
    2220:	svc	0x003cf7fe
    2224:			; <UNDEFINED> instruction: 0xf7fe2001
    2228:	ldrmi	lr, [r8], -r8, lsl #31
    222c:	blx	ff43e234 <_IO_stdin_used@@Base+0xff43b3a4>
    2230:			; <UNDEFINED> instruction: 0xf7ff900d
    2234:	stmdals	lr, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, pc}
    2238:	svc	0x0054f7fe
    223c:	stmdacs	r0, {r3, r4, ip, pc}
    2240:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    2244:			; <UNDEFINED> instruction: 0xf7fe2001
    2248:			; <UNDEFINED> instruction: 0xf8d8ef78
    224c:			; <UNDEFINED> instruction: 0xf7fe0000
    2250:	ldmdals	r8, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    2254:	mcr	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2258:	stmiami	r3!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    225c:			; <UNDEFINED> instruction: 0xf7fe4478
    2260:	ldr	lr, [fp, #3870]	; 0xf1e
    2264:			; <UNDEFINED> instruction: 0xf7fe0158
    2268:	andsls	lr, r7, lr, lsr pc
    226c:	sbcsle	r2, r5, r0, lsl #16
    2270:	blcs	1cc04 <_IO_stdin_used@@Base+0x19d74>
    2274:	svclt	0x000c9b0e
    2278:	stmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    227c:	stmdbeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2280:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    2284:	ldflsd	f0, [r7, #-160]	; 0xffffff60
    2288:	svcls	0x001a2400
    228c:	ssatmi	r4, #9, sl, lsl #13
    2290:			; <UNDEFINED> instruction: 0x464a6839
    2294:	ldrtmi	r4, [lr], -r8, lsr #12
    2298:	svc	0x00c2f7fe
    229c:	stmdacs	r0, {r2, r8, r9, sl, ip, sp}
    22a0:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    22a4:	strcc	r3, [r0, #-1025]!	; 0xfffffbff
    22a8:	mvnsle	r4, r2, lsr #11
    22ac:			; <UNDEFINED> instruction: 0xf7ff9018
    22b0:			; <UNDEFINED> instruction: 0xb32abac8
    22b4:	strtmi	r2, [r1], -pc, lsl #4
    22b8:	svc	0x0056f7fe
    22bc:			; <UNDEFINED> instruction: 0xf080fab0
    22c0:	stmdacs	r0, {r6, r8, fp}
    22c4:	cfstrdge	mvd15, [sp], {127}	; 0x7f
    22c8:	blls	53b974 <_IO_stdin_used@@Base+0x538ae4>
    22cc:			; <UNDEFINED> instruction: 0x4621bb73
    22d0:			; <UNDEFINED> instruction: 0xf7feb37a
    22d4:	blx	fec3de54 <_IO_stdin_used@@Base+0xfec3afc4>
    22d8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    22dc:			; <UNDEFINED> instruction: 0xf47f2800
    22e0:	ldr	sl, [ip, #3264]	; 0xcc0
    22e4:			; <UNDEFINED> instruction: 0xf0002a00
    22e8:	eorscs	r8, pc, #153	; 0x99
    22ec:			; <UNDEFINED> instruction: 0xf7fe4621
    22f0:	blx	fec3dfe8 <_IO_stdin_used@@Base+0xfec3b158>
    22f4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    22f8:			; <UNDEFINED> instruction: 0xf47f2800
    22fc:	str	sl, [lr, #3250]	; 0xcb2
    2300:	strtmi	r2, [r1], -pc, lsl #4
    2304:	svc	0x00b8f7fe
    2308:			; <UNDEFINED> instruction: 0xf080fab0
    230c:	stmdacs	r0, {r6, r8, fp}
    2310:	cfstrsge	mvf15, [r7], #508	; 0x1fc
    2314:	ldmdbls	r0, {r0, r1, r7, r8, sl, sp, lr, pc}
    2318:			; <UNDEFINED> instruction: 0xf7fe220f
    231c:	blx	fec3e1dc <_IO_stdin_used@@Base+0xfec3b34c>
    2320:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    2324:			; <UNDEFINED> instruction: 0xf47f2800
    2328:	ldrb	sl, [r8, #-3228]!	; 0xfffff364
    232c:	bcs	28774 <_IO_stdin_used@@Base+0x258e4>
    2330:			; <UNDEFINED> instruction: 0xf7fed1cf
    2334:	blx	fec3dc3c <_IO_stdin_used@@Base+0xfec3adac>
    2338:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    233c:			; <UNDEFINED> instruction: 0xf47f2800
    2340:	strb	sl, [ip, #-3216]!	; 0xfffff370
    2344:	andcs	r9, r5, #320	; 0x140
    2348:	andcs	r4, r0, r4, lsr #23
    234c:	stmiapl	fp!, {r0, r1, r2, r5, r7, r8, fp, lr}^
    2350:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    2354:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2358:	blls	428bb0 <_IO_stdin_used@@Base+0x425d20>
    235c:	svclt	0x00082a00
    2360:	strmi	r4, [r2], -r3, lsr #12
    2364:	svceq	0x0000f1b8
    2368:	stmibmi	r1!, {r4, r6, r8, ip, lr, pc}
    236c:	stmdals	sl, {r0, r3, r4, r5, r6, sl, lr}
    2370:	mrscs	r9, (UNDEF: 17)
    2374:	andvs	lr, r1, sp, asr #19
    2378:			; <UNDEFINED> instruction: 0xf7fe4628
    237c:			; <UNDEFINED> instruction: 0xf7ffef22
    2380:	strtmi	fp, [r8], -lr, asr #22
    2384:	svc	0x0028f7fe
    2388:	bls	1a9008 <_IO_stdin_used@@Base+0x1a6178>
    238c:	strmi	r2, [r6], -r0, lsl #16
    2390:	eoreq	pc, r2, r3, asr #16
    2394:	ldmdals	lr, {r2, r3, r4, r6, r8, r9, fp, ip, lr, pc}
    2398:	stmdbls	r6, {r8, r9, sp}
    239c:			; <UNDEFINED> instruction: 0xf850e004
    23a0:	addsmi	r2, r6, #35	; 0x23
    23a4:	movwcc	sp, #4149	; 0x1035
    23a8:	mvnsle	r4, fp, lsl #5
    23ac:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
    23b0:	blcs	1c824 <_IO_stdin_used@@Base+0x19994>
    23b4:	blge	6ff4b8 <_IO_stdin_used@@Base+0x6fc628>
    23b8:	blls	6bb540 <_IO_stdin_used@@Base+0x6b86b0>
    23bc:			; <UNDEFINED> instruction: 0xf8534639
    23c0:			; <UNDEFINED> instruction: 0xf7fe0029
    23c4:	strmi	lr, [r3], -sl, lsr #28
    23c8:			; <UNDEFINED> instruction: 0x461f4638
    23cc:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    23d0:	ldmdavs	r8, {r0, r2, r3, r4, r8, r9, fp, ip, pc}
    23d4:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    23d8:			; <UNDEFINED> instruction: 0xf43f2f00
    23dc:	ldr	sl, [lr, #-3138]	; 0xfffff3be
    23e0:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    23e4:	blcs	1c858 <_IO_stdin_used@@Base+0x199c8>
    23e8:	blge	a7f4ec <_IO_stdin_used@@Base+0xa7c65c>
    23ec:	mrc	6, 0, lr, cr8, cr8, {7}
    23f0:			; <UNDEFINED> instruction: 0xf7ffba10
    23f4:	vnmls.f64	d11, d8, d20
    23f8:			; <UNDEFINED> instruction: 0xf7feba10
    23fc:			; <UNDEFINED> instruction: 0xf7ffedfc
    2400:	blls	331080 <_IO_stdin_used@@Base+0x32e1f0>
    2404:	tstls	ip, #1677721600	; 0x64000000
    2408:	bllt	98040c <_IO_stdin_used@@Base+0x97d57c>
    240c:	ldrbtmi	r4, [r9], #-2427	; 0xfffff685
    2410:	bls	1bc2cc <_IO_stdin_used@@Base+0x1b943c>
    2414:			; <UNDEFINED> instruction: 0xf6ff4293
    2418:	bfi	sl, r2, (invalid: 22:7)
    241c:			; <UNDEFINED> instruction: 0x4621223f
    2420:	svc	0x002af7fe
    2424:			; <UNDEFINED> instruction: 0xf080fab0
    2428:	stmdacs	r0, {r6, r8, fp}
    242c:	cfldrsge	mvf15, [r9], {127}	; 0x7f
    2430:	ldmdbls	r0, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
    2434:			; <UNDEFINED> instruction: 0xf7fe223f
    2438:	blx	fec3e0c0 <_IO_stdin_used@@Base+0xfec3b230>
    243c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    2440:			; <UNDEFINED> instruction: 0xf47f2800
    2444:	strbt	sl, [sl], #3086	; 0xc0e
    2448:	tstls	r7, #14336	; 0x3800
    244c:	ldmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2450:	blmi	18a8c6c <_IO_stdin_used@@Base+0x18a5ddc>
    2454:			; <UNDEFINED> instruction: 0xf8d358d3
    2458:			; <UNDEFINED> instruction: 0xf7fe8000
    245c:	stmdavs	r0, {r7, r9, sl, fp, sp, lr, pc}
    2460:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2464:	tstcs	r1, fp, lsr #12
    2468:	andls	r4, r0, #2097152	; 0x200000
    246c:	strbmi	r4, [r0], -r4, ror #20
    2470:			; <UNDEFINED> instruction: 0xf7fe447a
    2474:	str	lr, [lr, r6, lsr #29]
    2478:			; <UNDEFINED> instruction: 0xf7fe4648
    247c:			; <UNDEFINED> instruction: 0x2001edbc
    2480:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    2484:	ldmdavs	r8, {r0, r2, r3, r4, r8, r9, fp, ip, pc}
    2488:	ldc	7, cr15, [r4, #1016]!	; 0x3f8
    248c:	bllt	ffa80490 <_IO_stdin_used@@Base+0xffa7d600>
    2490:	ldrdlt	r6, [sl, r2]
    2494:			; <UNDEFINED> instruction: 0x46184e51
    2498:	andcs	r4, r5, #1474560	; 0x168000
    249c:	mcrls	6, 0, r4, cr5, cr3, {1}
    24a0:	ldmpl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    24a4:			; <UNDEFINED> instruction: 0xf7fe681e
    24a8:	strtmi	lr, [r3], -r4, asr #27
    24ac:	strls	r2, [r0, #-257]	; 0xfffffeff
    24b0:	ldrtmi	r4, [r0], -r2, lsl #12
    24b4:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    24b8:	tstls	r0, #0, 6
    24bc:	blt	ff0004c0 <_IO_stdin_used@@Base+0xfeffd630>
    24c0:	ldmdavs	r8, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    24c4:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    24c8:	blt	fee804cc <_IO_stdin_used@@Base+0xfee7d63c>
    24cc:			; <UNDEFINED> instruction: 0xf7fe4620
    24d0:			; <UNDEFINED> instruction: 0xf7ffee7e
    24d4:	movwcs	fp, #2740	; 0xab4
    24d8:			; <UNDEFINED> instruction: 0xf7ff9318
    24dc:			; <UNDEFINED> instruction: 0xf7feb9b2
    24e0:	strb	lr, [r9, sl, lsl #27]!
    24e4:	andcs	r4, r5, #72, 18	; 0x120000
    24e8:	ldrbtmi	r2, [r9], #-0
    24ec:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    24f0:			; <UNDEFINED> instruction: 0xf926f000
    24f4:			; <UNDEFINED> instruction: 0xf7ff4635
    24f8:			; <UNDEFINED> instruction: 0x9c05ba84
    24fc:	blmi	dcad18 <_IO_stdin_used@@Base+0xdc7e88>
    2500:	stmdbmi	r2, {sp}^
    2504:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2508:			; <UNDEFINED> instruction: 0xf7fe681c
    250c:	blmi	103db5c <_IO_stdin_used@@Base+0x103accc>
    2510:			; <UNDEFINED> instruction: 0x4602447b
    2514:	strtmi	r2, [r0], -r1, lsl #2
    2518:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    251c:			; <UNDEFINED> instruction: 0x9717e692
    2520:	stmiblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2524:	andcs	r9, r5, #1280	; 0x500
    2528:	ldrtmi	r4, [r8], -ip, lsr #22
    252c:	stmiapl	r3!, {r0, r3, r4, r5, r8, fp, lr}^
    2530:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2534:	ldcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2538:	strmi	r2, [r2], -r0, lsr #6
    253c:	stcls	7, cr14, [r5], {234}	; 0xea
    2540:	blmi	98add4 <_IO_stdin_used@@Base+0x987f44>
    2544:	ldmdami	r4!, {r0, r6, r9, sl, lr}
    2548:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    254c:			; <UNDEFINED> instruction: 0xf7fe681b
    2550:			; <UNDEFINED> instruction: 0x4640edb2
    2554:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    2558:	andcs	r9, r5, #320	; 0x140
    255c:	ldmdals	r7, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
    2560:	stmiapl	fp!, {r1, r2, r3, r5, r8, fp, lr}^
    2564:	strbne	lr, [r4], #-2816	; 0xfffff500
    2568:	andcs	r4, r0, r9, ror r4
    256c:			; <UNDEFINED> instruction: 0xf7fe681d
    2570:	ldmdavs	r3!, {r5, r6, r8, sl, fp, sp, lr, pc}
    2574:	strmi	r2, [r2], -r1, lsl #2
    2578:			; <UNDEFINED> instruction: 0xf7fe4628
    257c:	and	lr, r4, r2, lsr #28
    2580:			; <UNDEFINED> instruction: 0xf1084640
    2584:			; <UNDEFINED> instruction: 0xf7fe0820
    2588:	strbmi	lr, [r4, #-3484]	; 0xfffff264
    258c:	ldmdals	r7, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2590:	ldc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2594:			; <UNDEFINED> instruction: 0xf7fe2001
    2598:	blmi	87dce0 <_IO_stdin_used@@Base+0x87ae50>
    259c:	stmdbmi	r1!, {r1, r3, r4, r7, r9, sp}
    25a0:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
    25a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    25a8:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    25ac:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    25b0:	ldcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    25b4:			; <UNDEFINED> instruction: 0xf7fe2001
    25b8:	ldrtmi	lr, [r0], -r0, asr #27
    25bc:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    25c0:			; <UNDEFINED> instruction: 0xf7fe2001
    25c4:			; <UNDEFINED> instruction: 0xf7feedba
    25c8:	svclt	0x0000ed46
    25cc:	andeq	r1, r0, lr, ror #9
    25d0:			; <UNDEFINED> instruction: 0x000121b4
    25d4:	andeq	r1, r0, sl, ror r4
    25d8:	andeq	r2, r1, r4, asr r0
    25dc:	andeq	r0, r0, ip, lsr #2
    25e0:	andeq	r1, r0, r6, ror #12
    25e4:	andeq	r1, r0, lr, ror r4
    25e8:	andeq	r1, r0, r4, asr #10
    25ec:	strdeq	r1, [r0], -r4
    25f0:	andeq	r1, r0, r0, ror #1
    25f4:	andeq	r1, r1, sl, ror #28
    25f8:	andeq	r1, r1, r6, lsr lr
    25fc:	andeq	r1, r0, r6, lsr #2
    2600:	andeq	r1, r0, r4, lsl #7
    2604:	andeq	r1, r0, ip, lsl r3
    2608:	andeq	r1, r0, r6, lsr #1
    260c:	andeq	r1, r0, sl, asr r1
    2610:	andeq	r1, r0, r4, lsl #3
    2614:	strdeq	r1, [r0], -r8
    2618:	andeq	r1, r0, r6, lsr #4
    261c:	andeq	r1, r0, ip, lsr r1
    2620:	andeq	r1, r0, r6, lsr #6
    2624:	muleq	r0, ip, r1
    2628:	andeq	r1, r0, sl, lsr #3
    262c:	andeq	r1, r0, lr, lsl r1
    2630:	bleq	3e774 <_IO_stdin_used@@Base+0x3b8e4>
    2634:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2638:	strbtmi	fp, [sl], -r2, lsl #24
    263c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2640:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2644:	ldrmi	sl, [sl], #776	; 0x308
    2648:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    264c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2650:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2654:			; <UNDEFINED> instruction: 0xf85a4b06
    2658:	stmdami	r6, {r0, r1, ip, sp}
    265c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2660:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    2664:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2668:	andeq	r1, r1, r8, asr #16
    266c:	andeq	r0, r0, r8, lsl r1
    2670:	andeq	r0, r0, r8, lsr r1
    2674:	andeq	r0, r0, r0, asr #2
    2678:	ldr	r3, [pc, #20]	; 2694 <__assert_fail@plt+0x13ec>
    267c:	ldr	r2, [pc, #20]	; 2698 <__assert_fail@plt+0x13f0>
    2680:	add	r3, pc, r3
    2684:	ldr	r2, [r3, r2]
    2688:	cmp	r2, #0
    268c:	bxeq	lr
    2690:	b	1108 <__gmon_start__@plt>
    2694:	andeq	r1, r1, r8, lsr #16
    2698:	andeq	r0, r0, r0, lsr r1
    269c:	blmi	1d46bc <_IO_stdin_used@@Base+0x1d182c>
    26a0:	bmi	1d3888 <_IO_stdin_used@@Base+0x1d09f8>
    26a4:	addmi	r4, r3, #2063597568	; 0x7b000000
    26a8:	andle	r4, r3, sl, ror r4
    26ac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    26b0:	ldrmi	fp, [r8, -r3, lsl #2]
    26b4:	svclt	0x00004770
    26b8:	andeq	r1, r1, r4, ror fp
    26bc:	andeq	r1, r1, r0, ror fp
    26c0:	andeq	r1, r1, r4, lsl #16
    26c4:	andeq	r0, r0, r0, lsr #2
    26c8:	stmdbmi	r9, {r3, fp, lr}
    26cc:	bmi	2538b4 <_IO_stdin_used@@Base+0x250a24>
    26d0:	bne	2538bc <_IO_stdin_used@@Base+0x250a2c>
    26d4:	svceq	0x00cb447a
    26d8:			; <UNDEFINED> instruction: 0x01a1eb03
    26dc:	andle	r1, r3, r9, asr #32
    26e0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    26e4:	ldrmi	fp, [r8, -r3, lsl #2]
    26e8:	svclt	0x00004770
    26ec:	andeq	r1, r1, r8, asr #22
    26f0:	andeq	r1, r1, r4, asr #22
    26f4:	ldrdeq	r1, [r1], -r8
    26f8:	andeq	r0, r0, r8, asr #2
    26fc:	blmi	2afb24 <_IO_stdin_used@@Base+0x2acc94>
    2700:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2704:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2708:	blmi	270cbc <_IO_stdin_used@@Base+0x26de2c>
    270c:	ldrdlt	r5, [r3, -r3]!
    2710:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2714:			; <UNDEFINED> instruction: 0xf7fe6818
    2718:			; <UNDEFINED> instruction: 0xf7ffec54
    271c:	blmi	1c2620 <_IO_stdin_used@@Base+0x1bf790>
    2720:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2724:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2728:	andeq	r1, r1, r2, lsl fp
    272c:	andeq	r1, r1, r8, lsr #15
    2730:	andeq	r0, r0, ip, lsl r1
    2734:	andeq	r1, r1, lr, ror #17
    2738:	strdeq	r1, [r1], -r2
    273c:	svclt	0x0000e7c4
    2740:	strlt	r4, [r8, #-3101]	; 0xfffff3e3
    2744:	orrslt	r4, r8, #124, 8	; 0x7c000000
    2748:			; <UNDEFINED> instruction: 0x46034d1c
    274c:	tstcs	r1, ip, lsl sl
    2750:	ldrbtmi	r5, [sl], #-2404	; 0xfffff69c
    2754:			; <UNDEFINED> instruction: 0xf7fe6820
    2758:	ldmdbmi	sl, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    275c:	andcs	r2, r0, r5, lsl #4
    2760:	ldrbtmi	r6, [r9], #-2085	; 0xfffff7db
    2764:	stcl	7, cr15, [r4], #-1016	; 0xfffffc08
    2768:	strmi	r2, [r2], -r1, lsl #2
    276c:			; <UNDEFINED> instruction: 0xf7fe4628
    2770:	ldmdbmi	r5, {r3, r5, r8, sl, fp, sp, lr, pc}
    2774:	andcs	r2, r0, r5, lsl #4
    2778:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    277c:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    2780:	strmi	r2, [r2], -r1, lsl #2
    2784:			; <UNDEFINED> instruction: 0xf7fe4628
    2788:	ldmdbmi	r0, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
    278c:	andcs	r2, r0, r5, lsl #4
    2790:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    2794:	mcrr	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    2798:	strmi	r2, [r2], -r1, lsl #2
    279c:			; <UNDEFINED> instruction: 0xf7fe4628
    27a0:	stmdavs	r1!, {r4, r8, sl, fp, sp, lr, pc}
    27a4:			; <UNDEFINED> instruction: 0xf7fe200a
    27a8:	andcs	lr, r1, r0, lsr sp
    27ac:	stcl	7, cr15, [r4], {254}	; 0xfe
    27b0:	stmiapl	r4!, {r1, r8, r9, fp, lr}^
    27b4:	svclt	0x0000e7d1
    27b8:	andeq	r1, r1, r8, ror #14
    27bc:	andeq	r0, r0, ip, lsr #2
    27c0:	andeq	r1, r0, sl, lsl r1
    27c4:	andeq	r0, r0, lr, asr #15
    27c8:	andeq	r0, r0, r8, lsr r8
    27cc:	ldrdeq	r0, [r0], -r8
    27d0:	adclt	fp, ip, r0, lsl r5
    27d4:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    27d8:			; <UNDEFINED> instruction: 0xf8dfac1e
    27dc:	teqcs	r2, #92	; 0x5c
    27e0:	ldmdbmi	r6, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    27e4:	ldrbtmi	r4, [r9], #-2582	; 0xfffff5ea
    27e8:	smlabteq	r1, sp, r9, lr
    27ec:	andls	r4, r0, #2046820352	; 0x7a000000
    27f0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    27f4:	andcs	r4, r1, #26214400	; 0x1900000
    27f8:			; <UNDEFINED> instruction: 0xf8dc4620
    27fc:			; <UNDEFINED> instruction: 0xf8cdc000
    2800:			; <UNDEFINED> instruction: 0xf04fc0ac
    2804:			; <UNDEFINED> instruction: 0xf7fe0c00
    2808:	bge	13dd38 <_IO_stdin_used@@Base+0x13aea8>
    280c:	andcs	r4, r3, r1, lsr #12
    2810:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2814:	ldmdals	ip, {r4, r6, r8, fp, ip, sp, pc}
    2818:	blmi	1d5048 <_IO_stdin_used@@Base+0x1d21b8>
    281c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2820:	blls	adc890 <_IO_stdin_used@@Base+0xad9a00>
    2824:	qaddle	r4, sl, r3
    2828:	ldclt	0, cr11, [r0, #-176]	; 0xffffff50
    282c:	ldrb	r2, [r3, r0]!
    2830:	ldc	7, cr15, [r0], {254}	; 0xfe
    2834:	andeq	r1, r1, ip, asr #13
    2838:	andeq	r0, r0, r4, lsr #2
    283c:	strdeq	r0, [r0], -r6
    2840:	strdeq	r0, [r0], -r4
    2844:	muleq	r1, r0, r6
    2848:	addlt	fp, r4, r0, lsl r5
    284c:	stmdbge	r2, {r4, r5, sl, fp, lr}
    2850:	andcs	r4, sl, #48, 22	; 0xc000
    2854:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    2858:	ldmdavs	fp, {r2, r9, sl, lr}
    285c:			; <UNDEFINED> instruction: 0xf04f9303
    2860:			; <UNDEFINED> instruction: 0xf7fe0300
    2864:	blls	bd744 <_IO_stdin_used@@Base+0xba8b4>
    2868:	mulls	r1, ip, r2
    286c:	ldmdavc	fp, {r0, r2, r3, r4, ip, lr, pc}
    2870:	blcc	136efe4 <_IO_stdin_used@@Base+0x136c154>
    2874:	ldmdale	r8, {r2, r3, r5, r8, r9, fp, sp}
    2878:			; <UNDEFINED> instruction: 0xf003e8df
    287c:	ldrne	r1, [r7, -sl, lsr #14]
    2880:			; <UNDEFINED> instruction: 0x17171717
    2884:			; <UNDEFINED> instruction: 0x17171717
    2888:			; <UNDEFINED> instruction: 0x17171717
    288c:			; <UNDEFINED> instruction: 0x17171717
    2890:	tstcc	r7, r7, lsl r7
    2894:	ldmdacc	r7, {r0, r1, r2, r4, r8, r9, sl, ip}
    2898:			; <UNDEFINED> instruction: 0x17171717
    289c:			; <UNDEFINED> instruction: 0x1717173d
    28a0:			; <UNDEFINED> instruction: 0x17191717
    28a4:	smlaldne	r1, r1, r7, r7	; <UNPREDICTABLE>
    28a8:			; <UNDEFINED> instruction: 0xf04f0023
    28ac:	bmi	68ecb0 <_IO_stdin_used@@Base+0x68be20>
    28b0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    28b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    28b8:	subsmi	r9, sl, r3, lsl #22
    28bc:	andlt	sp, r4, r6, lsr #2
    28c0:			; <UNDEFINED> instruction: 0xf44fbd10
    28c4:	vbic.i32	q10, #2048	; 0x00000800
    28c8:	blx	c77ba <_IO_stdin_used@@Base+0xc492a>
    28cc:	strb	pc, [lr, r0]!	; <UNPREDICTABLE>
    28d0:	msrmi	SPSR_fx, #1325400064	; 0x4f000000
    28d4:	msreq	CPSR_s, #192, 4
    28d8:			; <UNDEFINED> instruction: 0xf000fb03
    28dc:	vst1.64	{d30}, [pc :128], r7
    28e0:	vsubw.s8	q10, q8, d19
    28e4:	blx	c34f2 <_IO_stdin_used@@Base+0xc0662>
    28e8:	strb	pc, [r0, r0]!	; <UNPREDICTABLE>
    28ec:	msrvs	SPSR_c, #1325400064	; 0x4f000000
    28f0:			; <UNDEFINED> instruction: 0xf000fb03
    28f4:	teqcs	ip, #57409536	; 0x36c0000
    28f8:			; <UNDEFINED> instruction: 0xf000fb03
    28fc:	vst1.64	{d30}, [pc :64], r7
    2900:	vqdmlal.s<illegal width 8>	<illegal reg q10.5>, d0, d2[6]
    2904:	blx	c3532 <_IO_stdin_used@@Base+0xc06a2>
    2908:	ldrb	pc, [r0, r0]	; <UNPREDICTABLE>
    290c:	bl	fe8c090c <_IO_stdin_used@@Base+0xfe8bda7c>
    2910:	andeq	r1, r1, r8, asr r6
    2914:	andeq	r0, r0, r4, lsr #2
    2918:	strdeq	r1, [r1], -sl
    291c:	stcle	8, cr2, [r4], {5}
    2920:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    2924:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    2928:	andcs	r4, r0, r0, ror r7
    292c:	svclt	0x00004770
    2930:	andeq	r1, r1, sl, ror #8
    2934:	tstcs	r1, r3, lsl r8
    2938:	ldrbtmi	fp, [r8], #-1336	; 0xfffffac8
    293c:	blmi	4d598c <_IO_stdin_used@@Base+0x4d2afc>
    2940:	stmdbpl	r4, {r0, r1, r4, r9, fp, lr}
    2944:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2948:			; <UNDEFINED> instruction: 0xf7fe6820
    294c:	ldmdbmi	r1, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    2950:	andcs	r2, r0, r5, lsl #4
    2954:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    2958:	bl	1ac0958 <_IO_stdin_used@@Base+0x1abdac8>
    295c:	strmi	r2, [r2], -r1, lsl #2
    2960:			; <UNDEFINED> instruction: 0xf7fe4628
    2964:	stmdbmi	ip, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
    2968:	andcs	r2, r0, r5, lsl #4
    296c:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    2970:	bl	17c0970 <_IO_stdin_used@@Base+0x17bdae0>
    2974:	strmi	r2, [r2], -r1, lsl #2
    2978:	pop	{r5, r9, sl, lr}
    297c:			; <UNDEFINED> instruction: 0xf7fe4038
    2980:	svclt	0x0000bc1d
    2984:	andeq	r1, r1, r2, ror r5
    2988:	andeq	r0, r0, ip, lsr #2
    298c:	andeq	r0, r0, ip, lsr #21
    2990:			; <UNDEFINED> instruction: 0x00000ab2
    2994:			; <UNDEFINED> instruction: 0x00000abc
    2998:	andeq	r0, r0, r4, ror #21
    299c:	mvnsmi	lr, #737280	; 0xb4000
    29a0:	bmi	795e1c <_IO_stdin_used@@Base+0x792f8c>
    29a4:	blmi	793ba0 <_IO_stdin_used@@Base+0x790d10>
    29a8:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}^
    29ac:	svcmi	0x001db358
    29b0:	cfmulsmi	mvf2, mvf13, mvf0
    29b4:	ldrsbtls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    29b8:			; <UNDEFINED> instruction: 0xf852447f
    29bc:	ldrbtmi	r8, [lr], #-3
    29c0:			; <UNDEFINED> instruction: 0xe01244f9
    29c4:	svclt	0x00142c00
    29c8:			; <UNDEFINED> instruction: 0x4632463a
    29cc:	andcs	r4, r1, r8, lsl r9
    29d0:	strcc	r6, [r8, #-2155]	; 0xfffff795
    29d4:			; <UNDEFINED> instruction: 0xf7fe4479
    29d8:			; <UNDEFINED> instruction: 0xf855ebe0
    29dc:			; <UNDEFINED> instruction: 0xf7fe0c04
    29e0:	strmi	lr, [r4], #-2994	; 0xfffff44e
    29e4:	strcc	r6, [r1], #-2152	; 0xfffff798
    29e8:			; <UNDEFINED> instruction: 0xf7feb178
    29ec:	andcc	lr, r1, ip, lsr #23
    29f0:	ldmdacs	r0, {r5, sl, lr}^
    29f4:			; <UNDEFINED> instruction: 0xf8d8d9e6
    29f8:	andcs	r1, sl, r0
    29fc:	ldc	7, cr15, [r8], {254}	; 0xfe
    2a00:	strbmi	r2, [sl], -r0, lsl #8
    2a04:			; <UNDEFINED> instruction: 0xf852e7e2
    2a08:			; <UNDEFINED> instruction: 0xf8d88003
    2a0c:	andcs	r1, sl, r0
    2a10:	mvnsmi	lr, #12386304	; 0xbd0000
    2a14:	stclt	7, cr15, [sl], {254}	; 0xfe
    2a18:	andeq	r1, r1, r0, ror r7
    2a1c:	andeq	r1, r1, r4, lsl #10
    2a20:	andeq	r0, r0, ip, lsr r1
    2a24:	andeq	r0, r0, r0, lsl #23
    2a28:	andeq	r0, r0, lr, lsl #21
    2a2c:	andeq	r0, r0, ip, lsl #21
    2a30:	andeq	r0, r0, r0, lsl #30
    2a34:	strdlt	fp, [r3], r0
    2a38:	strmi	r4, [lr], -r5, lsl #12
    2a3c:	bl	1c40a3c <_IO_stdin_used@@Base+0x1c3dbac>
    2a40:	svcmi	0x001e782b
    2a44:	stmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    2a48:	andscs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    2a4c:	ldrle	r0, [r9], #-1298	; 0xfffffaee
    2a50:	andle	r2, pc, r3, asr fp	; <UNPREDICTABLE>
    2a54:	ldrbtmi	r4, [ip], #-3098	; 0xfffff3e6
    2a58:	ldmdblt	r8, {r5, r6, fp, sp, lr}
    2a5c:	stmiavs	r0!, {r1, r3, r4, sp, lr, pc}^
    2a60:			; <UNDEFINED> instruction: 0xb1b83408
    2a64:			; <UNDEFINED> instruction: 0xf7fe4629
    2a68:	stmdacs	r0, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    2a6c:	stmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2a70:	ldcllt	0, cr11, [r0, #12]!
    2a74:	blcs	1260c28 <_IO_stdin_used@@Base+0x125dd98>
    2a78:	stmiavc	fp!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    2a7c:	svclt	0x00082b47
    2a80:	strb	r3, [r7, r3, lsl #10]!
    2a84:	andcs	r4, sl, #40, 12	; 0x2800000
    2a88:	andlt	r2, r3, r0, lsl #2
    2a8c:	ldrhtmi	lr, [r0], #141	; 0x8d
    2a90:	blt	fe740a90 <_IO_stdin_used@@Base+0xfe73dc00>
    2a94:	andcs	r4, r5, #11264	; 0x2c00
    2a98:	andcs	r4, r0, fp, lsl #18
    2a9c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    2aa0:			; <UNDEFINED> instruction: 0xf7fe681c
    2aa4:	strtmi	lr, [fp], -r6, asr #21
    2aa8:	strls	r2, [r0], -r1, lsl #2
    2aac:	strtmi	r4, [r0], -r2, lsl #12
    2ab0:	bl	fe1c0ab0 <_IO_stdin_used@@Base+0xfe1bdc20>
    2ab4:			; <UNDEFINED> instruction: 0xf7fe2001
    2ab8:	svclt	0x0000eb40
    2abc:	andeq	r1, r1, r8, ror #8
    2ac0:			; <UNDEFINED> instruction: 0x000116be
    2ac4:	andeq	r0, r0, ip, lsr #2
    2ac8:	andeq	r0, r0, lr, lsr lr
    2acc:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    2ad0:	svclt	0x0000e002
    2ad4:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    2ad8:	b	13effa0 <_IO_stdin_used@@Base+0x13ed110>
    2adc:	b	13c3be8 <_IO_stdin_used@@Base+0x13c0d58>
    2ae0:	b	fe503ff4 <_IO_stdin_used@@Base+0xfe501164>
    2ae4:	svclt	0x00080f05
    2ae8:	svceq	0x0002ea90
    2aec:	b	1532770 <_IO_stdin_used@@Base+0x152f8e0>
    2af0:	b	1545af8 <_IO_stdin_used@@Base+0x1542c68>
    2af4:	b	1fc5b04 <_IO_stdin_used@@Base+0x1fc2c74>
    2af8:	b	1fd9c90 <_IO_stdin_used@@Base+0x1fd6e00>
    2afc:			; <UNDEFINED> instruction: 0xf0005c65
    2b00:	b	13e2e90 <_IO_stdin_used@@Base+0x13e0000>
    2b04:	bl	ff517c5c <_IO_stdin_used@@Base+0xff514dcc>
    2b08:	svclt	0x00b85555
    2b0c:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    2b10:	b	fe013bc8 <_IO_stdin_used@@Base+0xfe010d38>
    2b14:	b	fe043324 <_IO_stdin_used@@Base+0xfe040494>
    2b18:	b	fe08372c <_IO_stdin_used@@Base+0xfe08089c>
    2b1c:	b	fe0c2b24 <_IO_stdin_used@@Base+0xfe0bfc94>
    2b20:	b	fe002f2c <_IO_stdin_used@@Base+0xfe00009c>
    2b24:	b	fe043334 <_IO_stdin_used@@Base+0xfe0404a4>
    2b28:	ldccs	3, cr0, [r6, #-12]!
    2b2c:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    2b30:	svcmi	0x0000f011
    2b34:	tstcc	r1, pc, asr #20
    2b38:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    2b3c:	tstcc	r1, ip, asr #20
    2b40:	submi	sp, r0, #2
    2b44:	cmpeq	r1, r1, ror #22
    2b48:	svcmi	0x0000f013
    2b4c:	movwcc	lr, #14927	; 0x3a4f
    2b50:	tstcc	r3, #76, 20	; 0x4c000
    2b54:	subsmi	sp, r2, #2
    2b58:	movteq	lr, #15203	; 0x3b63
    2b5c:	svceq	0x0005ea94
    2b60:	adchi	pc, r7, r0
    2b64:	streq	pc, [r1], #-420	; 0xfffffe5c
    2b68:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    2b6c:	blx	b97a8 <_IO_stdin_used@@Base+0xb6918>
    2b70:	blx	8c1bb0 <_IO_stdin_used@@Base+0x8bed20>
    2b74:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    2b78:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2b7c:	vpmax.s8	d15, d14, d3
    2b80:	blx	10c8d88 <_IO_stdin_used@@Base+0x10c5ef8>
    2b84:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    2b88:			; <UNDEFINED> instruction: 0xf1a5e00e
    2b8c:			; <UNDEFINED> instruction: 0xf10e0520
    2b90:	bcs	46418 <_IO_stdin_used@@Base+0x43588>
    2b94:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    2b98:			; <UNDEFINED> instruction: 0xf04cbf28
    2b9c:	blx	10c5bac <_IO_stdin_used@@Base+0x10c2d1c>
    2ba0:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    2ba4:	mvnvc	lr, r1, asr fp
    2ba8:	strmi	pc, [r0, #-1]
    2bac:			; <UNDEFINED> instruction: 0xf04fd507
    2bb0:			; <UNDEFINED> instruction: 0xf1dc0e00
    2bb4:	bl	1f85bbc <_IO_stdin_used@@Base+0x1f82d2c>
    2bb8:	bl	1b82bc0 <_IO_stdin_used@@Base+0x1b7fd30>
    2bbc:			; <UNDEFINED> instruction: 0xf5b10101
    2bc0:	tstle	fp, #128, 30	; 0x200
    2bc4:	svcne	0x0000f5b1
    2bc8:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    2bcc:	eorseq	lr, r0, pc, asr sl
    2bd0:			; <UNDEFINED> instruction: 0x0c3cea4f
    2bd4:	streq	pc, [r1], #-260	; 0xfffffefc
    2bd8:	subpl	lr, r4, #323584	; 0x4f000
    2bdc:	svceq	0x0080f512
    2be0:	addshi	pc, sl, r0, lsl #1
    2be4:	svcmi	0x0000f1bc
    2be8:	b	17f2810 <_IO_stdin_used@@Base+0x17ef980>
    2bec:			; <UNDEFINED> instruction: 0xf1500c50
    2bf0:	bl	1042bf8 <_IO_stdin_used@@Base+0x103fd68>
    2bf4:	b	105700c <_IO_stdin_used@@Base+0x105417c>
    2bf8:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    2bfc:	mcrreq	10, 5, lr, ip, cr15
    2c00:	bl	1053108 <_IO_stdin_used@@Base+0x1050278>
    2c04:	stfccs	f0, [r1], {1}
    2c08:			; <UNDEFINED> instruction: 0xf5b1bf28
    2c0c:	rscle	r1, r9, #128, 30	; 0x200
    2c10:	svceq	0x0000f091
    2c14:	strmi	fp, [r1], -r4, lsl #30
    2c18:	blx	fec4ac20 <_IO_stdin_used@@Base+0xfec47d90>
    2c1c:	svclt	0x0008f381
    2c20:			; <UNDEFINED> instruction: 0xf1a33320
    2c24:			; <UNDEFINED> instruction: 0xf1b3030b
    2c28:	ble	3034b0 <_IO_stdin_used@@Base+0x300620>
    2c2c:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    2c30:	ldfeqd	f7, [r4], {2}
    2c34:	andeq	pc, ip, #-2147483600	; 0x80000030
    2c38:			; <UNDEFINED> instruction: 0xf00cfa01
    2c3c:			; <UNDEFINED> instruction: 0xf102fa21
    2c40:			; <UNDEFINED> instruction: 0xf102e00c
    2c44:	svclt	0x00d80214
    2c48:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    2c4c:			; <UNDEFINED> instruction: 0xf102fa01
    2c50:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    2c54:	b	1072bcc <_IO_stdin_used@@Base+0x106fd3c>
    2c58:	addsmi	r0, r0, ip, lsl #2
    2c5c:	svclt	0x00a21ae4
    2c60:	tstpl	r4, r1, lsl #22
    2c64:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    2c68:	streq	lr, [r4], #-2671	; 0xfffff591
    2c6c:	ble	711cf0 <_IO_stdin_used@@Base+0x70ee60>
    2c70:	cfstrsle	mvf3, [lr], {12}
    2c74:	ldreq	pc, [r4], #-260	; 0xfffffefc
    2c78:	eoreq	pc, r0, #196, 2	; 0x31
    2c7c:			; <UNDEFINED> instruction: 0xf004fa20
    2c80:	vpmax.u8	d15, d2, d1
    2c84:	andeq	lr, r3, r0, asr #20
    2c88:	vpmax.u8	d15, d4, d17
    2c8c:	tsteq	r3, r5, asr #20
    2c90:			; <UNDEFINED> instruction: 0xf1c4bd30
    2c94:			; <UNDEFINED> instruction: 0xf1c4040c
    2c98:	blx	803520 <_IO_stdin_used@@Base+0x800690>
    2c9c:	blx	7ecac <_IO_stdin_used@@Base+0x7be1c>
    2ca0:	b	103f8b8 <_IO_stdin_used@@Base+0x103ca28>
    2ca4:	strtmi	r0, [r9], -r3
    2ca8:	blx	872170 <_IO_stdin_used@@Base+0x86f2e0>
    2cac:	strtmi	pc, [r9], -r4
    2cb0:			; <UNDEFINED> instruction: 0xf094bd30
    2cb4:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    2cb8:	svclt	0x00061380
    2cbc:	orrne	pc, r0, r1, lsl #9
    2cc0:	cfstrscc	mvf3, [r1, #-4]
    2cc4:	b	1ffca04 <_IO_stdin_used@@Base+0x1ff9b74>
    2cc8:	svclt	0x00185c64
    2ccc:			; <UNDEFINED> instruction: 0x5c65ea7f
    2cd0:	b	fe536d7c <_IO_stdin_used@@Base+0xfe533eec>
    2cd4:	svclt	0x00080f05
    2cd8:	svceq	0x0002ea90
    2cdc:	b	1536cf8 <_IO_stdin_used@@Base+0x1533e68>
    2ce0:	svclt	0x00040c00
    2ce4:			; <UNDEFINED> instruction: 0x46104619
    2ce8:	b	fe4721b0 <_IO_stdin_used@@Base+0xfe46f320>
    2cec:	svclt	0x001e0f03
    2cf0:	andcs	r2, r0, r0, lsl #2
    2cf4:	b	17f21bc <_IO_stdin_used@@Base+0x17ef32c>
    2cf8:	tstle	r5, r4, asr ip
    2cfc:	cmpmi	r9, r0, asr #32
    2d00:			; <UNDEFINED> instruction: 0xf041bf28
    2d04:	ldflts	f4, [r0, #-0]
    2d08:	streq	pc, [r0], #1300	; 0x514
    2d0c:			; <UNDEFINED> instruction: 0xf501bf3c
    2d10:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    2d14:	strmi	pc, [r0, #-1]
    2d18:	mvnsmi	pc, r5, asr #32
    2d1c:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    2d20:	andeq	pc, r0, pc, asr #32
    2d24:	b	1ff21ec <_IO_stdin_used@@Base+0x1fef35c>
    2d28:	svclt	0x001a5c64
    2d2c:			; <UNDEFINED> instruction: 0x46104619
    2d30:			; <UNDEFINED> instruction: 0x5c65ea7f
    2d34:			; <UNDEFINED> instruction: 0x460bbf1c
    2d38:	b	1414548 <_IO_stdin_used@@Base+0x14116b8>
    2d3c:	svclt	0x00063401
    2d40:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    2d44:	svceq	0x0003ea91
    2d48:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    2d4c:	svclt	0x0000bd30
    2d50:	svceq	0x0000f090
    2d54:	tstcs	r0, r4, lsl #30
    2d58:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    2d5c:	strvs	pc, [r0], #1103	; 0x44f
    2d60:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    2d64:	streq	pc, [r0, #-79]	; 0xffffffb1
    2d68:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    2d6c:	svclt	0x0000e750
    2d70:	svceq	0x0000f090
    2d74:	tstcs	r0, r4, lsl #30
    2d78:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    2d7c:	strvs	pc, [r0], #1103	; 0x44f
    2d80:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    2d84:	strmi	pc, [r0, #-16]
    2d88:	submi	fp, r0, #72, 30	; 0x120
    2d8c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    2d90:	svclt	0x0000e73e
    2d94:	b	13c2ea4 <_IO_stdin_used@@Base+0x13c0014>
    2d98:	b	13c3528 <_IO_stdin_used@@Base+0x13c0698>
    2d9c:	b	13c3268 <_IO_stdin_used@@Base+0x13c03d8>
    2da0:	svclt	0x001f7002
    2da4:	cmnmi	pc, #18	; <UNPREDICTABLE>
    2da8:	svcmi	0x007ff093
    2dac:	msrpl	SPSR_, r1, lsl #1
    2db0:			; <UNDEFINED> instruction: 0xf0324770
    2db4:	svclt	0x0008427f
    2db8:			; <UNDEFINED> instruction: 0xf0934770
    2dbc:	svclt	0x00044f7f
    2dc0:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    2dc4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    2dc8:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    2dcc:	strmi	pc, [r0, #-1]
    2dd0:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    2dd4:	svclt	0x0000e71c
    2dd8:	andeq	lr, r1, #80, 20	; 0x50000
    2ddc:	ldrbmi	fp, [r0, -r8, lsl #30]!
    2de0:			; <UNDEFINED> instruction: 0xf04fb530
    2de4:	and	r0, sl, r0, lsl #10
    2de8:	andeq	lr, r1, #80, 20	; 0x50000
    2dec:	ldrbmi	fp, [r0, -r8, lsl #30]!
    2df0:			; <UNDEFINED> instruction: 0xf011b530
    2df4:	strle	r4, [r2, #-1280]	; 0xfffffb00
    2df8:	bl	1853700 <_IO_stdin_used@@Base+0x1850870>
    2dfc:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    2e00:			; <UNDEFINED> instruction: 0xf1046480
    2e04:	b	17c3ed4 <_IO_stdin_used@@Base+0x17c1044>
    2e08:			; <UNDEFINED> instruction: 0xf43f5c91
    2e0c:			; <UNDEFINED> instruction: 0xf04faed8
    2e10:	b	17c3624 <_IO_stdin_used@@Base+0x17c0794>
    2e14:	svclt	0x00180cdc
    2e18:	b	17cf62c <_IO_stdin_used@@Base+0x17cc79c>
    2e1c:	svclt	0x00180cdc
    2e20:	bl	8f634 <_IO_stdin_used@@Base+0x8c7a4>
    2e24:			; <UNDEFINED> instruction: 0xf1c202dc
    2e28:	blx	3ab0 <_IO_stdin_used@@Base+0xc20>
    2e2c:	blx	841e40 <_IO_stdin_used@@Base+0x83efb0>
    2e30:	blx	7ee40 <_IO_stdin_used@@Base+0x7bfb0>
    2e34:	b	1042648 <_IO_stdin_used@@Base+0x103f7b8>
    2e38:	blx	842e78 <_IO_stdin_used@@Base+0x83ffe8>
    2e3c:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    2e40:	svclt	0x0000e6bd
    2e44:	mvnsmi	lr, #737280	; 0xb4000
    2e48:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2e4c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2e50:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2e54:	stm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e58:	blne	1d94054 <_IO_stdin_used@@Base+0x1d911c4>
    2e5c:	strhle	r1, [sl], -r6
    2e60:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2e64:	svccc	0x0004f855
    2e68:	strbmi	r3, [sl], -r1, lsl #8
    2e6c:	ldrtmi	r4, [r8], -r1, asr #12
    2e70:	adcmi	r4, r6, #152, 14	; 0x2600000
    2e74:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2e78:	svclt	0x000083f8
    2e7c:	andeq	r0, r1, r6, lsr pc
    2e80:	andeq	r0, r1, ip, lsr #30
    2e84:	svclt	0x00004770

Disassembly of section .fini:

00002e88 <.fini>:
    2e88:	push	{r3, lr}
    2e8c:	pop	{r3, pc}
