Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Reading design: /media/storage/Projects/Chips-Demo/NEXYS3/NEXYS3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "/media/storage/Projects/Chips-Demo/NEXYS3/NEXYS3.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "NEXYS3"
Output Format                      : ngc
Target Device                      : XC6Slx16-CSG324

---- Source Options
Top Module Name                    : NEXYS3

---- General Options
Optimization Effort                : 1
Optimization Goal                  : SPEED

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" into library work
Parsing module <user_design>.
Analyzing Verilog file "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" into library work
Parsing module <server>.
Parsing VHDL file "/media/storage/Projects/Chips-Demo/source/serial_out.vhd" into library work
Parsing entity <serial_output>.
Parsing architecture <RTL> of entity <serial_output>.
Parsing VHDL file "/media/storage/Projects/Chips-Demo/source/serial_in.vhd" into library work
Parsing entity <SERIAL_INPUT>.
Parsing architecture <RTL> of entity <serial_input>.
Parsing VHDL file "/media/storage/Projects/Chips-Demo/source/ethernet.vhd" into library work
Parsing entity <ethernet>.
Parsing architecture <RTL> of entity <ethernet>.
Parsing VHDL file "/media/storage/Projects/Chips-Demo/source/nexys3.vhd" into library work
Parsing entity <NEXYS3>.
Parsing architecture <RTL> of entity <nexys3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <NEXYS3> (architecture <RTL>) from library <work>.

Elaborating entity <ethernet> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module SERVER

Elaborating module <server>.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3626: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3653: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3680: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3685: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3697: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3738: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3753: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3767: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3791: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3800: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3801: Result of 32-bit expression is truncated to fit in 16-bit target.
"/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3807. $display 0 (report at line: 107 in file: /media/storage/Projects/Chips-Demo/source/server.h)
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3903: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3952: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3968: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3969: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3970: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/server.v" Line 3972: Result of 16-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module USER_DESIGN

Elaborating module <user_design>.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3296: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3323: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3350: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3355: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3367: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3378: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3390: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3405: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3523: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3524: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3531: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3550: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3656: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3675: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3676: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3677: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3678: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3679: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3681: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v" Line 3683: Result of 16-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration

Elaborating entity <serial_output> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/storage/Projects/Chips-Demo/source/serial_out.vhd" Line 132. Case statement is complete. others clause is never selected

Elaborating entity <SERIAL_INPUT> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/storage/Projects/Chips-Demo/source/serial_in.vhd" Line 190. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NEXYS3>.
    Related source file is "/media/storage/Projects/Chips-Demo/source/nexys3.vhd".
WARNING:Xst:647 - Input <RX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/storage/Projects/Chips-Demo/source/nexys3.vhd" line 368: Output port <input_switches_ack> of the instance <USER_DESIGN_INST_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/storage/Projects/Chips-Demo/source/nexys3.vhd" line 368: Output port <input_buttons_ack> of the instance <USER_DESIGN_INST_1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <INTERNAL_RST>.
    Found 8-bit register for signal <GPIO_LEDS>.
    Found 8-bit register for signal <GPIO_SWITCHES_D>.
    Found 4-bit register for signal <GPIO_BUTTONS_D>.
    Found 1-bit register for signal <NOT_LOCKED>.
    Found 8-bit register for signal <INPUT_SWITCHES>.
    Found 4-bit register for signal <INPUT_BUTTONS>.
    WARNING:Xst:2404 -  FFs/Latches <OUTPUT_LEDS_ACK<0:0>> (without init value) have a constant value of 1 in block <NEXYS3>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_SWITCHES_STB<0:0>> (without init value) have a constant value of 1 in block <NEXYS3>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_SWITCHES<15:8>> (without init value) have a constant value of 0 in block <NEXYS3>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_BUTTONS_STB<0:0>> (without init value) have a constant value of 1 in block <NEXYS3>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_BUTTONS<15:4>> (without init value) have a constant value of 0 in block <NEXYS3>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <NEXYS3> synthesized.

Synthesizing Unit <ethernet>.
    Related source file is "/media/storage/Projects/Chips-Demo/source/ethernet.vhd".
    Found 512x16-bit dual-port RAM <Mram_TX_MEMORY> for signal <TX_MEMORY>.
    Found 2048x16-bit dual-port RAM <Mram_RX_MEMORY> for signal <RX_MEMORY>.
    Found 32x11-bit dual-port RAM <Mram_RX_START_ADDRESS_BUFFER> for signal <RX_START_ADDRESS_BUFFER>.
    Found 32x11-bit dual-port RAM <Mram_RX_PACKET_LENGTH_BUFFER> for signal <RX_PACKET_LENGTH_BUFFER>.
    Found 1-bit register for signal <S_TX_ACK>.
    Found 16-bit register for signal <TX_PACKET_LENGTH>.
    Found 11-bit register for signal <TX_IN_COUNT>.
    Found 2-bit register for signal <TX_PACKET_STATE>.
    Found 16-bit register for signal <TX_WRITE_DATA>.
    Found 11-bit register for signal <TX_WRITE_ADDRESS>.
    Found 1-bit register for signal <GO>.
    Found 9-bit register for signal <TX_WRITE_ADDRESS_DEL<8:0>>.
    Found 16-bit register for signal <TX_READ_DATA>.
    Found 1-bit register for signal <GO_DEL>.
    Found 1-bit register for signal <GO_SYNC>.
    Found 1-bit register for signal <DONE_DEL>.
    Found 1-bit register for signal <DONE_SYNC>.
    Found 5-bit register for signal <TX_PHY_STATE>.
    Found 11-bit register for signal <TX_READ_ADDRESS>.
    Found 11-bit register for signal <TX_OUT_COUNT>.
    Found 4-bit register for signal <TXD>.
    Found 1-bit register for signal <TXEN>.
    Found 32-bit register for signal <TX_CRC>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <RX_WRITE_ENABLE>.
    Found 1-bit register for signal <RXDV_D>.
    Found 1-bit register for signal <RXER_D>.
    Found 4-bit register for signal <RXD_D>.
    Found 3-bit register for signal <RX_PHY_STATE>.
    Found 1-bit register for signal <RX_ERROR>.
    Found 11-bit register for signal <RX_START_ADDRESS>.
    Found 11-bit register for signal <RX_PACKET_LENGTH>.
    Found 32-bit register for signal <RX_CRC>.
    Found 16-bit register for signal <RX_WRITE_DATA>.
    Found 4-bit register for signal <LOW_NIBBLE>.
    Found 5-bit register for signal <RX_WRITE_BUFFER>.
    Found 32-bit register for signal <RX_BUFFER_BUSY>.
    Found 11-bit register for signal <RX_WRITE_ADDRESS>.
    Found 32-bit register for signal <RX_BUFFER_BUSY_DEL>.
    Found 32-bit register for signal <RX_BUFFER_BUSY_SYNC>.
    Found 3-bit register for signal <RX_PACKET_STATE>.
    Found 5-bit register for signal <RX_READ_BUFFER>.
    Found 11-bit register for signal <RX_START_ADDRESS_SYNC>.
    Found 11-bit register for signal <RX_PACKET_LENGTH_SYNC>.
    Found 16-bit register for signal <RX>.
    Found 1-bit register for signal <RX_STB>.
    Found 11-bit register for signal <RX_READ_ADDRESS>.
    Found 11-bit register for signal <RX_END_ADDRESS>.
    Found 1-bit register for signal <TX_WRITE>.
    Found finite state machine <FSM_0> for signal <TX_PACKET_STATE>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | get_length                                     |
    | Power Up State     | get_length                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <TX_PHY_STATE>.
    -----------------------------------------------------------------------
    | States             | 30                                             |
    | Transitions        | 34                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | TXCLK (rising_edge)                            |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_new_packet                                |
    | Power Up State     | wait_new_packet                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <RX_PHY_STATE>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 20                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | RXCLK (rising_edge)                            |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_start                                     |
    | Power Up State     | wait_start                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <RX_PACKET_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_initialise                                |
    | Power Up State     | wait_initialise                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit subtractor for signal <n0985> created at line 1308.
    Found 11-bit adder for signal <TX_WRITE_ADDRESS[10]_GND_6_o_add_4_OUT> created at line 296.
    Found 11-bit adder for signal <TX_IN_COUNT[10]_GND_6_o_add_5_OUT> created at line 297.
    Found 11-bit adder for signal <TX_READ_ADDRESS[10]_GND_6_o_add_42_OUT> created at line 456.
    Found 11-bit adder for signal <RX_PACKET_LENGTH[10]_GND_6_o_add_85_OUT> created at line 1241.
    Found 5-bit adder for signal <RX_WRITE_BUFFER[4]_GND_6_o_add_99_OUT> created at line 615.
    Found 11-bit adder for signal <RX_WRITE_ADDRESS[10]_GND_6_o_add_155_OUT> created at line 1241.
    Found 11-bit adder for signal <RX_START_ADDRESS_SYNC[10]_GND_6_o_add_174_OUT> created at line 704.
    Found 11-bit adder for signal <RX_READ_ADDRESS[10]_GND_6_o_add_175_OUT> created at line 1241.
    Found 5-bit adder for signal <RX_READ_BUFFER[4]_GND_6_o_add_181_OUT> created at line 723.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_35_OUT<10:0>> created at line 1308.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_40_OUT<10:0>> created at line 450.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_168_OUT<10:0>> created at line 1308.
    Found 1-bit 32-to-1 multiplexer for signal <RX_READ_BUFFER[4]_RX_BUFFER_BUSY_SYNC[31]_Mux_163_o> created at line 686.
    Found 16-bit comparator greater for signal <TX_PACKET_LENGTH[15]_INV_4_o> created at line 292
    Found 11-bit comparator greater for signal <RX_PACKET_LENGTH[10]_GND_6_o_LessThan_90_o> created at line 598
    Found 11-bit comparator greater for signal <PWR_6_o_RX_PACKET_LENGTH[10]_LessThan_91_o> created at line 600
    Found 11-bit comparator equal for signal <RX_READ_ADDRESS[10]_RX_END_ADDRESS[10]_equal_180_o> created at line 717
    Summary:
	inferred   4 RAM(s).
	inferred  12 Adder/Subtractor(s).
	inferred 406 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <ethernet> synthesized.

Synthesizing Unit <server>.
    Related source file is "/media/storage/Projects/Chips-Demo/NEXYS3/server.v".
WARNING:Xst:2999 - Signal 'instructions', unconnected in block 'server', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <memory_2>, simulation mismatch.
    Found 2686x16-bit single-port RAM <Mram_memory_2> for signal <memory_2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <instructions>, simulation mismatch.
    Found 3317x54-bit single-port Read Only RAM <Mram_instructions> for signal <instructions>.
    Found 1-bit register for signal <memory_enable_2>.
    Found 1-bit register for signal <write_enable_2>.
    Found 1-bit register for signal <stage_1_enable>.
    Found 54-bit register for signal <instruction_0>.
    Found 6-bit register for signal <opcode_0>.
    Found 8-bit register for signal <dest_0>.
    Found 8-bit register for signal <src_0>.
    Found 8-bit register for signal <srcb_0>.
    Found 32-bit register for signal <literal_0>.
    Found 12-bit register for signal <program_counter_0>.
    Found 12-bit register for signal <program_counter>.
    Found 1-bit register for signal <stage_2_enable>.
    Found 32-bit register for signal <register_1>.
    Found 32-bit register for signal <registerb_1>.
    Found 8-bit register for signal <dest_1>.
    Found 32-bit register for signal <literal_1>.
    Found 6-bit register for signal <opcode_1>.
    Found 12-bit register for signal <program_counter_1>.
    Found 8-bit register for signal <dest_2>.
    Found 16-bit register for signal <timer>.
    Found 1-bit register for signal <timer_enable>.
    Found 1-bit register for signal <stage_0_enable>.
    Found 32-bit register for signal <result_2>.
    Found 16-bit register for signal <address_2>.
    Found 16-bit register for signal <data_in_2>.
    Found 16-bit register for signal <s_input_socket_ack>.
    Found 16-bit register for signal <s_input_eth_rx_ack>.
    Found 16-bit register for signal <s_output_socket_stb>.
    Found 16-bit register for signal <s_output_socket>.
    Found 16-bit register for signal <s_output_eth_tx_stb>.
    Found 16-bit register for signal <s_output_eth_tx>.
    Found 16-bit register for signal <data_out_2>.
    Found finite state machine <FSM_4> for signal <s_input_socket_ack>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <s_input_eth_rx_ack>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <s_output_socket_stb>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <s_output_eth_tx_stb>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <register_1[31]_registerb_1[31]_sub_44_OUT> created at line 3866.
    Found 32-bit subtractor for signal <register_1[31]_literal_1[31]_sub_45_OUT> created at line 3872.
    Found 12-bit adder for signal <program_counter[11]_GND_8_o_add_6_OUT> created at line 3626.
    Found 13-bit adder for signal <n0305[12:0]> created at line 3654.
    Found 32-bit adder for signal <register_1[31]_literal_1[31]_add_28_OUT> created at line 3747.
    Found 32-bit adder for signal <register_1[31]_registerb_1[31]_add_36_OUT> created at line 3824.
    Found 16-bit subtractor for signal <GND_8_o_GND_8_o_sub_93_OUT<15:0>> created at line 3952.
    Found 32-bit shifter logical right for signal <register_1[31]_literal_1[31]_shift_right_41_OUT> created at line 3854
    Found 32-bit shifter logical left for signal <register_1[31]_literal_1[31]_shift_left_42_OUT> created at line 3860
WARNING:Xst:3035 - Index value(s) does not match array range for signal <registers>, simulation mismatch.
    Found 151x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 64x2-bit Read Only RAM for signal <_n0872>
    Found 32-bit comparator greater for signal <register_1[31]_registerb_1[31]_LessThan_31_o> created at line 3778
    Found 32-bit comparator equal for signal <n0035> created at line 3784
    Found 32-bit comparator equal for signal <n0043> created at line 3818
    Found 32-bit comparator greater for signal <register_1[31]_literal_1[31]_LessThan_38_o> created at line 3830
    Found 32-bit comparator lessequal for signal <n0049> created at line 3848
    Found 32-bit comparator lessequal for signal <n0055> created at line 3878
    Summary:
	inferred   5 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred 404 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  87 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   4 Finite State Machine(s).
Unit <server> synthesized.

Synthesizing Unit <user_design>.
    Related source file is "/media/storage/Projects/Chips-Demo/NEXYS3/user_design.v".
WARNING:Xst:2999 - Signal 'instructions', unconnected in block 'user_design', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <memory_2>, simulation mismatch.
    Found 2676x16-bit single-port RAM <Mram_memory_2> for signal <memory_2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <instructions>, simulation mismatch.
    Found 1822x52-bit single-port Read Only RAM <Mram_instructions> for signal <instructions>.
    Found 1-bit register for signal <memory_enable_2>.
    Found 1-bit register for signal <write_enable_2>.
    Found 1-bit register for signal <stage_1_enable>.
    Found 52-bit register for signal <instruction_0>.
    Found 6-bit register for signal <opcode_0>.
    Found 7-bit register for signal <dest_0>.
    Found 7-bit register for signal <src_0>.
    Found 7-bit register for signal <srcb_0>.
    Found 32-bit register for signal <literal_0>.
    Found 11-bit register for signal <program_counter_0>.
    Found 11-bit register for signal <program_counter>.
    Found 1-bit register for signal <stage_2_enable>.
    Found 32-bit register for signal <register_1>.
    Found 32-bit register for signal <registerb_1>.
    Found 7-bit register for signal <dest_1>.
    Found 32-bit register for signal <literal_1>.
    Found 6-bit register for signal <opcode_1>.
    Found 11-bit register for signal <program_counter_1>.
    Found 7-bit register for signal <dest_2>.
    Found 1-bit register for signal <stage_0_enable>.
    Found 16-bit register for signal <s_input_rs232_rx_ack>.
    Found 16-bit register for signal <s_input_buttons_ack>.
    Found 32-bit register for signal <result_2>.
    Found 16-bit register for signal <s_input_switches_ack>.
    Found 16-bit register for signal <s_output_leds_stb>.
    Found 16-bit register for signal <s_output_leds>.
    Found 16-bit register for signal <address_2>.
    Found 16-bit register for signal <data_in_2>.
    Found 16-bit register for signal <s_input_socket_ack>.
    Found 16-bit register for signal <s_output_rs232_tx_stb>.
    Found 16-bit register for signal <s_output_rs232_tx>.
    Found 16-bit register for signal <s_output_socket_stb>.
    Found 16-bit register for signal <s_output_socket>.
    Found 1-bit register for signal <timer_enable>.
    Found 16-bit register for signal <timer>.
    Found 16-bit register for signal <data_out_2>.
    Found finite state machine <FSM_8> for signal <s_input_rs232_rx_ack>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <s_input_buttons_ack>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <s_input_switches_ack>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <s_output_leds_stb>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <s_input_socket_ack>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <s_output_rs232_tx_stb>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <s_output_socket_stb>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <register_1[31]_literal_1[31]_sub_30_OUT> created at line 3419.
    Found 32-bit subtractor for signal <literal_1[31]_register_1[31]_sub_34_OUT> created at line 3443.
    Found 11-bit adder for signal <program_counter[10]_GND_11_o_add_6_OUT> created at line 3296.
    Found 12-bit adder for signal <n0368[11:0]> created at line 3324.
    Found 32-bit adder for signal <register_1[31]_literal_1[31]_add_42_OUT> created at line 3497.
    Found 32-bit adder for signal <register_1[31]_registerb_1[31]_add_49_OUT> created at line 3569.
    Found 16-bit subtractor for signal <GND_11_o_GND_11_o_sub_111_OUT<15:0>> created at line 3656.
    Found 32-bit shifter logical left for signal <register_1[31]_literal_1[31]_shift_left_34_OUT> created at line 3449
    Found 32-bit shifter logical right for signal <register_1[31]_literal_1[31]_shift_right_43_OUT> created at line 3511
WARNING:Xst:3035 - Index value(s) does not match array range for signal <registers>, simulation mismatch.
    Found 77x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 64x1-bit Read Only RAM for signal <opcode_1[5]_GND_11_o_Mux_56_o>
    Found 64x1-bit Read Only RAM for signal <opcode_1[5]_GND_11_o_Mux_63_o>
    Found 32-bit comparator greater for signal <n0031> created at line 3413
    Found 32-bit comparator lessequal for signal <n0036> created at line 3437
    Found 32-bit comparator equal for signal <register_1[31]_literal_1[31]_equal_37_o> created at line 3461
    Found 32-bit comparator greater for signal <literal_1[31]_register_1[31]_LessThan_39_o> created at line 3473
    Found 32-bit comparator greater for signal <register_1[31]_registerb_1[31]_LessThan_41_o> created at line 3485
    Found 32-bit comparator equal for signal <register_1[31]_registerb_1[31]_equal_42_o> created at line 3491
    Summary:
	inferred   6 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred 409 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 102 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   7 Finite State Machine(s).
Unit <user_design> synthesized.

Synthesizing Unit <serial_output>.
    Related source file is "/media/storage/Projects/Chips-Demo/source/serial_out.vhd".
        CLOCK_FREQUENCY = 50000000
        BAUD_RATE = 115200
    Found 1-bit register for signal <X16CLK_EN>.
    Found 1-bit register for signal <TX>.
    Found 1-bit register for signal <S_IN1_ACK>.
    Found 8-bit register for signal <DATA>.
    Found 4-bit register for signal <STATE>.
    Found 12-bit register for signal <BAUD_COUNT>.
    Found finite state machine <FSM_15> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 25                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <BAUD_COUNT[11]_GND_12_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_output> synthesized.

Synthesizing Unit <SERIAL_INPUT>.
    Related source file is "/media/storage/Projects/Chips-Demo/source/serial_in.vhd".
        CLOCK_FREQUENCY = 50000000
        BAUD_RATE = 115200
    Found 1-bit register for signal <X16CLK_EN>.
    Found 2-bit register for signal <SERIAL_DEGLITCH>.
    Found 1-bit register for signal <INT_SERIAL>.
    Found 2-bit register for signal <COUNT>.
    Found 4-bit register for signal <BIT_SPACING>.
    Found 4-bit register for signal <STATE>.
    Found 8-bit register for signal <OUT1>.
    Found 1-bit register for signal <OUT1_STB>.
    Found 12-bit register for signal <BAUD_COUNT>.
    Found finite state machine <FSM_16> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 35                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <BAUD_COUNT[11]_GND_13_o_add_1_OUT> created at line 1241.
    Found 2-bit adder for signal <COUNT[1]_GND_13_o_add_9_OUT> created at line 101.
    Found 4-bit adder for signal <BIT_SPACING[3]_GND_13_o_add_17_OUT> created at line 117.
    Found 2-bit subtractor for signal <GND_13_o_GND_13_o_sub_7_OUT<1:0>> created at line 95.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SERIAL_INPUT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 151x32-bit dual-port RAM                              : 2
 1822x52-bit single-port Read Only RAM                 : 1
 2048x16-bit dual-port RAM                             : 1
 2676x16-bit single-port RAM                           : 1
 2686x16-bit single-port RAM                           : 1
 32x11-bit dual-port RAM                               : 2
 3317x54-bit single-port Read Only RAM                 : 1
 512x16-bit dual-port RAM                              : 1
 64x1-bit single-port Read Only RAM                    : 2
 64x2-bit single-port Read Only RAM                    : 1
 77x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 30
 11-bit adder                                          : 8
 11-bit subtractor                                     : 2
 12-bit adder                                          : 4
 12-bit subtractor                                     : 1
 13-bit adder                                          : 1
 16-bit subtractor                                     : 2
 2-bit addsub                                          : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 4
 4-bit adder                                           : 1
 5-bit adder                                           : 2
# Registers                                            : 117
 1-bit register                                        : 33
 11-bit register                                       : 14
 12-bit register                                       : 5
 16-bit register                                       : 18
 2-bit register                                        : 2
 32-bit register                                       : 15
 4-bit register                                        : 6
 5-bit register                                        : 2
 52-bit register                                       : 1
 54-bit register                                       : 1
 6-bit register                                        : 4
 7-bit register                                        : 5
 8-bit register                                        : 10
 9-bit register                                        : 1
# Comparators                                          : 16
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 16-bit comparator greater                             : 1
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 263
 1-bit 2-to-1 multiplexer                              : 121
 1-bit 32-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 16
 12-bit 2-to-1 multiplexer                             : 10
 16-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 66
 4-bit 2-to-1 multiplexer                              : 26
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 10
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
# FSMs                                                 : 17
# Xors                                                 : 183
 1-bit xor2                                            : 114
 1-bit xor3                                            : 35
 1-bit xor4                                            : 31
 1-bit xor5                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SERIAL_INPUT>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <BAUD_COUNT>: 1 register on signal <BAUD_COUNT>.
Unit <SERIAL_INPUT> synthesized (advanced).

Synthesizing (advanced) Unit <ethernet>.
The following registers are absorbed into counter <RX_WRITE_ADDRESS>: 1 register on signal <RX_WRITE_ADDRESS>.
The following registers are absorbed into counter <TX_WRITE_ADDRESS>: 1 register on signal <TX_WRITE_ADDRESS>.
The following registers are absorbed into counter <TX_READ_ADDRESS>: 1 register on signal <TX_READ_ADDRESS>.
The following registers are absorbed into counter <RX_WRITE_BUFFER>: 1 register on signal <RX_WRITE_BUFFER>.
INFO:Xst:3226 - The RAM <Mram_RX_MEMORY> will be implemented as a BLOCK RAM, absorbing the following register(s): <RX_READ_ADDRESS>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <RXCLK>         | rise     |
    |     weA            | connected to signal <RX_WRITE_ENABLE> | high     |
    |     addrA          | connected to signal <RX_WRITE_ADDRESS> |          |
    |     diA            | connected to signal <RX_WRITE_DATA> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <RX_PACKET_STATE[2]_X_6_o_wide_mux_195_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_TX_MEMORY> will be implemented as a BLOCK RAM, absorbing the following register(s): <TX_READ_DATA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <TX_WRITE>      | high     |
    |     addrA          | connected to signal <TX_WRITE_ADDRESS_DEL> |          |
    |     diA            | connected to signal <TX_WRITE_DATA> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <TXCLK>         | rise     |
    |     addrB          | connected to signal <TX_READ_ADDRESS> |          |
    |     doB            | connected to signal <TX_READ_DATA>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RX_START_ADDRESS_BUFFER> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     clkA           | connected to signal <RXCLK>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <RX_WRITE_BUFFER> |          |
    |     diA            | connected to signal <RX_START_ADDRESS> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     addrB          | connected to signal <RX_READ_BUFFER> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RX_PACKET_LENGTH_BUFFER> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     clkA           | connected to signal <RXCLK>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <RX_WRITE_BUFFER> |          |
    |     diA            | connected to signal <RX_PACKET_LENGTH> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     addrB          | connected to signal <RX_READ_BUFFER> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ethernet> synthesized (advanced).

Synthesizing (advanced) Unit <serial_output>.
The following registers are absorbed into counter <BAUD_COUNT>: 1 register on signal <BAUD_COUNT>.
Unit <serial_output> synthesized (advanced).

Synthesizing (advanced) Unit <server>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
INFO:Xst:3226 - The RAM <Mram_instructions> will be implemented as a BLOCK RAM, absorbing the following register(s): <instruction_0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3317-word x 54-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <stage_0_enable> | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <program_counter> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <instruction_0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_registers> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 151-word x 32-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable_2_0> | high     |
    |     addrA          | connected to signal <dest_2>        |          |
    |     diA            | connected to signal <result_2>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 151-word x 32-bit                   |          |
    |     addrB          | connected to signal <src_0[7]_instruction_0[39]_mux_10_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_memory_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2686-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <memory_enable_2> | high     |
    |     addrA          | connected to signal <address_2>     |          |
    |     diA            | connected to signal <data_in_2>     |          |
    |     doA            | connected to signal <data_out_2>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_registers1> will be implemented as a BLOCK RAM, absorbing the following register(s): <registerb_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 151-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable_2_1> | high     |
    |     addrA          | connected to signal <dest_2>        |          |
    |     diA            | connected to signal <result_2>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 151-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <stage_1_enable> | high     |
    |     addrB          | connected to signal <srcb_0[7]_instruction_0[7]_mux_11_OUT> |          |
    |     doB            | connected to signal <registerb_1>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0872> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <server> synthesized (advanced).

Synthesizing (advanced) Unit <user_design>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
INFO:Xst:3231 - The small RAM <Mram_opcode_1[5]_GND_11_o_Mux_56_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_instructions> will be implemented as a BLOCK RAM, absorbing the following register(s): <instruction_0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1822-word x 52-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <stage_0_enable> | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <program_counter> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <instruction_0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_registers> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 77-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable_2_0> | high     |
    |     addrA          | connected to signal <dest_2>        |          |
    |     diA            | connected to signal <result_2>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 77-word x 32-bit                    |          |
    |     addrB          | connected to signal <src_0[6]_instruction_0[38]_mux_10_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_memory_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2676-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <memory_enable_2> | high     |
    |     addrA          | connected to signal <address_2>     |          |
    |     diA            | connected to signal <data_in_2>     |          |
    |     doA            | connected to signal <data_out_2>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_registers1> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 77-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable_2_1> | high     |
    |     addrA          | connected to signal <dest_2>        |          |
    |     diA            | connected to signal <result_2>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 77-word x 32-bit                    |          |
    |     addrB          | connected to signal <srcb_0[6]_instruction_0[6]_mux_11_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_opcode_1[5]_GND_11_o_Mux_63_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <user_design> synthesized (advanced).
WARNING:Xst:2677 - Node <address_2_12> of sequential type is unconnected in block <server>.
WARNING:Xst:2677 - Node <address_2_13> of sequential type is unconnected in block <server>.
WARNING:Xst:2677 - Node <address_2_14> of sequential type is unconnected in block <server>.
WARNING:Xst:2677 - Node <address_2_15> of sequential type is unconnected in block <server>.
WARNING:Xst:2677 - Node <address_2_12> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <address_2_13> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <address_2_14> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <address_2_15> of sequential type is unconnected in block <user_design>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 151x32-bit dual-port block RAM                        : 1
 151x32-bit dual-port distributed RAM                  : 1
 1822x52-bit single-port block Read Only RAM           : 1
 2048x16-bit dual-port block RAM                       : 1
 2676x16-bit single-port block RAM                     : 1
 2686x16-bit single-port block RAM                     : 1
 32x11-bit dual-port distributed RAM                   : 2
 3317x54-bit single-port block Read Only RAM           : 1
 512x16-bit dual-port block RAM                        : 1
 64x1-bit single-port distributed Read Only RAM        : 2
 64x2-bit single-port distributed Read Only RAM        : 1
 77x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 21
 11-bit adder                                          : 5
 11-bit subtractor                                     : 3
 12-bit adder                                          : 2
 13-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 4
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 9
 11-bit up counter                                     : 3
 12-bit up counter                                     : 2
 16-bit down counter                                   : 2
 2-bit updown counter                                  : 1
 5-bit up counter                                      : 1
# Registers                                            : 1017
 Flip-Flops                                            : 1017
# Comparators                                          : 16
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 16-bit comparator greater                             : 1
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 277
 1-bit 2-to-1 multiplexer                              : 142
 1-bit 32-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 12
 12-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 66
 4-bit 2-to-1 multiplexer                              : 26
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 10
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
# FSMs                                                 : 17
# Xors                                                 : 183
 1-bit xor2                                            : 114
 1-bit xor3                                            : 35
 1-bit xor4                                            : 31
 1-bit xor5                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_inst_1/FSM_1> on signal <TX_PHY_STATE[1:5]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 wait_new_packet | 00000
 preamble_0      | 00001
 preamble_1      | 00010
 preamble_2      | 00011
 preamble_3      | 00100
 preamble_4      | 00101
 preamble_5      | 00110
 preamble_6      | 00111
 preamble_7      | 01000
 preamble_8      | 01001
 preamble_9      | 01010
 preamble_10     | 01011
 preamble_11     | 01100
 preamble_12     | 01101
 preamble_13     | 01110
 sfd_low         | 01111
 sfd_high        | 10000
 send_data_hi_lo | 10001
 send_data_lo_hi | 10010
 send_data_hi_hi | 10011
 send_data_lo_lo | 10100
 send_crc_7      | 10101
 send_crc_6      | 10110
 send_crc_5      | 10111
 send_crc_4      | 11000
 send_crc_3      | 11001
 send_crc_2      | 11010
 send_crc_1      | 11011
 send_crc_0      | 11100
 done_state      | 11101
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_inst_1/FSM_0> on signal <TX_PACKET_STATE[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 get_length    | 00
 get_data      | 01
 send_packet   | 11
 wait_not_done | 10
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_inst_1/FSM_3> on signal <RX_PACKET_STATE[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 wait_initialise | 000
 wait_new_packet | 001
 send_data       | 010
 prefetch0       | 011
 prefetch1       | 100
 send_length     | 101
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ethernet_inst_1/FSM_2> on signal <RX_PHY_STATE[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_start        | 000
 preamble          | 001
 data_high_high    | 010
 data_high_low     | 011
 data_low_high     | 100
 data_low_low      | 101
 end_of_frame      | 110
 notify_new_packet | 111
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SERIAL_INPUT_INST_1/FSM_16> on signal <STATE[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 0000
 start       | 0001
 rx0         | 0010
 rx1         | 0011
 rx2         | 0100
 rx3         | 0101
 rx4         | 0110
 rx5         | 0111
 rx6         | 1000
 rx7         | 1001
 stop        | 1010
 output_data | 1011
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SERVER_INST_1/FSM_5> on signal <s_input_eth_rx_ack[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SERVER_INST_1/FSM_4> on signal <s_input_socket_ack[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SERVER_INST_1/FSM_6> on signal <s_output_socket_stb[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SERVER_INST_1/FSM_7> on signal <s_output_eth_tx_stb[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/FSM_10> on signal <s_input_switches_ack[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/FSM_9> on signal <s_input_buttons_ack[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/FSM_12> on signal <s_input_socket_ack[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/FSM_8> on signal <s_input_rs232_rx_ack[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/FSM_13> on signal <s_output_rs232_tx_stb[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/FSM_11> on signal <s_output_leds_stb[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/FSM_14> on signal <s_output_socket_stb[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SERIAL_OUTPUT_INST_1/FSM_15> on signal <STATE[1:4]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 0000
 start   | 0001
 wait_en | 0010
 tx0     | 0011
 tx1     | 0100
 tx2     | 0101
 tx3     | 0110
 tx4     | 0111
 tx5     | 1000
 tx6     | 1001
 tx7     | 1010
 stop    | 1011
---------------------
WARNING:Xst:1293 - FF/Latch <TX_IN_COUNT_0> has a constant value of 0 in block <ethernet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <TX_READ_ADDRESS_9> of sequential type is unconnected in block <ethernet>.
WARNING:Xst:2677 - Node <TX_READ_ADDRESS_10> of sequential type is unconnected in block <ethernet>.
WARNING:Xst:2677 - Node <TX_WRITE_ADDRESS_9> of sequential type is unconnected in block <ethernet>.
WARNING:Xst:2677 - Node <TX_WRITE_ADDRESS_10> of sequential type is unconnected in block <ethernet>.

Optimizing unit <NEXYS3> ...

Optimizing unit <ethernet> ...

Optimizing unit <SERIAL_INPUT> ...

Optimizing unit <server> ...

Optimizing unit <user_design> ...
WARNING:Xst:2677 - Node <timer_0> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_1> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_2> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_3> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_4> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_5> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_6> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_7> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_8> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_9> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_10> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_11> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_12> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_13> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_14> of sequential type is unconnected in block <user_design>.
WARNING:Xst:2677 - Node <timer_15> of sequential type is unconnected in block <user_design>.

Optimizing unit <serial_output> ...
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_rs232_tx_15> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_rs232_tx_14> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_rs232_tx_13> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_rs232_tx_12> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_rs232_tx_11> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_rs232_tx_10> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_rs232_tx_9> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_rs232_tx_8> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_leds_15> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_leds_14> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_leds_13> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_leds_12> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_leds_11> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_leds_10> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_leds_9> of sequential type is unconnected in block <NEXYS3>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/s_output_leds_8> of sequential type is unconnected in block <NEXYS3>.
INFO:Xst:2399 - RAMs <Mram_instructions7>, <Mram_instructions6> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_instructions7>, <Mram_instructions8> are equivalent, second RAM is removed
INFO:Xst:2261 - The FF/Latch <SERIAL_INPUT_INST_1/BAUD_COUNT_0> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <SERIAL_OUTPUT_INST_1/BAUD_COUNT_0> 
INFO:Xst:2261 - The FF/Latch <SERVER_INST_1/literal_0_0> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <SERVER_INST_1/srcb_0_0> 
INFO:Xst:2261 - The FF/Latch <SERVER_INST_1/literal_0_1> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <SERVER_INST_1/srcb_0_1> 
INFO:Xst:2261 - The FF/Latch <SERVER_INST_1/literal_0_2> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <SERVER_INST_1/srcb_0_2> 
INFO:Xst:2261 - The FF/Latch <SERVER_INST_1/literal_0_3> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <SERVER_INST_1/srcb_0_3> 
INFO:Xst:2261 - The FF/Latch <SERVER_INST_1/literal_0_4> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <SERVER_INST_1/srcb_0_4> 
INFO:Xst:2261 - The FF/Latch <SERVER_INST_1/literal_0_5> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <SERVER_INST_1/srcb_0_5> 
INFO:Xst:2261 - The FF/Latch <SERVER_INST_1/literal_0_6> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <SERVER_INST_1/srcb_0_6> 
INFO:Xst:2261 - The FF/Latch <SERVER_INST_1/literal_0_7> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <SERVER_INST_1/srcb_0_7> 
INFO:Xst:2261 - The FF/Latch <USER_DESIGN_INST_1/literal_0_0> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <USER_DESIGN_INST_1/srcb_0_0> 
INFO:Xst:2261 - The FF/Latch <USER_DESIGN_INST_1/literal_0_1> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <USER_DESIGN_INST_1/srcb_0_1> 
INFO:Xst:2261 - The FF/Latch <USER_DESIGN_INST_1/literal_0_2> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <USER_DESIGN_INST_1/srcb_0_2> 
INFO:Xst:2261 - The FF/Latch <USER_DESIGN_INST_1/literal_0_3> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <USER_DESIGN_INST_1/srcb_0_3> 
INFO:Xst:2261 - The FF/Latch <USER_DESIGN_INST_1/literal_0_4> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <USER_DESIGN_INST_1/srcb_0_4> 
INFO:Xst:2261 - The FF/Latch <USER_DESIGN_INST_1/literal_0_5> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <USER_DESIGN_INST_1/srcb_0_5> 
INFO:Xst:2261 - The FF/Latch <USER_DESIGN_INST_1/literal_0_6> in Unit <NEXYS3> is equivalent to the following FF/Latch, which will be removed : <USER_DESIGN_INST_1/srcb_0_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block NEXYS3, actual ratio is 37.
FlipFlop ethernet_inst_1/TX_PHY_STATE_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <NEXYS3> :
	Found 2-bit shift register for signal <INPUT_BUTTONS_0>.
	Found 2-bit shift register for signal <INPUT_BUTTONS_1>.
	Found 2-bit shift register for signal <INPUT_BUTTONS_2>.
	Found 2-bit shift register for signal <INPUT_BUTTONS_3>.
	Found 2-bit shift register for signal <INPUT_SWITCHES_0>.
	Found 2-bit shift register for signal <INPUT_SWITCHES_1>.
	Found 2-bit shift register for signal <INPUT_SWITCHES_2>.
	Found 2-bit shift register for signal <INPUT_SWITCHES_3>.
	Found 2-bit shift register for signal <INPUT_SWITCHES_4>.
	Found 2-bit shift register for signal <INPUT_SWITCHES_5>.
	Found 2-bit shift register for signal <INPUT_SWITCHES_6>.
	Found 2-bit shift register for signal <INPUT_SWITCHES_7>.
	Found 2-bit shift register for signal <ethernet_inst_1/DONE_SYNC>.
	Found 2-bit shift register for signal <ethernet_inst_1/GO_SYNC>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_31>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_30>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_29>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_28>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_27>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_26>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_25>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_24>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_23>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_22>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_21>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_20>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_19>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_18>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_17>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_16>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_15>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_14>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_13>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_12>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_11>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_10>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_9>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_8>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_7>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_6>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_5>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_4>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_3>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_2>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_1>.
	Found 2-bit shift register for signal <ethernet_inst_1/RX_BUFFER_BUSY_SYNC_0>.
Unit <NEXYS3> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1001
 Flip-Flops                                            : 1001
# Shift Registers                                      : 46
 2-bit shift register                                  : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NEXYS3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3609
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 56
#      LUT2                        : 340
#      LUT3                        : 316
#      LUT4                        : 492
#      LUT5                        : 483
#      LUT6                        : 956
#      MUXCY                       : 523
#      MUXF7                       : 52
#      VCC                         : 1
#      XORCY                       : 359
# FlipFlops/Latches                : 1047
#      FD                          : 159
#      FDE                         : 737
#      FDR                         : 65
#      FDRE                        : 79
#      FDS                         : 4
#      FDSE                        : 3
# RAMS                             : 178
#      RAM16X1D                    : 64
#      RAM32M                      : 4
#      RAM32X1D                    : 32
#      RAM64M                      : 40
#      RAM64X1D                    : 8
#      RAMB16BWER                  : 27
#      RAMB8BWER                   : 3
# Shift Registers                  : 46
#      SRLC16E                     : 46
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 20
#      IBUFG                       : 2
#      OBUF                        : 16
# DCMs                             : 2
#      DCM_SP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1047  out of  18224     5%  
 Number of Slice LUTs:                 3103  out of   9112    34%  
    Number used as Logic:              2673  out of   9112    29%  
    Number used as Memory:              430  out of   2176    19%  
       Number used as RAM:              384
       Number used as SRL:               46

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3392
   Number with an unused Flip Flop:    2345  out of   3392    69%  
   Number with an unused LUT:           289  out of   3392     8%  
   Number of fully used LUT-FF pairs:   758  out of   3392    22%  
   Number of unique control sets:        74

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  39  out of    232    16%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               29  out of     32    90%  
    Number using Block RAM only:         29
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | DCM_SP:CLKDV           | 1068  |
TXCLK                              | BUFGP                  | 67    |
RXCLK                              | DCM_SP:CLK0            | 139   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.119ns (Maximum Frequency: 195.337MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 5.727ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 4.393ns (frequency: 227.653MHz)
  Total number of paths / destination ports: 47845 / 3594
-------------------------------------------------------------------------
Delay:               8.785ns (Levels of Logic = 9)
  Source:            USER_DESIGN_INST_1/literal_1_1 (FF)
  Destination:       USER_DESIGN_INST_1/result_2_20 (FF)
  Source Clock:      CLK_IN rising 0.5X
  Destination Clock: CLK_IN rising 0.5X

  Data Path: USER_DESIGN_INST_1/literal_1_1 to USER_DESIGN_INST_1/result_2_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            120   0.447   1.930  USER_DESIGN_INST_1/literal_1_1 (USER_DESIGN_INST_1/literal_1_1)
     LUT3:I2->O            3   0.205   0.879  USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT1402111 (USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT140211)
     LUT5:I2->O            1   0.205   0.000  USER_DESIGN_INST_1/Sh842_F (N320)
     MUXF7:I0->O           2   0.131   0.721  USER_DESIGN_INST_1/Sh842 (USER_DESIGN_INST_1/Sh842)
     LUT6:I4->O            2   0.203   0.617  USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT6921 (USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT692)
     LUT5:I4->O            1   0.205   0.580  USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT695_SW0 (N268)
     LUT6:I5->O            1   0.205   0.580  USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT695 (USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT695)
     LUT5:I4->O            1   0.205   0.580  USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT696_SW0 (N256)
     LUT6:I5->O            1   0.205   0.580  USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT696 (USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT696)
     LUT5:I4->O            1   0.205   0.000  USER_DESIGN_INST_1/Mmux_result_2[31]_GND_11_o_mux_107_OUT6912 (USER_DESIGN_INST_1/result_2[31]_GND_11_o_mux_107_OUT<20>)
     FDE:D                     0.102          USER_DESIGN_INST_1/result_2_20
    ----------------------------------------
    Total                      8.785ns (2.318ns logic, 6.467ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TXCLK'
  Clock period: 5.119ns (frequency: 195.337MHz)
  Total number of paths / destination ports: 1412 / 132
-------------------------------------------------------------------------
Delay:               5.119ns (Levels of Logic = 3)
  Source:            ethernet_inst_1/Mram_TX_MEMORY (RAM)
  Destination:       ethernet_inst_1/TX_CRC_5 (FF)
  Source Clock:      TXCLK rising
  Destination Clock: TXCLK rising

  Data Path: ethernet_inst_1/Mram_TX_MEMORY to ethernet_inst_1/TX_CRC_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO4   10   1.850   0.961  ethernet_inst_1/Mram_TX_MEMORY (ethernet_inst_1/TX_READ_DATA<4>)
     LUT3:I1->O            4   0.203   0.912  ethernet_inst_1/Mxor__n1595_xo<0>1 (ethernet_inst_1/_n1595)
     LUT6:I3->O            1   0.205   0.684  ethernet_inst_1/Mmux__n1184191 (ethernet_inst_1/Mmux__n118419)
     LUT4:I2->O            1   0.203   0.000  ethernet_inst_1/Mmux__n1184193 (ethernet_inst_1/_n1184<27>)
     FDE:D                     0.102          ethernet_inst_1/TX_CRC_5
    ----------------------------------------
    Total                      5.119ns (2.563ns logic, 2.556ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RXCLK'
  Clock period: 4.847ns (frequency: 206.318MHz)
  Total number of paths / destination ports: 1584 / 315
-------------------------------------------------------------------------
Delay:               4.847ns (Levels of Logic = 2)
  Source:            ethernet_inst_1/RX_PHY_STATE_FSM_FFd1 (FF)
  Destination:       ethernet_inst_1/RX_CRC_31 (FF)
  Source Clock:      RXCLK rising +14
  Destination Clock: RXCLK rising +14

  Data Path: ethernet_inst_1/RX_PHY_STATE_FSM_FFd1 to ethernet_inst_1/RX_CRC_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             47   0.447   1.505  ethernet_inst_1/RX_PHY_STATE_FSM_FFd1 (ethernet_inst_1/RX_PHY_STATE_FSM_FFd1)
     LUT4:I3->O            5   0.205   0.715  ethernet_inst_1/RX_PHY_STATE_FSM_FFd2-In21 (ethernet_inst_1/RX_PHY_STATE_FSM_FFd2-In2)
     LUT6:I5->O           43   0.205   1.448  ethernet_inst_1/_n1234_inv1 (ethernet_inst_1/_n1234_inv)
     FDE:CE                    0.322          ethernet_inst_1/RX_PACKET_LENGTH_0
    ----------------------------------------
    Total                      4.847ns (1.179ns logic, 3.668ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RXCLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            RXER (PAD)
  Destination:       ethernet_inst_1/RXER_D (FF)
  Destination Clock: RXCLK rising +14

  Data Path: RXER to ethernet_inst_1/RXER_D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  RXER_IBUF (RXER_IBUF)
     FD:D                      0.102          ethernet_inst_1/RXER_D
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_IN'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            RS232_RX (PAD)
  Destination:       SERIAL_INPUT_INST_1/SERIAL_DEGLITCH_0 (FF)
  Destination Clock: CLK_IN rising 0.5X

  Data Path: RS232_RX to SERIAL_INPUT_INST_1/SERIAL_DEGLITCH_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  RS232_RX_IBUF (RS232_RX_IBUF)
     FDS:D                     0.102          SERIAL_INPUT_INST_1/SERIAL_DEGLITCH_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TXCLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            ethernet_inst_1/TXD_3 (FF)
  Destination:       TXD<3> (PAD)
  Source Clock:      TXCLK rising

  Data Path: ethernet_inst_1/TXD_3 to TXD<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  ethernet_inst_1/TXD_3 (ethernet_inst_1/TXD_3)
     OBUF:I->O                 2.571          TXD_3_OBUF (TXD<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_IN'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.727ns (Levels of Logic = 2)
  Source:            INTERNAL_RST (FF)
  Destination:       PHY_RESET (PAD)
  Source Clock:      CLK_IN rising 0.5X

  Data Path: INTERNAL_RST to PHY_RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             118   0.447   1.924  INTERNAL_RST (INTERNAL_RST)
     INV:I->O              1   0.206   0.579  ethernet_inst_1/PHY_RESET1_INV_0 (PHY_RESET_OBUF)
     OBUF:I->O                 2.571          PHY_RESET_OBUF (PHY_RESET)
    ----------------------------------------
    Total                      5.727ns (3.224ns logic, 2.503ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |    8.785|         |         |         |
RXCLK          |    4.271|         |         |         |
TXCLK          |    1.026|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |    2.801|         |         |         |
RXCLK          |    4.847|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |    4.436|         |         |         |
TXCLK          |    5.119|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 33.85 secs
 
--> 


Total memory usage is 445736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   96 (   0 filtered)
Number of infos    :   36 (   0 filtered)

