C:/Users/symes/University/Part4Project/Actual_Project/rtl/simple_not_testbench.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/symes/University/Part4Project/Actual_Project/rtl/simple_not_testbench.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity simple_not_testbench
-- Compiling architecture behaviour of simple_not_testbench

} {} {}} C:/Users/symes/University/Part4Project/Actual_Project/rtl/simple_inc_testbench.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/symes/University/Part4Project/Actual_Project/rtl/simple_inc_testbench.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity simple_inc_testbench
-- Compiling architecture behaviour of simple_inc_testbench

} {} {}} C:/Users/symes/University/Part4Project/Actual_Project/rtl/simple_not.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/symes/University/Part4Project/Actual_Project/rtl/simple_not.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity simple_not
-- Compiling architecture behaviour of simple_not

} {} {}}
