/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [13:0] _01_;
  reg [9:0] _02_;
  reg [6:0] _03_;
  reg [10:0] _04_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [25:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [18:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [21:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [30:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [29:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [12:0] celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_51z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_70z;
  wire [18:0] celloutsig_0_71z;
  wire [3:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [31:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_16z;
  wire [20:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_9z[6:2], celloutsig_0_39z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_0_18z[13:11], celloutsig_0_36z, celloutsig_0_3z, celloutsig_0_45z, celloutsig_0_44z };
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_42z[6:1], celloutsig_0_26z, celloutsig_0_47z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_65z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 11'h000;
    else _04_ <= { celloutsig_1_9z[12:6], celloutsig_1_5z };
  assign celloutsig_0_30z = celloutsig_0_16z ? celloutsig_0_0z[5:0] : celloutsig_0_8z[6:1];
  assign celloutsig_0_35z = celloutsig_0_21z[1] ? celloutsig_0_33z[9:4] : celloutsig_0_25z;
  assign celloutsig_0_42z = celloutsig_0_17z[17] ? celloutsig_0_33z[9:1] : celloutsig_0_23z[14:6];
  assign celloutsig_0_5z = celloutsig_0_1z[0] ? { celloutsig_0_0z[5:0], celloutsig_0_4z } : { celloutsig_0_3z[3:0], celloutsig_0_3z };
  assign celloutsig_0_47z = celloutsig_0_44z[3] ? { celloutsig_0_12z[4], celloutsig_0_34z, celloutsig_0_10z } : { celloutsig_0_3z[4:3], celloutsig_0_40z };
  assign celloutsig_0_51z = celloutsig_0_14z[2] ? celloutsig_0_18z[9:3] : celloutsig_0_8z;
  assign celloutsig_0_7z = celloutsig_0_5z[6] ? { celloutsig_0_0z[4:2], celloutsig_0_6z } : celloutsig_0_1z[3:0];
  assign celloutsig_1_1z = in_data[141] ? celloutsig_1_0z[31:21] : celloutsig_1_0z[19:9];
  assign celloutsig_1_6z = celloutsig_1_0z[29] ? { in_data[135:128], celloutsig_1_5z } : { celloutsig_1_0z[11], celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_2z ? celloutsig_1_1z[8:0] : celloutsig_1_6z[10:2];
  assign celloutsig_0_11z = celloutsig_0_10z ? celloutsig_0_5z[7:4] : celloutsig_0_5z[3:0];
  assign celloutsig_0_20z = in_data[7] ? { celloutsig_0_5z[8], celloutsig_0_12z, celloutsig_0_5z } : { celloutsig_0_8z[2], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_22z = celloutsig_0_4z[0] ? { celloutsig_0_17z[14:3], celloutsig_0_7z, celloutsig_0_15z } : { celloutsig_0_17z[13:2], celloutsig_0_4z[2:1], 1'h0, celloutsig_0_8z };
  assign celloutsig_0_24z = celloutsig_0_13z ? celloutsig_0_8z[5:1] : celloutsig_0_2z[5:1];
  assign celloutsig_0_0z = in_data[88:81] | in_data[70:63];
  assign celloutsig_0_3z = celloutsig_0_2z[5:1] | celloutsig_0_1z;
  assign celloutsig_0_32z = celloutsig_0_18z[14:2] | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_0_33z = in_data[74:64] | { celloutsig_0_23z[11:7], celloutsig_0_25z };
  assign celloutsig_0_4z = celloutsig_0_1z[4:2] | celloutsig_0_0z[7:5];
  assign celloutsig_0_44z = celloutsig_0_2z[4:1] | celloutsig_0_23z[9:6];
  assign celloutsig_1_0z = in_data[175:144] | in_data[150:119];
  assign celloutsig_1_9z = { celloutsig_1_0z[20:17], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z } | celloutsig_1_0z[25:12];
  assign celloutsig_1_16z = { celloutsig_1_6z[2:1], celloutsig_1_2z } | _04_[10:8];
  assign celloutsig_1_18z = celloutsig_1_0z[27:7] | { celloutsig_1_6z[10:1], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_16z[2:1], celloutsig_1_5z } | celloutsig_1_10z[6:1];
  assign celloutsig_0_12z = { celloutsig_0_1z[1], celloutsig_0_3z, celloutsig_0_4z } | { celloutsig_0_4z[2:1], celloutsig_0_8z };
  assign celloutsig_0_14z = celloutsig_0_1z[4:1] | celloutsig_0_12z[7:4];
  assign celloutsig_0_15z = celloutsig_0_9z[6:1] | { celloutsig_0_3z[1:0], celloutsig_0_11z };
  assign celloutsig_0_17z = { celloutsig_0_0z[4:0], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_7z } | { celloutsig_0_15z[4:2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_18z = { in_data[89:83], celloutsig_0_13z, celloutsig_0_5z } | { celloutsig_0_17z[11:2], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_11z[2], celloutsig_0_19z } | { celloutsig_0_0z[5], celloutsig_0_19z };
  assign celloutsig_0_25z = celloutsig_0_8z[5:0] | in_data[87:82];
  assign celloutsig_0_29z = { celloutsig_0_19z[11:3], celloutsig_0_3z, celloutsig_0_23z } ^ { celloutsig_0_21z[7:6], celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_70z = { celloutsig_0_60z, celloutsig_0_60z, _00_ } ^ { celloutsig_0_35z[1], _03_ };
  assign celloutsig_0_71z = { celloutsig_0_18z[11:1], celloutsig_0_39z, celloutsig_0_51z } ^ { _01_[13:9], _01_ };
  assign celloutsig_0_8z = celloutsig_0_0z[7:1] ^ celloutsig_0_0z[6:0];
  assign celloutsig_1_5z = in_data[116:113] ^ celloutsig_1_1z[6:3];
  assign celloutsig_0_9z = { celloutsig_0_8z[3:2], celloutsig_0_6z, celloutsig_0_8z } ^ { in_data[60:52], celloutsig_0_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[4:0] ^ in_data[28:24];
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_8z } ^ { celloutsig_0_12z[8:3], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[83:78] ^ celloutsig_0_0z[6:1];
  assign celloutsig_0_21z = celloutsig_0_17z[8:1] ^ celloutsig_0_12z[7:0];
  assign celloutsig_0_27z = { in_data[27:20], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_16z } ^ { celloutsig_0_9z[8:0], celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_28z = ~((celloutsig_0_5z[8] & celloutsig_0_4z[0]) | (celloutsig_0_11z[0] & celloutsig_0_7z[3]));
  assign celloutsig_0_34z = ~((celloutsig_0_30z[5] & celloutsig_0_29z[0]) | (celloutsig_0_5z[2] & in_data[80]));
  assign celloutsig_0_36z = ~((celloutsig_0_8z[6] & celloutsig_0_5z[5]) | (celloutsig_0_23z[1] & celloutsig_0_27z[8]));
  assign celloutsig_0_39z = ~((celloutsig_0_7z[2] & celloutsig_0_22z[3]) | (celloutsig_0_25z[0] & celloutsig_0_23z[12]));
  assign celloutsig_0_40z = ~((celloutsig_0_39z & celloutsig_0_4z[1]) | (celloutsig_0_5z[6] & celloutsig_0_39z));
  assign celloutsig_0_45z = ~((celloutsig_0_36z & celloutsig_0_33z[1]) | (celloutsig_0_23z[12] & celloutsig_0_21z[1]));
  assign celloutsig_0_6z = ~((celloutsig_0_4z[0] & celloutsig_0_0z[3]) | (celloutsig_0_1z[1] & celloutsig_0_1z[1]));
  assign celloutsig_0_60z = ~((celloutsig_0_3z[0] & celloutsig_0_6z) | (celloutsig_0_32z[7] & celloutsig_0_16z));
  assign celloutsig_0_65z = ~((celloutsig_0_33z[8] & celloutsig_0_23z[7]) | (_02_[6] & celloutsig_0_30z[1]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[4] & celloutsig_1_1z[6]) | (celloutsig_1_1z[3] & celloutsig_1_1z[9]));
  assign celloutsig_1_8z = ~((in_data[165] & celloutsig_1_0z[18]) | (celloutsig_1_0z[1] & celloutsig_1_1z[0]));
  assign celloutsig_0_10z = ~((celloutsig_0_8z[5] & celloutsig_0_1z[2]) | (celloutsig_0_0z[2] & celloutsig_0_2z[3]));
  assign celloutsig_0_13z = ~((celloutsig_0_7z[1] & celloutsig_0_0z[2]) | (celloutsig_0_11z[0] & celloutsig_0_2z[5]));
  assign celloutsig_0_16z = ~((celloutsig_0_3z[1] & in_data[1]) | (celloutsig_0_12z[2] & celloutsig_0_14z[0]));
  assign celloutsig_0_26z = ~((celloutsig_0_21z[1] & celloutsig_0_6z) | (celloutsig_0_19z[8] & celloutsig_0_25z[1]));
  assign { out_data[148:128], out_data[101:96], out_data[39:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
