

================================================================
== Vivado HLS Report for 'store_input'
================================================================
* Date:           Wed Nov  7 21:45:51 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2337|  2337|  2337|  2337|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2336|  2336|        73|          -|          -|    32|    no    |
        | + Loop 1.1  |    64|    64|         2|          -|          -|    32|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    104|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     98|
|Register         |        -|      -|     153|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     153|    202|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_109_p2        |     +    |      0|  0|  15|           6|           1|
    |j_4_fu_151_p2        |     +    |      0|  0|  15|           6|           1|
    |tmp_17_fu_127_p2     |     +    |      0|  0|  38|          31|          31|
    |tmp_s_fu_161_p2      |     +    |      0|  0|  12|          12|          12|
    |ap_block_state10     |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_103_p2  |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_fu_145_p2   |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 104|          68|          60|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  53|         12|    1|         12|
    |ap_sig_ioackin_m_axi_input_r_ARREADY  |   9|          2|    1|          2|
    |i_reg_77                              |   9|          2|    6|         12|
    |input_r_blk_n_AR                      |   9|          2|    1|          2|
    |input_r_blk_n_R                       |   9|          2|    1|          2|
    |j_reg_88                              |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  98|         22|   16|         42|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  11|   0|   11|          0|
    |ap_reg_ioackin_m_axi_input_r_ARREADY  |   1|   0|    1|          0|
    |i_5_reg_178                           |   6|   0|    6|          0|
    |i_reg_77                              |   6|   0|    6|          0|
    |input_addr_read_reg_217               |  32|   0|   32|          0|
    |j_4_reg_207                           |   6|   0|    6|          0|
    |j_reg_88                              |   6|   0|    6|          0|
    |sext_cast_reg_170                     |  30|   0|   31|          1|
    |tmp_17_reg_188                        |  31|   0|   31|          0|
    |tmp_42_cast_reg_199                   |   6|   0|   12|          6|
    |tmp_reg_183                           |   6|   0|   11|          5|
    |tmp_s_reg_212                         |  12|   0|   12|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 153|   0|  165|         12|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  store_input | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  store_input | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  store_input | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  store_input | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  store_input | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  store_input | return value |
|m_axi_input_r_AWVALID   | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWREADY   |  in |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWADDR    | out |   32|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWID      | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWLEN     | out |   32|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWSIZE    | out |    3|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWBURST   | out |    2|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWLOCK    | out |    2|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWCACHE   | out |    4|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWPROT    | out |    3|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWQOS     | out |    4|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWREGION  | out |    4|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_AWUSER    | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_WVALID    | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_WREADY    |  in |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_WDATA     | out |   32|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_WSTRB     | out |    4|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_WLAST     | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_WID       | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_WUSER     | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARVALID   | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARREADY   |  in |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARADDR    | out |   32|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARID      | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARLEN     | out |   32|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARSIZE    | out |    3|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARBURST   | out |    2|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARLOCK    | out |    2|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARCACHE   | out |    4|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARPROT    | out |    3|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARQOS     | out |    4|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARREGION  | out |    4|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_ARUSER    | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_RVALID    |  in |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_RREADY    | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_RDATA     |  in |   32|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_RLAST     |  in |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_RID       |  in |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_RUSER     |  in |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_RRESP     |  in |    2|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_BVALID    |  in |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_BREADY    | out |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_BRESP     |  in |    2|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_BID       |  in |    1|    m_axi   |    input_r   |    pointer   |
|m_axi_input_r_BUSER     |  in |    1|    m_axi   |    input_r   |    pointer   |
|input_offset            |  in |   30|   ap_none  | input_offset |    scalar    |
|input_oc_0_address0     | out |   10|  ap_memory |  input_oc_0  |     array    |
|input_oc_0_ce0          | out |    1|  ap_memory |  input_oc_0  |     array    |
|input_oc_0_we0          | out |    1|  ap_memory |  input_oc_0  |     array    |
|input_oc_0_d0           | out |   32|  ap_memory |  input_oc_0  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

