Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 27 22:34:04 2023
| Host         : LAPTOP-MVMLE90N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk/SLOW_CLOCK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_out_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk3/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_option_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_option_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: mw/clk1/clk_out_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: task_option_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: task_option_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 751 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.800        0.000                      0                  896        0.098        0.000                      0                  896        4.500        0.000                       0                   493  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.800        0.000                      0                  896        0.098        0.000                      0                  896        4.500        0.000                       0                   493  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 2.525ns (30.710%)  route 5.697ns (69.290%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.040     6.756    mouse/ypos[10]
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124     6.880 r  mouse/task_option[1]_i_6/O
                         net (fo=44, routed)          0.805     7.685    mouse/task_option[1]_i_6_n_0
    SLICE_X16Y101        LUT2 (Prop_lut2_I0_O)        0.119     7.804 r  mouse/i__carry_i_14__1/O
                         net (fo=30, routed)          1.162     8.966    mouse/nypos[3]
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.332     9.298 r  mouse/current_option[0]_i_163/O
                         net (fo=1, routed)           0.000     9.298    mouse/current_option[0]_i_163_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.848 r  mouse/current_option_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     9.848    mouse/current_option_reg[0]_i_78_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.962 r  mouse/current_option_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.962    mouse/current_option_reg[0]_i_38_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  mouse/current_option_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001    10.076    mouse/current_option_reg[0]_i_10_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  mouse/current_option_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           1.673    11.863    mouse/current_option412_in
    SLICE_X13Y100        LUT4 (Prop_lut4_I2_O)        0.152    12.015 f  mouse/main_menu_option[0]_i_3/O
                         net (fo=3, routed)           0.447    12.462    mouse/main_menu_option[0]_i_3_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.326    12.788 r  mouse/current_option[1]_i_5/O
                         net (fo=1, routed)           0.571    13.358    mouse/current_option[1]_i_5_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.482 r  mouse/current_option[1]_i_1/O
                         net (fo=1, routed)           0.000    13.482    mouse_n_132
    SLICE_X14Y100        FDRE                                         r  current_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.616    14.957    clock_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  current_option_reg[1]/C
                         clock pessimism              0.280    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X14Y100        FDRE (Setup_fdre_C_D)        0.081    15.283    current_option_reg[1]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.525ns (31.162%)  route 5.578ns (68.838%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.040     6.756    mouse/ypos[10]
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124     6.880 r  mouse/task_option[1]_i_6/O
                         net (fo=44, routed)          0.805     7.685    mouse/task_option[1]_i_6_n_0
    SLICE_X16Y101        LUT2 (Prop_lut2_I0_O)        0.119     7.804 r  mouse/i__carry_i_14__1/O
                         net (fo=30, routed)          1.162     8.966    mouse/nypos[3]
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.332     9.298 r  mouse/current_option[0]_i_163/O
                         net (fo=1, routed)           0.000     9.298    mouse/current_option[0]_i_163_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.848 r  mouse/current_option_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     9.848    mouse/current_option_reg[0]_i_78_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.962 r  mouse/current_option_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.962    mouse/current_option_reg[0]_i_38_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  mouse/current_option_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001    10.076    mouse/current_option_reg[0]_i_10_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  mouse/current_option_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           1.673    11.863    mouse/current_option412_in
    SLICE_X13Y100        LUT4 (Prop_lut4_I2_O)        0.152    12.015 f  mouse/main_menu_option[0]_i_3/O
                         net (fo=3, routed)           0.461    12.476    mouse/main_menu_option[0]_i_3_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I2_O)        0.326    12.802 f  mouse/task_option[1]_i_2/O
                         net (fo=2, routed)           0.437    13.239    mouse/task_option[1]_i_2_n_0
    SLICE_X16Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.363 r  mouse/task_option[1]_i_1/O
                         net (fo=1, routed)           0.000    13.363    mouse_n_151
    SLICE_X16Y100        FDRE                                         r  task_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.615    14.956    clock_IBUF_BUFG
    SLICE_X16Y100        FDRE                                         r  task_option_reg[1]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X16Y100        FDRE (Setup_fdre_C_D)        0.031    15.219    task_option_reg[1]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 2.525ns (31.178%)  route 5.574ns (68.822%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.040     6.756    mouse/ypos[10]
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124     6.880 r  mouse/task_option[1]_i_6/O
                         net (fo=44, routed)          0.805     7.685    mouse/task_option[1]_i_6_n_0
    SLICE_X16Y101        LUT2 (Prop_lut2_I0_O)        0.119     7.804 r  mouse/i__carry_i_14__1/O
                         net (fo=30, routed)          1.162     8.966    mouse/nypos[3]
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.332     9.298 r  mouse/current_option[0]_i_163/O
                         net (fo=1, routed)           0.000     9.298    mouse/current_option[0]_i_163_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.848 r  mouse/current_option_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     9.848    mouse/current_option_reg[0]_i_78_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.962 r  mouse/current_option_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.962    mouse/current_option_reg[0]_i_38_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  mouse/current_option_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001    10.076    mouse/current_option_reg[0]_i_10_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 f  mouse/current_option_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           1.673    11.863    mouse/current_option412_in
    SLICE_X13Y100        LUT4 (Prop_lut4_I2_O)        0.152    12.015 r  mouse/main_menu_option[0]_i_3/O
                         net (fo=3, routed)           0.461    12.476    mouse/main_menu_option[0]_i_3_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I2_O)        0.326    12.802 r  mouse/task_option[1]_i_2/O
                         net (fo=2, routed)           0.433    13.235    mouse/task_option[1]_i_2_n_0
    SLICE_X16Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  mouse/task_option[0]_i_1/O
                         net (fo=1, routed)           0.000    13.359    mouse_n_150
    SLICE_X16Y100        FDRE                                         r  task_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.615    14.956    clock_IBUF_BUFG
    SLICE_X16Y100        FDRE                                         r  task_option_reg[0]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X16Y100        FDRE (Setup_fdre_C_D)        0.029    15.217    task_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 2.295ns (30.154%)  route 5.316ns (69.846%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.040     6.756    mouse/ypos[10]
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124     6.880 r  mouse/task_option[1]_i_6/O
                         net (fo=44, routed)          0.805     7.685    mouse/task_option[1]_i_6_n_0
    SLICE_X16Y101        LUT2 (Prop_lut2_I0_O)        0.119     7.804 r  mouse/i__carry_i_14__1/O
                         net (fo=30, routed)          1.376     9.180    mouse/nypos[3]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.332     9.512 r  mouse/current_option[1]_i_88/O
                         net (fo=1, routed)           0.000     9.512    mouse/current_option[1]_i_88_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.062 r  mouse/current_option_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.062    mouse/current_option_reg[1]_i_43_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  mouse/current_option_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.176    mouse/current_option_reg[1]_i_23_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  mouse/current_option_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.290    mouse/current_option_reg[1]_i_8_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  mouse/current_option_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.110    11.514    mouse/current_option46_in
    SLICE_X15Y100        LUT2 (Prop_lut2_I1_O)        0.124    11.638 r  mouse/main_menu_option[0]_i_4/O
                         net (fo=4, routed)           0.575    12.213    mouse/main_menu_option[0]_i_4_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.337 r  mouse/current_option[0]_i_2/O
                         net (fo=1, routed)           0.410    12.747    mouse/current_option[0]_i_2_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.124    12.871 r  mouse/current_option[0]_i_1/O
                         net (fo=1, routed)           0.000    12.871    mouse_n_133
    SLICE_X14Y100        FDRE                                         r  current_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.616    14.957    clock_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  current_option_reg[0]/C
                         clock pessimism              0.280    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X14Y100        FDRE (Setup_fdre_C_D)        0.077    15.279    current_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 2.401ns (31.914%)  route 5.122ns (68.086%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.040     6.756    mouse/ypos[10]
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124     6.880 r  mouse/task_option[1]_i_6/O
                         net (fo=44, routed)          0.805     7.685    mouse/task_option[1]_i_6_n_0
    SLICE_X16Y101        LUT2 (Prop_lut2_I0_O)        0.119     7.804 r  mouse/i__carry_i_14__1/O
                         net (fo=30, routed)          1.162     8.966    mouse/nypos[3]
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.332     9.298 r  mouse/current_option[0]_i_163/O
                         net (fo=1, routed)           0.000     9.298    mouse/current_option[0]_i_163_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.848 r  mouse/current_option_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     9.848    mouse/current_option_reg[0]_i_78_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.962 r  mouse/current_option_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.962    mouse/current_option_reg[0]_i_38_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  mouse/current_option_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001    10.076    mouse/current_option_reg[0]_i_10_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  mouse/current_option_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           1.673    11.863    mouse/current_option412_in
    SLICE_X13Y100        LUT4 (Prop_lut4_I2_O)        0.152    12.015 f  mouse/main_menu_option[0]_i_3/O
                         net (fo=3, routed)           0.443    12.458    mouse/main_menu_option[0]_i_3_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.326    12.784 r  mouse/main_menu_option[0]_i_1/O
                         net (fo=1, routed)           0.000    12.784    mouse_n_134
    SLICE_X14Y100        FDRE                                         r  main_menu_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.616    14.957    clock_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  main_menu_option_reg[0]/C
                         clock pessimism              0.280    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X14Y100        FDRE (Setup_fdre_C_D)        0.079    15.281    main_menu_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 2.670ns (46.028%)  route 3.131ns (53.972%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.807     5.328    mouse/clock_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.419     5.747 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.423     7.171    mouse/y_overflow_reg_n_0
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.296     7.467 r  mouse/y_pos[7]_i_11/O
                         net (fo=1, routed)           0.000     7.467    mouse/y_pos[7]_i_11_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.980 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.980    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.295 f  mouse/y_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.816     9.110    mouse/plusOp10[11]
    SLICE_X11Y107        LUT2 (Prop_lut2_I1_O)        0.307     9.417 r  mouse/y_pos[11]_i_7/O
                         net (fo=1, routed)           0.000     9.417    mouse/y_pos[11]_i_7_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.908 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.892    10.800    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.329    11.129 r  mouse/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    11.129    mouse/y_pos[10]_i_1_n_0
    SLICE_X11Y108        FDRE                                         r  mouse/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.614    14.955    mouse/clock_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  mouse/y_pos_reg[10]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X11Y108        FDRE (Setup_fdre_C_D)        0.029    15.216    mouse/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 2.670ns (45.656%)  route 3.178ns (54.344%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.807     5.328    mouse/clock_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.419     5.747 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.423     7.171    mouse/y_overflow_reg_n_0
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.296     7.467 r  mouse/y_pos[7]_i_11/O
                         net (fo=1, routed)           0.000     7.467    mouse/y_pos[7]_i_11_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.980 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.980    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.295 f  mouse/y_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.816     9.110    mouse/plusOp10[11]
    SLICE_X11Y107        LUT2 (Prop_lut2_I1_O)        0.307     9.417 r  mouse/y_pos[11]_i_7/O
                         net (fo=1, routed)           0.000     9.417    mouse/y_pos[11]_i_7_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.908 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.939    10.847    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.329    11.176 r  mouse/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    11.176    mouse/y_pos[4]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  mouse/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.614    14.955    mouse/clock_IBUF_BUFG
    SLICE_X8Y107         FDRE                                         r  mouse/y_pos_reg[4]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X8Y107         FDRE (Setup_fdre_C_D)        0.077    15.264    mouse/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 2.670ns (45.672%)  route 3.176ns (54.328%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.807     5.328    mouse/clock_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.419     5.747 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.423     7.171    mouse/y_overflow_reg_n_0
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.296     7.467 r  mouse/y_pos[7]_i_11/O
                         net (fo=1, routed)           0.000     7.467    mouse/y_pos[7]_i_11_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.980 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.980    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.295 f  mouse/y_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.816     9.110    mouse/plusOp10[11]
    SLICE_X11Y107        LUT2 (Prop_lut2_I1_O)        0.307     9.417 r  mouse/y_pos[11]_i_7/O
                         net (fo=1, routed)           0.000     9.417    mouse/y_pos[11]_i_7_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.908 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.937    10.845    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.329    11.174 r  mouse/y_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    11.174    mouse/y_pos[8]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  mouse/y_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.614    14.955    mouse/clock_IBUF_BUFG
    SLICE_X8Y107         FDRE                                         r  mouse/y_pos_reg[8]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X8Y107         FDRE (Setup_fdre_C_D)        0.081    15.268    mouse/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 2.670ns (46.173%)  route 3.113ns (53.827%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.807     5.328    mouse/clock_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.419     5.747 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.423     7.171    mouse/y_overflow_reg_n_0
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.296     7.467 r  mouse/y_pos[7]_i_11/O
                         net (fo=1, routed)           0.000     7.467    mouse/y_pos[7]_i_11_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.980 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.980    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.295 f  mouse/y_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.816     9.110    mouse/plusOp10[11]
    SLICE_X11Y107        LUT2 (Prop_lut2_I1_O)        0.307     9.417 r  mouse/y_pos[11]_i_7/O
                         net (fo=1, routed)           0.000     9.417    mouse/y_pos[11]_i_7_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.908 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.874    10.782    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.329    11.111 r  mouse/y_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    11.111    mouse/y_pos[6]_i_1_n_0
    SLICE_X11Y108        FDRE                                         r  mouse/y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.614    14.955    mouse/clock_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  mouse/y_pos_reg[6]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X11Y108        FDRE (Setup_fdre_C_D)        0.031    15.218    mouse/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.670ns (45.905%)  route 3.146ns (54.095%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.807     5.328    mouse/clock_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.419     5.747 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.423     7.171    mouse/y_overflow_reg_n_0
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.296     7.467 r  mouse/y_pos[7]_i_11/O
                         net (fo=1, routed)           0.000     7.467    mouse/y_pos[7]_i_11_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.980 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.980    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.295 f  mouse/y_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.816     9.110    mouse/plusOp10[11]
    SLICE_X11Y107        LUT2 (Prop_lut2_I1_O)        0.307     9.417 r  mouse/y_pos[11]_i_7/O
                         net (fo=1, routed)           0.000     9.417    mouse/y_pos[11]_i_7_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.908 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.907    10.816    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.329    11.145 r  mouse/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    11.145    mouse/y_pos[1]_i_1_n_0
    SLICE_X10Y105        FDRE                                         r  mouse/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         1.615    14.956    mouse/clock_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  mouse/y_pos_reg[1]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y105        FDRE (Setup_fdre_C_D)        0.077    15.265    mouse/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  4.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  clk2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk2/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.737    clk2/count_reg[26]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk2/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk2/count_reg[24]_i_1__2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  clk2/count_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.947    clk2/count_reg[28]_i_1__2_n_7
    SLICE_X42Y50         FDRE                                         r  clk2/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.832     1.959    clk2/clock_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk2/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    clk2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk100/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk100/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk100/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk100/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk100/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk100/count_reg[24]_i_1__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk100/count_reg[28]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.923    clk100/count_reg[28]_i_1__4_n_7
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk100/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  clk2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk2/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.737    clk2/count_reg[26]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk2/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk2/count_reg[24]_i_1__2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  clk2/count_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.960    clk2/count_reg[28]_i_1__2_n_5
    SLICE_X42Y50         FDRE                                         r  clk2/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.832     1.959    clk2/clock_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk2/count_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    clk2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk100/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk100/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk100/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk100/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk100/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk100/count_reg[24]_i_1__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk100/count_reg[28]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.934    clk100/count_reg[28]_i_1__4_n_5
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk100/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clk2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  clk2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk2/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.737    clk2/count_reg[26]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk2/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk2/count_reg[24]_i_1__2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  clk2/count_reg[28]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.983    clk2/count_reg[28]_i_1__2_n_6
    SLICE_X42Y50         FDRE                                         r  clk2/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.832     1.959    clk2/clock_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk2/count_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    clk2/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clk2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  clk2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk2/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.737    clk2/count_reg[26]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk2/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk2/count_reg[24]_i_1__2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  clk2/count_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.985    clk2/count_reg[28]_i_1__2_n_4
    SLICE_X42Y50         FDRE                                         r  clk2/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.832     1.959    clk2/clock_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk2/count_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    clk2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk100/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk100/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk100/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk100/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk100/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk100/count_reg[24]_i_1__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk100/count_reg[28]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.959    clk100/count_reg[28]_i_1__4_n_6
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk100/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk100/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk100/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk100/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk100/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk100/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk100/count_reg[24]_i_1__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clk100/count_reg[28]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.959    clk100/count_reg[28]_i_1__4_n_4
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk100/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.670     1.554    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  mouse/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.099     1.794    mouse/Inst_Ps2Interface/delay_100us_done
    SLICE_X6Y113         LUT4 (Prop_lut4_I2_O)        0.045     1.839 r  mouse/Inst_Ps2Interface/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.839    mouse/Inst_Ps2Interface/FSM_onehot_state[7]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.943     2.071    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.120     1.687    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/load_tx_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.291%)  route 0.139ns (49.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.670     1.554    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/Q
                         net (fo=6, routed)           0.139     1.834    mouse/Inst_Ps2Interface/load_tx_data
    SLICE_X3Y112         FDRE                                         r  mouse/Inst_Ps2Interface/load_tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=492, routed)         0.946     2.074    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  mouse/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism             -0.482     1.592    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.075     1.667    mouse/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y125   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y127   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y127   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y125   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y125   ai/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y125   ai/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y126   ai/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y136   clk20k/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y136   clk20k/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   mouse/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   mouse/FSM_onehot_state_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   mouse/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   mouse/FSM_onehot_state_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   mouse/FSM_onehot_state_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   mouse/FSM_onehot_state_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   mouse/FSM_onehot_state_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   mouse/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   mouse/reset_periodic_check_cnt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   mouse/reset_timeout_cnt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   ai/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   ai/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   ai/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   ai/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   clk20k/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   clk20k/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   clk20k/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   clk20k/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   clk20k/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   clk20k/count_reg[8]/C



