Block Name			X	Y		#Block ID
---------------------------
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg3		2	1		#r12
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I3
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		0	2		#r4
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		0	3		#r5
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		1	4		#r6
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg4		1	3		#r13
op_hcompute_hw_output_stencil$inner_compute$bitor_267_269_270_i2608_i532		1	5		#p9
op_hcompute_hw_output_stencil$inner_compute$bitxor_270_269_271_i2609_i173		1	4		#p10
op_hcompute_hw_output_stencil$inner_compute$mux_271_272_273_i2610_i1784		2	3		#p11
op_hcompute_hw_output_stencil$inner_compute$ule_268_hw_input_global_wrapper_stencil_1_269_i2607_i1705		0	4		#p7
op_hcompute_hw_output_stencil$inner_compute$ult_hw_input_global_wrapper_stencil_1_266_267_i2605_i571		2	5		#p8
op_hcompute_hw_output_stencil_port_controller_garnet		3	3		#m2
