// Seed: 372022780
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout tri0 id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_14 = 0;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output wire id_6,
    output logic id_7,
    output uwire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output logic id_12,
    output supply0 id_13,
    input supply0 id_14,
    output supply1 id_15,
    output supply1 id_16,
    input wor id_17,
    output tri id_18
);
  for (genvar id_20 = -1; id_5; id_12 = "" & id_20) begin : LABEL_0
    for (id_21 = 1; -1'h0; id_7 = 1) begin : LABEL_1
      if (1 - 1) begin : LABEL_2
        genvar id_22;
        genvar id_23;
      end else begin : LABEL_3
        assign id_7 = id_10;
      end
    end
    assign id_13 = -1;
  end
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
