<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HW.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fsm_sequence_checker.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fsm_sequence_checker.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fsm_sequence_checker.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fsm_sequence_checker.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fsm_sequence_checker.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fsm_sequence_checker.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fsm_sequence_checker.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fsm_sequence_checker.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fsm_sequence_checker.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fsm_sequence_checker.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fsm_sequence_checker.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fsm_sequence_checker.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fsm_sequence_checker.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_sequence_checker.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fsm_sequence_checker.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fsm_sequence_checker.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fsm_sequence_checker.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fsm_sequence_checker.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fsm_sequence_checker.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fsm_sequence_checker.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fsm_sequence_checker.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fsm_sequence_checker.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fsm_sequence_checker.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fsm_sequence_checker_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fsm_sequence_checker_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fsm_sequence_checker_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fsm_sequence_checker_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fsm_sequence_checker_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fsm_sequence_checker_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fsm_sequence_checker_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fsm_sequence_checker_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fsm_sequence_checker_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fsm_sequence_checker_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fsm_sequence_checker_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fsm_sequence_checker_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fsm_sequence_checker_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fsm_sequence_checker_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fsm_sequence_checker_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_sequence_checket_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fsm_sequence_checket_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fsm_sequence_checket_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1748459521" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1748459521">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1748461831" xil_pn:in_ck="88034381956774698" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1748461831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ascii_type_detector.v"/>
      <outfile xil_pn:name="fsm_sequence_checker.v"/>
      <outfile xil_pn:name="fsm_sequence_checket_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1748459521" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8433514435043625984" xil_pn:start_ts="1748459521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748459521" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1403779457631345730" xil_pn:start_ts="1748459521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748459521" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-239262356418153624" xil_pn:start_ts="1748459521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748461831" xil_pn:in_ck="88034381956774698" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1748461831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ascii_type_detector.v"/>
      <outfile xil_pn:name="fsm_sequence_checker.v"/>
      <outfile xil_pn:name="fsm_sequence_checket_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1748461832" xil_pn:in_ck="88034381956774698" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7578220469287386559" xil_pn:start_ts="1748461831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fsm_sequence_checket_tb_beh.prj"/>
      <outfile xil_pn:name="fsm_sequence_checket_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1748461847" xil_pn:in_ck="6647378004869806616" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1509033913457891844" xil_pn:start_ts="1748461847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1748457379" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1748457379">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1748457379" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2844233652493180427" xil_pn:start_ts="1748457379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748457379" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-239262356418153624" xil_pn:start_ts="1748457379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748457379" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1748457379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748457379" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2498928521288455113" xil_pn:start_ts="1748457379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748457379" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297138737980" xil_pn:start_ts="1748457379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748457379" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1484957882744131726" xil_pn:start_ts="1748457379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748461078" xil_pn:in_ck="-7434255314580496259" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8022768858979466161" xil_pn:start_ts="1748461072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fsm_sequence_checker.lso"/>
      <outfile xil_pn:name="fsm_sequence_checker.ngc"/>
      <outfile xil_pn:name="fsm_sequence_checker.ngr"/>
      <outfile xil_pn:name="fsm_sequence_checker.prj"/>
      <outfile xil_pn:name="fsm_sequence_checker.stx"/>
      <outfile xil_pn:name="fsm_sequence_checker.syr"/>
      <outfile xil_pn:name="fsm_sequence_checker.xst"/>
      <outfile xil_pn:name="fsm_sequence_checker_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1748457542" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3684843318423080180" xil_pn:start_ts="1748457542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748461083" xil_pn:in_ck="-3769142842287381384" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8023490735611632981" xil_pn:start_ts="1748461078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fsm_sequence_checker.bld"/>
      <outfile xil_pn:name="fsm_sequence_checker.ngd"/>
      <outfile xil_pn:name="fsm_sequence_checker_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1748461087" xil_pn:in_ck="-3769142842287381383" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="2842458847540838050" xil_pn:start_ts="1748461083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fsm_sequence_checker.pcf"/>
      <outfile xil_pn:name="fsm_sequence_checker_map.map"/>
      <outfile xil_pn:name="fsm_sequence_checker_map.mrp"/>
      <outfile xil_pn:name="fsm_sequence_checker_map.ncd"/>
      <outfile xil_pn:name="fsm_sequence_checker_map.ngm"/>
      <outfile xil_pn:name="fsm_sequence_checker_map.xrpt"/>
      <outfile xil_pn:name="fsm_sequence_checker_summary.xml"/>
      <outfile xil_pn:name="fsm_sequence_checker_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1748461098" xil_pn:in_ck="-1305189350533396462" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1748461087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fsm_sequence_checker.ncd"/>
      <outfile xil_pn:name="fsm_sequence_checker.pad"/>
      <outfile xil_pn:name="fsm_sequence_checker.par"/>
      <outfile xil_pn:name="fsm_sequence_checker.ptwx"/>
      <outfile xil_pn:name="fsm_sequence_checker.unroutes"/>
      <outfile xil_pn:name="fsm_sequence_checker.xpi"/>
      <outfile xil_pn:name="fsm_sequence_checker_pad.csv"/>
      <outfile xil_pn:name="fsm_sequence_checker_pad.txt"/>
      <outfile xil_pn:name="fsm_sequence_checker_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1748461102" xil_pn:in_ck="-3769142842287381515" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1748461098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fsm_sequence_checker.bgn"/>
      <outfile xil_pn:name="fsm_sequence_checker.bit"/>
      <outfile xil_pn:name="fsm_sequence_checker.drc"/>
      <outfile xil_pn:name="fsm_sequence_checker.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1748461098" xil_pn:in_ck="-3769142842287381515" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1748461096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fsm_sequence_checker.twr"/>
      <outfile xil_pn:name="fsm_sequence_checker.twx"/>
    </transform>
  </transforms>

</generated_project>
