import chisel3._
import chisel3.util._
import chisel3.stage._

class HA extends Module{
  val io=IO(new Bundle{
    val in = Input(Vec(2,Bool()))
    val out = Output(Vec(2,Bool()))
  })

  io.out(1) := io.in(0) ^ io.in(1)  //cout
  io.out(0) := io.in(0) & io.out(1) //sum
  
}

class CSA extends Module{
  val io=IO(new Bundle{
    val in = Input(UInt(3.W))
    val out = Output(UInt(2.W))
  })

  val out = Wire(Vec(2,Bool()))
  out(1) := (io.in(0) & io.in(1)) | (io.in(2) & (io.in(0) ^ io.in(1))) //cout
  out(0) := io.in(0) ^ io.in(1) ^ io.in(2)                             //sum

  io.out := Cat(out(1),out(0))
}

class gen_p_i extends Module{
  val io=IO(new Bundle{
    val x=Input(Bool())
    val x_sub=Input(Bool())
    val sel=Input(UInt(4.W))
    val p=Output(Bool())
  })
  val sel_negative=io.sel(0)
  val sel_positive=io.sel(1)
  val sel_double_negative=io.sel(2)
  val sel_double_positive=io.sel(3)

  io.p := ~(~(sel_negative & ~io.x) & ~(sel_double_negative & ~io.x_sub) 
          & ~(sel_positive & io.x ) & ~(sel_double_positive &  io.x_sub))
}

class gen_sel extends Module {
  val io = IO(new Bundle {
    val src = Input(UInt(3.W))
    val out=Output(UInt(4.W))
  })

  val y_sub = io.src(0)
  val y =io.src(1)
  val y_add =io.src(2)

  val sel_negative = (y_add & (y & ~y_sub | ~y & y_sub)).asUInt()
  val sel_positive = (~y_add & (y & ~y_sub | ~y & y_sub)).asUInt()
  val sel_double_negative = (y_add & ~y & ~y_sub).asUInt()
  val sel_double_positive = (~y_add & y & y_sub).asUInt()

  io.out:=Cat(sel_double_positive,sel_double_negative,sel_positive,sel_negative)
}

class gen_p extends Module{
  val io=IO(new Bundle{
    val src=Input(UInt(3.W))
    val x = Input(UInt(132.W))
    val p=Output(UInt(132.W))
    val c=Output(UInt(1.W))
  })

  val sel=Module(new gen_sel).io
  val p=Seq.fill(132)(Module(new gen_p_i).io)

  sel.src:=io.src

  p(0).x:= io.x(0)
  p(0).x_sub := 0.U
  p(0).sel:=sel.out

  for(i <- 1 until 132){
    p(i).x:= io.x(i)
    p(i).x_sub := io.x(i-1)
    p(i).sel:=sel.out
  }
  
  io.p :=Cat(p.map(_.p.asUInt()).reverse)
  //reverse.asUInt()))
  io.c :=sel.out(0) | sel.out(2)//-x or -2x
}

class switch extends Module{
  val io=IO(new Bundle{
    val in=Input(Vec(33,UInt(132.W)))
    val out=Output(Vec(132,UInt(33.W)))
    val cin=Input(Vec(33,UInt(1.W)))
    val cout=Output(UInt(32.W))
  })
  for(j <- 0 until 132){
    val c = Wire(Vec(33,UInt(1.W)))
    for(i <- 0 until 33){
      c(i) := io.in(i)(j)
    }
    io.out(j) := c.asUInt
  }

  //for(j <- 0 until 132)
  //  for(i <- 0 until 33){
  //    chisel3.assert(io.out(j)(i) === io.in(i)(j))
  //  }

  io.cout:=io.cin.asUInt(31,0)

}
//1 3 7 9 11 
class Walloc33bits extends Module {
  val io = IO(new Bundle {
    val src_in = Input(UInt(33.W))
    val cin = Input(UInt(30.W))
    val cout_group = Output(Vec(30, UInt(1.W)))
    val cout = Output(UInt(1.W))
    val s = Output(UInt(1.W))
  })

  val cin = io.cin
  val csa =  Seq.fill(31)(Module(new CSA))
  val c = Wire(Vec(30, UInt(1.W)))
  // First
  val first_s = Wire(Vec(11, UInt(1.W)))
  for (i <- 0 until 11){
    csa(i).io.in := io.src_in(32 - i * 3, 30 - i * 3)
    c(10-i):= csa(i).io.out(1)
    first_s(10 - i):= csa(i).io.out(0)
  }

  // Second
  val second_s = Wire(Vec(9, UInt(1.W)))
    csa(11).io.in := first_s.asUInt(10,8)
    csa(12).io.in := first_s.asUInt(7,5)
    csa(13).io.in := first_s.asUInt(4,2)
    csa(14).io.in := Cat(first_s.asUInt(1,0),cin(15))
    csa(15).io.in := cin(14,12)
    csa(16).io.in := cin(11,9)
    csa(17).io.in := cin(8,6)
    csa(18).io.in := cin(5,3)
    csa(19).io.in := cin(2,0)
   
  for(i <- 0 until 9){
    c(19 - i):=csa(i+11).io.out(1)
    second_s(8 - i) := csa(i+11).io.out(0)
  }

  // Third

  val third_s = Wire(Vec(7, UInt(1.W)))

    csa(20).io.in:= second_s.asUInt(8,6)
    csa(21).io.in:= second_s.asUInt(5,3)
    csa(22).io.in:= second_s.asUInt(2,0)
    csa(23).io.in:= cin(27,25)
    csa(24).io.in:= cin(24,22)
    csa(25).io.in:= cin(21,19)
    csa(26).io.in:= cin(18,16)

  for (i <- 0 until 7) {
    c(26 - i):=csa(i+20).io.out(1)
    third_s(6 - i) := csa(i+20).io.out(0)
  }
   
 

  // Fourth
  val fourth_s = Wire(Vec(3, UInt(1.W)))
  csa(27).io.in := third_s.asUInt(6,4)
  csa(28).io.in := third_s.asUInt(3,1)
  csa(29).io.in := Cat(third_s.asUInt(0), cin(29,28))

  for(i <- 0 until 3){
    c(29 - i):=csa(i+27).io.out(1)
    fourth_s(2 - i) := csa(i+27).io.out(0)
  }

  // Fifth
  csa(30).io.in := fourth_s.asUInt(2,0)
  io.cout:=csa(30).io.out(1)
  io.s := csa(30).io.out(0)

  io.cout_group := c

}
class walloc_64_mul extends Module{
val io=IO( new Bundle{
    val multiplicand= Input(UInt(132.W))       
    val multiplier= Input(UInt(66.W))        
    val result_hi = Output(UInt(64.W))
    val result_lo = Output(UInt(64.W))
    val mul_valid = Input(UInt(1.W))
  })

  val mula = io.multiplicand//RegEnable(io.multiplicand,0.U(132.W),io.mul_valid.asBool)
  val mulb = Cat(io.multiplier,0.U)//RegEnable(Cat(io.multiplier,0.U),0.U(67.W),io.mul_valid.asBool)
  val gp= Seq.fill(33)(Module(new gen_p).io)
  val sw=Module(new switch).io
  val wa=Seq.fill(132)(Module(new Walloc33bits).io)
  val adder_a = Wire(Vec(132,UInt(1.W)))
  val adder_b = Wire(Vec(133,UInt(1.W)))
  

  for(i <- 0 until 33){
    gp(i).src:=mulb(2+2*i,2*i)
    gp(i).x:=mula << (i*2).U
    sw.in(i):=gp(i).p  
    sw.cin(i):=gp(i).c  
  }


  wa(0).src_in := sw.out(0)
  wa(0).cin := sw.cout(31,2)
  adder_a(0):=wa(0).s
  adder_b(1):=wa(0).cout
  for(i <- 1 until 132){
    wa(i).src_in := sw.out(i)
    wa(i).cin := wa(i-1).cout_group.asUInt
    adder_a(i):=wa(i).s
    adder_b(i+1):=wa(i).cout
  }

  adder_b(0):=sw.cout(1)
  val result = Wire(UInt(128.W))
  val src1 = dontTouch(Wire(UInt(133.W)))
  val src2 = dontTouch(Wire(UInt(133.W)))
  val cin  = dontTouch(Wire(UInt(133.W)))
  src1 := adder_a.asUInt
  src2 := adder_b.asUInt
  cin  := sw.cout(0)
  result := (src1 + src2 + cin)(127,0)
  io.result_hi := result(127,64)
  io.result_lo := result(63,0)

  //test 
  val test1 = dontTouch(Wire(Vec(33,UInt(132.W))))
  test1(0) := sw.in(0) + sw.cin(0)
  for(i <- 1 until 33){
    test1(i) := test1(i-1) + sw.in(i) +sw.cin(i)
  }

  val tmp2 = dontTouch(Wire(Vec(132,UInt(33.W))))
  val test2 = dontTouch(Wire(Vec(132,UInt(132.W))))
  for(i <- 0 until 132){
    tmp2(i) := sw.out(i)(0)+&sw.out(i)(1)+&sw.out(i)(2)+&sw.out(i)(3)+&sw.out(i)(4)+&sw.out(i)(5)+&sw.out(i)(6)+&sw.out(i)(7)+&sw.out(i)(8)+&sw.out(i)(9)+&sw.out(i)(10)+&sw.out(i)(11)+&sw.out(i)(12)+&sw.out(i)(13)+&sw.out(i)(14)+&sw.out(i)(15)+&sw.out(i)(16)+&sw.out(i)(17)+&sw.out(i)(18)+&sw.out(i)(19)+&sw.out(i)(20)+&sw.out(i)(21)+&sw.out(i)(22)+&sw.out(i)(23)+&sw.out(i)(24)+&sw.out(i)(25)+&sw.out(i)(26)+&sw.out(i)(27)+&sw.out(i)(28)+&sw.out(i)(29)+&sw.out(i)(30)+&sw.out(i)(31)+&sw.out(i)(32)
  }
  test2(0) := tmp2(0) +& sw.cout(0) +& sw.cout(1)+&sw.cout(2)+&sw.cout(3)+&sw.cout(4)+&sw.cout(5)+&sw.cout(6)+&sw.cout(7)+&sw.cout(8)+&sw.cout(9)+&sw.cout(10)+&sw.cout(11)+&sw.cout(12)+&sw.cout(13)+&sw.cout(14)+&sw.cout(15)+&sw.cout(16)+&sw.cout(17)+&sw.cout(18)+&sw.cout(19)+&sw.cout(20)+&sw.cout(21)+&sw.cout(22)+&sw.cout(23)+&sw.cout(24)+&sw.cout(25)+&sw.cout(26)+&sw.cout(27)+&sw.cout(28)+&sw.cout(29)+&sw.cout(30)+&sw.cout(31)
  for(i <- 1 until 132){
    test2(i) := (tmp2(i)<<i.U) +& test2(i-1)
  }




  //chisel3.assert(test1(32) === (io.multiplicand * io.multiplier))
  //end



}
class Wallace extends Module{
  val io=IO(new Bundle{
      val mul_valid = Input(UInt(1.W))         //为高表示输入的数据有效，如果没有新的乘法输入，在乘法被接受的下一个周期要置低
      val flush= Input(UInt(1.W))              //为高表示取消乘法
      val mulw= Input(UInt(1.W))               //为高表示是 32 位乘法
      val mul_signed= Input(UInt(2.W))         //2’b11（signed x signed）；2’b10（signed x unsigned）；2’b00（unsigned x unsigned）；
      val multiplicand= Input(UInt(64.W))      //被乘数，64 表示乘法器位数
      val multiplier= Input(UInt(64.W))        //乘数
      val mul_ready= Output(UInt(1.W))         //为高表示乘法器准备好，表示可以输入数据
      val out_valid= Output(UInt(1.W))         //为高表示乘法器输出的结果有效
      val result_hi= Output(UInt(64.W))        //高 64 bits 结果
      val result_lo= Output(UInt(64.W))        //低 64 bits 结果
  })
  val a = RegInit(0.U(132.W))
  val b = RegInit(0.U(66.W))
  val valid = RegInit(0.U(1.W))

  a :=Mux(io.flush.asBool,0.U,
      Mux((io.mul_valid&io.mul_signed(1)&io.mulw).asBool,Cat(Fill(100,io.multiplicand(31)),io.multiplicand),
      Mux((io.mul_valid&io.mul_signed(1)&(~io.mulw)).asBool,Cat(Fill(68,io.multiplicand(63)),io.multiplicand),
      Mux(io.mul_valid.asBool,io.multiplicand
      ,0.U))))
    
  b :=Mux(io.flush.asBool,0.U,
      Mux((io.mul_valid&io.mul_signed(1)&io.mulw).asBool,Cat(Fill(100,io.multiplier(31)),io.multiplier),
      Mux((io.mul_valid&io.mul_signed(1)&(~io.mulw)).asBool,Cat(Fill(68,io.multiplier(63)),io.multiplier),
      Mux(io.mul_valid.asBool,io.multiplier
      ,0.U))))

  valid :=Mux(io.flush.asBool,0.U,io.mul_valid)

  val tree = Module(new walloc_64_mul).io
  tree.mul_valid:=valid
  tree.multiplicand:=a//io.multiplicand
  tree.multiplier:=b//io.multiplier
  io.result_hi:=tree.result_hi
  io.result_lo:=tree.result_lo

  io.out_valid:=valid
  io.mul_ready:=1.U

  ////test
  //when(io.out_valid.asBool){
  //    chisel3.assert( (a* b) === Cat(io.result_hi,io.result_lo))
  //}
    //
}


//object Wallace extends TestSuite {
//  val tests: Tests = Tests {
//    test("mytest") {
//      new Formal with HasTestName {
//        def getTestName: String = s"Wallace"
//      }.verify(new walloc_64_mul, Seq(BoundedCheck(1)))
//    }
//  }
//}
