---
layout: page
---

{% comment %}

	Editorial by Pixelarity
	pixelarity.com | hello@pixelarity.com
	License: pixelarity.com/license

	Name:

		Generic page

	Description:

		A generic content page.

{% endcomment %}

<header class="main">
	<h1>Course Projects</h1>
</header>

<hr class="major" />
<span class="image main", id="sram"><img src="{{ site.baseurl }}/images/course-sram.png" alt="" /></span>
<h2>A 9T-SRAM Micro for 4-bit In-Memory Computing</h2>
<h3>EECS 427 | VLSI Design I</h3>
<h3>Collaborated with Chuoqi Chen, Yuanqi Guo, Siyu Wang, Xiangdong Wei, Zhengqi Xu.</h3>
<ul style="font-weight: bold;">
	<li>Implemented a 16-bit RISC processor with a 9T-SRAM IMC circuit to accelerate matrix multiplication.</li>
	<li>Designed analog charge sharing circuits for 4-bit weighted sum in analog fashion and a 4-bit flash ADC for data conversion.</li>
	<li>Simulated the macro with HPICE, NC-Verilog, Spectre and Verilog-A. Realized mixed-signal computation.</li>
	<li>Integrated full physical layout of the processor.</li>
</ul>

<hr class="major" />
<span class="image main", id="sram"><img src="{{ site.baseurl }}/images/course-r10k.png" alt="" /></span>
<h2>A 2-way Out-of-Order Superscalar Processor with R10k-Style Renaming</h2>
<h3>EECS 470 | Computer Architecture</h3>
<h3>Collaborated with Zhuo Chen, Xinxin Wang.</h3>
<ul style="font-weight: bold;">
	<li>Designed ans synthesized MIPS R10K style renaming microprocessor in SystemVerilog.</li>
	<li>The two-ways super scalar processor has seven stages for out-of-order operation.</li>
	<li>Implemented instruction pre-fetching, gshare predictor, store-to-load forwarding in the load-store queue and write-back data cache to improve throughput.</li>
</ul>

<hr class="major" />
<span class="image main", id="sram"><img src="{{ site.baseurl }}/images/course-adc.png" alt="" /></span>
<h2>Noise Shaping SAR ADCs</h2>
<h3>EECS 511 | Integrated Analog/Digital Interface Circuits</h3>
<ul style="font-weight: bold;">
	<li>Designed a Strong Arm comparator with physical layout. The comparator achieves 24.2 uW power consumption, 
		0.48 mV input offset and 5.48E-10 meta-stability rate at the worst corner case.</li>
	<li>Modeled a set-and-down SAR ADC with redundancy and noise shaping.</li>
	<li>The noise shaping SAR ADC achieve the peak SNDR of 62.7779 dB.</li>
</ul>

<hr class="major" />
<span class="image main", id="sram"><img src="{{ site.baseurl }}/images/course-ml.png" alt="" /></span>
<h2>Exposing Deepfake Videos by DNN-based Artifacts Detection</h2>
<h3>EECS 545 | Machine Learning</h3>
<h3>Collaborated with Jiajun Cao, Guangyan Shen, Guoqin Yin, Songlin Zheng.</h3>
<ul style="font-weight: bold;">
	<li>Trained a CNN + RNN framework for Deepfake video detection, achieved highest test accuracy of 92.68% at Kaggle Deepfake video dataset.</li>
	<li>Pre-processed each frame of the video using OpenCV to extract and enhance human faces.</li>
	<li>Used CNN layer to extract artifacts at frame level.</li>
	<li>RNN layers served as frame sequence processor to capture artifacts in frame-to-frame transition.</li>
</ul>