

================================================================
== Vitis HLS Report for 'dct_1d'
================================================================
* Date:           Mon Mar  6 13:37:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |       14|       14|         8|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|    132|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|     119|     16|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     401|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     520|    216|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_15s_16s_13ns_29_4_1_U11  |mac_muladd_15s_16s_13ns_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_15s_16s_29ns_29_4_1_U15  |mac_muladd_15s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_15s_16s_29s_29_4_1_U14   |mac_muladd_15s_16s_29s_29_4_1   |  i0 + i1 * i2|
    |mac_muladd_15s_16s_29s_29_4_1_U16   |mac_muladd_15s_16s_29s_29_4_1   |  i0 + i1 * i2|
    |mac_muladd_15s_16s_29s_29_4_1_U17   |mac_muladd_15s_16s_29s_29_4_1   |  i0 + i1 * i2|
    |mul_mul_14ns_16s_29_4_1_U12         |mul_mul_14ns_16s_29_4_1         |       i0 * i1|
    |mul_mul_15s_16s_29_4_1_U10          |mul_mul_15s_16s_29_4_1          |       i0 * i1|
    |mul_mul_15s_16s_29_4_1_U13          |mul_mul_15s_16s_29_4_1          |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +----------------------------------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                 Memory                 |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_1d_short_short_dct_coeff_table_1_U  |dct_1d_dct_1d_short_short_dct_coeff_table_1_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_short_short_dct_coeff_table_2_U  |dct_1d_dct_1d_short_short_dct_coeff_table_2_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_short_short_dct_coeff_table_3_U  |dct_1d_dct_1d_short_short_dct_coeff_table_3_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_short_short_dct_coeff_table_4_U  |dct_1d_dct_1d_short_short_dct_coeff_table_4_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_short_short_dct_coeff_table_5_U  |dct_1d_dct_1d_short_short_dct_coeff_table_5_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_short_short_dct_coeff_table_6_U  |dct_1d_dct_1d_short_short_dct_coeff_table_6_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_short_short_dct_coeff_table_7_U  |dct_1d_dct_1d_short_short_dct_coeff_table_7_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_short_short_dct_coeff_table_U    |dct_1d_dct_1d_short_short_dct_coeff_table_ROM_AUTO_1R    |        0|  14|   2|    0|     8|   14|     1|          112|
    +----------------------------------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                   |                                                         |        0| 119|  16|    0|    64|  119|     8|          952|
    +----------------------------------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_307_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln22_3_fu_358_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln22_7_fu_354_p2  |         +|   0|  0|  36|          29|          29|
    |add_ln22_8_fu_380_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln22_fu_362_p2    |         +|   0|  0|  29|          29|          29|
    |icmp_ln16_fu_301_p2   |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 132|         102|         101|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|    4|          8|
    |k_fu_78                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln22_7_reg_625                |  29|   0|   29|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |coeff_1_reg_570                   |  15|   0|   15|          0|
    |coeff_3_reg_580                   |  15|   0|   15|          0|
    |k_1_reg_496                       |   4|   0|    4|          0|
    |k_fu_78                           |   4|   0|    4|          0|
    |sext_ln19_1_reg_466               |  29|   0|   29|          0|
    |sext_ln19_2_reg_471               |  29|   0|   29|          0|
    |sext_ln19_3_reg_476               |  29|   0|   29|          0|
    |sext_ln19_4_reg_481               |  29|   0|   29|          0|
    |sext_ln19_5_reg_486               |  29|   0|   29|          0|
    |sext_ln19_reg_461                 |  29|   0|   29|          0|
    |sext_ln22_reg_491                 |  29|   0|   29|          0|
    |sext_ln8_reg_456                  |  29|   0|   29|          0|
    |tmp_reg_451                       |   3|   0|    6|          3|
    |trunc_ln_reg_630                  |  16|   0|   16|          0|
    |zext_ln16_reg_505                 |   4|   0|   64|         60|
    |k_1_reg_496                       |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 401|  32|  404|         63|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|p_read        |   in|   16|     ap_none|        p_read|        scalar|
|p_read1       |   in|   16|     ap_none|       p_read1|        scalar|
|p_read2       |   in|   16|     ap_none|       p_read2|        scalar|
|p_read3       |   in|   16|     ap_none|       p_read3|        scalar|
|p_read4       |   in|   16|     ap_none|       p_read4|        scalar|
|p_read5       |   in|   16|     ap_none|       p_read5|        scalar|
|p_read6       |   in|   16|     ap_none|       p_read6|        scalar|
|p_read7       |   in|   16|     ap_none|       p_read7|        scalar|
|dst_address0  |  out|    6|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|   16|   ap_memory|           dst|         array|
|dst_offset    |   in|    3|     ap_none|    dst_offset|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dst_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %dst_offset" [dct.cpp:22]   --->   Operation 12 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [dct.cpp:22]   --->   Operation 13 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [dct.cpp:22]   --->   Operation 14 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [dct.cpp:22]   --->   Operation 15 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [dct.cpp:22]   --->   Operation 16 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [dct.cpp:22]   --->   Operation 17 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [dct.cpp:22]   --->   Operation 18 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [dct.cpp:22]   --->   Operation 19 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [dct.cpp:22]   --->   Operation 20 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %dst_offset_read, i3 0" [dct.cpp:22]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i16 %p_read_8" [dct.cpp:8]   --->   Operation 22 'sext' 'sext_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i16 %p_read_7" [dct.cpp:19]   --->   Operation 23 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i16 %p_read_6" [dct.cpp:19]   --->   Operation 24 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i16 %p_read_5" [dct.cpp:19]   --->   Operation 25 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i16 %p_read_4" [dct.cpp:19]   --->   Operation 26 'sext' 'sext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i16 %p_read_3" [dct.cpp:19]   --->   Operation 27 'sext' 'sext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i16 %p_read_2" [dct.cpp:19]   --->   Operation 28 'sext' 'sext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %p_read_1" [dct.cpp:22]   --->   Operation 29 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 0, i4 %k" [dct.cpp:16]   --->   Operation 30 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [dct.cpp:16]   --->   Operation 31 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [dct.cpp:16]   --->   Operation 32 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp_eq  i4 %k_1, i4 8" [dct.cpp:16]   --->   Operation 33 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %k_1, i4 1" [dct.cpp:16]   --->   Operation 35 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.end15" [dct.cpp:16]   --->   Operation 36 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %k_1" [dct.cpp:16]   --->   Operation 37 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_4_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_4, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 38 'getelementptr' 'dct_1d_short_short_dct_coeff_table_4_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%coeff_4 = load i3 %dct_1d_short_short_dct_coeff_table_4_addr" [dct.cpp:19]   --->   Operation 39 'load' 'coeff_4' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_7_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_7, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 40 'getelementptr' 'dct_1d_short_short_dct_coeff_table_7_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%coeff_7 = load i3 %dct_1d_short_short_dct_coeff_table_7_addr" [dct.cpp:19]   --->   Operation 41 'load' 'coeff_7' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %k" [dct.cpp:16]   --->   Operation 42 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_addr = getelementptr i14 %dct_1d_short_short_dct_coeff_table, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 43 'getelementptr' 'dct_1d_short_short_dct_coeff_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%coeff = load i3 %dct_1d_short_short_dct_coeff_table_addr" [dct.cpp:19]   --->   Operation 44 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_1_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_1, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 45 'getelementptr' 'dct_1d_short_short_dct_coeff_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%coeff_1 = load i3 %dct_1d_short_short_dct_coeff_table_1_addr" [dct.cpp:19]   --->   Operation 46 'load' 'coeff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_2_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_2, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 47 'getelementptr' 'dct_1d_short_short_dct_coeff_table_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%coeff_2 = load i3 %dct_1d_short_short_dct_coeff_table_2_addr" [dct.cpp:19]   --->   Operation 48 'load' 'coeff_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_3_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_3, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 49 'getelementptr' 'dct_1d_short_short_dct_coeff_table_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%coeff_3 = load i3 %dct_1d_short_short_dct_coeff_table_3_addr" [dct.cpp:19]   --->   Operation 50 'load' 'coeff_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%coeff_4 = load i3 %dct_1d_short_short_dct_coeff_table_4_addr" [dct.cpp:19]   --->   Operation 51 'load' 'coeff_4' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i15 %coeff_4" [dct.cpp:19]   --->   Operation 52 'sext' 'sext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_3 = mul i29 %sext_ln19_9, i29 %sext_ln19_3" [dct.cpp:19]   --->   Operation 53 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_5_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_5, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 54 'getelementptr' 'dct_1d_short_short_dct_coeff_table_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%coeff_5 = load i3 %dct_1d_short_short_dct_coeff_table_5_addr" [dct.cpp:19]   --->   Operation 55 'load' 'coeff_5' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_6_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_6, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 56 'getelementptr' 'dct_1d_short_short_dct_coeff_table_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%coeff_6 = load i3 %dct_1d_short_short_dct_coeff_table_6_addr" [dct.cpp:19]   --->   Operation 57 'load' 'coeff_6' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 58 [1/2] (2.32ns)   --->   "%coeff_7 = load i3 %dct_1d_short_short_dct_coeff_table_7_addr" [dct.cpp:19]   --->   Operation 58 'load' 'coeff_7' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i15 %coeff_7" [dct.cpp:22]   --->   Operation 59 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node add_ln22_5)   --->   "%mul_ln22 = mul i29 %sext_ln22_1, i29 %sext_ln22" [dct.cpp:22]   --->   Operation 60 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 61 [1/2] (2.32ns)   --->   "%coeff = load i3 %dct_1d_short_short_dct_coeff_table_addr" [dct.cpp:19]   --->   Operation 61 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i14 %coeff" [dct.cpp:8]   --->   Operation 62 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln8 = mul i29 %zext_ln8, i29 %sext_ln8" [dct.cpp:8]   --->   Operation 63 'mul' 'mul_ln8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/2] (2.32ns)   --->   "%coeff_1 = load i3 %dct_1d_short_short_dct_coeff_table_1_addr" [dct.cpp:19]   --->   Operation 64 'load' 'coeff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%coeff_2 = load i3 %dct_1d_short_short_dct_coeff_table_2_addr" [dct.cpp:19]   --->   Operation 65 'load' 'coeff_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i15 %coeff_2" [dct.cpp:19]   --->   Operation 66 'sext' 'sext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_1 = mul i29 %sext_ln19_7, i29 %sext_ln19_1" [dct.cpp:19]   --->   Operation 67 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/2] (2.32ns)   --->   "%coeff_3 = load i3 %dct_1d_short_short_dct_coeff_table_3_addr" [dct.cpp:19]   --->   Operation 68 'load' 'coeff_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 69 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_3 = mul i29 %sext_ln19_9, i29 %sext_ln19_3" [dct.cpp:19]   --->   Operation 69 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%coeff_5 = load i3 %dct_1d_short_short_dct_coeff_table_5_addr" [dct.cpp:19]   --->   Operation 70 'load' 'coeff_5' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln19_10 = sext i15 %coeff_5" [dct.cpp:19]   --->   Operation 71 'sext' 'sext_ln19_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [3/3] (1.05ns) (grouped into DSP with root node add_ln22_4)   --->   "%mul_ln19_4 = mul i29 %sext_ln19_10, i29 %sext_ln19_4" [dct.cpp:19]   --->   Operation 72 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%coeff_6 = load i3 %dct_1d_short_short_dct_coeff_table_6_addr" [dct.cpp:19]   --->   Operation 73 'load' 'coeff_6' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i15 %coeff_6" [dct.cpp:19]   --->   Operation 74 'sext' 'sext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln22_6)   --->   "%mul_ln19_5 = mul i29 %sext_ln19_11, i29 %sext_ln19_5" [dct.cpp:19]   --->   Operation 75 'mul' 'mul_ln19_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [2/3] (1.05ns) (grouped into DSP with root node add_ln22_5)   --->   "%mul_ln22 = mul i29 %sext_ln22_1, i29 %sext_ln22" [dct.cpp:22]   --->   Operation 76 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 77 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln8 = mul i29 %zext_ln8, i29 %sext_ln8" [dct.cpp:8]   --->   Operation 77 'mul' 'mul_ln8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i15 %coeff_1" [dct.cpp:19]   --->   Operation 78 'sext' 'sext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [3/3] (1.05ns) (grouped into DSP with root node add_ln22_1)   --->   "%mul_ln19 = mul i29 %sext_ln19_6, i29 %sext_ln19" [dct.cpp:19]   --->   Operation 79 'mul' 'mul_ln19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_1 = mul i29 %sext_ln19_7, i29 %sext_ln19_1" [dct.cpp:19]   --->   Operation 80 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i15 %coeff_3" [dct.cpp:19]   --->   Operation 81 'sext' 'sext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [3/3] (1.05ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln19_2 = mul i29 %sext_ln19_8, i29 %sext_ln19_2" [dct.cpp:19]   --->   Operation 82 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_3 = mul i29 %sext_ln19_9, i29 %sext_ln19_3" [dct.cpp:19]   --->   Operation 83 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [2/3] (1.05ns) (grouped into DSP with root node add_ln22_4)   --->   "%mul_ln19_4 = mul i29 %sext_ln19_10, i29 %sext_ln19_4" [dct.cpp:19]   --->   Operation 84 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [2/3] (1.05ns) (grouped into DSP with root node add_ln22_6)   --->   "%mul_ln19_5 = mul i29 %sext_ln19_11, i29 %sext_ln19_5" [dct.cpp:19]   --->   Operation 85 'mul' 'mul_ln19_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_5)   --->   "%mul_ln22 = mul i29 %sext_ln22_1, i29 %sext_ln22" [dct.cpp:22]   --->   Operation 86 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_5 = add i29 %mul_ln22, i29 4096" [dct.cpp:22]   --->   Operation 87 'add' 'add_ln22_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 88 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln8 = mul i29 %zext_ln8, i29 %sext_ln8" [dct.cpp:8]   --->   Operation 88 'mul' 'mul_ln8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [2/3] (1.05ns) (grouped into DSP with root node add_ln22_1)   --->   "%mul_ln19 = mul i29 %sext_ln19_6, i29 %sext_ln19" [dct.cpp:19]   --->   Operation 89 'mul' 'mul_ln19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_1 = mul i29 %sext_ln19_7, i29 %sext_ln19_1" [dct.cpp:19]   --->   Operation 90 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [2/3] (1.05ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln19_2 = mul i29 %sext_ln19_8, i29 %sext_ln19_2" [dct.cpp:19]   --->   Operation 91 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln19_3 = mul i29 %sext_ln19_9, i29 %sext_ln19_3" [dct.cpp:19]   --->   Operation 92 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_4)   --->   "%mul_ln19_4 = mul i29 %sext_ln19_10, i29 %sext_ln19_4" [dct.cpp:19]   --->   Operation 93 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_6)   --->   "%mul_ln19_5 = mul i29 %sext_ln19_11, i29 %sext_ln19_5" [dct.cpp:19]   --->   Operation 94 'mul' 'mul_ln19_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_4 = add i29 %mul_ln19_3, i29 %mul_ln19_4" [dct.cpp:22]   --->   Operation 95 'add' 'add_ln22_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_5 = add i29 %mul_ln22, i29 4096" [dct.cpp:22]   --->   Operation 96 'add' 'add_ln22_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_6 = add i29 %add_ln22_5, i29 %mul_ln19_5" [dct.cpp:22]   --->   Operation 97 'add' 'add_ln22_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.56>
ST_6 : Operation 98 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln8 = mul i29 %zext_ln8, i29 %sext_ln8" [dct.cpp:8]   --->   Operation 98 'mul' 'mul_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_1)   --->   "%mul_ln19 = mul i29 %sext_ln19_6, i29 %sext_ln19" [dct.cpp:19]   --->   Operation 99 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 100 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln19_1 = mul i29 %sext_ln19_7, i29 %sext_ln19_1" [dct.cpp:19]   --->   Operation 100 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln19_2 = mul i29 %sext_ln19_8, i29 %sext_ln19_2" [dct.cpp:19]   --->   Operation 101 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_1 = add i29 %mul_ln8, i29 %mul_ln19" [dct.cpp:22]   --->   Operation 102 'add' 'add_ln22_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_2 = add i29 %mul_ln19_1, i29 %mul_ln19_2" [dct.cpp:22]   --->   Operation 103 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_4 = add i29 %mul_ln19_3, i29 %mul_ln19_4" [dct.cpp:22]   --->   Operation 104 'add' 'add_ln22_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_6 = add i29 %add_ln22_5, i29 %mul_ln19_5" [dct.cpp:22]   --->   Operation 105 'add' 'add_ln22_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 106 [1/1] (2.46ns)   --->   "%add_ln22_7 = add i29 %add_ln22_6, i29 %add_ln22_4" [dct.cpp:22]   --->   Operation 106 'add' 'add_ln22_7' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 107 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_1 = add i29 %mul_ln8, i29 %mul_ln19" [dct.cpp:22]   --->   Operation 107 'add' 'add_ln22_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_2 = add i29 %mul_ln19_1, i29 %mul_ln19_2" [dct.cpp:22]   --->   Operation 108 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_3 = add i29 %add_ln22_2, i29 %add_ln22_1" [dct.cpp:22]   --->   Operation 109 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln22 = add i29 %add_ln22_7, i29 %add_ln22_3" [dct.cpp:22]   --->   Operation 110 'add' 'add_ln22' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln22, i32 13, i32 28" [dct.cpp:22]   --->   Operation 111 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [dct.cpp:24]   --->   Operation 120 'ret' 'ret_ln24' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %k_1" [dct.cpp:22]   --->   Operation 112 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.82ns)   --->   "%add_ln22_8 = add i6 %tmp, i6 %zext_ln22" [dct.cpp:22]   --->   Operation 113 'add' 'add_ln22_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i6 %add_ln22_8" [dct.cpp:22]   --->   Operation 114 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i16 %dst, i64 0, i64 %zext_ln22_1" [dct.cpp:22]   --->   Operation 115 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution4/directives.tcl:11]   --->   Operation 116 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dct.cpp:7]   --->   Operation 117 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln22 = store i16 %trunc_ln, i6 %dst_addr" [dct.cpp:22]   --->   Operation 118 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [dct.cpp:16]   --->   Operation 119 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_1d_short_short_dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                                         (alloca           ) [ 010000000]
dst_offset_read                           (read             ) [ 000000000]
p_read_1                                  (read             ) [ 000000000]
p_read_2                                  (read             ) [ 000000000]
p_read_3                                  (read             ) [ 000000000]
p_read_4                                  (read             ) [ 000000000]
p_read_5                                  (read             ) [ 000000000]
p_read_6                                  (read             ) [ 000000000]
p_read_7                                  (read             ) [ 000000000]
p_read_8                                  (read             ) [ 000000000]
tmp                                       (bitconcatenate   ) [ 011111111]
sext_ln8                                  (sext             ) [ 011111100]
sext_ln19                                 (sext             ) [ 011111100]
sext_ln19_1                               (sext             ) [ 011111100]
sext_ln19_2                               (sext             ) [ 011111100]
sext_ln19_3                               (sext             ) [ 011111000]
sext_ln19_4                               (sext             ) [ 011111000]
sext_ln19_5                               (sext             ) [ 011111000]
sext_ln22                                 (sext             ) [ 011110000]
store_ln16                                (store            ) [ 000000000]
br_ln16                                   (br               ) [ 000000000]
k_1                                       (load             ) [ 011111111]
icmp_ln16                                 (icmp             ) [ 011111110]
empty                                     (speclooptripcount) [ 000000000]
add_ln16                                  (add              ) [ 000000000]
br_ln16                                   (br               ) [ 000000000]
zext_ln16                                 (zext             ) [ 011000000]
dct_1d_short_short_dct_coeff_table_4_addr (getelementptr    ) [ 011000000]
dct_1d_short_short_dct_coeff_table_7_addr (getelementptr    ) [ 011000000]
store_ln16                                (store            ) [ 000000000]
dct_1d_short_short_dct_coeff_table_addr   (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_1_addr (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_2_addr (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_3_addr (getelementptr    ) [ 010100000]
coeff_4                                   (load             ) [ 000000000]
sext_ln19_9                               (sext             ) [ 010111000]
dct_1d_short_short_dct_coeff_table_5_addr (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_6_addr (getelementptr    ) [ 010100000]
coeff_7                                   (load             ) [ 000000000]
sext_ln22_1                               (sext             ) [ 010110000]
coeff                                     (load             ) [ 000000000]
zext_ln8                                  (zext             ) [ 010011100]
coeff_1                                   (load             ) [ 010010000]
coeff_2                                   (load             ) [ 000000000]
sext_ln19_7                               (sext             ) [ 010011100]
coeff_3                                   (load             ) [ 010010000]
coeff_5                                   (load             ) [ 000000000]
sext_ln19_10                              (sext             ) [ 010011000]
coeff_6                                   (load             ) [ 000000000]
sext_ln19_11                              (sext             ) [ 010011000]
sext_ln19_6                               (sext             ) [ 010001100]
sext_ln19_8                               (sext             ) [ 010001100]
mul_ln22                                  (mul              ) [ 010001000]
mul_ln19_3                                (mul              ) [ 010000100]
mul_ln19_4                                (mul              ) [ 010000100]
mul_ln19_5                                (mul              ) [ 010000100]
add_ln22_5                                (add              ) [ 010000100]
mul_ln8                                   (mul              ) [ 010000010]
mul_ln19                                  (mul              ) [ 010000010]
mul_ln19_1                                (mul              ) [ 010000010]
mul_ln19_2                                (mul              ) [ 010000010]
add_ln22_4                                (add              ) [ 000000000]
add_ln22_6                                (add              ) [ 000000000]
add_ln22_7                                (add              ) [ 010000010]
add_ln22_1                                (add              ) [ 000000000]
add_ln22_2                                (add              ) [ 000000000]
add_ln22_3                                (add              ) [ 000000000]
add_ln22                                  (add              ) [ 000000000]
trunc_ln                                  (partselect       ) [ 010000001]
zext_ln22                                 (zext             ) [ 000000000]
add_ln22_8                                (add              ) [ 000000000]
zext_ln22_1                               (zext             ) [ 000000000]
dst_addr                                  (getelementptr    ) [ 000000000]
specpipeline_ln11                         (specpipeline     ) [ 000000000]
specloopname_ln7                          (specloopname     ) [ 000000000]
store_ln22                                (store            ) [ 000000000]
br_ln16                                   (br               ) [ 000000000]
ret_ln24                                  (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_1d_short_short_dct_coeff_table">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_1d_short_short_dct_coeff_table_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_1d_short_short_dct_coeff_table_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_1d_short_short_dct_coeff_table_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_1d_short_short_dct_coeff_table_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_1d_short_short_dct_coeff_table_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_1d_short_short_dct_coeff_table_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dct_1d_short_short_dct_coeff_table_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="k_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="dst_offset_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="3" slack="0"/>
<pin id="85" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_2_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_3_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_4_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_5_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_6_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_7_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_8_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="dct_1d_short_short_dct_coeff_table_4_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="15" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_4_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_4/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="dct_1d_short_short_dct_coeff_table_7_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="15" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_7_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_7/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="dct_1d_short_short_dct_coeff_table_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="1"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="dct_1d_short_short_dct_coeff_table_1_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="15" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="1"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_1_addr/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="dct_1d_short_short_dct_coeff_table_2_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="15" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="1"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_2_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_2/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="dct_1d_short_short_dct_coeff_table_3_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="1"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_3_addr/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_3/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="dct_1d_short_short_dct_coeff_table_5_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="15" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="1"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_5_addr/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_5/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="dct_1d_short_short_dct_coeff_table_6_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="1"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_6_addr/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_6/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="dst_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln22_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="1"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln8_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln19_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln19_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln19_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_2/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln19_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_3/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln19_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_4/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln19_5_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_5/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln22_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln16_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="k_1_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln16_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln16_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln16_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln16_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln19_9_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="0"/>
<pin id="326" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_9/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln22_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="15" slack="0"/>
<pin id="330" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln8_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="0"/>
<pin id="334" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln19_7_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="0"/>
<pin id="338" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_7/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln19_10_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="15" slack="0"/>
<pin id="342" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_10/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln19_11_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="15" slack="0"/>
<pin id="346" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_11/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln19_6_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="15" slack="1"/>
<pin id="350" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_6/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln19_8_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="1"/>
<pin id="353" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_8/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln22_7_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="29" slack="0"/>
<pin id="356" dir="0" index="1" bw="29" slack="0"/>
<pin id="357" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_7/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln22_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="29" slack="0"/>
<pin id="360" dir="0" index="1" bw="29" slack="0"/>
<pin id="361" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_3/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln22_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="29" slack="1"/>
<pin id="364" dir="0" index="1" bw="29" slack="0"/>
<pin id="365" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="29" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln22_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="7"/>
<pin id="379" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln22_8_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="7"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_8/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln22_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/8 "/>
</bind>
</comp>

<comp id="390" class="1007" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="15" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="1"/>
<pin id="393" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_3/2 "/>
</bind>
</comp>

<comp id="395" class="1007" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="1"/>
<pin id="398" dir="0" index="2" bw="13" slack="0"/>
<pin id="399" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22/2 add_ln22_5/4 "/>
</bind>
</comp>

<comp id="402" class="1007" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="14" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="2"/>
<pin id="405" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8/3 "/>
</bind>
</comp>

<comp id="407" class="1007" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="15" slack="0"/>
<pin id="409" dir="0" index="1" bw="16" slack="2"/>
<pin id="410" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_1/3 "/>
</bind>
</comp>

<comp id="412" class="1007" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="2"/>
<pin id="415" dir="0" index="2" bw="29" slack="0"/>
<pin id="416" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19_4/3 add_ln22_4/5 "/>
</bind>
</comp>

<comp id="420" class="1007" name="grp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="15" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="2"/>
<pin id="423" dir="0" index="2" bw="29" slack="0"/>
<pin id="424" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19_5/3 add_ln22_6/5 "/>
</bind>
</comp>

<comp id="428" class="1007" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="15" slack="0"/>
<pin id="430" dir="0" index="1" bw="16" slack="3"/>
<pin id="431" dir="0" index="2" bw="29" slack="0"/>
<pin id="432" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19/4 add_ln22_1/6 "/>
</bind>
</comp>

<comp id="436" class="1007" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="15" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="3"/>
<pin id="439" dir="0" index="2" bw="29" slack="0"/>
<pin id="440" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19_2/4 add_ln22_2/6 "/>
</bind>
</comp>

<comp id="444" class="1005" name="k_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="7"/>
<pin id="453" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="456" class="1005" name="sext_ln8_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="29" slack="2"/>
<pin id="458" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln8 "/>
</bind>
</comp>

<comp id="461" class="1005" name="sext_ln19_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="29" slack="3"/>
<pin id="463" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln19 "/>
</bind>
</comp>

<comp id="466" class="1005" name="sext_ln19_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="29" slack="2"/>
<pin id="468" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="sext_ln19_2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="29" slack="3"/>
<pin id="473" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln19_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="sext_ln19_3_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="29" slack="1"/>
<pin id="478" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="sext_ln19_4_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="29" slack="2"/>
<pin id="483" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19_4 "/>
</bind>
</comp>

<comp id="486" class="1005" name="sext_ln19_5_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="29" slack="2"/>
<pin id="488" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19_5 "/>
</bind>
</comp>

<comp id="491" class="1005" name="sext_ln22_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="29" slack="1"/>
<pin id="493" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="496" class="1005" name="k_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="7"/>
<pin id="498" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="icmp_ln16_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="6"/>
<pin id="503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="505" class="1005" name="zext_ln16_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="515" class="1005" name="dct_1d_short_short_dct_coeff_table_4_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="1"/>
<pin id="517" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_4_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="dct_1d_short_short_dct_coeff_table_7_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="1"/>
<pin id="522" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_7_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="dct_1d_short_short_dct_coeff_table_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="1"/>
<pin id="527" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="dct_1d_short_short_dct_coeff_table_1_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="1"/>
<pin id="532" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_1_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="dct_1d_short_short_dct_coeff_table_2_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="1"/>
<pin id="537" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_2_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="dct_1d_short_short_dct_coeff_table_3_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="1"/>
<pin id="542" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_3_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="sext_ln19_9_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="29" slack="1"/>
<pin id="547" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_9 "/>
</bind>
</comp>

<comp id="550" class="1005" name="dct_1d_short_short_dct_coeff_table_5_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="1"/>
<pin id="552" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_5_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="dct_1d_short_short_dct_coeff_table_6_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="1"/>
<pin id="557" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_6_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="sext_ln22_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="29" slack="1"/>
<pin id="562" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="zext_ln8_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="29" slack="1"/>
<pin id="567" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="570" class="1005" name="coeff_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="15" slack="1"/>
<pin id="572" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coeff_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="sext_ln19_7_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="29" slack="1"/>
<pin id="577" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_7 "/>
</bind>
</comp>

<comp id="580" class="1005" name="coeff_3_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="15" slack="1"/>
<pin id="582" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coeff_3 "/>
</bind>
</comp>

<comp id="585" class="1005" name="sext_ln19_10_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="29" slack="1"/>
<pin id="587" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_10 "/>
</bind>
</comp>

<comp id="590" class="1005" name="sext_ln19_11_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="29" slack="1"/>
<pin id="592" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_11 "/>
</bind>
</comp>

<comp id="595" class="1005" name="sext_ln19_6_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="29" slack="1"/>
<pin id="597" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_6 "/>
</bind>
</comp>

<comp id="600" class="1005" name="sext_ln19_8_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="29" slack="1"/>
<pin id="602" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_8 "/>
</bind>
</comp>

<comp id="605" class="1005" name="mul_ln19_3_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="29" slack="1"/>
<pin id="607" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_3 "/>
</bind>
</comp>

<comp id="610" class="1005" name="add_ln22_5_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="29" slack="1"/>
<pin id="612" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_5 "/>
</bind>
</comp>

<comp id="615" class="1005" name="mul_ln8_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="29" slack="1"/>
<pin id="617" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln8 "/>
</bind>
</comp>

<comp id="620" class="1005" name="mul_ln19_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="29" slack="1"/>
<pin id="622" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="add_ln22_7_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="29" slack="1"/>
<pin id="627" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_7 "/>
</bind>
</comp>

<comp id="630" class="1005" name="trunc_ln_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="56" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="82" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="44" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="130" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="124" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="118" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="112" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="106" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="100" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="94" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="88" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="298" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="298" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="323"><net_src comp="307" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="143" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="156" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="169" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="195" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="221" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="234" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="60" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="362" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="62" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="394"><net_src comp="324" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="328" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="58" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="332" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="336" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="340" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="390" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="419"><net_src comp="412" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="425"><net_src comp="344" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="395" pin="3"/><net_sink comp="420" pin=2"/></net>

<net id="427"><net_src comp="420" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="433"><net_src comp="348" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="402" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="435"><net_src comp="428" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="441"><net_src comp="351" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="407" pin="2"/><net_sink comp="436" pin=2"/></net>

<net id="443"><net_src comp="436" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="447"><net_src comp="78" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="454"><net_src comp="253" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="459"><net_src comp="261" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="464"><net_src comp="265" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="469"><net_src comp="269" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="474"><net_src comp="273" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="479"><net_src comp="277" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="484"><net_src comp="281" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="489"><net_src comp="285" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="494"><net_src comp="289" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="499"><net_src comp="298" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="504"><net_src comp="301" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="313" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="518"><net_src comp="136" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="523"><net_src comp="149" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="528"><net_src comp="162" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="533"><net_src comp="175" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="538"><net_src comp="188" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="543"><net_src comp="201" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="548"><net_src comp="324" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="553"><net_src comp="214" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="558"><net_src comp="227" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="563"><net_src comp="328" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="568"><net_src comp="332" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="573"><net_src comp="182" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="578"><net_src comp="336" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="583"><net_src comp="208" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="588"><net_src comp="340" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="593"><net_src comp="344" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="598"><net_src comp="348" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="603"><net_src comp="351" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="608"><net_src comp="390" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="613"><net_src comp="395" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="618"><net_src comp="402" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="623"><net_src comp="407" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="628"><net_src comp="354" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="633"><net_src comp="367" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="247" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {8 }
	Port: dct_1d_short_short_dct_coeff_table | {}
	Port: dct_1d_short_short_dct_coeff_table_1 | {}
	Port: dct_1d_short_short_dct_coeff_table_2 | {}
	Port: dct_1d_short_short_dct_coeff_table_3 | {}
	Port: dct_1d_short_short_dct_coeff_table_4 | {}
	Port: dct_1d_short_short_dct_coeff_table_5 | {}
	Port: dct_1d_short_short_dct_coeff_table_6 | {}
	Port: dct_1d_short_short_dct_coeff_table_7 | {}
 - Input state : 
	Port: dct_1d : p_read | {1 }
	Port: dct_1d : p_read1 | {1 }
	Port: dct_1d : p_read2 | {1 }
	Port: dct_1d : p_read3 | {1 }
	Port: dct_1d : p_read4 | {1 }
	Port: dct_1d : p_read5 | {1 }
	Port: dct_1d : p_read6 | {1 }
	Port: dct_1d : p_read7 | {1 }
	Port: dct_1d : dst_offset | {1 }
	Port: dct_1d : dct_1d_short_short_dct_coeff_table | {2 3 }
	Port: dct_1d : dct_1d_short_short_dct_coeff_table_1 | {2 3 }
	Port: dct_1d : dct_1d_short_short_dct_coeff_table_2 | {2 3 }
	Port: dct_1d : dct_1d_short_short_dct_coeff_table_3 | {2 3 }
	Port: dct_1d : dct_1d_short_short_dct_coeff_table_4 | {1 2 }
	Port: dct_1d : dct_1d_short_short_dct_coeff_table_5 | {2 3 }
	Port: dct_1d : dct_1d_short_short_dct_coeff_table_6 | {2 3 }
	Port: dct_1d : dct_1d_short_short_dct_coeff_table_7 | {1 2 }
  - Chain level:
	State 1
		store_ln16 : 1
		k_1 : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		zext_ln16 : 2
		dct_1d_short_short_dct_coeff_table_4_addr : 3
		coeff_4 : 4
		dct_1d_short_short_dct_coeff_table_7_addr : 3
		coeff_7 : 4
		store_ln16 : 3
	State 2
		coeff : 1
		coeff_1 : 1
		coeff_2 : 1
		coeff_3 : 1
		sext_ln19_9 : 1
		mul_ln19_3 : 2
		coeff_5 : 1
		coeff_6 : 1
		sext_ln22_1 : 1
		mul_ln22 : 2
	State 3
		zext_ln8 : 1
		mul_ln8 : 2
		sext_ln19_7 : 1
		mul_ln19_1 : 2
		sext_ln19_10 : 1
		mul_ln19_4 : 2
		sext_ln19_11 : 1
		mul_ln19_5 : 2
	State 4
		mul_ln19 : 1
		mul_ln19_2 : 1
		add_ln22_5 : 1
	State 5
		add_ln22_4 : 1
		add_ln22_6 : 1
	State 6
		add_ln22_1 : 1
		add_ln22_2 : 1
		add_ln22_7 : 1
	State 7
		add_ln22_3 : 1
		add_ln22 : 2
		trunc_ln : 3
	State 8
		add_ln22_8 : 1
		zext_ln22_1 : 2
		dst_addr : 3
		store_ln22 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln16_fu_307      |    0    |    0    |    13   |
|          |      add_ln22_7_fu_354     |    0    |    0    |    36   |
|    add   |      add_ln22_3_fu_358     |    0    |    0    |    29   |
|          |       add_ln22_fu_362      |    0    |    0    |    29   |
|          |      add_ln22_8_fu_380     |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln16_fu_301      |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_395         |    1    |    0    |    0    |
|          |         grp_fu_412         |    1    |    0    |    0    |
|  muladd  |         grp_fu_420         |    1    |    0    |    0    |
|          |         grp_fu_428         |    1    |    0    |    0    |
|          |         grp_fu_436         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_390         |    1    |    0    |    0    |
|    mul   |         grp_fu_402         |    1    |    0    |    0    |
|          |         grp_fu_407         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | dst_offset_read_read_fu_82 |    0    |    0    |    0    |
|          |     p_read_1_read_fu_88    |    0    |    0    |    0    |
|          |     p_read_2_read_fu_94    |    0    |    0    |    0    |
|          |    p_read_3_read_fu_100    |    0    |    0    |    0    |
|   read   |    p_read_4_read_fu_106    |    0    |    0    |    0    |
|          |    p_read_5_read_fu_112    |    0    |    0    |    0    |
|          |    p_read_6_read_fu_118    |    0    |    0    |    0    |
|          |    p_read_7_read_fu_124    |    0    |    0    |    0    |
|          |    p_read_8_read_fu_130    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_253         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       sext_ln8_fu_261      |    0    |    0    |    0    |
|          |      sext_ln19_fu_265      |    0    |    0    |    0    |
|          |     sext_ln19_1_fu_269     |    0    |    0    |    0    |
|          |     sext_ln19_2_fu_273     |    0    |    0    |    0    |
|          |     sext_ln19_3_fu_277     |    0    |    0    |    0    |
|          |     sext_ln19_4_fu_281     |    0    |    0    |    0    |
|          |     sext_ln19_5_fu_285     |    0    |    0    |    0    |
|   sext   |      sext_ln22_fu_289      |    0    |    0    |    0    |
|          |     sext_ln19_9_fu_324     |    0    |    0    |    0    |
|          |     sext_ln22_1_fu_328     |    0    |    0    |    0    |
|          |     sext_ln19_7_fu_336     |    0    |    0    |    0    |
|          |     sext_ln19_10_fu_340    |    0    |    0    |    0    |
|          |     sext_ln19_11_fu_344    |    0    |    0    |    0    |
|          |     sext_ln19_6_fu_348     |    0    |    0    |    0    |
|          |     sext_ln19_8_fu_351     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln16_fu_313      |    0    |    0    |    0    |
|   zext   |       zext_ln8_fu_332      |    0    |    0    |    0    |
|          |      zext_ln22_fu_377      |    0    |    0    |    0    |
|          |     zext_ln22_1_fu_385     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_367      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |    0    |   130   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|                add_ln22_5_reg_610               |   29   |
|                add_ln22_7_reg_625               |   29   |
|                 coeff_1_reg_570                 |   15   |
|                 coeff_3_reg_580                 |   15   |
|dct_1d_short_short_dct_coeff_table_1_addr_reg_530|    3   |
|dct_1d_short_short_dct_coeff_table_2_addr_reg_535|    3   |
|dct_1d_short_short_dct_coeff_table_3_addr_reg_540|    3   |
|dct_1d_short_short_dct_coeff_table_4_addr_reg_515|    3   |
|dct_1d_short_short_dct_coeff_table_5_addr_reg_550|    3   |
|dct_1d_short_short_dct_coeff_table_6_addr_reg_555|    3   |
|dct_1d_short_short_dct_coeff_table_7_addr_reg_520|    3   |
| dct_1d_short_short_dct_coeff_table_addr_reg_525 |    3   |
|                icmp_ln16_reg_501                |    1   |
|                   k_1_reg_496                   |    4   |
|                    k_reg_444                    |    4   |
|                mul_ln19_1_reg_620               |   29   |
|                mul_ln19_3_reg_605               |   29   |
|                 mul_ln8_reg_615                 |   29   |
|               sext_ln19_10_reg_585              |   29   |
|               sext_ln19_11_reg_590              |   29   |
|               sext_ln19_1_reg_466               |   29   |
|               sext_ln19_2_reg_471               |   29   |
|               sext_ln19_3_reg_476               |   29   |
|               sext_ln19_4_reg_481               |   29   |
|               sext_ln19_5_reg_486               |   29   |
|               sext_ln19_6_reg_595               |   29   |
|               sext_ln19_7_reg_575               |   29   |
|               sext_ln19_8_reg_600               |   29   |
|               sext_ln19_9_reg_545               |   29   |
|                sext_ln19_reg_461                |   29   |
|               sext_ln22_1_reg_560               |   29   |
|                sext_ln22_reg_491                |   29   |
|                 sext_ln8_reg_456                |   29   |
|                   tmp_reg_451                   |    6   |
|                 trunc_ln_reg_630                |   16   |
|                zext_ln16_reg_505                |   64   |
|                 zext_ln8_reg_565                |   29   |
+-------------------------------------------------+--------+
|                      Total                      |   758  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_169 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_234 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_390    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_395    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_402    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_407    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_412    |  p0  |   3  |  15  |   45   ||    14   |
|     grp_fu_420    |  p0  |   3  |  15  |   45   ||    14   |
|     grp_fu_428    |  p0  |   3  |  15  |   45   ||    14   |
|     grp_fu_436    |  p0  |   3  |  15  |   45   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   346  || 25.8852 ||   164   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   130  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   164  |
|  Register |    -   |    -   |   758  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   25   |   758  |   294  |
+-----------+--------+--------+--------+--------+
