/* -*- rumboot-test-labels: hwonly -*- */
#include <rumboot/platform.h>
#include <rumboot/regpoker.h>
#include <rumboot/printf.h>
#include <platform/devices.h>


// Processing src/platform/oi10/targets/test_oi10_greth.c / test_oi10_greth
#include <platform/devices/greth.h>
#include <platform/regs/regs_greth.h>

// Processing src/platform/oi10/targets/test_oi10_plb6_axi.c / test_oi10_plb6_axi
struct regpoker_checker greth0_read_checker[] = {
//?    {"CTRL              ", REGPOKER_READ32, CTRL, 0x98000090, 0xFE007CFF},
//?    {"MDIO_CTRL         ", REGPOKER_READ32, MDIO_CTRL, 0x01E10140, 0xFFFFFFCF},
    {"TRANSMIT_DESCR_PTR", REGPOKER_READ8, TRANSMIT_DESCR_PTR, 0x0, 0x3F8},
    {"RECEIVER_DESCR_PTR", REGPOKER_READ8, RECEIVER_DESCR_PTR, 0x0, 0x3F8},
    {"EDCL_IP           ", REGPOKER_READ32, EDCL_IP, EDCLIP0, ~0},
    {"EDCL_MAC_MSB      ", REGPOKER_READ32, EDCL_MAC_MSB, EDCLMAC_MSB, 0xffff},
    {"EDCL_MAC_LSB      ", REGPOKER_READ32, EDCL_MAC_LSB, EDCLMAC_LSB, ~0},
    { } // Missing
    };

struct regpoker_checker greth1_read_checker[] = {
//?    {"CTRL              ", REGPOKER_READ32, CTRL, 0x98000090, 0xFE007CFF},
//?    {"MDIO_CTRL         ", REGPOKER_READ32, MDIO_CTRL, 0x01E10140, 0xFFFFFFCF},
    {"TRANSMIT_DESCR_PTR", REGPOKER_READ8, TRANSMIT_DESCR_PTR, 0x0, 0x3F8},
    {"RECEIVER_DESCR_PTR", REGPOKER_READ8, RECEIVER_DESCR_PTR, 0x0, 0x3F8},
    {"EDCL_IP           ", REGPOKER_READ32, EDCL_IP, EDCLIP1, ~0},
    {"EDCL_MAC_MSB      ", REGPOKER_READ32, EDCL_MAC_MSB, EDCLMAC_MSB, 0xffff},
    {"EDCL_MAC_LSB      ", REGPOKER_READ32, EDCL_MAC_LSB, 0x660e1001, ~0},
    { } // Missing
    };

struct regpoker_checker greth_write_checker[] = {
    {"EDCL_IP           ", REGPOKER_WRITE32, EDCL_IP, 0, ~0},
    {"EDCL_MAC_MSB      ", REGPOKER_WRITE32, EDCL_MAC_MSB, 0, 0xffff},
    {"EDCL_MAC_LSB      ", REGPOKER_WRITE32, EDCL_MAC_LSB, 0, ~0},
    {}
};

// Processing src/platform/oi10/targets/test_oi10_lscb.c / test_oi10_lscb
#include <regs/regs_mkio.h>
#include <devices/mkio.h>

struct regpoker_checker mkio_checker[] =
    {
        {"IRQ    ", REGPOKER_READ32, IRQ, 0x00000000, 0xFFFFFFFF},
        {"IRQE   ", REGPOKER_READ32, IRQE, 0x00000000, 0xFFFFFFFF},
        {"HWCFG  ", REGPOKER_READ32, HWCFG, 0x00000000, 0xFFFFFFFF},
        {"BCSL   ", REGPOKER_READ32, BCSL, 0xF0000000, 0xFFFFFFFF},
        {"BCA    ", REGPOKER_READ32, BCA, 0x00000000, 0xFFFFFFFF},
        {"BCTNP  ", REGPOKER_READ32, BCTNP, 0x00000000, 0xFFFFFFFF},
        {"BCANP  ", REGPOKER_READ32, BCANP, 0x00000000, 0xFFFFFFFF},
        {"BCT    ", REGPOKER_READ32, BCT, 0x00000000, 0xFFFFFFFF},
        {"BCTW   ", REGPOKER_READ32, BCTW, 0x00000000, 0xFFFFFFFF},
        {"BCRD   ", REGPOKER_READ32, BCRD, 0x00000000, 0xFFFFFFFF},
        {"BCBS   ", REGPOKER_READ32, BCBS, 0x00000000, 0xFFFFFFFF},
        {"BCTCP  ", REGPOKER_READ32, BCTCP, 0x00000000, 0xFFFFFFFF},
        {"BCACP  ", REGPOKER_READ32, BCACP, 0x00000000, 0xFFFFFFFF},
        {"RTS    ", REGPOKER_READ32, RTS, 0x80000000, 0xFFFFFFFF},
        {"RTC    ", REGPOKER_READ32, RTC, 0x0000E03E, 0xFFFFFFFF},
        {"RTBS   ", REGPOKER_READ32, RTBS, 0x00000000, 0xFFFFFFFF},
        {"RTSW   ", REGPOKER_READ32, RTSW, 0x00000000, 0xFFFFFFFF},
        {"RTSY   ", REGPOKER_READ32, RTSY, 0x00000000, 0xFFFFFFFF},
        {"RTSTBA ", REGPOKER_READ32, RTSTBA, 0x00000000, 0xFFFFFFFF},
        {"RTMCC  ", REGPOKER_READ32, RTMCC, 0x00000555, 0xFFFFFFFF},
        {"RTTTC  ", REGPOKER_READ32, RTTTC, 0x00000000, 0xFFFFFFFF},
        {"RTELM  ", REGPOKER_READ32, RTELM, 0xFFFFFFFC, 0xFFFFFFFF},
        {"RTELP  ", REGPOKER_READ32, RTELP, 0x00000000, 0xFFFFFFFF},
        {"RTELIP ", REGPOKER_READ32, RTELIP, 0x00000000, 0xFFFFFFFF},
        {"BMS    ", REGPOKER_READ32, BMS, 0x80000000, 0xFFFFFFFF},
        {"BMC    ", REGPOKER_READ32, BMC, 0x00000000, 0xFFFFFFFF},
        {"BMRTAF ", REGPOKER_READ32, BMRTAF, 0xFFFFFFFF, 0xFFFFFFFF},
        {"BMRTSF ", REGPOKER_READ32, BMRTSF, 0xFFFFFFFF, 0xFFFFFFFF},
        {"BMRTMC ", REGPOKER_READ32, BMRTMC, 0xFFFFFFFF, 0xFFFFFFFF},
        {"BMLBS  ", REGPOKER_READ32, BMLBS, 0x00000000, 0xFFFFFFFF},
        {"BMLBE  ", REGPOKER_READ32, BMLBE, 0x00000007, 0xFFFFFFFF},
        {"BMLBP  ", REGPOKER_READ32, BMLBP, 0x00000000, 0xFFFFFFFF},
        {"BMTTC  ", REGPOKER_READ32, BMTTC, 0x00000000, 0xFFFFFFFF},
        {"BCRD   ", REGPOKER_WRITE32, BCRD, 0x00000000, 0xFFFFFFFC},
        {"BCBS   ", REGPOKER_WRITE32, BCBS, 0x00000000, 0xFFFFFFFF},
        {"RTSTBA ", REGPOKER_WRITE32, RTSTBA, 0x00000000, 0xFFFFFE00},
        {"RTTTC  ", REGPOKER_WRITE32, RTTTC, 0x00000000, 0xFFFFFFFF},
        {"RTELP  ", REGPOKER_WRITE32, RTELP, 0x00000000, 0xFFFFFFFC},
        {"BMRTAF ", REGPOKER_WRITE32, BMRTAF, 0xFFFFFFFF, 0xFFFFFFFF},
        {"BMRTSF ", REGPOKER_WRITE32, BMRTSF, 0xFFFFFFFF, 0xFFFFFFFF},
        {"BMLBS  ", REGPOKER_WRITE32, BMLBS, 0x00000000, 0xFFFFFFF8},
        {"BMLBE  ", REGPOKER_WRITE32, BMLBE, 0x00000007, 0x003FFFF8},
        {"BMLBP  ", REGPOKER_WRITE32, BMLBP, 0x00000000, 0x003FFFF8},
        {"BMTTC  ", REGPOKER_WRITE32, BMTTC, 0x00000000, 0xFFFFFFFF},
        { } // Missing
};
// Processing src/platform/oi10/targets/test_oi10_uart_000.c / test_oi10_uart_000
#include <regs/regs_uart_pl011.h>
#include <devices/uart_pl011.h>

//default values
#define     UARTRSR_DEFAULT         0x0
#define     UARTECR_DEFAULT         0x0
#define     UARTFR_DEFAULT          0x090
#define     UARTILPR_DEFAULT        0x0
#define     UARTIBRD_DEFAULT        0x0
#define     UARTFBRD_DEFAULT        0x0
#define     UARTLCR_H_DEFAULT       0x0
#define     UARTCR_DEFAULT          0x0300
#define     UARTIFLS_DEFAULT        0x12
#define     UARTIMSC_DEFAULT        0x0
#define     UARTRIS_DEFAULT         0x0
#define     UARTMIS_DEFAULT         0x0
#define     UARTDMACR_DEFAULT       0x0
#define     UARTPeriphID0_DEFAULT   0x11
#define     UARTPeriphID1_DEFAULT   0x10
#define     UARTPeriphID2_DEFAULT   0x4
#define     UARTPeriphID3_DEFAULT   0x0
#define     UARTPCellID0_DEFAULT    0x0D
#define     UARTPCellID1_DEFAULT    0xF0
#define     UARTPCellID2_DEFAULT    0x05
#define     UARTPCellID3_DEFAULT    0xB1

//Mask
#define     UARTDR_MSK          0x000
#define     UARTRSR_MSK         0xF
#define     UARTECR_MSK         0xF
#define     UARTFR_MSK          0b011111000
#define     UARTILPR_MSK        0xFF
#define     UARTIBRD_MSK        0xFFFF
#define     UARTFBRD_MSK        0x3F
#define     UARTLCR_H_MSK       0xFF
#define     UARTCR_MSK          0xFF87
#define     UARTIFLS_MSK        0x3F
#define     UARTIMSC_MSK        0x7FF
#define     UARTRIS_MSK         0x7F0
#define     UARTMIS_MSK         0x7F0
#define     UARTICR_MSK         0x7FF
#define     UARTDMACR_MSK       0x7
#define     UARTPeriphID0_MSK   0xFF
#define     UARTPeriphID1_MSK   0xFF
#define     UARTPeriphID2_MSK   0x0F
#define     UARTPeriphID3_MSK   0xFF
#define     UARTPCellID0_MSK    0xFF
#define     UARTPCellID1_MSK    0xFF
#define     UARTPCellID2_MSK    0xFF
#define     UARTPCellID3_MSK    0xFF

struct regpoker_checker uart_checker[] = {
    {"UARTRSR", REGPOKER_READ32, UARTRSR, UARTRSR_DEFAULT, UARTRSR_MSK},
    {"UARTFR", REGPOKER_READ32, UARTFR, UARTFR_DEFAULT, UARTFR_MSK},
    {"UARTILPR", REGPOKER_READ32, UARTILPR, UARTILPR_DEFAULT, UARTILPR_MSK},
    {"UARTIBRD", REGPOKER_READ32, UARTIBRD, UARTIBRD_DEFAULT, UARTIBRD_MSK},
    {"UARTFBRD", REGPOKER_READ32, UARTFBRD, UARTFBRD_DEFAULT, UARTFBRD_MSK},
    {"UARTLCR_H", REGPOKER_READ32, UARTLCR_H, UARTLCR_H_DEFAULT, UARTLCR_H_MSK},
    {"UARTCR", REGPOKER_READ32, UARTCR, UARTCR_DEFAULT, UARTCR_MSK},
    {"UARTIFLS", REGPOKER_READ32, UARTIFLS, UARTIFLS_DEFAULT, UARTIFLS_MSK},
    {"UARTIMSC", REGPOKER_READ32, UARTIMSC, UARTIMSC_DEFAULT, UARTIMSC_MSK},
    {"UARTRIS", REGPOKER_READ32, UARTRIS, UARTRIS_DEFAULT, UARTRIS_MSK},
    {"UARTMIS", REGPOKER_READ32, UARTMIS, UARTMIS_DEFAULT, UARTMIS_MSK},
    {"UARTDMACR", REGPOKER_READ32, UARTDMACR, UARTDMACR_DEFAULT, UARTDMACR_MSK},
    {"UARTPeriphID0", REGPOKER_READ32, UARTPeriphID0, UARTPeriphID0_DEFAULT, UARTPeriphID0_MSK},
    {"UARTPeriphID1", REGPOKER_READ32, UARTPeriphID1, UARTPeriphID1_DEFAULT, UARTPeriphID1_MSK},
    {"UARTPeriphID2", REGPOKER_READ32, UARTPeriphID2, UARTPeriphID2_DEFAULT, UARTPeriphID2_MSK},
    {"UARTPeriphID3", REGPOKER_READ32, UARTPeriphID3, UARTPeriphID3_DEFAULT, UARTPeriphID3_MSK},
    {"UARTPCellID0", REGPOKER_READ32, UARTPCellID0, UARTPCellID0_DEFAULT, UARTPCellID0_MSK},
    {"UARTPCellID1", REGPOKER_READ32, UARTPCellID1, UARTPCellID1_DEFAULT, UARTPCellID1_MSK},
    {"UARTPCellID2", REGPOKER_READ32, UARTPCellID2, UARTPCellID2_DEFAULT, UARTPCellID2_MSK},
    {"UARTPCellID3", REGPOKER_READ32, UARTPCellID3, UARTPCellID3_DEFAULT, UARTPCellID3_MSK},
    {"UARTILPR", REGPOKER_WRITE32, UARTILPR, 0x00, UARTILPR_MSK},
    {"UARTIBRD", REGPOKER_WRITE32, UARTIBRD, 0x00, UARTFBRD_MSK},
    {"UARTFBRD", REGPOKER_WRITE32, UARTFBRD, 0x00, UARTFBRD_MSK},
    {"UARTLCR_H", REGPOKER_WRITE32, UARTLCR_H, 0x00, UARTLCR_H_MSK},
    {"UARTCR", REGPOKER_WRITE32, UARTCR, 0x00, 0xFF86},
    {"UARTIFLS", REGPOKER_WRITE32, UARTIFLS, 0x00, UARTIFLS_MSK},
    {"UARTDMACR", REGPOKER_WRITE32, UARTDMACR, 0x00, UARTDMACR_MSK},
    {/* Sentinel */}};


#include <regs/regs_spi.h>
#include <regs/regs_gpio_pl061.h>

#undef GSPI_STATUS_DEFAULT
#define GSPI_STATUS_DEFAULT 0x82

// Processing src/platform/oi10/targets/test_oi10_spi.c / test_oi10_spi
static struct regpoker_checker const spi_checker[] = {
    {"STATUS", REGPOKER_READ32, GSPI_STATUS, GSPI_STATUS_DEFAULT, GSPI_STATUS_MASK},
    {"SSPCR0", REGPOKER_READ32, GSPI_SSPCR0, GSPI_SSPCR0_DEFAULT, GSPI_SSPCR0_MASK},
    {"SSPCR1", REGPOKER_READ32, GSPI_SSPCR1, GSPI_SSPCR1_DEFAULT, GSPI_SSPCR1_MASK},
    {"SSPSR", REGPOKER_READ32, GSPI_SSPSR, GSPI_SSPSR_DEFAULT, GSPI_SSPSR_MASK},
    {"SSPCPSR", REGPOKER_READ32, GSPI_SSPCPSR, GSPI_SSPCPSR_DEFAULT, GSPI_SSPCPSR_MASK},
    {"SSPIMSC", REGPOKER_READ32, GSPI_SSPIMSC, GSPI_SSPIMSC_DEFAULT, GSPI_SSPIMSC_MASK},
    {"SSPRIS", REGPOKER_READ32, GSPI_SSPRIS, GSPI_SSPRIS_DEFAULT, GSPI_SSPRIS_MASK},
    {"SSPDMACR", REGPOKER_READ32, GSPI_SSPDMACR, GSPI_SSPDMACR_DEFAULT, GSPI_SSPDMACR_MASK},
    {"SSPPeriphID0", REGPOKER_READ32, GSPI_SSPPeriphID0, GSPI_SSPPeriphID0_DEFAULT, GSPI_SSPPeriphID0_MASK},
    {"SSPPeriphID1", REGPOKER_READ32, GSPI_SSPPeriphID1, GSPI_SSPPeriphID1_DEFAULT, GSPI_SSPPeriphID1_MASK},
    {"SSPPeriphID2", REGPOKER_READ32, GSPI_SSPPeriphID2, GSPI_SSPPeriphID2_DEFAULT, GSPI_SSPPeriphID2_MASK},
    {"SSPPeriphID3", REGPOKER_READ32, GSPI_SSPPeriphID3, GSPI_SSPPeriphID3_DEFAULT, GSPI_SSPPeriphID3_MASK},
    {"SSPPCellID0", REGPOKER_READ32, GSPI_SSPPCellID0, GSPI_SSPPCellID0_DEFAULT, GSPI_SSPPCellID0_MASK},
    {"SSPPCellID1", REGPOKER_READ32, GSPI_SSPPCellID1, GSPI_SSPPCellID1_DEFAULT, GSPI_SSPPCellID1_MASK},
    {"SSPPCellID2", REGPOKER_READ32, GSPI_SSPPCellID2, GSPI_SSPPCellID2_DEFAULT, GSPI_SSPPCellID2_MASK},
    {"SSPPCellID3", REGPOKER_READ32, GSPI_SSPPCellID3, GSPI_SSPPCellID3_DEFAULT, GSPI_SSPPCellID3_MASK},
    {"SSPCR0", REGPOKER_WRITE32, GSPI_SSPCR0, 0x00, GSPI_SSPCR0_MASK},
    {"SSPCR1", REGPOKER_WRITE32, GSPI_SSPCR1, 0x00, GSPI_SSPCR1_MASK},
    {"SSPCPSR", REGPOKER_WRITE32, GSPI_SSPCPSR, 0x00, GSPI_SSPCPSR_MASK & ~0x01},
    {"SSPIMSC", REGPOKER_WRITE32, GSPI_SSPIMSC, 0x00, GSPI_SSPIMSC_MASK},
    {"SSPDMACR", REGPOKER_WRITE32, GSPI_SSPDMACR, 0x00, GSPI_SSPDMACR_MASK},
    {"DMAWSTART", REGPOKER_READ32, GSPI_DMAWSTART, GSPI_DMAWSTART_DEFAULT, GSPI_DMAWSTART_MASK},
    {"DMAWEND", REGPOKER_READ32, GSPI_DMAWEND, GSPI_DMAWEND_DEFAULT, GSPI_DMAWEND_MASK},
    {"DMAWCNTRL", REGPOKER_READ32, GSPI_DMAWCNTRL, GSPI_DMAWCNTRL_DEFAULT, GSPI_DMAWCNTRL_MASK},
    {"DMAWCUR", REGPOKER_READ32, GSPI_DMAWCUR, GSPI_DMAWCUR_DEFAULT, GSPI_DMAWCUR_MASK},
    {"AXIW_BRESP", REGPOKER_READ32, GSPI_AXIW_BRESP, GSPI_AXIW_BRESP_DEFAULT, GSPI_AXIW_BRESP_MASK},
    {"DMARSTART", REGPOKER_READ32, GSPI_DMARSTART, GSPI_DMARSTART_DEFAULT, GSPI_DMARSTART_MASK},
    {"DMAREND", REGPOKER_READ32, GSPI_DMAREND, GSPI_DMAREND_DEFAULT, GSPI_DMAREND_MASK},
    {"DMARCNTRL", REGPOKER_READ32, GSPI_DMARCNTRL, GSPI_DMARCNTRL_DEFAULT, GSPI_DMARCNTRL_MASK},
    {"DMARCUR", REGPOKER_READ32, GSPI_DMARCUR, GSPI_DMARCUR_DEFAULT, GSPI_DMARCUR_MASK},
    {"AXIR_BUFTYPE", REGPOKER_READ32, GSPI_AXIR_BUFTYPE, GSPI_AXIR_BUFTYPE_DEFAULT, GSPI_AXIR_BUFTYPE_MASK},
    {"AXIR_BUFENA", REGPOKER_READ32, GSPI_AXIR_BUFENA, GSPI_AXIR_BUFENA_DEFAULT, GSPI_AXIR_BUFENA_MASK},
    {"AXIR_ERRADDR", REGPOKER_READ32, GSPI_AXIR_ERRADDR, GSPI_AXIR_ERRADDR_DEFAULT, GSPI_AXIR_ERRADDR_MASK},
    {"AXI_PARAMS", REGPOKER_READ32, GSPI_AXI_PARAMS, GSPI_AXI_PARAMS_DEFAULT, GSPI_AXI_PARAMS_MASK},
    {"WORDOP", REGPOKER_READ32, GSPI_WORDOP, GSPI_WORDOP_DEFAULT, GSPI_WORDOP_MASK},
    {"SOFTSS", REGPOKER_READ32, GSPI_SOFTSS, GSPI_SOFTSS_DEFAULT, GSPI_SOFTSS_MASK},
    {"SOFTRST", REGPOKER_READ32, GSPI_SOFTRST, GSPI_SOFTRST_DEFAULT, GSPI_SOFTRST_MASK},
    {"IRQMASKS", REGPOKER_READ32, GSPI_IRQMASKS, GSPI_IRQMASKS_DEFAULT, GSPI_IRQMASKS_MASK},
    {"DMAWSTART", REGPOKER_WRITE32, GSPI_DMAWSTART, 0x00, GSPI_DMAWSTART_MASK},
    {"DMAWEND", REGPOKER_WRITE32, GSPI_DMAWEND, 0x00, GSPI_DMAWEND_MASK},
    {"DMARSTART", REGPOKER_WRITE32, GSPI_DMARSTART, 0x00, GSPI_DMARSTART_MASK},
    {"DMAREND", REGPOKER_WRITE32, GSPI_DMAREND, 0x00, GSPI_DMAREND_MASK},
    {"AXIR_BUFTYPE", REGPOKER_WRITE32, GSPI_AXIR_BUFTYPE, 0x00, GSPI_AXIR_BUFTYPE_MASK},
    {"AXI_PARAMS", REGPOKER_WRITE32, GSPI_AXI_PARAMS, 0x00, GSPI_AXI_PARAMS_MASK},
    {"WORDOP", REGPOKER_WRITE32, GSPI_WORDOP, 0x00, GSPI_WORDOP_MASK},
    {"SOFTSS", REGPOKER_WRITE32, GSPI_SOFTSS, 0x00, GSPI_SOFTSS_MASK},
    {"IRQMASKS", REGPOKER_WRITE32, GSPI_IRQMASKS, 0x00, GSPI_IRQMASKS_MASK},
    {/* Sentinel */}};

// Processing src/platform/oi10/targets/test_oi10_gpio.c / test_oi10_gpio
struct regpoker_checker gpio_checker[] = {
    {"GPIO_DATA", REGPOKER_READ32, GPIO_DATA, GPIO_DATA_DEFAULT, GPIO_REG_MASK}, /* check only first of 256 */
    {"GPIO_DIR", REGPOKER_READ32, GPIO_DIR, GPIO_DIR_DEFAULT, GPIO_REG_MASK},
    {"GPIO_IS", REGPOKER_READ32, GPIO_IS, GPIO_IS_DEFAULT, GPIO_REG_MASK},
    {"GPIO_IBE", REGPOKER_READ32, GPIO_IBE, GPIO_IBE_DEFAULT, GPIO_REG_MASK},
    {"GPIO_IEV", REGPOKER_READ32, GPIO_IEV, GPIO_IEV_DEFAULT, GPIO_REG_MASK},
    {"GPIO_IE", REGPOKER_READ32, GPIO_IE, GPIO_IE_DEFAULT, GPIO_REG_MASK},
    {"GPIO_RIS", REGPOKER_READ32, GPIO_RIS, GPIO_RIS_DEFAULT, GPIO_REG_MASK},
    {"GPIO_MIS", REGPOKER_READ32, GPIO_MIS, GPIO_MIS_DEFAULT, GPIO_REG_MASK},
    {"GPIO_AFSEL", REGPOKER_READ32, GPIO_AFSEL, GPIO_AFSEL_DEFAULT, GPIO_REG_MASK},
    {"GPIO_PeriphID0", REGPOKER_READ32, GPIO_PeriphID0, GPIO_PeriphID0_DEFAULT, GPIO_REG_MASK},
    {"GPIO_PeriphID1", REGPOKER_READ32, GPIO_PeriphID1, GPIO_PeriphID1_DEFAULT, GPIO_REG_MASK},
    {"GPIO_PeriphID2", REGPOKER_READ32, GPIO_PeriphID2, GPIO_PeriphID2_DEFAULT, GPIO_REG_MASK},
    {"GPIO_PeriphID3", REGPOKER_READ32, GPIO_PeriphID3, GPIO_PeriphID3_DEFAULT, GPIO_REG_MASK},
    {"GPIO_CellID0", REGPOKER_READ32, GPIO_CellID0, GPIO_CellID0_DEFAULT, GPIO_REG_MASK},
    {"GPIO_CellID1", REGPOKER_READ32, GPIO_CellID1, GPIO_CellID1_DEFAULT, GPIO_REG_MASK},
    {"GPIO_CellID2", REGPOKER_READ32, GPIO_CellID2, GPIO_CellID2_DEFAULT, GPIO_REG_MASK},
    {"GPIO_CellID3", REGPOKER_READ32, GPIO_CellID3, GPIO_CellID3_DEFAULT, GPIO_REG_MASK},
    {/* Sentinel */}};
struct regpoker_checker gpio_rw_checker[] = {
    {"GPIO_DIR", REGPOKER_WRITE32, GPIO_DIR, ~GPIO_DIR_DEFAULT, GPIO_REG_MASK},
    {"GPIO_DATAFF", REGPOKER_WRITE32, GPIO_DATA + GPIO_ADDR_MASK, GPIO_DATA_DEFAULT, GPIO_REG_MASK},
    //      {   "GPIO_DATA00",      REGPOKER_WRITE32,   GPIO_DATA,                  GPIO_DATA_DEFAULT,      0x00            },
    {"GPIO_DIR", REGPOKER_WRITE32, GPIO_DIR, GPIO_DIR_DEFAULT, 0x00},
    {"GPIO_IS", REGPOKER_WRITE32, GPIO_IS, GPIO_IS_DEFAULT, GPIO_REG_MASK},
    {"GPIO_IBE", REGPOKER_WRITE32, GPIO_IBE, GPIO_IBE_DEFAULT, GPIO_REG_MASK},
    {"GPIO_IEV", REGPOKER_WRITE32, GPIO_IEV, GPIO_IEV_DEFAULT, GPIO_REG_MASK},
    {"GPIO_IE", REGPOKER_WRITE32, GPIO_IE, GPIO_IE_DEFAULT, GPIO_REG_MASK},
    {"GPIO_AFSEL", REGPOKER_WRITE32, GPIO_AFSEL, GPIO_AFSEL_DEFAULT, GPIO_REG_MASK},
    {/* Sentinel */}};

// Processing src/platform/oi10/targets/test_oi10_ctrl_000.c / test_oi10_ctrl_000
#include <platform/regs/sctl.h>
struct regpoker_checker sctl_checker[] =
    {
        {"KMBIST_CHAIN_SF_0", REGPOKER_READ_DCR, KMBIST_CHAIN_SF_0, 0, SCTL_KMBIST_CHAIN_SF_mask},
        {"KMBIST_CHAIN_SF_1", REGPOKER_READ_DCR, KMBIST_CHAIN_SF_1, 0, SCTL_KMBIST_CHAIN_SF_mask},
        {"KMBIST_CHAIN_SF_2", REGPOKER_READ_DCR, KMBIST_CHAIN_SF_2, 0, SCTL_KMBIST_CHAIN_SF_mask},
        {"KMBIST_CHAIN_SF_3", REGPOKER_READ_DCR, KMBIST_CHAIN_SF_3, 0, SCTL_KMBIST_CHAIN_SF_mask},
        {"KMBIST_CHAIN_SF_4", REGPOKER_READ_DCR, KMBIST_CHAIN_SF_4, 0, SCTL_KMBIST_CHAIN_SF_mask},
        {"KMBIST_CHAIN_SF_5", REGPOKER_READ_DCR, KMBIST_CHAIN_SF_5, 0, SCTL_KMBIST_CHAIN_SF_mask},
        {"KMBIST_CHAIN_SF_6", REGPOKER_READ_DCR, KMBIST_CHAIN_SF_6, 0, SCTL_KMBIST_CHAIN_SF_mask},
        {"KMBIST_CHAIN_SF_7", REGPOKER_READ_DCR, KMBIST_CHAIN_SF_7, 0, SCTL_KMBIST_CHAIN_SF_mask},
        {"KMBIST_CHAIN_SF_8", REGPOKER_READ_DCR, KMBIST_CHAIN_SF_8, 0, SCTL_KMBIST_CHAIN_SF_mask},
        {"PPC_SYS_CONF", REGPOKER_READ_DCR, SCTL_PPC_SYS_CONF, SCTL_PPC_SYS_CONF_dflt, SCTL_PPC_SYS_CONF_mask},
        {"SCTL_PPC_SLP_CTRL", REGPOKER_READ_DCR, SCTL_PPC_SLP_CTRL, 0, SCTL_PPC_SLP_CTRL_mask},
        {"SCTL_PPC_PMU_CTRL", REGPOKER_READ_DCR, SCTL_PPC_PMU_CTRL, 0, SCTL_PPC_PMU_CTRL_mask},
        {"SCTL_IFSYS_ETH_CTRL", REGPOKER_READ_DCR, SCTL_IFSYS_ETH_CTRL, SCTL_IFSYS_ETH_CTRL_dflt, SCTL_IFSYS_ETH_CTRL_mask},
        {"SCTL_IFSYS_ETH_HPROT", REGPOKER_READ_DCR, SCTL_IFSYS_ETH_HPROT, SCTL_IFSYS_ETH_HPROT_dflt, SCTL_IFSYS_ETH_HPROT_mask},
        {}};


struct regpoker_checker sctl_rw_checker[] = {
    {"KMBIST_CHAIN_SF_0", REGPOKER_WRITE_DCR, KMBIST_CHAIN_SF_0, 0, SCTL_KMBIST_CHAIN_SF_TM_mask},
    {"KMBIST_CHAIN_SF_1", REGPOKER_WRITE_DCR, KMBIST_CHAIN_SF_1, 0, SCTL_KMBIST_CHAIN_SF_TM_mask},
    {"KMBIST_CHAIN_SF_2", REGPOKER_WRITE_DCR, KMBIST_CHAIN_SF_2, 0, SCTL_KMBIST_CHAIN_SF_TM_mask},
    {"KMBIST_CHAIN_SF_3", REGPOKER_WRITE_DCR, KMBIST_CHAIN_SF_3, 0, SCTL_KMBIST_CHAIN_SF_TM_mask},
    {"KMBIST_CHAIN_SF_4", REGPOKER_WRITE_DCR, KMBIST_CHAIN_SF_4, 0, SCTL_KMBIST_CHAIN_SF_TM_mask},
    {"KMBIST_CHAIN_SF_5", REGPOKER_WRITE_DCR, KMBIST_CHAIN_SF_5, 0, SCTL_KMBIST_CHAIN_SF_TM_mask},
    {"KMBIST_CHAIN_SF_6", REGPOKER_WRITE_DCR, KMBIST_CHAIN_SF_6, 0, SCTL_KMBIST_CHAIN_SF_TM_mask},
    {"KMBIST_CHAIN_SF_7", REGPOKER_WRITE_DCR, KMBIST_CHAIN_SF_7, 0, SCTL_KMBIST_CHAIN_SF_TM_mask},
    {"KMBIST_CHAIN_SF_8", REGPOKER_WRITE_DCR, KMBIST_CHAIN_SF_8, 0, SCTL_KMBIST_CHAIN_SF_TM_mask},
    {"PPC_SLP_CTRL", REGPOKER_WRITE_DCR, SCTL_PPC_SLP_CTRL, 0, SCTL_SLP_CTRL_TYPE_mask},
    {"PPC_PMU_CTRL", REGPOKER_WRITE_DCR, SCTL_PPC_PMU_CTRL, 0, SCTL_PPC_PMU_CTRL_mask},
    {"IFSYS_ETH_CTRL", REGPOKER_WRITE_DCR, SCTL_IFSYS_ETH_CTRL, SCTL_IFSYS_ETH_CTRL_dflt,
     SCTL_IFSYS_ETH_CTRL_mask},
    {"IFSYS_ETH_HPROT", REGPOKER_WRITE_DCR, SCTL_IFSYS_ETH_HPROT, SCTL_IFSYS_ETH_HPROT_dflt,
     SCTL_IFSYS_ETH_HPROT_mask},
    {"IFSYS_ETH_HPROT", REGPOKER_WRITE_DCR, SCTL_IFSYS_ETH_HPROT, 0xFFFFFFFF, 0},
    {"IFSYS_ETH_HPROT", REGPOKER_READ_DCR, SCTL_IFSYS_ETH_HPROT, 0xFFFFFFFF, SCTL_IFSYS_ETH_HPROT_mask},
    {"IFSYS_ETH_HPROT", REGPOKER_WRITE_DCR, SCTL_IFSYS_ETH_HPROT, 0x33333333, 0},
    {"IFSYS_ETH_HPROT", REGPOKER_READ_DCR, SCTL_IFSYS_ETH_HPROT, 0x33333333, SCTL_IFSYS_ETH_HPROT_mask},
    {}};

// Processing src/platform/oi10/targets/test_oi10_ctrl_005.c / test_oi10_ctrl_005
#include <regs/regs_sp805.h>

#define WD_REG_LOAD_mask        0xffffffff
#define WD_REG_VALUE_mask       0xffffffff
#define WD_REG_CONTROL_mask     0x3
#define WD_REG_RIS_mask         0x1
#define WD_REG_MIS_mask         0x1
#define WD_REG_LOCK_mask        0xffffffff
#define WD_REG_ITCR_mask        0x1
#define WD_REG_PERIPHID0_mask   0xff
#define WD_REG_PERIPHID1_mask   0xff
#define WD_REG_PERIPHID2_mask   0xff
#define WD_REG_PERIPHID3_mask   0xff
#define WD_REG_PCELLID0_mask    0xff
#define WD_REG_PCELLID1_mask    0xff
#define WD_REG_PCELLID2_mask    0xff
#define WD_REG_PCELLID3_mask    0xff

#define WD_REG_LOAD_DFLT        0xffffffff
#define WD_REG_VALUE_DFLT       0xffffffff
#define WD_REG_CONTROL_DFLT     0
#define WD_REG_RIS_DFLT         0
#define WD_REG_MIS_DFLT         0
#define WD_REG_LOCK_DFLT        0x1ACCE551
#define WD_REG_ITCR_DFLT        0
#define WD_REG_PERIPHID0_DFLT   0x5
#define WD_REG_PERIPHID1_DFLT   0x18
#define WD_REG_PERIPHID2_DFLT   0x14
#define WD_REG_PERIPHID3_DFLT   0
#define WD_REG_PCELLID0_DFLT    0xD
#define WD_REG_PCELLID1_DFLT    0xF0
#define WD_REG_PCELLID2_DFLT    0x5
#define WD_REG_PCELLID3_DFLT    0xB1

struct regpoker_checker wdt_checker[] = {
    {"WD_REG_PERIPHID0", REGPOKER_READ_DCR, WD_REG_PERIPHID0, WD_REG_PERIPHID0_DFLT, WD_REG_PERIPHID0_mask},
    {"WD_REG_PERIPHID1", REGPOKER_READ_DCR, WD_REG_PERIPHID1, WD_REG_PERIPHID1_DFLT, WD_REG_PERIPHID1_mask},
    {"WD_REG_PERIPHID2", REGPOKER_READ_DCR, WD_REG_PERIPHID2, WD_REG_PERIPHID2_DFLT, WD_REG_PERIPHID2_mask},
    {"WD_REG_PERIPHID3", REGPOKER_READ_DCR, WD_REG_PERIPHID3, WD_REG_PERIPHID3_DFLT, WD_REG_PERIPHID3_mask},
    {"WD_REG_PCELLID0", REGPOKER_READ_DCR, WD_REG_PCELLID0, WD_REG_PCELLID0_DFLT, WD_REG_PCELLID0_mask},
    {"WD_REG_PCELLID1", REGPOKER_READ_DCR, WD_REG_PCELLID1, WD_REG_PCELLID1_DFLT, WD_REG_PCELLID1_mask},
    {"WD_REG_PCELLID2", REGPOKER_READ_DCR, WD_REG_PCELLID2, WD_REG_PCELLID2_DFLT, WD_REG_PCELLID2_mask},
    {"WD_REG_PCELLID3", REGPOKER_READ_DCR, WD_REG_PCELLID3, WD_REG_PCELLID3_DFLT, WD_REG_PCELLID3_mask},
    {"WdogValue", REGPOKER_READ_DCR, WD_REG_VALUE, WD_REG_VALUE_DFLT, WD_REG_VALUE_mask},
    {}};

struct regpoker_checker wdt_rw_checker[] = {
    {"WdogLoad", REGPOKER_READ_DCR, WD_REG_LOAD, WD_REG_LOAD_DFLT, WD_REG_LOAD_mask},
    {"WdogLoad", REGPOKER_WRITE_DCR, WD_REG_LOAD, WD_REG_LOAD_DFLT, WD_REG_LOAD_mask},

    {"WdogControl", REGPOKER_READ_DCR, WD_REG_CONTROL, WD_REG_CONTROL_DFLT, WD_REG_CONTROL_mask},
    {"WdogControl", REGPOKER_WRITE_DCR, WD_REG_CONTROL, WD_REG_CONTROL_DFLT, WD_REG_CONTROL_mask},

    {"WdogRIS", REGPOKER_READ_DCR, WD_REG_RIS, WD_REG_RIS_DFLT, WD_REG_RIS_mask},
    {"WdogMIS", REGPOKER_READ_DCR, WD_REG_MIS, WD_REG_MIS_DFLT, WD_REG_MIS_mask},
    {"WdogITCR", REGPOKER_READ_DCR, WD_REG_ITCR, WD_REG_ITCR_DFLT, WD_REG_ITCR_mask},
    {"WdogITCR", REGPOKER_WRITE_DCR, WD_REG_ITCR, WD_REG_ITCR_DFLT, WD_REG_ITCR_mask},
    {"WdogLock", REGPOKER_READ_DCR, WD_REG_LOCK, 0, 0},
    {"WdogLock", REGPOKER_WRITE_DCR, WD_REG_LOCK, 0, 1},
    {"WdogLock", REGPOKER_READ_DCR, WD_REG_LOCK, 1, 1},

    {}};

// Processing src/platform/oi10/targets/simple-iram/test_oi10_em2_104.c / test_oi10_em2_104
struct regpoker_checker em2_checker_a[] = {
    {"Data0_8", REGPOKER_READ8, 0x0, 0x10, 0xff},
    {"Data1_8", REGPOKER_READ8, 0x1, 0x10, 0xff},
    {"Data2_8", REGPOKER_READ8, 0x2, 0x10, 0xff},
    {"Data3_8", REGPOKER_READ8, 0x3, 0x10, 0xff},
    {"Data4_8", REGPOKER_READ8, 0x4, 0x01, 0xff},
    {"Data5_8", REGPOKER_READ8, 0x5, 0x23, 0xff},
    {"Data6_8", REGPOKER_READ8, 0x6, 0x45, 0xff},
    {"Data7_8", REGPOKER_READ8, 0x7, 0x67, 0xff},
    {"Data8_8", REGPOKER_READ8, 0x8, 0x89, 0xff},
    {"Data9_8", REGPOKER_READ8, 0x9, 0xAB, 0xff},
    {"Data10_8", REGPOKER_READ8, 0xA, 0xCD, 0xff},
    {"Data11_8", REGPOKER_READ8, 0xB, 0xEF, 0xff},
    {"Data12_8", REGPOKER_READ8, 0xC, 0x00, 0xff},
    {"Data13_8", REGPOKER_READ8, 0xD, 0x00, 0xff},
    {"Data14_8", REGPOKER_READ8, 0xE, 0x00, 0xff},
    {"Data15_8", REGPOKER_READ8, 0xF, 0x00, 0xff},
    {"Data16_8", REGPOKER_READ8, 0x10, 0xff, 0xff},
    {"Data17_8", REGPOKER_READ8, 0x11, 0xff, 0xff},
    {"Data18_8", REGPOKER_READ8, 0x12, 0xff, 0xff},
    {"Data19_8", REGPOKER_READ8, 0x13, 0xff, 0xff},
    {"Data20_8", REGPOKER_READ8, 0x14, 0x55, 0xff},
    {"Data21_8", REGPOKER_READ8, 0x15, 0x55, 0xff},
    {"Data22_8", REGPOKER_READ8, 0x16, 0x55, 0xff},
    {"Data23_8", REGPOKER_READ8, 0x17, 0x55, 0xff},
    {"Data24_8", REGPOKER_READ8, 0x18, 0xCC, 0xff},
    {"Data25_8", REGPOKER_READ8, 0x19, 0xCC, 0xff},
    {"Data26_8", REGPOKER_READ8, 0x1A, 0xCC, 0xff},
    {"Data27_8", REGPOKER_READ8, 0x1B, 0xCC, 0xff},
    {"Data28_8", REGPOKER_READ8, 0x1C, 0x77, 0xff},
    {"Data29_8", REGPOKER_READ8, 0x1D, 0x77, 0xff},
    {"Data30_8", REGPOKER_READ8, 0x1E, 0x77, 0xff},
    {"Data31_8", REGPOKER_READ8, 0x1F, 0x77, 0xff},
    {/* Sentinel */}};
struct regpoker_checker em2_checker_b[] = {
    {"Data0_16", REGPOKER_READ16, 0x0, 0x1010, 0xffff},
    {"Data1_16", REGPOKER_READ16, 0x2, 0x1010, 0xffff},
    {"Data2_16", REGPOKER_READ16, 0x4, 0x0123, 0xffff},
    {"Data3_16", REGPOKER_READ16, 0x6, 0x4567, 0xffff},
    {"Data4_16", REGPOKER_READ16, 0x8, 0x89AB, 0xffff},
    {"Data5_16", REGPOKER_READ16, 0xA, 0xCDEF, 0xffff},
    {"Data6_16", REGPOKER_READ16, 0xC, 0x0000, 0xffff},
    {"Data7_16", REGPOKER_READ16, 0xE, 0x0000, 0xffff},
    {"Data8_16", REGPOKER_READ16, 0x10, 0xffff, 0xffff},
    {"Data9_16", REGPOKER_READ16, 0x12, 0xffff, 0xffff},
    {"Data10_16", REGPOKER_READ16, 0x14, 0x5555, 0xffff},
    {"Data11_16", REGPOKER_READ16, 0x16, 0x5555, 0xffff},
    {"Data12_16", REGPOKER_READ16, 0x18, 0xCCCC, 0xffff},
    {"Data13_16", REGPOKER_READ16, 0x1A, 0xCCCC, 0xffff},
    {"Data14_16", REGPOKER_READ16, 0x1C, 0x7777, 0xffff},
    {"Data15_16", REGPOKER_READ16, 0x1E, 0x7777, 0xffff},
    {/* Sentinel */}};
struct regpoker_checker em2_checker_c[] = {
    {"Data0_32", REGPOKER_READ32, 0x0, 0x10101010, 0xffffffff},
    {"Data1_32", REGPOKER_READ32, 0x4, 0x01234567, 0xffffffff},
    {"Data2_32", REGPOKER_READ32, 0x8, 0x89ABCDEF, 0xffffffff},
    {"Data3_32", REGPOKER_READ32, 0xC, 0x00000000, 0xffffffff},
    {"Data4_32", REGPOKER_READ32, 0x10, 0xffffffff, 0xffffffff},
    {"Data5_32", REGPOKER_READ32, 0x14, 0x55555555, 0xffffffff},
    {"Data6_32", REGPOKER_READ32, 0x18, 0xCCCCCCCC, 0xffffffff},
    {"Data7_32", REGPOKER_READ32, 0x1C, 0x77777777, 0xffffffff},

    {/* Sentinel */}};
struct regpoker_checker em2_checker_d[] = {
    {"Data0_64", REGPOKER_READ64, 0x0, 0x1010101001234567, 0xffffffffffffffff},
    {"Data1_64", REGPOKER_READ64, 0x8, 0x89ABCDEF00000000, 0xffffffffffffffff},
    {"Data2_64", REGPOKER_READ64, 0x10, 0xffffffff55555555, 0xffffffffffffffff},
    {"Data3_64", REGPOKER_READ64, 0x18, 0xCCCCCCCC77777777, 0xffffffffffffffff},
    {/* Sentinel */}};

// Processing src/platform/oi10/targets/simple-iram/test_oi10_ctrl_002_1.c / test_oi10_ctrl_002_1
#include <platform/regs/regs_crg_sys.h>
struct regpoker_checker crg_checker[] = {
    {"CRG_SYS_PLL_STAT", REGPOKER_READ_DCR, CRG_SYS_PLL_STAT, 0x00000011, 0x00000011},
    {"CRG_SYS_PLL_CTRL", REGPOKER_READ_DCR, CRG_SYS_PLL_CTRL, 0x00000000, 0x00000003},
    {"CRG_SYS_PLL_LDUR", REGPOKER_READ_DCR, CRG_SYS_PLL_LDUR, 0x0000044C, 0x000007ff},
    {"CRG_SYS_PLL_PRDIV", REGPOKER_READ_DCR, CRG_SYS_PLL_PRDIV, 0x00000001, 0x0000001f},
    {"CRG_SYS_PLL_FBDIV", REGPOKER_READ_DCR, CRG_SYS_PLL_FBDIV, 0x00000020, 0x000007ff},
    {"CRG_SYS_PLL_PSDIV", REGPOKER_READ_DCR, CRG_SYS_PLL_PSDIV, 0x00000002, 0x00000007},
    {"CRG_SYS_WR_LOCK", REGPOKER_READ_DCR, CRG_SYS_WR_LOCK, 0x00000001, 0x00000001},
    {"CRG_SYS_RST_MON", REGPOKER_READ_DCR, CRG_SYS_RST_MON, 0x00000800, 0x00000f07},
    {"CRG_SYS_RST_CFG0", REGPOKER_READ_DCR, CRG_SYS_RST_CFG0, 0x00000096, 0x00000fff},
    {"CRG_SYS_RST_CFG1", REGPOKER_READ_DCR, CRG_SYS_RST_CFG1, 0x00960064, 0x0fff0fff},
    {"CRG_SYS_RST_CFG2", REGPOKER_READ_DCR, CRG_SYS_RST_CFG2, 0x0107000E, 0x0107002f},
    {"CRG_SYS_CKUPDATE", REGPOKER_READ_DCR, CRG_SYS_CKUPDATE, 0x00000000, 0x00000001},
    {"CRG_SYS_INTMASK", REGPOKER_READ_DCR, CRG_SYS_INTMASK, 0x00000000, 0x00000001},
    {"CRG_SYS_INTCLR", REGPOKER_READ_DCR, CRG_SYS_INTCLR, 0x00000000, 0x00000001},
    {"CRG_SYS_CKDIVMODE0", REGPOKER_READ_DCR, CRG_SYS_CKDIVMODE0, 0x00000000, 0x0000001f},
    {"CRG_SYS_CKDIVMODE2", REGPOKER_READ_DCR, CRG_SYS_CKDIVMODE2, 0x00000001, 0x0000001f},
    {"CRG_SYS_CKDIVMODE3", REGPOKER_READ_DCR, CRG_SYS_CKDIVMODE3, 0x00000013, 0x0000001f},
    {"CRG_SYS_CKDIVMODE4", REGPOKER_READ_DCR, CRG_SYS_CKDIVMODE4, 0x00000009, 0x0000001f},
    {}};

struct regpoker_checker crg_checker_rw[] = {
    //{   "CRG_SYS_PLL_STAT",    REGPOKER_WRITE_DCR,    CRG_SYS_PLL_STAT,         0x00000000,           0x00000000   },
    {"CRG_SYS_PLL_CTRL", REGPOKER_WRITE_DCR, CRG_SYS_PLL_CTRL, 0x00000000, 0x00000003},
    {"CRG_SYS_PLL_LDUR", REGPOKER_WRITE_DCR, CRG_SYS_PLL_LDUR, 0x0000044C, 0x000007ff},
    {"CRG_SYS_PLL_PRDIV", REGPOKER_WRITE_DCR, CRG_SYS_PLL_PRDIV, 0x00000001, 0x0000001f},
    {"CRG_SYS_PLL_FBDIV", REGPOKER_WRITE_DCR, CRG_SYS_PLL_FBDIV, 0x00000020, 0x000007ff},
    {"CRG_SYS_PLL_PSDIV", REGPOKER_WRITE_DCR, CRG_SYS_PLL_PSDIV, 0x00000002, 0x00000007},
    //{   "CRG_SYS_WR_LOCK",     REGPOKER_WRITE_DCR,    CRG_SYS_WR_LOCK,          0x00000001,           0xffffffff   },
    //{   "CRG_SYS_RST_MON",     REGPOKER_WRITE_DCR,    CRG_SYS_RST_MON,          0x00000800,           0x00000f07   },
    {"CRG_SYS_RST_CFG0", REGPOKER_WRITE_DCR, CRG_SYS_RST_CFG0, 0x00000096, 0x00000fff},
    {"CRG_SYS_RST_CFG1", REGPOKER_WRITE_DCR, CRG_SYS_RST_CFG1, 0x00960064, 0x0fff0fff},
    {"CRG_SYS_RST_CFG2", REGPOKER_WRITE_DCR, CRG_SYS_RST_CFG2, 0x0107000E, 0x0107002f},
    //{   "CRG_SYS_CKUPDATE",    REGPOKER_WRITE_DCR,    CRG_SYS_CKUPDATE,         0x00000000,           0x00000001   },
    {"CRG_SYS_INTMASK", REGPOKER_WRITE_DCR, CRG_SYS_INTMASK, 0x00000000, 0x00000001},
    //{   "CRG_SYS_INTCLR",      REGPOKER_WRITE_DCR,    CRG_SYS_INTCLR,           0x00000000,           0x00000001   },
    {"CRG_SYS_CKDIVMODE0", REGPOKER_WRITE_DCR, CRG_SYS_CKDIVMODE0, 0x00000000, 0x0000001f},
    {"CRG_SYS_CKDIVMODE2", REGPOKER_WRITE_DCR, CRG_SYS_CKDIVMODE2, 0x00000001, 0x0000001f},
    {"CRG_SYS_CKDIVMODE3", REGPOKER_WRITE_DCR, CRG_SYS_CKDIVMODE3, 0x00000013, 0x0000001f},
    {"CRG_SYS_CKDIVMODE4", REGPOKER_WRITE_DCR, CRG_SYS_CKDIVMODE4, 0x00000009, 0x0000001f},
    {}};
// Processing src/platform/oi10/targets/simple-iram/test_oi10_sys_012.c / test_oi10_sys_012
#include <platform/regs/regs_nic400.h>
struct regpoker_checker nic_checker[] = {
    {" NIC400_PERIPHERAL_ID4", REGPOKER_READ32, NIC400_PERIPHERAL_ID4, 0x04, 0xff},
    {"NIC400_PERIPHERAL_ID5", REGPOKER_READ32, NIC400_PERIPHERAL_ID5, 0x00, 0xff},
    {"NIC400_PERIPHERAL_ID6", REGPOKER_READ32, NIC400_PERIPHERAL_ID6, 0x00, 0xff},
    {"NIC400_PERIPHERAL_ID7", REGPOKER_READ32, NIC400_PERIPHERAL_ID7, 0x00, 0xff},
    {"NIC400_PERIPHERAL_ID0", REGPOKER_READ32, NIC400_PERIPHERAL_ID0, 0x00, 0xff},
    {"NIC400_PERIPHERAL_ID1", REGPOKER_READ32, NIC400_PERIPHERAL_ID1, 0xB4, 0xff},
    {"NIC400_PERIPHERAL_ID2", REGPOKER_READ32, NIC400_PERIPHERAL_ID2, 0x5B, 0xff},
    {"NIC400_PERIPHERAL_ID3", REGPOKER_READ32, NIC400_PERIPHERAL_ID3, 0x00, 0xff},
    {}};

struct regpoker_checker nic_checker_rw32[] = {
    {"NIC400_CPU_S_RQOS", REGPOKER_READ32, NIC400_CPU_S_RQOS, 0x0, 0b1111},
    {"NIC400_CPU_S_RQOS", REGPOKER_WRITE32, NIC400_CPU_S_RQOS, 0x0, 0b1111},

    {"NIC400_CPU_S_WQOS", REGPOKER_READ32, NIC400_CPU_S_WQOS, 0x0, 0b1111},
    {"NIC400_CPU_S_WQOS", REGPOKER_WRITE32, NIC400_CPU_S_RQOS, 0x0, 0b1111},

    {"NIC400_CPU_S_FN_MOD", REGPOKER_READ32, NIC400_CPU_S_FN_MOD, 0x0, 0b11},
    {"NIC400_CPU_S_FN_MOD", REGPOKER_WRITE32, NIC400_CPU_S_FN_MOD, 0x0, 0b11},

    {"NIC400_GSPI_1_S_RQOS", REGPOKER_READ32, NIC400_GSPI_1_S_RQOS, 0x0, 0b1111},
    {"NIC400_GSPI_1_S_RQOS", REGPOKER_WRITE32, NIC400_GSPI_1_S_RQOS, 0x0, 0b1111},

    {"NIC400_GSPI_1_S_WQOS", REGPOKER_READ32, NIC400_GSPI_1_S_WQOS, 0x0, 0b1111},
    {"NIC400_GSPI_1_S_WQOS", REGPOKER_WRITE32, NIC400_GSPI_1_S_WQOS, 0x0, 0b1111},

    {"NIC400_GSPI_1_S_FN_MOD", REGPOKER_READ32, NIC400_GSPI_1_S_FN_MOD, 0x0, 0b11},
    {"NIC400_GSPI_1_S_FN_MOD", REGPOKER_WRITE32, NIC400_GSPI_1_S_FN_MOD, 0x0, 0b11},

    {"NIC400_ETH_1_S_RQOS", REGPOKER_READ32, NIC400_ETH_1_S_RQOS, 0x0, 0b1111},
    {"NIC400_ETH_1_S_RQOS", REGPOKER_WRITE32, NIC400_ETH_1_S_RQOS, 0x0, 0b1111},

    {"NIC400_ETH_1_S_WQOS", REGPOKER_READ32, NIC400_ETH_1_S_WQOS, 0x0, 0b1111},
    {"NIC400_ETH_1_S_WQOS", REGPOKER_WRITE32, NIC400_ETH_1_S_WQOS, 0x0, 0b1111},

    {"NIC400_ETH_1_S_FN_MOD", REGPOKER_READ32, NIC400_ETH_1_S_FN_MOD, 0x0, 0b11},
    {"NIC400_ETH_1_S_FN_MOD", REGPOKER_WRITE32, NIC400_ETH_1_S_FN_MOD, 0x0, 0b11},

    {"NIC400_SW_0_3_S_RQOS", REGPOKER_READ32, NIC400_SW_0_3_S_RQOS, 0x4, 0b1111},
    {"NIC400_SW_0_3_S_RQOS", REGPOKER_WRITE32, NIC400_SW_0_3_S_RQOS, 0x4, 0b1111},

    {"NIC400_SW_0_3_S_WQOS", REGPOKER_READ32, NIC400_SW_0_3_S_WQOS, 0x4, 0b1111},
    {"NIC400_SW_0_3_S_WQOS", REGPOKER_WRITE32, NIC400_SW_0_3_S_WQOS, 0x4, 0b1111},

    {"NIC400_SW_0_3_S_FN_MOD", REGPOKER_READ32, NIC400_SW_0_3_S_FN_MOD, 0x0, 0b11},
    {"NIC400_SW_0_3_S_FN_MOD", REGPOKER_WRITE32, NIC400_SW_0_3_S_FN_MOD, 0x0, 0b11},

    {"NIC400_GSPI_0_S_RQOS", REGPOKER_READ32, NIC400_GSPI_0_S_RQOS, 0x0, 0b1111},
    {"NIC400_GSPI_0_S_RQOS", REGPOKER_WRITE32, NIC400_GSPI_0_S_RQOS, 0x0, 0b1111},

    {"NIC400_GSPI_0_S_WQOS", REGPOKER_READ32, NIC400_GSPI_0_S_WQOS, 0x0, 0b1111},
    {"NIC400_GSPI_0_S_WQOS", REGPOKER_WRITE32, NIC400_GSPI_0_S_WQOS, 0x0, 0b1111},

    {"NIC400_GSPI_0_S_FN_MOD", REGPOKER_READ32, NIC400_GSPI_0_S_FN_MOD, 0x0, 0b11},
    {"NIC400_GSPI_0_S_FN_MOD", REGPOKER_WRITE32, NIC400_GSPI_0_S_FN_MOD, 0x0, 0b11},

    {"NIC400_ETH_0_S_RQOS", REGPOKER_READ32, NIC400_ETH_0_S_RQOS, 0x0, 0b1111},
    {"NIC400_ETH_0_S_RQOS", REGPOKER_WRITE32, NIC400_ETH_0_S_RQOS, 0x0, 0b1111},

    {"NIC400_ETH_0_S_WQOS", REGPOKER_READ32, NIC400_ETH_0_S_WQOS, 0x0, 0b1111},
    {"NIC400_ETH_0_S_WQOS", REGPOKER_WRITE32, NIC400_ETH_0_S_WQOS, 0x0, 0b1111},

    {"NIC400_ETH_0_S_FN_MOD", REGPOKER_READ32, NIC400_ETH_0_S_FN_MOD, 0x0, 0b11},
    {"NIC400_ETH_0_S_FN_MOD", REGPOKER_WRITE32, NIC400_ETH_0_S_FN_MOD, 0x0, 0b11},

    {"NIC400_MKIO_0_S_RQOS", REGPOKER_READ32, NIC400_MKIO_0_S_RQOS, 0x0, 0b1111},
    {"NIC400_MKIO_0_S_RQOS", REGPOKER_WRITE32, NIC400_MKIO_0_S_RQOS, 0x0, 0b1111},

    {"NIC400_MKIO_0_S_WQOS", REGPOKER_READ32, NIC400_MKIO_0_S_WQOS, 0x0, 0b1111},
    {"NIC400_MKIO_0_S_WQOS", REGPOKER_WRITE32, NIC400_MKIO_0_S_WQOS, 0x0, 0b1111},

    {"NIC400_MKIO_0_S_FN_MOD", REGPOKER_READ32, NIC400_MKIO_0_S_FN_MOD, 0x0, 0b11},
    {"NIC400_MKIO_0_S_FN_MOD", REGPOKER_WRITE32, NIC400_MKIO_0_S_FN_MOD, 0x0, 0b11},

    {"NIC400_MKIO_1_S_RQOS", REGPOKER_READ32, NIC400_MKIO_1_S_RQOS, 0x0, 0b1111},
    {"NIC400_MKIO_1_S_RQOS", REGPOKER_WRITE32, NIC400_MKIO_1_S_RQOS, 0x0, 0b1111},

    {"NIC400_MKIO_1_S_WQOS", REGPOKER_READ32, NIC400_MKIO_1_S_WQOS, 0x0, 0b1111},
    {"NIC400_MKIO_1_S_WQOS", REGPOKER_WRITE32, NIC400_MKIO_1_S_WQOS, 0x0, 0b1111},

    {"NIC400_MKIO_1_S_FN_MOD", REGPOKER_READ32, NIC400_MKIO_1_S_FN_MOD, 0x0, 0b11},
    {"NIC400_MKIO_1_S_FN_MOD", REGPOKER_WRITE32, NIC400_MKIO_1_S_FN_MOD, 0x0, 0b11},

    {}};

struct regpoker_checker nic_checker_rw64[] = {
    {"NIC400_SW_0_S_RQOS", REGPOKER_READ32, NIC400_SW_0_S_RQOS, 0x0, 0b1111},
    {"NIC400_SW_0_S_RQOS", REGPOKER_WRITE32, NIC400_SW_0_S_RQOS, 0x0, 0b1111},

    {"NIC400_SW_0_S_WQOS", REGPOKER_READ32, NIC400_SW_0_S_WQOS, 0x0, 0b1111},
    {"NIC400_SW_0_S_WQOS", REGPOKER_WRITE32, NIC400_SW_0_S_WQOS, 0x0, 0b1111},

    {"NIC400_SW_0_S_FN_MOD", REGPOKER_READ32, NIC400_SW_0_S_FN_MOD, 0x0, 0b11},
    {"NIC400_SW_0_S_FN_MOD", REGPOKER_WRITE32, NIC400_SW_0_S_FN_MOD, 0x0, 0b11},

    {"NIC400_SW_1_S_RQOS", REGPOKER_READ32, NIC400_SW_1_S_RQOS, 0x0, 0b1111},
    {"NIC400_SW_1_S_RQOS", REGPOKER_WRITE32, NIC400_SW_1_S_RQOS, 0x0, 0b1111},

    {"NIC400_SW_1_S_WQOS", REGPOKER_READ32, NIC400_SW_1_S_WQOS, 0x0, 0b1111},
    {"NIC400_SW_1_S_WQOS", REGPOKER_WRITE32, NIC400_SW_1_S_WQOS, 0x0, 0b1111},

    {"NIC400_SW_1_S_FN_MOD", REGPOKER_READ32, NIC400_SW_1_S_FN_MOD, 0x0, 0b11},
    {"NIC400_SW_1_S_FN_MOD", REGPOKER_WRITE32, NIC400_SW_1_S_FN_MOD, 0x0, 0b11},

    {"NIC400_SW_2_1_S_RQOS", REGPOKER_READ32, NIC400_SW_2_1_S_RQOS, 0x0, 0b1111},
    {"NIC400_SW_2_1_S_RQOS", REGPOKER_WRITE32, NIC400_SW_2_1_S_RQOS, 0x0, 0b1111},

    {"NIC400_SW_2_1_S_WQOS", REGPOKER_READ32, NIC400_SW_2_1_S_WQOS, 0x0, 0b1111},
    {"NIC400_SW_2_1_S_WQOS", REGPOKER_WRITE32, NIC400_SW_2_1_S_WQOS, 0x0, 0b1111},

    {"NIC400_SW_2_1_S_FN_MOD", REGPOKER_READ32, NIC400_SW_2_1_S_FN_MOD, 0x0, 0b11},
    {"NIC400_SW_2_1_S_FN_MOD", REGPOKER_WRITE32, NIC400_SW_2_1_S_FN_MOD, 0x0, 0b11},

    {"NIC400_SW_3_S_RQOS", REGPOKER_READ32, NIC400_SW_3_S_RQOS, 0x0, 0b1111},
    {"NIC400_SW_3_S_RQOS", REGPOKER_WRITE32, NIC400_SW_3_S_RQOS, 0x0, 0b1111},

    {"NIC400_SW_3_S_WQOS", REGPOKER_READ32, NIC400_SW_3_S_WQOS, 0x0, 0b1111},
    {"NIC400_SW_3_S_WQOS", REGPOKER_WRITE32, NIC400_SW_3_S_WQOS, 0x0, 0b1111},

    {"NIC400_SW_3_S_FN_MOD", REGPOKER_READ32, NIC400_SW_3_S_FN_MOD, 0x0, 0b11},
    {"NIC400_SW_3_S_FN_MOD", REGPOKER_WRITE32, NIC400_SW_3_S_FN_MOD, 0x0, 0b11},
    {}};

// Processing src/platform/oi10/targets/simple-iram/test_oi10_em2_105.c / test_oi10_em2_105
#include <platform/devices/emi.h>
#define ROM_IN_NOR_SIZE (0)

struct regpoker_checker em2x_checker[] = {
    {"Data0", REGPOKER_READ32, 0x0, 0x00000000, 0xffffffff},
    {"Data1", REGPOKER_READ32, 0x4, 0x10101010, 0xffffffff},
    {"Data2", REGPOKER_READ32, 0x8, 0x11111111, 0xffffffff},
    {"Data3", REGPOKER_READ32, 0xC, 0xBABADEDA, 0xffffffff},
    {"Data4", REGPOKER_READ32, 0x10, 0xDEDABABA, 0xffffffff},
    {"Data5", REGPOKER_READ32, 0x14, 0xAAAAAAAA, 0xffffffff},
    {"Data6", REGPOKER_READ32, 0x18, 0x55555555, 0xffffffff},
    {"Data7", REGPOKER_READ32, 0x1C, 0xCCCCCCCC, 0xffffffff},
    {"Data8", REGPOKER_READ32, NOR_SIZE - ROM_IN_NOR_SIZE - 0x20, 0x00000000, 0xffffffff},
    {"Data9", REGPOKER_READ32, NOR_SIZE - ROM_IN_NOR_SIZE - 0x1C, 0x10101010, 0xffffffff},
    {"Data10", REGPOKER_READ32, NOR_SIZE - ROM_IN_NOR_SIZE - 0x18, 0x11111111, 0xffffffff},
    {"Data11", REGPOKER_READ32, NOR_SIZE - ROM_IN_NOR_SIZE - 0x14, 0xBABADEDA, 0xffffffff},
    {"Data12", REGPOKER_READ32, NOR_SIZE - ROM_IN_NOR_SIZE - 0x10, 0xDEDABABA, 0xffffffff},
    {"Data13", REGPOKER_READ32, NOR_SIZE - ROM_IN_NOR_SIZE - 0x0C, 0xAAAAAAAA, 0xffffffff},
    {"Data14", REGPOKER_READ32, NOR_SIZE - ROM_IN_NOR_SIZE - 0x08, 0x55555555, 0xffffffff},
    {"Data15", REGPOKER_READ32, NOR_SIZE - ROM_IN_NOR_SIZE - 0x04, 0xCCCCCCCC, 0xffffffff},
    {/* Sentinel */}};
// Processing src/platform/oi10/targets/simple-iram/test_oi10_em2_101.c / test_oi10_em2_101
#include <platform/regs/regs_plb6mcif2.h>

static const struct regpoker_checker plb6mcif2_regs_default[] = {
    //      name                check type          offset         exp val                  mask
    {"PLB6MCIF2_BEARL", REGPOKER_READ_DCR, PLB6MCIF2_BEARL, 0x00, 0xffffffff},
    {"PLB6MCIF2_BEARU", REGPOKER_READ_DCR, PLB6MCIF2_BEARU, 0x00, 0xffffffff},
    {"PLB6MCIF2_BESR_read", REGPOKER_READ_DCR, PLB6MCIF2_BESR_read, 0x00, 0xffffffff},
    {"PLB6MCIF2_INTR_EN", REGPOKER_READ_DCR, PLB6MCIF2_INTR_EN, 0xFFE001C0, 0xffffffff},
    {"PLB6MCIF2_MAP0CF", REGPOKER_READ_DCR, PLB6MCIF2_MAP0CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_MAP1CF", REGPOKER_READ_DCR, PLB6MCIF2_MAP1CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_MAP2CF", REGPOKER_READ_DCR, PLB6MCIF2_MAP2CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_MAP3CF", REGPOKER_READ_DCR, PLB6MCIF2_MAP3CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_MAXMEM", REGPOKER_READ_DCR, PLB6MCIF2_MAXMEM, 0xC0000000, 0xffffffff}, //default: [0:1]= 0b11
    {"PLB6MCIF2_MR0CF", REGPOKER_READ_DCR, PLB6MCIF2_MR0CF, 0x00009001, 0xffffffff},
    {"PLB6MCIF2_MR1CF", REGPOKER_READ_DCR, PLB6MCIF2_MR1CF, 0xf0009001, 0xffffffff},
    {"PLB6MCIF2_MR2CF", REGPOKER_READ_DCR, PLB6MCIF2_MR2CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_MR3CF", REGPOKER_READ_DCR, PLB6MCIF2_MR3CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_P6BMTAG1", REGPOKER_READ_DCR, PLB6MCIF2_P6BMTAG1, 0x00, 0xffffffff},
    {"PLB6MCIF2_P6BMTAG2", REGPOKER_READ_DCR, PLB6MCIF2_P6BMTAG2, 0x00, 0xffffffff},
    {"PLB6MCIF2_P6BMTAG3", REGPOKER_READ_DCR, PLB6MCIF2_P6BMTAG3, 0x00, 0xffffffff},
    {"PLB6MCIF2_PLBASYNC", REGPOKER_READ_DCR, PLB6MCIF2_PLBASYNC, 0x00, 0xffffffff},
    {"PLB6MCIF2_PLBCFG", REGPOKER_READ_DCR, PLB6MCIF2_PLBCFG, 0x200000F1, 0xffffffff},
    {"PLB6MCIF2_PLBORD", REGPOKER_READ_DCR, PLB6MCIF2_PLBORD, 0x40000000, 0xffffffff},
    {"PLB6MCIF2_PUABA", REGPOKER_READ_DCR, PLB6MCIF2_PUABA, 0x00, 0xffffffff},
    {"PLB6MCIF2_RID", REGPOKER_READ_DCR, PLB6MCIF2_RID, PLB6MCIF2_WATERMARK, 0xffffffff},
    {"PLB6MCIF2_SR0CF", REGPOKER_READ_DCR, PLB6MCIF2_SR0CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_SR1CF", REGPOKER_READ_DCR, PLB6MCIF2_SR1CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_SR2CF", REGPOKER_READ_DCR, PLB6MCIF2_SR2CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_SR3CF", REGPOKER_READ_DCR, PLB6MCIF2_SR3CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_STATUS", REGPOKER_READ_DCR, PLB6MCIF2_STATUS, 0x80000000, 0xffffffff},
    {/* Sentinel */}};
static const struct regpoker_checker plb6mcif2_regs_write[] = {
    //      name                check type          offset           val                  mask
    {"PLB6MCIF2_INTR_EN", REGPOKER_WRITE_DCR, PLB6MCIF2_INTR_EN, 0xFFE001C0, 0xffffffff},
    {"PLB6MCIF2_MAP0CF", REGPOKER_WRITE_DCR, PLB6MCIF2_MAP0CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_MAP1CF", REGPOKER_WRITE_DCR, PLB6MCIF2_MAP1CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_MAP2CF", REGPOKER_WRITE_DCR, PLB6MCIF2_MAP2CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_MAP3CF", REGPOKER_WRITE_DCR, PLB6MCIF2_MAP3CF, 0x00, 0xffffffff},
    {"PLB6MCIF2_MAXMEM", REGPOKER_WRITE_DCR, PLB6MCIF2_MAXMEM, 0xC0000000, PLB6MCIF2_MAXMEM_MSK},
    {"PLB6MCIF2_MR0CF", REGPOKER_WRITE_DCR, PLB6MCIF2_MR0CF, 0x01, PLB6MCIF2_MRxCF_MSK},
    {"PLB6MCIF2_MR1CF", REGPOKER_WRITE_DCR, PLB6MCIF2_MR1CF, 0x00, PLB6MCIF2_MRxCF_MSK},
    {"PLB6MCIF2_MR2CF", REGPOKER_WRITE_DCR, PLB6MCIF2_MR2CF, 0x00, PLB6MCIF2_MRxCF_MSK},
    {"PLB6MCIF2_MR3CF", REGPOKER_WRITE_DCR, PLB6MCIF2_MR3CF, 0xfff80001, PLB6MCIF2_MRxCF_MSK},
    {"PLB6MCIF2_P6BMTAG1", REGPOKER_WRITE_DCR, PLB6MCIF2_P6BMTAG1, 0x00, PLB6MCIF2_P6BMTAG1_MSK},
    {"PLB6MCIF2_P6BMTAG2", REGPOKER_WRITE_DCR, PLB6MCIF2_P6BMTAG2, 0x00, PLB6MCIF2_P6BMTAG2_MSK},
    {"PLB6MCIF2_P6BMTAG3", REGPOKER_WRITE_DCR, PLB6MCIF2_P6BMTAG3, 0x00, PLB6MCIF2_P6BMTAG3_MSK},
    {"PLB6MCIF2_PLBASYNC", REGPOKER_WRITE_DCR, PLB6MCIF2_PLBASYNC, 0x00, PLB6MCIF2_PLBASYNC_MSK},
    {"PLB6MCIF2_PLBCFG", REGPOKER_WRITE_DCR, PLB6MCIF2_PLBCFG, 0x200000F1, PLB6MCIF2_PLBCFG_MSK},
    {"PLB6MCIF2_PLBORD", REGPOKER_WRITE_DCR, PLB6MCIF2_PLBORD, 0x40000000, PLB6MCIF2_PLBORD_MSK},
    {"PLB6MCIF2_PUABA", REGPOKER_WRITE_DCR, PLB6MCIF2_PUABA, 0x00, 0xfffffffe},
    {/* Sentinel */}};

#include <platform/regs/regs_mclfir.h>
static const struct regpoker_checker mclfir_regs_default[] = {
    //      name                       check type          offset                    exp val                  mask
    {"MCLFIR_MC_ERR0", REGPOKER_READ_DCR, MCLFIR_MC_ERR0, 0x00, 0xffffffff},
    {"MCLFIR_MC_ERR1", REGPOKER_READ_DCR, MCLFIR_MC_ERR1, 0x00, 0xffffffff},
    {"MCLFIR_MC_ERR_MSK0", REGPOKER_READ_DCR, MCLFIR_MC_ERR_MSK0, 0xFFFFFFFF, 0xffffffff},
    {"MCLFIR_MC_ERR_MSK1", REGPOKER_READ_DCR, MCLFIR_MC_ERR_MSK1, 0xFFFFFFC0, 0xffffffff},
    {"MCLFIR_MC_ERR_ACTION0", REGPOKER_READ_DCR, MCLFIR_MC_ERR_ACTION0, 0x00, 0xffffffff},
    {"MCLFIR_MC_ERR_ACTION1", REGPOKER_READ_DCR, MCLFIR_MC_ERR_ACTION1, 0x00, 0xffffffff},
    {"MCLFIR_MC_ERR_WOF0", REGPOKER_READ_DCR, MCLFIR_MC_ERR_WOF0, 0x00, 0xffffffff},
    {"MCLFIR_MC_ERR_WOF1", REGPOKER_READ_DCR, MCLFIR_MC_ERR_WOF1, 0x00, 0xffffffff},
    {"MCLFIR_MC_LFIR", REGPOKER_READ_DCR, MCLFIR_MC_LFIR, 0x00, 0xffffffff},
    {"MCLFIR_MC_LFIR_MSK", REGPOKER_READ_DCR, MCLFIR_MC_LFIR_MSK, 0xC0000000, 0xffffffff},
    {"MCLFIR_MC_CONSOL_STAT", REGPOKER_READ_DCR, MCLFIR_MC_CONSOL_STAT, 0x00f00000, 0xffffffff},
    {"MCLFIR_MC_CONSOL_STAT_TRIG", REGPOKER_READ_DCR, MCLFIR_MC_CONSOL_STAT_TRIG, 0x00, 0xffffffff},
    {"MCLFIR_MC_CONSOL_STAT_MSK", REGPOKER_READ_DCR, MCLFIR_MC_CONSOL_STAT_MSK, 0xFFF08000, 0xffffffff},
    {"MCLFIR_MC_CONSOL_STATSUM", REGPOKER_READ_DCR, MCLFIR_MC_CONSOL_STATSUM, 0x00, 0xffffffff},
    {"MCLFIR_MC_CONSOL_STATSUM_MSK", REGPOKER_READ_DCR, MCLFIR_MC_CONSOL_STATSUM_MSK, 0x80000000, 0xffffffff},
    {}};
static const struct regpoker_checker mclfir_regs_write[] = {
    //      name                check type            offset                val         mask
    {"MCLFIR_MC_ERR_ACTION0", REGPOKER_WRITE_DCR, MCLFIR_MC_ERR_ACTION0, 0x00, 0xffffffff},
    {"MCLFIR_MC_ERR_ACTION1", REGPOKER_WRITE_DCR, MCLFIR_MC_ERR_ACTION1, 0x00, 0xffffffc0},
    {"MCLFIR_MC_ERR_WOF0", REGPOKER_WRITE_DCR, MCLFIR_MC_ERR_WOF0, 0x00, 0xffffffff},
    {"MCLFIR_MC_ERR_WOF1", REGPOKER_WRITE_DCR, MCLFIR_MC_ERR_WOF1, 0x00, 0xffffffc0},
    {}};

#include <platform/regs/regs_emi.h>
static const struct regpoker_checker emi_regs_default[] = {
    // name             check type     offset        exp val            mask
    {"EMI_SS0", REGPOKER_READ_DCR, EMI_SS0, 0x00, 0xffffffff},
    {"EMI_SD0", REGPOKER_READ_DCR, EMI_SD0, 0x00, 0xffffffff},
    {"EMI_SS1", REGPOKER_READ_DCR, EMI_SS1, 0x00, 0xffffffff},
    {"EMI_SD1", REGPOKER_READ_DCR, EMI_SD1, 0x00, 0xffffffff},
    {"EMI_SS2", REGPOKER_READ_DCR, EMI_SS2, 0x00, 0xffffffff},
    {"EMI_SD2", REGPOKER_READ_DCR, EMI_SD2, 0x00, 0xffffffff},
    {"EMI_SS3", REGPOKER_READ_DCR, EMI_SS3, 0x00, 0xffffffff},
    {"EMI_SD3", REGPOKER_READ_DCR, EMI_SD3, 0x00, 0xffffffff},
    {"EMI_SS4", REGPOKER_READ_DCR, EMI_SS4, 0x00, 0xffffffff},
    {"EMI_SD4", REGPOKER_READ_DCR, EMI_SD4, 0x00, 0xffffffff},
    {"EMI_SS5", REGPOKER_READ_DCR, EMI_SS5, 0x00, 0xffffffff},
    {"EMI_SD5", REGPOKER_READ_DCR, EMI_SD5, 0x00, 0xffffffff},
    {"EMI_RFC", REGPOKER_READ_DCR, EMI_RFC, 0x00, 0xffffffff},
    {"EMI_HSTSR", REGPOKER_READ_DCR, EMI_HSTSR, 0x00, 0xffffffff},
    {"EMI_ECNT20", REGPOKER_READ_DCR, EMI_ECNT20, 0x00, 0xffffffff},
    {"EMI_ECNT53", REGPOKER_READ_DCR, EMI_ECNT53, 0x00, 0xffffffff},
    {"EMI_BUSEN", REGPOKER_READ_DCR, EMI_BUSEN, 0x00, 0xffffffff},
    {"EMI_WECR", REGPOKER_READ_DCR, EMI_WECR, 0x00, 0xffffffff},
    {"EMI_FLCNTRL", REGPOKER_READ_DCR, EMI_FLCNTRL, 0x1C, 0xffffffff},
    {"EMI_IMR", REGPOKER_READ_DCR, EMI_IMR, 0x00, 0xffffffff},
    {"EMI_IMR_SET", REGPOKER_READ_DCR, EMI_IMR_SET, 0x00, 0xffffffff},
    {"EMI_IMR_RST", REGPOKER_READ_DCR, EMI_IMR_RST, 0x00, 0xffffffff},
    {"EMI_IRR", REGPOKER_READ_DCR, EMI_IRR, 0x00, 0xffffffff},
    {"EMI_IRR_RST", REGPOKER_READ_DCR, EMI_IRR_RST, 0x00, 0xffffffff},
    {/* Sentinel */}};
static const struct regpoker_checker emi_regs_write[] = {
    // name             check type       offset         val             mask
    {"EMI_SS0", REGPOKER_WRITE_DCR, EMI_SS0, 0x00, 0x001fffff},
    {"EMI_SD0", REGPOKER_WRITE_DCR, EMI_SD0, 0x00, 0x0000fffe},
    {"EMI_SS1", REGPOKER_WRITE_DCR, EMI_SS1, 0x00, 0x001fffff},
    {"EMI_SD1", REGPOKER_WRITE_DCR, EMI_SD1, 0x00, 0x0000fffe},
    {"EMI_SS2", REGPOKER_WRITE_DCR, EMI_SS2, 0x00, 0x001fffff},
    {"EMI_SD2", REGPOKER_WRITE_DCR, EMI_SD2, 0x00, 0x0000fffe},
    {"EMI_SS3", REGPOKER_WRITE_DCR, EMI_SS3, 0x00, 0x001fffff},
    {"EMI_SD3", REGPOKER_WRITE_DCR, EMI_SD3, 0x00, 0x0000fffe},
    {"EMI_SS4", REGPOKER_WRITE_DCR, EMI_SS4, 0x00, 0x001fffff},
    {"EMI_SD4", REGPOKER_WRITE_DCR, EMI_SD4, 0x00, 0x0000fffe},
    {"EMI_SS5", REGPOKER_WRITE_DCR, EMI_SS5, 0x00, 0x001fffff},
    {"EMI_SD5", REGPOKER_WRITE_DCR, EMI_SD5, 0x00, 0x0000fffe},
    {"EMI_RFC", REGPOKER_WRITE_DCR, EMI_RFC, 0x00, 0x0003fffe},
    {"EMI_HSTSR", REGPOKER_WRITE_DCR, EMI_HSTSR, 0x00, 0x0000003f},
    {"EMI_ECNT20", REGPOKER_WRITE_DCR, EMI_ECNT20, 0x00, 0x00ffffff},
    {"EMI_ECNT53", REGPOKER_WRITE_DCR, EMI_ECNT53, 0x00, 0x00ffffff},
    {"EMI_BUSEN", REGPOKER_WRITE_DCR, EMI_BUSEN, 0x00, 0x00000001},
    {"EMI_WECR", REGPOKER_WRITE_DCR, EMI_WECR, 0x00, 0x0000007f},
    {"EMI_FLCNTRL", REGPOKER_WRITE_DCR, EMI_FLCNTRL, 0x1C, 0x0000001f},
    {"EMI_IMR", REGPOKER_WRITE_DCR, EMI_IMR, 0x00, 0x0001ffff},
    {"EMI_IRR", REGPOKER_WRITE_DCR, EMI_IRR, 0x00, 0x0001ffff},
    {"EMI_ECCWRR", REGPOKER_WRITE_DCR, EMI_ECCWRR, 0x00, 0x000000ff},
    {"EMI_ECCRDR", REGPOKER_WRITE_DCR, EMI_ECCRDR, 0x00, 0x000000ff},
    {"EMI_H1CMR", REGPOKER_WRITE_DCR, EMI_H1CMR, 0x00, 0x0000007f},
    {"EMI_H2CMR", REGPOKER_WRITE_DCR, EMI_H2CMR, 0x00, 0x0000007f},
    {"EMI_RREQCMR", REGPOKER_WRITE_DCR, EMI_RREQCMR, 0x00, 0x0000007f},
    {"EMI_WREQCMR", REGPOKER_WRITE_DCR, EMI_WREQCMR, 0x00, 0x0000007f},
    {"EMI_WDCMR", REGPOKER_WRITE_DCR, EMI_WDCMR, 0x00, 0x0000007f},
    {"EMI_H1ADR", REGPOKER_WRITE_DCR, EMI_H1ADR, 0x00, 0xfffffff0},
    {"EMI_H2ADR", REGPOKER_WRITE_DCR, EMI_H2ADR, 0x00, 0xfffffff0},
    {"EMI_RREQADR", REGPOKER_WRITE_DCR, EMI_RREQADR, 0x00, 0xfffffff0},
    {"EMI_WREQADR", REGPOKER_WRITE_DCR, EMI_WREQADR, 0x00, 0xfffffff0},
    {"EMI_WDADR", REGPOKER_WRITE_DCR, EMI_WDADR, 0x00, 0xfffffff0},
    {/* Sentinel */}};

#include <regs/regs_sp804.h>
#define DIT0_REG_LOAD0_DFLT     0
#define DIT0_REG_VALUE0_DFLT    0xFFFFFFFF
#define DIT0_REG_CONTROL0_DFLT  0x20
#define DIT0_REG_RIS0_DFLT      0
#define DIT0_REG_MIS0_DFLT      0
#define DIT0_REG_BGLOAD0_DFLT   0

#define DIT0_REG_LOAD1_DFLT     0
#define DIT0_REG_VALUE1_DFLT    0xFFFFFFFF
#define DIT0_REG_CONTROL1_DFLT  0x20
#define DIT0_REG_RIS1_DFLT      0
#define DIT0_REG_MIS1_DFLT      0
#define DIT0_REG_BGLOAD1_DFLT   0

#define DIT_REG_ITCR_DFLT       0
#define DIT_REG_ITOP_DFLT       0
#define DIT_REG_PERIPHID0_DFLT  0x4
#define DIT_REG_PERIPHID1_DFLT  0x18
#define DIT_REG_PERIPHID2_DFLT  0x14
#define DIT_REG_PERIPHID3_DFLT  0
#define DIT_REG_PCELLID0_DFLT   0xD
#define DIT_REG_PCELLID1_DFLT   0xF0
#define DIT_REG_PCELLID2_DFLT   0x5
#define DIT_REG_PCELLID3_DFLT   0xB1

#define DIT0_REG_LOAD0_mask     0xFFFFFFFF
#define DIT0_REG_VALUE0_mask    0xFFFFFFFF
#define DIT0_REG_CONTROL0_mask  0xFF
#define DIT0_REG_RIS0_mask      1
#define DIT0_REG_MIS0_mask      1
#define DIT0_REG_BGLOAD0_mask   0xFFFFFFFF

#define DIT0_REG_LOAD1_mask     0xFFFFFFFF
#define DIT0_REG_VALUE1_mask    0xFFFFFFFF
#define DIT0_REG_CONTROL1_mask  0xFF
#define DIT0_REG_RIS1_mask      1
#define DIT0_REG_MIS1_mask      1
#define DIT0_REG_BGLOAD1_mask   0xFFFFFFFF

#define DIT_REG_ITCR_mask       1
#define DIT_REG_ITOP_mask       3
#define DIT_REG_PERIPHID0_mask  0xFF
#define DIT_REG_PERIPHID1_mask  0xFF
#define DIT_REG_PERIPHID2_mask  0xFF
#define DIT_REG_PERIPHID3_mask  0xFF
#define DIT_REG_PCELLID0_mask   0xFF
#define DIT_REG_PCELLID1_mask   0xFF
#define DIT_REG_PCELLID2_mask   0xFF
#define DIT_REG_PCELLID3_mask   0xFF

struct regpoker_checker sp804_checker[] = {
    {"DIT0_REG_LOAD0", REGPOKER_READ_DCR, DIT0_REG_LOAD0, DIT0_REG_LOAD0_DFLT, DIT0_REG_LOAD0_mask},
    {"DIT0_REG_VALUE0", REGPOKER_READ_DCR, DIT0_REG_VALUE0, DIT0_REG_VALUE0_DFLT, DIT0_REG_VALUE0_mask},
    {"DIT0_REG_CONTROL0", REGPOKER_READ_DCR, DIT0_REG_CONTROL0, DIT0_REG_CONTROL0_DFLT, DIT0_REG_CONTROL0_mask},
    {"DIT0_REG_RIS0", REGPOKER_READ_DCR, DIT0_REG_RIS0, DIT0_REG_RIS0_DFLT, DIT0_REG_RIS0_mask},
    {"DIT0_REG_MIS0", REGPOKER_READ_DCR, DIT0_REG_MIS0, DIT0_REG_MIS0_DFLT, DIT0_REG_MIS0_mask},
    {"DIT0_REG_BGLOAD0", REGPOKER_READ_DCR, DIT0_REG_BGLOAD0, DIT0_REG_BGLOAD0_DFLT, DIT0_REG_BGLOAD0_mask},

    {"DIT0_REG_LOAD1", REGPOKER_READ_DCR, DIT0_REG_LOAD1, DIT0_REG_LOAD1_DFLT, DIT0_REG_LOAD1_mask},
    {"DIT0_REG_VALUE1", REGPOKER_READ_DCR, DIT0_REG_VALUE1, DIT0_REG_VALUE1_DFLT, DIT0_REG_VALUE1_mask},
    {"DIT0_REG_CONTROL1", REGPOKER_READ_DCR, DIT0_REG_CONTROL1, DIT0_REG_CONTROL1_DFLT, DIT0_REG_CONTROL1_mask},
    {"DIT0_REG_RIS1", REGPOKER_READ_DCR, DIT0_REG_RIS1, DIT0_REG_RIS1_DFLT, DIT0_REG_RIS1_mask},
    {"DIT0_REG_MIS1", REGPOKER_READ_DCR, DIT0_REG_MIS1, DIT0_REG_MIS1_DFLT, DIT0_REG_MIS1_mask},
    {"DIT0_REG_BGLOAD1", REGPOKER_READ_DCR, DIT0_REG_BGLOAD1, DIT0_REG_BGLOAD1_DFLT, DIT0_REG_BGLOAD1_mask},

    {"DIT_REG_ITCR", REGPOKER_READ_DCR, DIT_REG_ITCR, DIT_REG_ITCR_DFLT, DIT_REG_ITCR_mask},
    {"DIT_REG_ITOP", REGPOKER_READ_DCR, DIT_REG_ITOP, DIT_REG_ITOP_DFLT, DIT_REG_ITOP_mask},
    {"DIT_REG_PERIPHID0", REGPOKER_READ_DCR, DIT_REG_PERIPHID0, DIT_REG_PERIPHID0_DFLT, DIT_REG_PERIPHID0_mask},
    {"DIT_REG_PERIPHID1", REGPOKER_READ_DCR, DIT_REG_PERIPHID1, DIT_REG_PERIPHID1_DFLT, DIT_REG_PERIPHID1_mask},
    {"DIT_REG_PERIPHID2", REGPOKER_READ_DCR, DIT_REG_PERIPHID2, DIT_REG_PERIPHID2_DFLT, DIT_REG_PERIPHID2_mask},
    {"DIT_REG_PERIPHID3", REGPOKER_READ_DCR, DIT_REG_PERIPHID3, DIT_REG_PERIPHID3_DFLT, DIT_REG_PERIPHID3_mask},
    {"DIT_REG_PCELLID0", REGPOKER_READ_DCR, DIT_REG_PCELLID0, DIT_REG_PCELLID0_DFLT, DIT_REG_PCELLID0_mask},
    {"DIT_REG_PCELLID1", REGPOKER_READ_DCR, DIT_REG_PCELLID1, DIT_REG_PCELLID1_DFLT, DIT_REG_PCELLID1_mask},
    {"DIT_REG_PCELLID2", REGPOKER_READ_DCR, DIT_REG_PCELLID2, DIT_REG_PCELLID2_DFLT, DIT_REG_PCELLID2_mask},
    {"DIT_REG_PCELLID3", REGPOKER_READ_DCR, DIT_REG_PCELLID3, DIT_REG_PCELLID3_DFLT, DIT_REG_PCELLID3_mask},
    {}};

struct regpoker_checker sp804_checker_rw[] = {
    {"Timer1Load", REGPOKER_READ_DCR, DIT0_REG_LOAD0, 0x00000000, 0xffffffff},
    {"Timer1Load", REGPOKER_WRITE_DCR, DIT0_REG_LOAD0, 0x00000000, 0xffffffff},
    {"Timer1Value", REGPOKER_READ_DCR, DIT0_REG_VALUE0, 0x00000000, 0xffffffff},
    {"Timer1RIS", REGPOKER_READ_DCR, DIT0_REG_RIS0, 0b0, 0b1},
    {"Timer1MIS", REGPOKER_READ_DCR, DIT0_REG_MIS0, 0b0, 0b1},
    {"Timer1BGLoad", REGPOKER_READ_DCR, DIT0_REG_BGLOAD0, 0x00000000, 0xffffffff},
    {"Timer1BGLoad", REGPOKER_WRITE_DCR, DIT0_REG_BGLOAD0, 0x00000000, 0xffffffff},
    {"Timer2Load", REGPOKER_WRITE_DCR, DIT0_REG_LOAD1, 0x00000000, 0xffffffff},
    {"Timer2Value", REGPOKER_READ_DCR, DIT0_REG_VALUE1, 0x00000000, 0x00000000},
    {"Timer2RIS", REGPOKER_READ_DCR, DIT0_REG_RIS1, 0b0, 0b1},
    {"Timer2MIS", REGPOKER_READ_DCR, DIT0_REG_MIS1, 0b0, 0b1},
    {"Timer2BGLoad", REGPOKER_READ_DCR, DIT0_REG_BGLOAD1, 0x0, 0xff},
    {"Timer2BGLoad", REGPOKER_WRITE_DCR, DIT0_REG_BGLOAD1, 0x0, 0xff},
    {"TimerITCR", REGPOKER_READ_DCR, DIT_REG_ITCR, 0b0, 0b1},
    {"TimerITCR", REGPOKER_WRITE_DCR, DIT_REG_ITCR, 0b0, 0b1},
    {"TimerITOP", REGPOKER_READ_DCR, DIT_REG_ITOP, 0b00, 0b11},
    {}};

/* ************************************ */


struct rumboot_pokerlist { 
    const  struct regpoker_checker *checker; 
    uintptr_t base;
};

static struct rumboot_pokerlist the_big_list[] = {
    {greth0_read_checker, GRETH_0_BASE },
    {greth1_read_checker, GRETH_1_BASE },
    {greth_write_checker, GRETH_0_BASE },
    {greth_write_checker, GRETH_1_BASE },
    {mkio_checker,        MKIO0_BASE},
    {mkio_checker,        MKIO1_BASE},
//    {uart_checker,        UART0_BASE}, /* Screws up serial communications */
    {uart_checker,        UART1_BASE},
    {spi_checker,         GSPI_0_BASE}, /* N.B. Might screws up SPI communications */
    {spi_checker,         GSPI_1_BASE},
    {gpio_checker,        GPIO_0_BASE },
    {gpio_checker,        GPIO_1_BASE },
    {gpio_rw_checker,     GPIO_0_BASE },
    {gpio_rw_checker,     GPIO_1_BASE },
    {sctl_checker,        DCR_SCTL_BASE},
    {sctl_rw_checker,     DCR_SCTL_BASE},
    {wdt_checker,         DCR_WATCHDOG_BASE},
    {wdt_rw_checker,      DCR_WATCHDOG_BASE},

    {sp804_checker,      DCR_TIMERS_BASE },
    // Will screw up timing and delays
    // {sp804_checker_rw,   DCR_TIMERS_BASE },

    {plb6mcif2_regs_default, DCR_EM2_PLB6MCIF2_BASE},
    {plb6mcif2_regs_write,   DCR_EM2_PLB6MCIF2_BASE },
    {mclfir_regs_default, DCR_EM2_MCLFIR_BASE},
    {mclfir_regs_write,   DCR_EM2_MCLFIR_BASE},

    {emi_regs_default, DCR_EM2_EMI_BASE },
    {emi_regs_write,   DCR_EM2_EMI_BASE },

    {nic_checker,         AXI32HSIFS_CTRL_BASE},
    {nic_checker,         AXI64HSIFS_CTRL_BASE},

    {nic_checker_rw32,    AXI32HSIFS_CTRL_BASE },
    {nic_checker_rw64,    AXI64HSIFS_CTRL_BASE },

    /* These may need adjustments to target hw */
    //{em2_checker_a,       NOR_BASE },
    //{em2_checker_b,       NOR_BASE },
    //{em2_checker_c,       NOR_BASE },
    //{em2_checker_d,       NOR_BASE },

    /* These may need adjustments as well */
//    {crg_checker,         DCR_CRG_BASE},
//    {crg_checker_rw,      DCR_CRG_BASE},

#if 0
    {&em2x_checker, NULL, 1 },

#endif
    {}
};


static int is_readonly(const  struct regpoker_checker *chk){
    while (chk->tp != REGPOKER_EOL) {
        if ((chk->tp == REGPOKER_WRITE8) ||
        (chk->tp == REGPOKER_WRITE16) ||
        (chk->tp == REGPOKER_WRITE32) ||
        (chk->tp == REGPOKER_WRITE_DCR)) {
            return 0;
        }
        chk++;
    }
    return 1;
}

int regpoker_exec_list(const  struct rumboot_pokerlist *pos, int readonly)
{
    int total = 0;
    while (pos->checker) {
        int check = is_readonly(pos->checker);
        if (readonly && (check != readonly)) {
            pos++;
            continue; /* Skip write tests */
        }
        rumboot_printf("Performing %s on %x ... ", check? "read check" : "write check", pos->base);
        int ret = rumboot_regpoker_check_array(pos->checker, pos->base);
        rumboot_printf("%s (%d)\n", ret ? "FAILED" : "OK", ret);
        pos++;
        total += ret;
    }
    return total;
}

int main()
{
    iowrite32(0x0, 0xc0028400); /* Revert gpio dir value to stock */
    int ret = regpoker_exec_list(the_big_list, 1); /* read-only check */
    ret = regpoker_exec_list(the_big_list, 0); /* read and write checks */
    rumboot_printf("Done testing\n");
    return ret;
}