# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 22
attribute \dynports 1
attribute \src "dut.sv:2.1-27.10"
attribute \cells_not_processed 1
module \function_arith
  parameter \WIDTH 8
  attribute \src "dut.sv:25.18-25.37"
  wire width 8 $0\func_arith$func$dut.sv:25$1.$result$9
  attribute \src "dut.sv:25.18-25.37"
  wire width 8 $0\func_arith$func$dut.sv:25$2.$result$7
  attribute \src "dut.sv:25.18-25.37"
  wire width 8 $0\func_arith$func$dut.sv:25$2.x$4
  attribute \src "dut.sv:25.18-25.37"
  wire width 8 $0\func_arith$func$dut.sv:25$2.y$5
  attribute \src "dut.sv:25.18-25.37"
  wire width 8 $0\func_arith$func$dut.sv:25$2.z$6
  attribute \src "dut.sv:25.18-25.37"
  wire width 8 $1\func_arith$func$dut.sv:25$2.$result$8
  wire width 8 $auto$expression.cpp:1706:import_operation$10
  wire width 8 $auto$expression.cpp:1729:import_operation$12
  wire width 8 $auto$expression.cpp:1824:import_operation$14
  wire width 8 $auto$rtlil.cc:3006:And$17
  wire width 8 $auto$rtlil.cc:3007:Or$19
  wire width 8 $auto$rtlil.cc:3008:Xor$21
  wire width 8 $func_arith$func$dut.sv:25$2$local_temp
  wire width 8 $func_func_arith_result_0
  attribute \src "dut.sv:5.30-5.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:6.30-6.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 3 \c
  wire width 8 \func_arith$func$dut.sv:25$1.$result
  attribute \nosync 1
  attribute \src "dut.sv:25.18-25.37"
  wire width 8 \func_arith$func$dut.sv:25$2.$result
  attribute \nosync 1
  attribute \src "dut.sv:25.18-25.37"
  wire width 8 \func_arith$func$dut.sv:25$2.temp
  attribute \src "dut.sv:8.30-8.33"
  wire width 8 output 4 \out
  cell $add $add$dut.sv:16$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $0\func_arith$func$dut.sv:25$2.x$4
    connect \B $0\func_arith$func$dut.sv:25$2.y$5
    connect \Y $auto$expression.cpp:1706:import_operation$10
  end
  cell $and $and$dut.sv:19$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $0\func_arith$func$dut.sv:25$2.x$4
    connect \B $0\func_arith$func$dut.sv:25$2.y$5
    connect \Y $auto$rtlil.cc:3006:And$17
  end
  cell $or $or$dut.sv:19$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $func_arith$func$dut.sv:25$2$local_temp
    connect \B $auto$rtlil.cc:3006:And$17
    connect \Y $auto$rtlil.cc:3007:Or$19
  end
  cell $shl $shl$dut.sv:18$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 8
    connect \A $func_arith$func$dut.sv:25$2$local_temp
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:1824:import_operation$14
  end
  cell $sub $sub$dut.sv:17$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $func_arith$func$dut.sv:25$2$local_temp
    connect \B $0\func_arith$func$dut.sv:25$2.z$6
    connect \Y $auto$expression.cpp:1729:import_operation$12
  end
  cell $xor $xor$dut.sv:20$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $func_arith$func$dut.sv:25$2$local_temp
    connect \B $0\func_arith$func$dut.sv:25$2.z$6
    connect \Y $auto$rtlil.cc:3008:Xor$21
  end
  attribute \src "dut.sv:25.18-25.37"
  process $proc$dut.sv:25$3
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_arith$func$dut.sv:25$2.x$4 \a
    assign $0\func_arith$func$dut.sv:25$2.y$5 \b
    assign $0\func_arith$func$dut.sv:25$2.z$6 \c
    assign $0\func_arith$func$dut.sv:25$2.$result$7 $1\func_arith$func$dut.sv:25$2.$result$8
    assign $0\func_arith$func$dut.sv:25$1.$result$9 $1\func_arith$func$dut.sv:25$2.$result$8
    assign $func_arith$func$dut.sv:25$2$local_temp $auto$expression.cpp:1706:import_operation$10
    assign $func_arith$func$dut.sv:25$2$local_temp $auto$expression.cpp:1729:import_operation$12
    assign $func_arith$func$dut.sv:25$2$local_temp $auto$expression.cpp:1824:import_operation$14
    assign $func_arith$func$dut.sv:25$2$local_temp $auto$rtlil.cc:3007:Or$19
    assign $1\func_arith$func$dut.sv:25$2.$result$8 $auto$rtlil.cc:3008:Xor$21
    sync always
      update \func_arith$func$dut.sv:25$1.$result $0\func_arith$func$dut.sv:25$1.$result$9
      update \func_arith$func$dut.sv:25$2.$result 8'x
      update \func_arith$func$dut.sv:25$2.temp 8'x
  end
  connect $func_func_arith_result_0 \func_arith$func$dut.sv:25$1.$result
  connect \out $func_func_arith_result_0
end
