0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.srcs/sources_1/new/regfile.v,1496811150,verilog,,,,DNegflipFlop;regfile,,,,,,,,
C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/regfil_testbench.v,1496778536,verilog,,,,regfil_testbench,,,,,,,,
