Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 16:29:11 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.704        0.000                      0                 1546        0.084        0.000                      0                 1546       54.305        0.000                       0                   568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.704        0.000                      0                 1542        0.084        0.000                      0                 1542       54.305        0.000                       0                   568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.918        0.000                      0                    4        0.813        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.534ns  (logic 60.783ns (59.281%)  route 41.751ns (40.719%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X30Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         1.812     7.480    sm/D_states_q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I3_O)        0.152     7.632 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.433     8.065    sm/ram_reg_i_180_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     8.391 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           1.006     9.397    sm/ram_reg_i_154_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.866    10.387    L_reg/M_sm_ra1[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.511 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.986    11.497    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.150    11.647 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.840    12.487    sm/M_alum_a[31]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.328    12.815 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.815    alum/S[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.347 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.347    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.461 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.461    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.416 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.155    15.571    alum/temp_out0[31]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.944 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.944    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.477 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.477    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.594 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.711 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.711    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.828 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.828    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.945    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.062    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.453 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.914    18.367    alum/temp_out0[30]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.332    18.699 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.699    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.249 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.249    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.363    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.477    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.591    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.819 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.828    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.942    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.056    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.213 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.941    21.154    alum/temp_out0[29]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.483 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    21.483    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.033 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.033    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.147 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.147    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.261 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.261    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.375 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.375    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.489 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.603 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    22.612    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.726 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.997 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          1.362    24.359    alum/temp_out0[28]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.159 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.159    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.276 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.393 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.393    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.510 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.627 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.627    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.744 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.744    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.861 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.009    25.870    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.144 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.026    27.170    alum/temp_out0[27]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.502 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.502    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.052 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.052    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.166    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.280    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.394    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.622    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.736    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.859    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.016 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.823    29.840    alum/temp_out0[26]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.169 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.169    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.719 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    30.728    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.842 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.184    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.298 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.298    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.412 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.412    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.526 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.683 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.123    32.806    alum/temp_out0[25]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.135 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.135    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.685 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.009    33.694    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.808 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.808    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.922 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.922    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.036 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.036    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.150 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.150    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.264 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.264    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.378 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.378    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.492 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.649 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.013    35.663    alum/temp_out0[24]
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.448 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.009    36.457    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.571 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.571    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.685    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.913    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.027    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.141    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.255 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.255    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.412 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.934    38.345    alum/temp_out0[23]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.674 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.674    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.216    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.333 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.333    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.450 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.450    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.567 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.567    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.684 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.801 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.801    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.918 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.918    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.035 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.035    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.192 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.304    41.496    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.299 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.299    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.416    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.650 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.650    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.767    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.884    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.001    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.127    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.284 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    44.250    alum/temp_out0[21]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.582 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.582    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.702 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.816 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.816    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.930    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.087 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.066    47.153    alum/temp_out0[20]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.482 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.482    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.032 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.032    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.987 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.013    49.999    alum/temp_out0[19]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.328 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.328    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.878 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.878    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.992 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.992    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.106    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.676 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.676    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.833 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.947    52.780    alum/temp_out0[18]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    53.109 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.109    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.659 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.659    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.773 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.773    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.887 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.887    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.001 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.001    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.115    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.229    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.457 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    55.554    alum/temp_out0[17]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    55.883 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.883    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.433 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.433    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.547 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.547    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.661 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.661    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.775 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.240    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.397 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.200    58.597    alum/temp_out0[16]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.397 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.397    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.514 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.373 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.975    61.348    alum/temp_out0[15]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.136 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.136    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.478 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.478    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.592 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.592    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.706 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.706    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.820 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.820    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.934 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.091 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.088    64.179    alum/temp_out0[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.508 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.058 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.058    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.172    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.286    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.400    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.514    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.628    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.742    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.855 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.855    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.012 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.904    66.916    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.245 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.245    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.795 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.795    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.909 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.909    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.023 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.137 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.137    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.251 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.251    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.365 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.365    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.479 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.479    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.593 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.750 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.048    alum/temp_out0[12]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.848 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.848    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.965 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.965    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.199 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.199    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.316 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.316    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.433 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.550 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.824 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.147    72.971    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.759 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.759    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.873 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.873    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.987 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.987    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.101 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.101    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.215 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.215    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.329 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.329    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.443 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.443    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.557 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.557    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.714 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.900    75.614    alum/temp_out0[10]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.943 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.493 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.607 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.721 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.721    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.835 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.835    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.949 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.949    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.063 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.063    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.177 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.291 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.291    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.448 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.994    78.442    alum/temp_out0[9]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.771 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.771    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.321 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.119 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.119    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.276 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.907    81.183    alum/temp_out0[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.512 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.512    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.045 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.045    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.162 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.279 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.396 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.396    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.513 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.630 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.630    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.747 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.864 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.172    84.193    alum/temp_out0[7]
    SLICE_X41Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    84.981 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.981    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.095 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.095    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.209 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.209    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.323 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.437 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.437    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.551 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.551    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.665 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.665    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.779 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.779    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.936 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.083    87.019    alum/temp_out0[6]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.804 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.804    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.918 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.918    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.032 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.146 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.374 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.374    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.488 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.488    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.602 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.602    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.759 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.882    89.640    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.969 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.969    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.502 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.619 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.736 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.736    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.853 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.970 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.970    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.087 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.204 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.204    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.736    92.215    alum/temp_out0[4]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.547 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.547    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.097 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.097    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.211 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.211    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.325 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.325    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.439    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.553    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.667    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.781    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.895    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.052 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.050    95.102    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.887 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.685 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.066    97.908    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    98.237 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.787 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.787    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.901    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.015 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.015    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.129 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.129    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.243 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.243    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.357 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.357    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.471 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.471    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.585 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.585    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.941   100.683    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.012 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.012    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.545 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.662 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.779 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.779    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.896 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.896    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.013 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.130 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.247 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.247    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.364 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.364    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.521 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.891   103.412    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.744 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.744    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.956 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.397    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.696 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.372   106.067    sm/M_alum_out[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.150   106.217 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.409   106.626    sm/brams/override_address[0]
    SLICE_X49Y3          LUT4 (Prop_lut4_I2_O)        0.321   106.947 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.736   107.683    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.388    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.388    
                         arrival time                        -107.683    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             8.033ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.937ns  (logic 60.914ns (59.176%)  route 42.023ns (40.824%))
  Logic Levels:           321  (CARRY4=288 LUT2=2 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X30Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         1.812     7.480    sm/D_states_q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I3_O)        0.152     7.632 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.433     8.065    sm/ram_reg_i_180_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     8.391 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           1.006     9.397    sm/ram_reg_i_154_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.866    10.387    L_reg/M_sm_ra1[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.511 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.986    11.497    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.150    11.647 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.840    12.487    sm/M_alum_a[31]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.328    12.815 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.815    alum/S[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.347 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.347    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.461 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.461    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.416 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.155    15.571    alum/temp_out0[31]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.944 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.944    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.477 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.477    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.594 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.711 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.711    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.828 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.828    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.945    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.062    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.453 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.914    18.367    alum/temp_out0[30]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.332    18.699 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.699    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.249 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.249    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.363    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.477    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.591    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.819 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.828    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.942    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.056    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.213 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.941    21.154    alum/temp_out0[29]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.483 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    21.483    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.033 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.033    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.147 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.147    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.261 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.261    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.375 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.375    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.489 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.603 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    22.612    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.726 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.997 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          1.362    24.359    alum/temp_out0[28]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.159 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.159    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.276 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.393 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.393    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.510 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.627 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.627    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.744 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.744    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.861 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.009    25.870    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.144 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.026    27.170    alum/temp_out0[27]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.502 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.502    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.052 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.052    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.166    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.280    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.394    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.622    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.736    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.859    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.016 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.823    29.840    alum/temp_out0[26]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.169 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.169    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.719 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    30.728    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.842 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.184    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.298 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.298    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.412 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.412    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.526 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.683 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.123    32.806    alum/temp_out0[25]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.135 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.135    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.685 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.009    33.694    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.808 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.808    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.922 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.922    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.036 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.036    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.150 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.150    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.264 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.264    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.378 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.378    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.492 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.649 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.013    35.663    alum/temp_out0[24]
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.448 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.009    36.457    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.571 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.571    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.685    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.913    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.027    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.141    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.255 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.255    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.412 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.934    38.345    alum/temp_out0[23]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.674 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.674    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.216    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.333 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.333    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.450 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.450    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.567 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.567    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.684 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.801 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.801    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.918 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.918    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.035 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.035    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.192 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.304    41.496    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.299 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.299    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.416    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.650 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.650    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.767    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.884    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.001    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.127    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.284 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    44.250    alum/temp_out0[21]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.582 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.582    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.702 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.816 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.816    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.930    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.087 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.066    47.153    alum/temp_out0[20]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.482 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.482    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.032 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.032    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.987 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.013    49.999    alum/temp_out0[19]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.328 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.328    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.878 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.878    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.992 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.992    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.106    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.676 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.676    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.833 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.947    52.780    alum/temp_out0[18]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    53.109 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.109    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.659 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.659    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.773 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.773    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.887 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.887    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.001 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.001    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.115    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.229    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.457 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    55.554    alum/temp_out0[17]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    55.883 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.883    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.433 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.433    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.547 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.547    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.661 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.661    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.775 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.240    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.397 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.200    58.597    alum/temp_out0[16]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.397 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.397    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.514 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.373 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.975    61.348    alum/temp_out0[15]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.136 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.136    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.478 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.478    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.592 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.592    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.706 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.706    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.820 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.820    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.934 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.091 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.088    64.179    alum/temp_out0[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.508 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.058 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.058    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.172    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.286    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.400    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.514    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.628    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.742    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.855 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.855    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.012 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.904    66.916    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.245 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.245    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.795 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.795    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.909 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.909    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.023 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.137 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.137    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.251 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.251    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.365 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.365    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.479 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.479    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.593 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.750 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.048    alum/temp_out0[12]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.848 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.848    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.965 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.965    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.199 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.199    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.316 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.316    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.433 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.550 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.824 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.147    72.971    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.759 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.759    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.873 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.873    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.987 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.987    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.101 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.101    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.215 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.215    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.329 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.329    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.443 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.443    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.557 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.557    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.714 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.900    75.614    alum/temp_out0[10]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.943 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.493 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.607 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.721 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.721    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.835 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.835    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.949 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.949    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.063 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.063    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.177 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.291 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.291    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.448 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.994    78.442    alum/temp_out0[9]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.771 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.771    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.321 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.119 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.119    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.276 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.907    81.183    alum/temp_out0[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.512 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.512    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.045 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.045    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.162 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.279 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.396 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.396    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.513 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.630 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.630    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.747 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.864 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.172    84.193    alum/temp_out0[7]
    SLICE_X41Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    84.981 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.981    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.095 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.095    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.209 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.209    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.323 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.437 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.437    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.551 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.551    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.665 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.665    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.779 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.779    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.936 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.083    87.019    alum/temp_out0[6]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.804 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.804    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.918 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.918    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.032 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.146 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.374 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.374    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.488 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.488    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.602 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.602    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.759 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.882    89.640    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.969 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.969    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.502 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.619 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.736 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.736    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.853 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.970 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.970    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.087 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.204 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.204    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.736    92.215    alum/temp_out0[4]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.547 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.547    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.097 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.097    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.211 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.211    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.325 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.325    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.439    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.553    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.667    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.781    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.895    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.052 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.050    95.102    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.887 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.685 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.066    97.908    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    98.237 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.787 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.787    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.901    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.015 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.015    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.129 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.129    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.243 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.243    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.357 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.357    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.471 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.471    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.585 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.585    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.941   100.683    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.012 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.012    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.545 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.662 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.779 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.779    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.896 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.896    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.013 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.130 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.247 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.247    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.364 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.364    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.521 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.891   103.412    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.744 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.744    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.956 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.397    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.696 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.026   105.722    sm/M_alum_out[0]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.152   105.874 f  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.746   106.619    sm/D_states_q[4]_i_14_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.326   106.945 f  sm/D_states_q[4]_i_4/O
                         net (fo=2, routed)           0.448   107.394    sm/D_states_q[4]_i_4_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I3_O)        0.124   107.518 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.568   108.086    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X31Y3          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk
    SLICE_X31Y3          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X31Y3          FDSE (Setup_fdse_C_D)       -0.081   116.119    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.119    
                         arrival time                        -108.086    
  -------------------------------------------------------------------
                         slack                                  8.033    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.387ns  (logic 60.788ns (59.371%)  route 41.599ns (40.629%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X30Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         1.812     7.480    sm/D_states_q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I3_O)        0.152     7.632 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.433     8.065    sm/ram_reg_i_180_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     8.391 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           1.006     9.397    sm/ram_reg_i_154_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.866    10.387    L_reg/M_sm_ra1[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.511 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.986    11.497    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.150    11.647 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.840    12.487    sm/M_alum_a[31]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.328    12.815 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.815    alum/S[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.347 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.347    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.461 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.461    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.416 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.155    15.571    alum/temp_out0[31]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.944 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.944    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.477 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.477    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.594 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.711 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.711    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.828 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.828    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.945    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.062    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.453 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.914    18.367    alum/temp_out0[30]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.332    18.699 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.699    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.249 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.249    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.363    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.477    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.591    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.819 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.828    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.942    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.056    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.213 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.941    21.154    alum/temp_out0[29]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.483 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    21.483    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.033 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.033    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.147 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.147    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.261 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.261    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.375 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.375    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.489 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.603 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    22.612    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.726 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.997 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          1.362    24.359    alum/temp_out0[28]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.159 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.159    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.276 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.393 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.393    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.510 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.627 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.627    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.744 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.744    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.861 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.009    25.870    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.144 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.026    27.170    alum/temp_out0[27]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.502 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.502    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.052 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.052    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.166    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.280    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.394    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.622    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.736    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.859    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.016 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.823    29.840    alum/temp_out0[26]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.169 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.169    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.719 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    30.728    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.842 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.184    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.298 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.298    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.412 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.412    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.526 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.683 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.123    32.806    alum/temp_out0[25]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.135 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.135    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.685 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.009    33.694    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.808 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.808    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.922 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.922    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.036 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.036    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.150 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.150    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.264 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.264    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.378 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.378    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.492 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.649 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.013    35.663    alum/temp_out0[24]
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.448 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.009    36.457    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.571 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.571    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.685    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.913    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.027    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.141    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.255 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.255    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.412 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.934    38.345    alum/temp_out0[23]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.674 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.674    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.216    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.333 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.333    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.450 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.450    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.567 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.567    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.684 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.801 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.801    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.918 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.918    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.035 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.035    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.192 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.304    41.496    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.299 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.299    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.416    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.650 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.650    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.767    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.884    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.001    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.127    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.284 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    44.250    alum/temp_out0[21]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.582 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.582    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.702 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.816 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.816    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.930    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.087 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.066    47.153    alum/temp_out0[20]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.482 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.482    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.032 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.032    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.987 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.013    49.999    alum/temp_out0[19]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.328 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.328    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.878 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.878    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.992 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.992    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.106    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.676 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.676    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.833 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.947    52.780    alum/temp_out0[18]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    53.109 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.109    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.659 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.659    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.773 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.773    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.887 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.887    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.001 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.001    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.115    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.229    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.457 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    55.554    alum/temp_out0[17]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    55.883 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.883    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.433 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.433    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.547 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.547    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.661 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.661    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.775 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.240    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.397 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.200    58.597    alum/temp_out0[16]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.397 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.397    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.514 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.373 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.975    61.348    alum/temp_out0[15]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.136 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.136    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.478 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.478    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.592 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.592    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.706 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.706    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.820 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.820    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.934 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.091 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.088    64.179    alum/temp_out0[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.508 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.058 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.058    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.172    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.286    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.400    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.514    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.628    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.742    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.855 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.855    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.012 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.904    66.916    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.245 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.245    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.795 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.795    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.909 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.909    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.023 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.137 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.137    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.251 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.251    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.365 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.365    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.479 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.479    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.593 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.750 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.048    alum/temp_out0[12]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.848 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.848    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.965 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.965    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.199 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.199    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.316 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.316    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.433 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.550 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.824 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.147    72.971    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.759 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.759    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.873 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.873    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.987 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.987    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.101 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.101    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.215 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.215    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.329 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.329    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.443 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.443    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.557 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.557    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.714 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.900    75.614    alum/temp_out0[10]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.943 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.493 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.607 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.721 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.721    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.835 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.835    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.949 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.949    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.063 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.063    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.177 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.291 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.291    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.448 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.994    78.442    alum/temp_out0[9]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.771 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.771    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.321 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.119 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.119    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.276 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.907    81.183    alum/temp_out0[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.512 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.512    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.045 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.045    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.162 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.279 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.396 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.396    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.513 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.630 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.630    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.747 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.864 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.172    84.193    alum/temp_out0[7]
    SLICE_X41Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    84.981 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.981    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.095 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.095    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.209 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.209    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.323 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.437 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.437    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.551 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.551    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.665 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.665    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.779 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.779    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.936 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.083    87.019    alum/temp_out0[6]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.804 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.804    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.918 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.918    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.032 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.146 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.374 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.374    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.488 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.488    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.602 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.602    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.759 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.882    89.640    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.969 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.969    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.502 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.619 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.736 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.736    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.853 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.970 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.970    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.087 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.204 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.204    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.736    92.215    alum/temp_out0[4]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.547 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.547    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.097 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.097    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.211 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.211    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.325 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.325    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.439    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.553    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.667    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.781    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.895    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.052 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.050    95.102    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.887 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.685 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.066    97.908    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    98.237 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.787 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.787    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.901    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.015 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.015    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.129 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.129    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.243 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.243    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.357 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.357    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.471 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.471    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.585 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.585    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.941   100.683    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.012 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.012    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.545 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.662 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.779 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.779    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.896 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.896    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.013 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.130 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.247 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.247    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.364 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.364    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.521 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.891   103.412    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.744 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.744    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.956 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.397    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.696 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.372   106.067    sm/M_alum_out[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.150   106.217 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.409   106.626    sm/brams/override_address[0]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.326   106.952 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.584   107.536    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.537    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.378ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.734ns  (logic 60.914ns (59.293%)  route 41.820ns (40.707%))
  Logic Levels:           321  (CARRY4=288 LUT2=2 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X30Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         1.812     7.480    sm/D_states_q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I3_O)        0.152     7.632 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.433     8.065    sm/ram_reg_i_180_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     8.391 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           1.006     9.397    sm/ram_reg_i_154_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.866    10.387    L_reg/M_sm_ra1[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.511 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.986    11.497    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.150    11.647 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.840    12.487    sm/M_alum_a[31]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.328    12.815 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.815    alum/S[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.347 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.347    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.461 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.461    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.416 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.155    15.571    alum/temp_out0[31]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.944 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.944    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.477 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.477    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.594 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.711 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.711    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.828 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.828    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.945    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.062    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.453 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.914    18.367    alum/temp_out0[30]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.332    18.699 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.699    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.249 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.249    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.363    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.477    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.591    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.819 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.828    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.942    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.056    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.213 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.941    21.154    alum/temp_out0[29]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.483 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    21.483    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.033 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.033    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.147 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.147    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.261 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.261    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.375 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.375    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.489 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.603 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    22.612    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.726 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.997 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          1.362    24.359    alum/temp_out0[28]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.159 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.159    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.276 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.393 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.393    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.510 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.627 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.627    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.744 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.744    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.861 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.009    25.870    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.144 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.026    27.170    alum/temp_out0[27]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.502 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.502    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.052 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.052    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.166    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.280    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.394    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.622    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.736    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.859    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.016 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.823    29.840    alum/temp_out0[26]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.169 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.169    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.719 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    30.728    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.842 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.184    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.298 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.298    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.412 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.412    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.526 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.683 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.123    32.806    alum/temp_out0[25]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.135 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.135    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.685 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.009    33.694    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.808 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.808    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.922 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.922    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.036 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.036    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.150 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.150    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.264 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.264    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.378 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.378    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.492 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.649 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.013    35.663    alum/temp_out0[24]
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.448 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.009    36.457    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.571 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.571    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.685    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.913    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.027    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.141    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.255 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.255    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.412 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.934    38.345    alum/temp_out0[23]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.674 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.674    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.216    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.333 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.333    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.450 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.450    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.567 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.567    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.684 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.801 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.801    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.918 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.918    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.035 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.035    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.192 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.304    41.496    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.299 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.299    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.416    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.650 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.650    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.767    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.884    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.001    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.127    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.284 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    44.250    alum/temp_out0[21]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.582 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.582    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.702 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.816 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.816    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.930    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.087 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.066    47.153    alum/temp_out0[20]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.482 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.482    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.032 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.032    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.987 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.013    49.999    alum/temp_out0[19]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.328 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.328    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.878 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.878    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.992 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.992    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.106    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.676 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.676    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.833 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.947    52.780    alum/temp_out0[18]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    53.109 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.109    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.659 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.659    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.773 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.773    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.887 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.887    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.001 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.001    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.115    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.229    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.457 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    55.554    alum/temp_out0[17]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    55.883 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.883    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.433 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.433    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.547 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.547    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.661 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.661    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.775 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.240    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.397 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.200    58.597    alum/temp_out0[16]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.397 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.397    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.514 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.373 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.975    61.348    alum/temp_out0[15]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.136 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.136    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.478 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.478    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.592 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.592    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.706 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.706    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.820 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.820    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.934 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.091 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.088    64.179    alum/temp_out0[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.508 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.058 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.058    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.172    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.286    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.400    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.514    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.628    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.742    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.855 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.855    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.012 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.904    66.916    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.245 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.245    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.795 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.795    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.909 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.909    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.023 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.137 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.137    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.251 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.251    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.365 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.365    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.479 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.479    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.593 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.750 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.048    alum/temp_out0[12]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.848 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.848    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.965 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.965    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.199 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.199    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.316 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.316    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.433 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.550 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.824 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.147    72.971    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.759 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.759    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.873 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.873    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.987 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.987    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.101 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.101    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.215 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.215    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.329 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.329    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.443 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.443    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.557 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.557    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.714 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.900    75.614    alum/temp_out0[10]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.943 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.493 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.607 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.721 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.721    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.835 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.835    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.949 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.949    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.063 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.063    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.177 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.291 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.291    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.448 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.994    78.442    alum/temp_out0[9]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.771 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.771    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.321 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.119 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.119    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.276 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.907    81.183    alum/temp_out0[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.512 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.512    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.045 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.045    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.162 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.279 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.396 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.396    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.513 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.630 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.630    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.747 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.864 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.172    84.193    alum/temp_out0[7]
    SLICE_X41Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    84.981 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.981    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.095 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.095    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.209 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.209    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.323 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.437 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.437    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.551 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.551    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.665 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.665    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.779 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.779    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.936 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.083    87.019    alum/temp_out0[6]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.804 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.804    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.918 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.918    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.032 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.146 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.374 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.374    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.488 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.488    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.602 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.602    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.759 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.882    89.640    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.969 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.969    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.502 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.619 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.736 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.736    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.853 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.970 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.970    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.087 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.204 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.204    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.736    92.215    alum/temp_out0[4]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.547 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.547    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.097 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.097    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.211 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.211    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.325 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.325    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.439    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.553    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.667    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.781    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.895    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.052 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.050    95.102    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.887 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.685 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.066    97.908    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    98.237 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.787 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.787    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.901    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.015 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.015    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.129 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.129    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.243 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.243    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.357 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.357    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.471 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.471    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.585 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.585    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.941   100.683    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.012 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.012    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.545 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.662 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.779 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.779    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.896 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.896    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.013 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.130 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.247 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.247    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.364 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.364    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.521 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.891   103.412    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.744 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.744    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.956 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.397    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.696 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.026   105.722    sm/M_alum_out[0]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.152   105.874 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.590   106.464    sm/D_states_q[4]_i_14_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.326   106.790 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.969   107.759    sm/D_states_q[3]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124   107.883 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   107.883    sm/D_states_d__0[3]
    SLICE_X34Y4          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.444   115.960    sm/clk
    SLICE_X34Y4          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y4          FDSE (Setup_fdse_C_D)        0.077   116.261    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.261    
                         arrival time                        -107.883    
  -------------------------------------------------------------------
                         slack                                  8.378    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.731ns  (logic 60.914ns (59.295%)  route 41.817ns (40.705%))
  Logic Levels:           321  (CARRY4=288 LUT2=2 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X30Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         1.812     7.480    sm/D_states_q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I3_O)        0.152     7.632 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.433     8.065    sm/ram_reg_i_180_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     8.391 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           1.006     9.397    sm/ram_reg_i_154_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.866    10.387    L_reg/M_sm_ra1[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.511 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.986    11.497    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.150    11.647 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.840    12.487    sm/M_alum_a[31]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.328    12.815 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.815    alum/S[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.347 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.347    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.461 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.461    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.416 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.155    15.571    alum/temp_out0[31]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.944 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.944    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.477 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.477    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.594 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.711 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.711    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.828 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.828    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.945    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.062    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.453 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.914    18.367    alum/temp_out0[30]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.332    18.699 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.699    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.249 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.249    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.363    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.477    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.591    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.819 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.828    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.942    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.056    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.213 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.941    21.154    alum/temp_out0[29]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.483 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    21.483    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.033 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.033    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.147 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.147    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.261 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.261    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.375 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.375    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.489 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.603 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    22.612    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.726 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.997 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          1.362    24.359    alum/temp_out0[28]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.159 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.159    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.276 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.393 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.393    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.510 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.627 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.627    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.744 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.744    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.861 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.009    25.870    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.144 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.026    27.170    alum/temp_out0[27]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.502 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.502    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.052 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.052    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.166    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.280    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.394    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.622    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.736    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.859    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.016 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.823    29.840    alum/temp_out0[26]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.169 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.169    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.719 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    30.728    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.842 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.184    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.298 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.298    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.412 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.412    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.526 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.683 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.123    32.806    alum/temp_out0[25]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.135 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.135    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.685 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.009    33.694    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.808 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.808    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.922 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.922    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.036 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.036    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.150 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.150    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.264 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.264    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.378 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.378    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.492 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.649 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.013    35.663    alum/temp_out0[24]
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.448 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.009    36.457    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.571 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.571    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.685    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.913    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.027    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.141    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.255 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.255    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.412 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.934    38.345    alum/temp_out0[23]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.674 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.674    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.216    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.333 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.333    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.450 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.450    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.567 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.567    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.684 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.801 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.801    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.918 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.918    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.035 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.035    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.192 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.304    41.496    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.299 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.299    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.416    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.650 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.650    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.767    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.884    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.001    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.127    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.284 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    44.250    alum/temp_out0[21]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.582 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.582    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.702 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.816 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.816    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.930    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.087 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.066    47.153    alum/temp_out0[20]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.482 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.482    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.032 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.032    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.987 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.013    49.999    alum/temp_out0[19]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.328 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.328    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.878 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.878    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.992 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.992    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.106    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.676 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.676    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.833 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.947    52.780    alum/temp_out0[18]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    53.109 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.109    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.659 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.659    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.773 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.773    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.887 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.887    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.001 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.001    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.115    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.229    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.457 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    55.554    alum/temp_out0[17]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    55.883 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.883    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.433 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.433    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.547 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.547    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.661 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.661    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.775 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.240    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.397 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.200    58.597    alum/temp_out0[16]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.397 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.397    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.514 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.373 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.975    61.348    alum/temp_out0[15]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.136 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.136    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.478 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.478    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.592 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.592    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.706 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.706    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.820 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.820    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.934 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.091 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.088    64.179    alum/temp_out0[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.508 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.058 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.058    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.172    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.286    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.400    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.514    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.628    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.742    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.855 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.855    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.012 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.904    66.916    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.245 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.245    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.795 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.795    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.909 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.909    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.023 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.137 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.137    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.251 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.251    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.365 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.365    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.479 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.479    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.593 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.750 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.048    alum/temp_out0[12]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.848 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.848    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.965 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.965    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.199 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.199    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.316 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.316    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.433 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.550 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.824 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.147    72.971    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.759 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.759    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.873 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.873    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.987 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.987    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.101 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.101    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.215 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.215    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.329 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.329    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.443 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.443    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.557 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.557    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.714 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.900    75.614    alum/temp_out0[10]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.943 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.493 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.607 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.721 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.721    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.835 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.835    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.949 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.949    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.063 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.063    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.177 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.291 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.291    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.448 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.994    78.442    alum/temp_out0[9]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.771 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.771    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.321 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.119 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.119    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.276 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.907    81.183    alum/temp_out0[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.512 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.512    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.045 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.045    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.162 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.279 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.396 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.396    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.513 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.630 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.630    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.747 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.864 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.172    84.193    alum/temp_out0[7]
    SLICE_X41Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    84.981 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.981    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.095 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.095    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.209 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.209    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.323 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.437 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.437    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.551 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.551    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.665 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.665    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.779 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.779    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.936 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.083    87.019    alum/temp_out0[6]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.804 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.804    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.918 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.918    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.032 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.146 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.374 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.374    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.488 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.488    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.602 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.602    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.759 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.882    89.640    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.969 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.969    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.502 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.619 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.736 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.736    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.853 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.970 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.970    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.087 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.204 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.204    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.736    92.215    alum/temp_out0[4]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.547 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.547    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.097 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.097    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.211 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.211    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.325 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.325    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.439    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.553    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.667    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.781    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.895    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.052 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.050    95.102    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.887 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.685 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.066    97.908    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    98.237 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.787 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.787    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.901    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.015 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.015    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.129 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.129    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.243 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.243    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.357 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.357    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.471 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.471    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.585 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.585    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.941   100.683    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.012 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.012    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.545 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.662 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.779 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.779    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.896 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.896    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.013 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.130 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.247 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.247    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.364 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.364    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.521 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.891   103.412    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.744 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.744    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.956 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.397    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.696 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.026   105.722    sm/M_alum_out[0]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.152   105.874 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.590   106.464    sm/D_states_q[4]_i_14_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.326   106.790 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.966   107.756    sm/D_states_q[3]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124   107.880 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.880    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X34Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.444   115.960    sm/clk
    SLICE_X34Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y4          FDSE (Setup_fdse_C_D)        0.081   116.265    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.265    
                         arrival time                        -107.880    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.714ns  (logic 60.914ns (59.305%)  route 41.800ns (40.695%))
  Logic Levels:           321  (CARRY4=288 LUT2=2 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X30Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         1.812     7.480    sm/D_states_q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I3_O)        0.152     7.632 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.433     8.065    sm/ram_reg_i_180_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     8.391 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           1.006     9.397    sm/ram_reg_i_154_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.866    10.387    L_reg/M_sm_ra1[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.511 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.986    11.497    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.150    11.647 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.840    12.487    sm/M_alum_a[31]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.328    12.815 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.815    alum/S[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.347 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.347    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.461 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.461    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.416 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.155    15.571    alum/temp_out0[31]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.944 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.944    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.477 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.477    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.594 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.711 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.711    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.828 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.828    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.945    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.062    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.453 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.914    18.367    alum/temp_out0[30]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.332    18.699 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.699    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.249 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.249    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.363    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.477    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.591    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.819 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.828    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.942    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.056    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.213 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.941    21.154    alum/temp_out0[29]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.483 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    21.483    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.033 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.033    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.147 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.147    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.261 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.261    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.375 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.375    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.489 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.603 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    22.612    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.726 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.997 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          1.362    24.359    alum/temp_out0[28]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.159 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.159    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.276 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.393 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.393    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.510 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.627 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.627    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.744 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.744    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.861 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.009    25.870    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.144 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.026    27.170    alum/temp_out0[27]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.502 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.502    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.052 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.052    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.166    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.280    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.394    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.622    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.736    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.859    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.016 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.823    29.840    alum/temp_out0[26]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.169 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.169    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.719 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    30.728    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.842 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.184    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.298 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.298    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.412 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.412    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.526 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.683 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.123    32.806    alum/temp_out0[25]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.135 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.135    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.685 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.009    33.694    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.808 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.808    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.922 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.922    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.036 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.036    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.150 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.150    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.264 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.264    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.378 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.378    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.492 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.649 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.013    35.663    alum/temp_out0[24]
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.448 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.009    36.457    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.571 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.571    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.685    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.913    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.027    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.141    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.255 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.255    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.412 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.934    38.345    alum/temp_out0[23]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.674 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.674    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.216    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.333 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.333    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.450 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.450    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.567 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.567    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.684 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.801 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.801    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.918 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.918    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.035 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.035    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.192 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.304    41.496    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.299 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.299    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.416    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.650 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.650    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.767    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.884    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.001    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.127    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.284 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    44.250    alum/temp_out0[21]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.582 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.582    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.702 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.816 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.816    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.930    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.087 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.066    47.153    alum/temp_out0[20]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.482 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.482    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.032 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.032    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.987 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.013    49.999    alum/temp_out0[19]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.328 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.328    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.878 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.878    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.992 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.992    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.106    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.676 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.676    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.833 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.947    52.780    alum/temp_out0[18]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    53.109 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.109    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.659 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.659    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.773 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.773    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.887 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.887    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.001 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.001    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.115    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.229    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.457 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    55.554    alum/temp_out0[17]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    55.883 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.883    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.433 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.433    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.547 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.547    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.661 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.661    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.775 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.240    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.397 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.200    58.597    alum/temp_out0[16]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.397 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.397    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.514 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.373 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.975    61.348    alum/temp_out0[15]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.136 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.136    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.478 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.478    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.592 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.592    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.706 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.706    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.820 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.820    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.934 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.091 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.088    64.179    alum/temp_out0[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.508 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.058 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.058    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.172    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.286    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.400    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.514    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.628    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.742    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.855 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.855    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.012 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.904    66.916    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.245 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.245    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.795 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.795    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.909 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.909    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.023 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.137 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.137    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.251 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.251    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.365 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.365    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.479 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.479    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.593 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.750 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.048    alum/temp_out0[12]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.848 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.848    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.965 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.965    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.199 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.199    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.316 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.316    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.433 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.550 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.824 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.147    72.971    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.759 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.759    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.873 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.873    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.987 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.987    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.101 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.101    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.215 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.215    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.329 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.329    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.443 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.443    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.557 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.557    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.714 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.900    75.614    alum/temp_out0[10]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.943 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.493 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.607 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.721 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.721    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.835 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.835    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.949 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.949    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.063 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.063    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.177 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.291 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.291    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.448 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.994    78.442    alum/temp_out0[9]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.771 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.771    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.321 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.119 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.119    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.276 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.907    81.183    alum/temp_out0[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.512 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.512    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.045 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.045    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.162 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.279 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.396 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.396    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.513 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.630 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.630    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.747 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.864 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.172    84.193    alum/temp_out0[7]
    SLICE_X41Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    84.981 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.981    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.095 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.095    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.209 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.209    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.323 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.437 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.437    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.551 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.551    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.665 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.665    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.779 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.779    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.936 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.083    87.019    alum/temp_out0[6]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.804 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.804    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.918 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.918    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.032 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.146 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.374 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.374    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.488 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.488    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.602 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.602    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.759 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.882    89.640    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.969 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.969    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.502 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.619 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.736 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.736    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.853 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.970 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.970    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.087 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.204 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.204    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.736    92.215    alum/temp_out0[4]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.547 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.547    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.097 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.097    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.211 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.211    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.325 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.325    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.439    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.553    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.667    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.781    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.895    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.052 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.050    95.102    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.887 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.685 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.066    97.908    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    98.237 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.787 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.787    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.901    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.015 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.015    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.129 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.129    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.243 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.243    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.357 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.357    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.471 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.471    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.585 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.585    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.941   100.683    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.012 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.012    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.545 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.662 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.779 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.779    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.896 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.896    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.013 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.130 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.247 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.247    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.364 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.364    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.521 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.891   103.412    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.744 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.744    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.956 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.397    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.696 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.026   105.722    sm/M_alum_out[0]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.152   105.874 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.792   106.666    sm/D_states_q[4]_i_14_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I3_O)        0.326   106.992 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.747   107.739    sm/D_states_q[1]_i_2_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124   107.863 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.863    sm/D_states_d__0[1]
    SLICE_X30Y6          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk
    SLICE_X30Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X30Y6          FDRE (Setup_fdre_C_D)        0.079   116.279    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.279    
                         arrival time                        -107.863    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.574ns  (logic 60.914ns (59.385%)  route 41.660ns (40.615%))
  Logic Levels:           321  (CARRY4=288 LUT2=2 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X30Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         1.812     7.480    sm/D_states_q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I3_O)        0.152     7.632 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.433     8.065    sm/ram_reg_i_180_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     8.391 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           1.006     9.397    sm/ram_reg_i_154_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.866    10.387    L_reg/M_sm_ra1[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.511 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.986    11.497    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.150    11.647 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.840    12.487    sm/M_alum_a[31]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.328    12.815 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.815    alum/S[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.347 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.347    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.461 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.461    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.416 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.155    15.571    alum/temp_out0[31]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.944 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.944    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.477 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.477    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.594 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.711 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.711    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.828 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.828    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.945    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.062    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.453 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.914    18.367    alum/temp_out0[30]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.332    18.699 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.699    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.249 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.249    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.363    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.477    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.591    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.819 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.828    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.942    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.056    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.213 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.941    21.154    alum/temp_out0[29]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.483 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    21.483    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.033 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.033    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.147 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.147    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.261 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.261    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.375 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.375    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.489 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.603 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    22.612    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.726 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.997 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          1.362    24.359    alum/temp_out0[28]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.159 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.159    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.276 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.393 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.393    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.510 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.627 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.627    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.744 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.744    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.861 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.009    25.870    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.144 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.026    27.170    alum/temp_out0[27]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.502 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.502    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.052 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.052    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.166    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.280    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.394    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.622    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.736    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.859    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.016 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.823    29.840    alum/temp_out0[26]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.169 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.169    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.719 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    30.728    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.842 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.184    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.298 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.298    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.412 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.412    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.526 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.683 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.123    32.806    alum/temp_out0[25]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.135 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.135    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.685 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.009    33.694    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.808 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.808    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.922 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.922    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.036 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.036    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.150 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.150    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.264 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.264    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.378 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.378    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.492 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.649 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.013    35.663    alum/temp_out0[24]
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.448 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.009    36.457    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.571 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.571    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.685    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.913    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.027    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.141    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.255 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.255    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.412 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.934    38.345    alum/temp_out0[23]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.674 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.674    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.216    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.333 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.333    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.450 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.450    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.567 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.567    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.684 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.801 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.801    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.918 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.918    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.035 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.035    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.192 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.304    41.496    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.299 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.299    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.416    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.650 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.650    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.767    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.884    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.001    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.127    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.284 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    44.250    alum/temp_out0[21]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.582 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.582    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.702 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.816 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.816    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.930    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.087 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.066    47.153    alum/temp_out0[20]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.482 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.482    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.032 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.032    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.987 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.013    49.999    alum/temp_out0[19]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.328 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.328    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.878 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.878    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.992 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.992    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.106    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.676 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.676    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.833 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.947    52.780    alum/temp_out0[18]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    53.109 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.109    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.659 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.659    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.773 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.773    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.887 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.887    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.001 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.001    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.115    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.229    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.457 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    55.554    alum/temp_out0[17]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    55.883 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.883    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.433 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.433    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.547 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.547    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.661 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.661    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.775 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.240    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.397 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.200    58.597    alum/temp_out0[16]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.397 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.397    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.514 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.373 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.975    61.348    alum/temp_out0[15]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.136 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.136    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.478 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.478    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.592 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.592    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.706 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.706    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.820 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.820    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.934 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.091 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.088    64.179    alum/temp_out0[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.508 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.058 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.058    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.172    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.286    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.400    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.514    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.628    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.742    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.855 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.855    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.012 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.904    66.916    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.245 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.245    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.795 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.795    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.909 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.909    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.023 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.137 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.137    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.251 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.251    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.365 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.365    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.479 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.479    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.593 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.750 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.048    alum/temp_out0[12]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.848 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.848    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.965 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.965    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.199 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.199    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.316 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.316    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.433 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.550 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.824 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.147    72.971    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.759 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.759    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.873 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.873    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.987 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.987    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.101 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.101    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.215 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.215    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.329 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.329    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.443 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.443    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.557 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.557    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.714 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.900    75.614    alum/temp_out0[10]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.943 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.493 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.607 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.721 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.721    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.835 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.835    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.949 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.949    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.063 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.063    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.177 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.291 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.291    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.448 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.994    78.442    alum/temp_out0[9]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.771 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.771    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.321 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.119 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.119    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.276 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.907    81.183    alum/temp_out0[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.512 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.512    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.045 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.045    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.162 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.279 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.396 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.396    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.513 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.630 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.630    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.747 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.864 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.172    84.193    alum/temp_out0[7]
    SLICE_X41Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    84.981 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.981    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.095 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.095    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.209 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.209    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.323 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.437 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.437    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.551 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.551    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.665 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.665    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.779 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.779    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.936 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.083    87.019    alum/temp_out0[6]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.804 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.804    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.918 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.918    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.032 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.146 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.374 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.374    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.488 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.488    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.602 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.602    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.759 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.882    89.640    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.969 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.969    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.502 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.619 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.736 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.736    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.853 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.970 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.970    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.087 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.204 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.204    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.736    92.215    alum/temp_out0[4]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.547 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.547    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.097 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.097    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.211 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.211    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.325 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.325    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.439    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.553    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.667    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.781    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.895    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.052 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.050    95.102    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.887 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.685 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.066    97.908    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    98.237 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.787 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.787    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.901    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.015 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.015    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.129 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.129    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.243 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.243    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.357 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.357    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.471 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.471    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.585 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.585    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.941   100.683    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.012 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.012    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.545 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.662 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.779 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.779    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.896 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.896    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.013 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.130 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.247 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.247    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.364 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.364    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.521 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.891   103.412    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.744 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.744    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.956 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.397    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.696 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.026   105.722    sm/M_alum_out[0]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.152   105.874 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.590   106.464    sm/D_states_q[4]_i_14_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.326   106.790 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.809   107.599    sm/D_states_q[3]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124   107.723 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.723    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.444   115.960    sm/clk
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X35Y4          FDSE (Setup_fdse_C_D)        0.029   116.213    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        116.213    
                         arrival time                        -107.723    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.577ns  (logic 60.914ns (59.384%)  route 41.663ns (40.616%))
  Logic Levels:           321  (CARRY4=288 LUT2=2 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X30Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         1.812     7.480    sm/D_states_q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I3_O)        0.152     7.632 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.433     8.065    sm/ram_reg_i_180_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     8.391 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           1.006     9.397    sm/ram_reg_i_154_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.866    10.387    L_reg/M_sm_ra1[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.511 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.986    11.497    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.150    11.647 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.840    12.487    sm/M_alum_a[31]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.328    12.815 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.815    alum/S[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.347 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.347    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.461 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.461    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.416 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.155    15.571    alum/temp_out0[31]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.944 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.944    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.477 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.477    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.594 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.711 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.711    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.828 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.828    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.945    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.062    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.453 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.914    18.367    alum/temp_out0[30]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.332    18.699 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.699    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.249 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.249    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.363    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.477    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.591    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.819 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.828    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.942    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.056    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.213 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.941    21.154    alum/temp_out0[29]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.483 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    21.483    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.033 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.033    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.147 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.147    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.261 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.261    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.375 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.375    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.489 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.603 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    22.612    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.726 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.997 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          1.362    24.359    alum/temp_out0[28]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.159 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.159    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.276 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.393 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.393    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.510 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.627 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.627    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.744 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.744    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.861 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.009    25.870    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.144 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.026    27.170    alum/temp_out0[27]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.502 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.502    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.052 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.052    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.166    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.280    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.394    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.622    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.736    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.859    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.016 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.823    29.840    alum/temp_out0[26]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.169 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.169    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.719 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    30.728    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.842 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.184    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.298 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.298    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.412 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.412    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.526 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.683 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.123    32.806    alum/temp_out0[25]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.135 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.135    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.685 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.009    33.694    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.808 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.808    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.922 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.922    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.036 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.036    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.150 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.150    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.264 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.264    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.378 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.378    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.492 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.649 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.013    35.663    alum/temp_out0[24]
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.448 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.009    36.457    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.571 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.571    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.685    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.913    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.027    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.141    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.255 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.255    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.412 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.934    38.345    alum/temp_out0[23]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.674 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.674    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.216    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.333 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.333    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.450 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.450    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.567 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.567    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.684 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.801 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.801    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.918 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.918    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.035 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.035    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.192 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.304    41.496    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.299 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.299    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.416    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.650 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.650    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.767    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.884    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.001    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.127    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.284 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    44.250    alum/temp_out0[21]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.582 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.582    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.702 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.816 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.816    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.930    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.087 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.066    47.153    alum/temp_out0[20]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.482 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.482    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.032 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.032    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.987 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.013    49.999    alum/temp_out0[19]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.328 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.328    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.878 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.878    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.992 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.992    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.106    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.676 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.676    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.833 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.947    52.780    alum/temp_out0[18]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    53.109 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.109    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.659 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.659    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.773 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.773    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.887 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.887    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.001 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.001    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.115    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.229    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.457 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    55.554    alum/temp_out0[17]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    55.883 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.883    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.433 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.433    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.547 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.547    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.661 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.661    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.775 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.240    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.397 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.200    58.597    alum/temp_out0[16]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.397 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.397    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.514 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.373 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.975    61.348    alum/temp_out0[15]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.136 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.136    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.478 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.478    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.592 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.592    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.706 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.706    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.820 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.820    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.934 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.091 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.088    64.179    alum/temp_out0[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.508 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.058 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.058    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.172    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.286    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.400    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.514    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.628    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.742    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.855 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.855    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.012 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.904    66.916    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.245 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.245    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.795 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.795    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.909 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.909    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.023 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.137 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.137    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.251 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.251    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.365 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.365    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.479 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.479    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.593 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.750 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.048    alum/temp_out0[12]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.848 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.848    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.965 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.965    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.199 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.199    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.316 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.316    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.433 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.550 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.824 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.147    72.971    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.759 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.759    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.873 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.873    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.987 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.987    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.101 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.101    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.215 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.215    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.329 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.329    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.443 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.443    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.557 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.557    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.714 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.900    75.614    alum/temp_out0[10]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.943 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.493 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.607 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.721 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.721    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.835 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.835    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.949 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.949    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.063 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.063    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.177 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.291 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.291    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.448 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.994    78.442    alum/temp_out0[9]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.771 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.771    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.321 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.119 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.119    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.276 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.907    81.183    alum/temp_out0[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.512 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.512    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.045 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.045    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.162 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.279 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.396 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.396    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.513 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.630 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.630    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.747 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.864 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.172    84.193    alum/temp_out0[7]
    SLICE_X41Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    84.981 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.981    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.095 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.095    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.209 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.209    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.323 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.437 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.437    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.551 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.551    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.665 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.665    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.779 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.779    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.936 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.083    87.019    alum/temp_out0[6]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.804 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.804    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.918 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.918    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.032 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.146 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.374 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.374    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.488 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.488    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.602 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.602    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.759 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.882    89.640    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.969 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.969    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.502 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.619 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.736 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.736    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.853 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.970 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.970    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.087 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.204 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.204    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.736    92.215    alum/temp_out0[4]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.547 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.547    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.097 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.097    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.211 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.211    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.325 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.325    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.439    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.553    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.667    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.781    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.895    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.052 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.050    95.102    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.887 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.685 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.066    97.908    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    98.237 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.787 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.787    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.901    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.015 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.015    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.129 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.129    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.243 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.243    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.357 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.357    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.471 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.471    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.585 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.585    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.941   100.683    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.012 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.012    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.545 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.662 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.779 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.779    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.896 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.896    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.013 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.130 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.247 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.247    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.364 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.364    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.521 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.891   103.412    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.744 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.744    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.956 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.397    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.696 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.026   105.722    sm/M_alum_out[0]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.152   105.874 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.792   106.666    sm/D_states_q[4]_i_14_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I3_O)        0.326   106.992 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.610   107.602    sm/D_states_q[1]_i_2_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124   107.726 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.726    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X32Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk
    SLICE_X32Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X32Y6          FDRE (Setup_fdre_C_D)        0.029   116.229    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -107.726    
  -------------------------------------------------------------------
                         slack                                  8.503    

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.563ns  (logic 60.914ns (59.392%)  route 41.649ns (40.608%))
  Logic Levels:           321  (CARRY4=288 LUT2=2 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X30Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         1.812     7.480    sm/D_states_q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I3_O)        0.152     7.632 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.433     8.065    sm/ram_reg_i_180_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     8.391 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           1.006     9.397    sm/ram_reg_i_154_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.866    10.387    L_reg/M_sm_ra1[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.511 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.986    11.497    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.150    11.647 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.840    12.487    sm/M_alum_a[31]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.328    12.815 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.815    alum/S[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.347 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.347    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.461 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.461    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.416 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.155    15.571    alum/temp_out0[31]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.944 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.944    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.477 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.477    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.594 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.711 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.711    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.828 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.828    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.945    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.062    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.453 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.914    18.367    alum/temp_out0[30]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.332    18.699 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.699    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.249 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.249    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.363    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.477    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.591    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.819 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.828    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.942    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.056    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.213 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.941    21.154    alum/temp_out0[29]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.483 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    21.483    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.033 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.033    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.147 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.147    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.261 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.261    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.375 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.375    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.489 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.603 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    22.612    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.726 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.997 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          1.362    24.359    alum/temp_out0[28]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.159 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.159    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.276 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.393 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.393    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.510 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.627 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.627    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.744 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.744    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.861 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.009    25.870    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.144 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.026    27.170    alum/temp_out0[27]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.502 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.502    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.052 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.052    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.166    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.280    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.394    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.622    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.736    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.859    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.016 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.823    29.840    alum/temp_out0[26]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.169 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.169    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.719 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    30.728    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.842 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.184    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.298 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.298    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.412 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.412    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.526 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.683 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.123    32.806    alum/temp_out0[25]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.135 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.135    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.685 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.009    33.694    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.808 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.808    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.922 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.922    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.036 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.036    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.150 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.150    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.264 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.264    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.378 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.378    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.492 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.649 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.013    35.663    alum/temp_out0[24]
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.448 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.009    36.457    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.571 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.571    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.685    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.913    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.027    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.141    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.255 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.255    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.412 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.934    38.345    alum/temp_out0[23]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.674 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.674    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.216    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.333 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.333    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.450 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.450    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.567 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.567    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.684 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.801 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.801    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.918 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.918    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.035 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.035    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.192 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.304    41.496    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.299 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.299    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.416    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.650 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.650    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.767    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.884    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.001    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.127    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.284 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    44.250    alum/temp_out0[21]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.582 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.582    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.702 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.816 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.816    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.930    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.087 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.066    47.153    alum/temp_out0[20]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.482 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.482    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.032 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.032    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.987 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.013    49.999    alum/temp_out0[19]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.328 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.328    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.878 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.878    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.992 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.992    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.106    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.676 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.676    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.833 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.947    52.780    alum/temp_out0[18]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    53.109 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.109    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.659 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.659    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.773 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.773    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.887 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.887    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.001 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.001    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.115    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.229    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.457 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    55.554    alum/temp_out0[17]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    55.883 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.883    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.433 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.433    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.547 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.547    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.661 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.661    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.775 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.240    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.397 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.200    58.597    alum/temp_out0[16]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.397 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.397    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.514 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.373 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.975    61.348    alum/temp_out0[15]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.136 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.136    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.478 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.478    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.592 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.592    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.706 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.706    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.820 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.820    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.934 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.091 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.088    64.179    alum/temp_out0[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.508 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.058 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.058    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.172    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.286    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.400    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.514    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.628    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.742    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.855 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.855    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.012 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.904    66.916    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.245 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.245    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.795 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.795    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.909 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.909    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.023 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.137 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.137    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.251 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.251    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.365 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.365    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.479 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.479    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.593 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.750 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.048    alum/temp_out0[12]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.848 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.848    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.965 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.965    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.199 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.199    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.316 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.316    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.433 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.550 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.824 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.147    72.971    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.759 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.759    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.873 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.873    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.987 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.987    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.101 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.101    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.215 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.215    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.329 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.329    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.443 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.443    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.557 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.557    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.714 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.900    75.614    alum/temp_out0[10]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.943 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.493 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.607 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.721 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.721    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.835 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.835    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.949 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.949    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.063 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.063    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.177 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.291 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.291    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.448 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.994    78.442    alum/temp_out0[9]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.771 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.771    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.321 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.119 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.119    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.276 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.907    81.183    alum/temp_out0[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.512 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.512    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.045 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.045    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.162 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.279 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.396 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.396    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.513 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.630 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.630    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.747 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.864 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.172    84.193    alum/temp_out0[7]
    SLICE_X41Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    84.981 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.981    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.095 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.095    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.209 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.209    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.323 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.437 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.437    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.551 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.551    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.665 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.665    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.779 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.779    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.936 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.083    87.019    alum/temp_out0[6]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.804 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.804    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.918 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.918    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.032 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.146 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.374 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.374    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.488 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.488    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.602 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.602    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.759 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.882    89.640    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.969 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.969    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.502 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.619 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.736 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.736    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.853 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.970 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.970    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.087 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.204 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.204    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.736    92.215    alum/temp_out0[4]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.547 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.547    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.097 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.097    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.211 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.211    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.325 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.325    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.439    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.553    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.667    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.781    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.895    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.052 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.050    95.102    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.887 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.685 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.066    97.908    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    98.237 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.787 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.787    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.901    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.015 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.015    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.129 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.129    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.243 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.243    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.357 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.357    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.471 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.471    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.585 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.585    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.941   100.683    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.012 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.012    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.545 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.662 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.779 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.779    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.896 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.896    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.013 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.130 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.247 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.247    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.364 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.364    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.521 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.891   103.412    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.744 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.744    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.956 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.397    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.696 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.026   105.722    sm/M_alum_out[0]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.152   105.874 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.792   106.666    sm/D_states_q[4]_i_14_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I3_O)        0.326   106.992 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.596   107.588    sm/D_states_q[1]_i_2_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124   107.712 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.712    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X31Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk
    SLICE_X31Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)        0.029   116.229    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -107.712    
  -------------------------------------------------------------------
                         slack                                  8.517    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.579ns  (logic 60.914ns (59.383%)  route 41.665ns (40.617%))
  Logic Levels:           321  (CARRY4=288 LUT2=2 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X30Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         1.812     7.480    sm/D_states_q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I3_O)        0.152     7.632 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.433     8.065    sm/ram_reg_i_180_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     8.391 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           1.006     9.397    sm/ram_reg_i_154_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.866    10.387    L_reg/M_sm_ra1[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.511 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.986    11.497    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.150    11.647 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.840    12.487    sm/M_alum_a[31]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.328    12.815 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.815    alum/S[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.347 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.347    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.461 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.461    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.416 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.155    15.571    alum/temp_out0[31]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.944 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    15.944    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.477 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.477    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.594 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.711 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.711    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.828 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.828    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.945    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.062    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.179    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.296 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.453 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.914    18.367    alum/temp_out0[30]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.332    18.699 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.699    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.249 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.249    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.363 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.363    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.477 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.477    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.591 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.591    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.819 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.828    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.942    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.056    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.213 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.941    21.154    alum/temp_out0[29]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.483 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    21.483    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.033 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.033    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.147 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.147    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.261 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.261    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.375 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.375    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.489 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.603 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    22.612    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.726 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.726    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.840 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.840    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.997 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          1.362    24.359    alum/temp_out0[28]
    SLICE_X46Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.159 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.159    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.276 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.393 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.393    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.510 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.627 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.627    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.744 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.744    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.861 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.009    25.870    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.144 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.026    27.170    alum/temp_out0[27]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.502 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.502    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.052 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.052    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.166    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.280    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.394    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.622    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.736    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.859    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.016 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.823    29.840    alum/temp_out0[26]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.169 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.169    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.719 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.009    30.728    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.842 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.842    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.070    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.184    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.298 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.298    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.412 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.412    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.526 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.683 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.123    32.806    alum/temp_out0[25]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.135 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.135    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.685 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.009    33.694    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.808 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.808    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.922 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.922    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.036 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.036    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.150 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.150    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.264 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.264    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.378 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.378    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.492 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.649 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.013    35.663    alum/temp_out0[24]
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.448 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.009    36.457    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.571 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.571    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.685    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.799    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.913    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.027 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.027    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.141 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.141    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.255 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.255    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.412 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.934    38.345    alum/temp_out0[23]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    38.674 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.674    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    39.216    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.333 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.333    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.450 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.450    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.567 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.567    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.684 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.801 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.801    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.918 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.918    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.035 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.035    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.192 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.304    41.496    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.299 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.299    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.416    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.650 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.650    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.767    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.884    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.001    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.127    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.284 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    44.250    alum/temp_out0[21]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.582 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.582    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.702 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.816 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.816    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.930    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.087 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.066    47.153    alum/temp_out0[20]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.482 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.482    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.032 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.032    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.260    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.374    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.488    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.602    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.716    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.830    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.987 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.013    49.999    alum/temp_out0[19]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.328 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.328    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.878 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.878    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.992 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.992    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.106    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.676 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.676    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.833 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.947    52.780    alum/temp_out0[18]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    53.109 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.109    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.659 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.659    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.773 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.773    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.887 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.887    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.001 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.001    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.115 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.115    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.229 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.229    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.343 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.457 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    55.554    alum/temp_out0[17]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    55.883 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.883    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.433 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.433    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.547 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.547    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.661 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.661    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.775 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.240    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.397 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.200    58.597    alum/temp_out0[16]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.397 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.397    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.514 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.373 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.975    61.348    alum/temp_out0[15]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.136 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.136    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.478 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.478    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.592 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.592    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.706 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.706    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.820 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.820    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.934 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.091 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.088    64.179    alum/temp_out0[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.508 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.058 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.058    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.172    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.286    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.400    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.514    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.628    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.742    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.855 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.855    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.012 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.904    66.916    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.245 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.245    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.795 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.795    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.909 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.909    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.023 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.137 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.137    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.251 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.251    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.365 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.365    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.479 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.479    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.593 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.750 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.048    alum/temp_out0[12]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.848 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.848    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.965 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.965    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.199 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.199    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.316 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.316    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.433 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.433    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.550 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.550    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.667 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.667    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.824 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.147    72.971    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.759 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.759    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.873 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.873    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.987 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.987    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.101 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.101    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.215 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.215    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.329 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.329    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.443 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.443    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.557 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.557    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.714 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.900    75.614    alum/temp_out0[10]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.943 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.493 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.607 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.721 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.721    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.835 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.835    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.949 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.949    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.063 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.063    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.177 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.177    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.291 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.291    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.448 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.994    78.442    alum/temp_out0[9]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    78.771 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.771    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.321 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.119 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.119    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.276 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.907    81.183    alum/temp_out0[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.512 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.512    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.045 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.045    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.162 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.279 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.396 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.396    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.513 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.513    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.630 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.630    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.747 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.864 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.864    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.021 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.172    84.193    alum/temp_out0[7]
    SLICE_X41Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    84.981 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.981    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.095 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.095    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.209 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.209    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.323 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.437 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.437    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.551 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.551    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.665 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.665    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.779 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.779    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.936 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.083    87.019    alum/temp_out0[6]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.804 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.804    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.918 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.918    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.032 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.146 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.374 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.374    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.488 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.488    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.602 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.602    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.759 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.882    89.640    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.969 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.969    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.502 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.619 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.736 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.736    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.853 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.970 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.970    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.087 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.204 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.204    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.736    92.215    alum/temp_out0[4]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.547 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.547    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.097 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.097    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.211 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.211    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.325 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.325    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.439    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.553    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.667    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.781    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.895    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.052 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.050    95.102    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.887 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.685 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.685    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.842 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.066    97.908    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    98.237 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.787 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.787    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.901    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.015 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.015    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.129 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.129    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.243 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.243    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.357 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.357    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.471 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.471    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.585 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.585    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.742 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.941   100.683    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.012 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.012    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.545 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.662 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.779 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.779    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.896 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.896    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.013 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.013    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.130 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.247 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.247    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.364 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.364    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.521 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.891   103.412    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.744 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.744    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.956 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.441   104.397    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.696 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.026   105.722    sm/M_alum_out[0]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.152   105.874 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.792   106.666    sm/D_states_q[4]_i_14_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I3_O)        0.326   106.992 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.612   107.604    sm/D_states_q[1]_i_2_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124   107.728 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.728    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk
    SLICE_X30Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X30Y6          FDRE (Setup_fdre_C_D)        0.081   116.281    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.281    
                         arrival time                        -107.728    
  -------------------------------------------------------------------
                         slack                                  8.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.933%)  route 0.287ns (67.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.565     1.509    sr1/clk
    SLICE_X44Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.287     1.937    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.853    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.933%)  route 0.287ns (67.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.565     1.509    sr1/clk
    SLICE_X44Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.287     1.937    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.853    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.933%)  route 0.287ns (67.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.565     1.509    sr1/clk
    SLICE_X44Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.287     1.937    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.853    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.933%)  route 0.287ns (67.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.565     1.509    sr1/clk
    SLICE_X44Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.287     1.937    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.853    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.550     1.494    forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.692    forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.816     2.006    forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.071     1.565    forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.555     1.499    forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/clk
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.705    forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.823     2.013    forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/clk
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.075     1.574    forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    cond_butt_next_play/sync/clk
    SLICE_X28Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.714    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    cond_butt_next_play/sync/clk
    SLICE_X28Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.075     1.583    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.550     1.494    forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/clk
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.700    forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.816     2.006    forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/clk
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.075     1.569    forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.402%)  route 0.323ns (69.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    sr3/clk
    SLICE_X40Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.323     1.971    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.402%)  route 0.323ns (69.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    sr3/clk
    SLICE_X40Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.323     1.971    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y3    D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y9    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y9    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y11   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y11   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y15   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y13   L_reg/D_registers_q_reg[0][14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.918ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.934ns (19.925%)  route 3.753ns (80.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X32Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          1.721     7.326    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X32Y1          LUT2 (Prop_lut2_I1_O)        0.152     7.478 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.371     8.849    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.326     9.175 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.662     9.837    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X37Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                105.918    

Slack (MET) :             105.918ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.934ns (19.925%)  route 3.753ns (80.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X32Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          1.721     7.326    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X32Y1          LUT2 (Prop_lut2_I1_O)        0.152     7.478 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.371     8.849    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.326     9.175 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.662     9.837    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X37Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                105.918    

Slack (MET) :             105.934ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.934ns (19.986%)  route 3.739ns (80.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X32Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          1.721     7.326    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X32Y1          LUT2 (Prop_lut2_I1_O)        0.152     7.478 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.371     8.849    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.326     9.175 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.648     9.823    fifo_reset_cond/AS[0]
    SLICE_X43Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X43Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.151    
                         clock uncertainty           -0.035   116.116    
    SLICE_X43Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.757    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.757    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                105.934    

Slack (MET) :             105.934ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.934ns (19.986%)  route 3.739ns (80.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk
    SLICE_X32Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          1.721     7.326    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X32Y1          LUT2 (Prop_lut2_I1_O)        0.152     7.478 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.371     8.849    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.326     9.175 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.648     9.823    fifo_reset_cond/AS[0]
    SLICE_X43Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X43Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.151    
                         clock uncertainty           -0.035   116.116    
    SLICE_X43Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.757    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.757    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                105.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.908%)  route 0.798ns (81.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk
    SLICE_X31Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         0.549     2.197    sm/D_states_q[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.242 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.249     2.490    fifo_reset_cond/AS[0]
    SLICE_X43Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X43Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X43Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.678    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.908%)  route 0.798ns (81.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk
    SLICE_X31Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         0.549     2.197    sm/D_states_q[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.242 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.249     2.490    fifo_reset_cond/AS[0]
    SLICE_X43Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X43Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X43Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.678    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.791%)  route 0.804ns (81.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk
    SLICE_X31Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         0.549     2.197    sm/D_states_q[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.242 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.497    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X37Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.791%)  route 0.804ns (81.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk
    SLICE_X31Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         0.549     2.197    sm/D_states_q[4]
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.242 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.497    fifo_reset_cond/AS[0]
    SLICE_X37Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X37Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X37Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.820    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.192ns  (logic 12.145ns (32.654%)  route 25.047ns (67.346%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     5.631 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.458     7.089    L_reg/M_sm_pac[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I1_O)        0.324     7.413 r  L_reg/L_742e81e2_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.025     8.439    L_reg/L_742e81e2_remainder0_carry_i_21_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.332     8.771 f  L_reg/L_742e81e2_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.833     9.603    L_reg/L_742e81e2_remainder0_carry_i_18_n_0
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.148     9.751 f  L_reg/L_742e81e2_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.964    10.716    L_reg/L_742e81e2_remainder0_carry_i_20_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.044 r  L_reg/L_742e81e2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.971    12.015    L_reg/L_742e81e2_remainder0_carry_i_10_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.139 r  L_reg/L_742e81e2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.686 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.656    13.342    L_reg/L_742e81e2_remainder0[2]
    SLICE_X57Y6          LUT4 (Prop_lut4_I1_O)        0.328    13.670 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.437    15.107    L_reg/i__carry_i_13__0_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.326    15.433 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.640    16.073    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.223 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.182    17.405    L_reg/i__carry__1_i_9_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.354    17.759 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.458    18.216    L_reg/i__carry_i_19_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.321    18.537 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.268    19.806    L_reg/i__carry_i_11_n_0
    SLICE_X57Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.138 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.470    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.990 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.990    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.107 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.107    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.430 f  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.397    L_reg/L_742e81e2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.306    22.703 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.968    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.092 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.035    24.126    L_reg/i__carry_i_14_0
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.152    24.278 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.702    24.980    L_reg/i__carry_i_25_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.326    25.306 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.007    26.313    L_reg/i__carry_i_20_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.437 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.842    27.279    L_reg/i__carry_i_13_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.431 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    28.154    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.480 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.013 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.013    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.130 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.130    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.247 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.247    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.466 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.990    30.456    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.295    30.751 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.549    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.673 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    32.510    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.634 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.717    33.351    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.124    33.475 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.030    34.504    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.150    34.654 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.911    38.566    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    42.345 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.345    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.641ns  (logic 11.907ns (32.497%)  route 24.734ns (67.503%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     5.631 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.458     7.089    L_reg/M_sm_pac[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I1_O)        0.324     7.413 r  L_reg/L_742e81e2_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.025     8.439    L_reg/L_742e81e2_remainder0_carry_i_21_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.332     8.771 f  L_reg/L_742e81e2_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.833     9.603    L_reg/L_742e81e2_remainder0_carry_i_18_n_0
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.148     9.751 f  L_reg/L_742e81e2_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.964    10.716    L_reg/L_742e81e2_remainder0_carry_i_20_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.044 r  L_reg/L_742e81e2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.971    12.015    L_reg/L_742e81e2_remainder0_carry_i_10_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.139 r  L_reg/L_742e81e2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.686 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.656    13.342    L_reg/L_742e81e2_remainder0[2]
    SLICE_X57Y6          LUT4 (Prop_lut4_I1_O)        0.328    13.670 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.437    15.107    L_reg/i__carry_i_13__0_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.326    15.433 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.640    16.073    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.223 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.182    17.405    L_reg/i__carry__1_i_9_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.354    17.759 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.458    18.216    L_reg/i__carry_i_19_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.321    18.537 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.268    19.806    L_reg/i__carry_i_11_n_0
    SLICE_X57Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.138 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.470    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.990 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.990    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.107 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.107    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.430 f  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.397    L_reg/L_742e81e2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.306    22.703 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.968    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.092 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.035    24.126    L_reg/i__carry_i_14_0
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.152    24.278 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.702    24.980    L_reg/i__carry_i_25_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.326    25.306 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.007    26.313    L_reg/i__carry_i_20_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.437 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.842    27.279    L_reg/i__carry_i_13_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.431 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    28.154    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.480 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.013 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.013    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.130 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.130    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.247 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.247    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.466 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.990    30.456    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.295    30.751 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.549    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.673 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    32.510    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.634 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.717    33.351    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.124    33.475 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.030    34.504    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    34.628 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.598    38.226    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.794 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.794    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.605ns  (logic 11.912ns (32.543%)  route 24.693ns (67.457%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     5.631 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.458     7.089    L_reg/M_sm_pac[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I1_O)        0.324     7.413 r  L_reg/L_742e81e2_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.025     8.439    L_reg/L_742e81e2_remainder0_carry_i_21_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.332     8.771 f  L_reg/L_742e81e2_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.833     9.603    L_reg/L_742e81e2_remainder0_carry_i_18_n_0
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.148     9.751 f  L_reg/L_742e81e2_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.964    10.716    L_reg/L_742e81e2_remainder0_carry_i_20_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.044 r  L_reg/L_742e81e2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.971    12.015    L_reg/L_742e81e2_remainder0_carry_i_10_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.139 r  L_reg/L_742e81e2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.686 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.656    13.342    L_reg/L_742e81e2_remainder0[2]
    SLICE_X57Y6          LUT4 (Prop_lut4_I1_O)        0.328    13.670 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.437    15.107    L_reg/i__carry_i_13__0_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.326    15.433 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.640    16.073    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.223 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.182    17.405    L_reg/i__carry__1_i_9_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.354    17.759 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.458    18.216    L_reg/i__carry_i_19_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.321    18.537 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.268    19.806    L_reg/i__carry_i_11_n_0
    SLICE_X57Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.138 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.470    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.990 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.990    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.107 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.107    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.430 f  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.397    L_reg/L_742e81e2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.306    22.703 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.968    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.092 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.035    24.126    L_reg/i__carry_i_14_0
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.152    24.278 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.702    24.980    L_reg/i__carry_i_25_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.326    25.306 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.007    26.313    L_reg/i__carry_i_20_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.437 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.842    27.279    L_reg/i__carry_i_13_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.431 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    28.154    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.480 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.013 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.013    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.130 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.130    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.247 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.247    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.466 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.990    30.456    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.295    30.751 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.549    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.673 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.449    32.122    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I2_O)        0.124    32.246 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.815    33.061    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I5_O)        0.124    33.185 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.249    34.434    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    34.558 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.627    38.185    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.759 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.759    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.592ns  (logic 11.936ns (32.617%)  route 24.657ns (67.383%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.673     7.342    L_reg/M_sm_timer[12]
    SLICE_X52Y24         LUT2 (Prop_lut2_I0_O)        0.146     7.488 r  L_reg/L_742e81e2_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.927     8.415    L_reg/L_742e81e2_remainder0_carry_i_23__1_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.328     8.743 f  L_reg/L_742e81e2_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.069     9.812    L_reg/L_742e81e2_remainder0_carry_i_18__1_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.152     9.964 f  L_reg/L_742e81e2_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.633    L_reg/L_742e81e2_remainder0_carry_i_20__1_n_0
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.360    10.993 r  L_reg/L_742e81e2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.653    11.646    L_reg/L_742e81e2_remainder0_carry_i_10__1_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I1_O)        0.326    11.972 r  L_reg/L_742e81e2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.972    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.505    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.724 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.994    13.718    L_reg/L_742e81e2_remainder0_3[4]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.317    14.035 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.834    14.869    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.328    15.197 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.937    16.134    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X51Y26         LUT5 (Prop_lut5_I3_O)        0.152    16.286 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.982    17.269    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.348    17.617 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    18.462    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.356    18.818 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.997    19.815    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.348    20.163 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.629    20.792    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.299 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.299    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.612 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.400    23.012    timerseg_driver/decimal_renderer/O[2]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.306    23.318 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.782    24.100    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y27         LUT2 (Prop_lut2_I0_O)        0.124    24.224 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.284    25.508    L_reg/i__carry_i_13__3_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.660 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.862    26.523    L_reg/i__carry_i_23__3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.849 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    27.658    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y27         LUT3 (Prop_lut3_I1_O)        0.118    27.776 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.832    28.608    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.326    28.934 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.934    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.467 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.467    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.584 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.584    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.701 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.701    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.920 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.827    30.747    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.295    31.042 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.547    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.124    31.671 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.456    32.127    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I2_O)        0.124    32.251 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.950    33.201    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    33.325 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.098    34.423    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.124    34.547 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.642    38.188    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.744 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.744    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.531ns  (logic 12.167ns (33.305%)  route 24.364ns (66.695%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.673     7.342    L_reg/M_sm_timer[12]
    SLICE_X52Y24         LUT2 (Prop_lut2_I0_O)        0.146     7.488 r  L_reg/L_742e81e2_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.927     8.415    L_reg/L_742e81e2_remainder0_carry_i_23__1_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.328     8.743 f  L_reg/L_742e81e2_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.069     9.812    L_reg/L_742e81e2_remainder0_carry_i_18__1_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.152     9.964 f  L_reg/L_742e81e2_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.633    L_reg/L_742e81e2_remainder0_carry_i_20__1_n_0
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.360    10.993 r  L_reg/L_742e81e2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.653    11.646    L_reg/L_742e81e2_remainder0_carry_i_10__1_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I1_O)        0.326    11.972 r  L_reg/L_742e81e2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.972    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.505    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.724 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.994    13.718    L_reg/L_742e81e2_remainder0_3[4]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.317    14.035 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.834    14.869    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.328    15.197 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.937    16.134    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X51Y26         LUT5 (Prop_lut5_I3_O)        0.152    16.286 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.982    17.269    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.348    17.617 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    18.462    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.356    18.818 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.997    19.815    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.348    20.163 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.629    20.792    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.299 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.299    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.612 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.400    23.012    timerseg_driver/decimal_renderer/O[2]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.306    23.318 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.782    24.100    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y27         LUT2 (Prop_lut2_I0_O)        0.124    24.224 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.284    25.508    L_reg/i__carry_i_13__3_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.660 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.862    26.523    L_reg/i__carry_i_23__3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.849 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    27.658    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y27         LUT3 (Prop_lut3_I1_O)        0.118    27.776 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.832    28.608    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.326    28.934 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.934    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.467 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.467    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.584 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.584    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.701 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.701    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.920 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.827    30.747    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.295    31.042 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.547    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.124    31.671 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.456    32.127    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I2_O)        0.124    32.251 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.950    33.201    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    33.325 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.949    34.273    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.148    34.421 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.498    37.920    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.682 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.682    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.404ns  (logic 12.179ns (33.455%)  route 24.225ns (66.545%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.673     7.342    L_reg/M_sm_timer[12]
    SLICE_X52Y24         LUT2 (Prop_lut2_I0_O)        0.146     7.488 r  L_reg/L_742e81e2_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.927     8.415    L_reg/L_742e81e2_remainder0_carry_i_23__1_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.328     8.743 f  L_reg/L_742e81e2_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.069     9.812    L_reg/L_742e81e2_remainder0_carry_i_18__1_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.152     9.964 f  L_reg/L_742e81e2_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.633    L_reg/L_742e81e2_remainder0_carry_i_20__1_n_0
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.360    10.993 r  L_reg/L_742e81e2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.653    11.646    L_reg/L_742e81e2_remainder0_carry_i_10__1_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I1_O)        0.326    11.972 r  L_reg/L_742e81e2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.972    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.505    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.724 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.994    13.718    L_reg/L_742e81e2_remainder0_3[4]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.317    14.035 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.834    14.869    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.328    15.197 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.937    16.134    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X51Y26         LUT5 (Prop_lut5_I3_O)        0.152    16.286 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.982    17.269    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.348    17.617 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    18.462    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.356    18.818 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.997    19.815    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.348    20.163 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.629    20.792    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.299 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.299    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.612 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.400    23.012    timerseg_driver/decimal_renderer/O[2]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.306    23.318 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.782    24.100    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y27         LUT2 (Prop_lut2_I0_O)        0.124    24.224 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.284    25.508    L_reg/i__carry_i_13__3_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.660 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.862    26.523    L_reg/i__carry_i_23__3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.849 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    27.658    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y27         LUT3 (Prop_lut3_I1_O)        0.118    27.776 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.832    28.608    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.326    28.934 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.934    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.467 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.467    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.584 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.584    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.701 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.701    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.920 f  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.827    30.747    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.295    31.042 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.547    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.124    31.671 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.456    32.127    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I2_O)        0.124    32.251 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.950    33.201    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    33.325 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.947    34.271    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.150    34.422 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.361    37.783    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.555 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.555    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.317ns  (logic 11.933ns (32.859%)  route 24.383ns (67.141%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.673     7.342    L_reg/M_sm_timer[12]
    SLICE_X52Y24         LUT2 (Prop_lut2_I0_O)        0.146     7.488 r  L_reg/L_742e81e2_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.927     8.415    L_reg/L_742e81e2_remainder0_carry_i_23__1_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.328     8.743 f  L_reg/L_742e81e2_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.069     9.812    L_reg/L_742e81e2_remainder0_carry_i_18__1_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.152     9.964 f  L_reg/L_742e81e2_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.633    L_reg/L_742e81e2_remainder0_carry_i_20__1_n_0
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.360    10.993 r  L_reg/L_742e81e2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.653    11.646    L_reg/L_742e81e2_remainder0_carry_i_10__1_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I1_O)        0.326    11.972 r  L_reg/L_742e81e2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.972    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.505    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.724 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.994    13.718    L_reg/L_742e81e2_remainder0_3[4]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.317    14.035 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.834    14.869    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.328    15.197 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.937    16.134    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X51Y26         LUT5 (Prop_lut5_I3_O)        0.152    16.286 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.982    17.269    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.348    17.617 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    18.462    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.356    18.818 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.997    19.815    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.348    20.163 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.629    20.792    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.299 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.299    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.612 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.400    23.012    timerseg_driver/decimal_renderer/O[2]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.306    23.318 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.782    24.100    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y27         LUT2 (Prop_lut2_I0_O)        0.124    24.224 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.284    25.508    L_reg/i__carry_i_13__3_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.660 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.862    26.523    L_reg/i__carry_i_23__3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.849 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    27.658    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y27         LUT3 (Prop_lut3_I1_O)        0.118    27.776 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.832    28.608    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.326    28.934 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.934    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.467 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.467    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.584 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.584    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.701 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.701    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.920 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.827    30.747    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.295    31.042 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.547    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.124    31.671 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.456    32.127    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I2_O)        0.124    32.251 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.950    33.201    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    33.325 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.117    34.441    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y29         LUT3 (Prop_lut3_I0_O)        0.124    34.565 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.349    37.915    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.468 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.468    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.283ns  (logic 12.071ns (33.269%)  route 24.212ns (66.731%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     5.631 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.458     7.089    L_reg/M_sm_pac[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I1_O)        0.324     7.413 r  L_reg/L_742e81e2_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.025     8.439    L_reg/L_742e81e2_remainder0_carry_i_21_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.332     8.771 f  L_reg/L_742e81e2_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.833     9.603    L_reg/L_742e81e2_remainder0_carry_i_18_n_0
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.148     9.751 f  L_reg/L_742e81e2_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.964    10.716    L_reg/L_742e81e2_remainder0_carry_i_20_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.044 r  L_reg/L_742e81e2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.971    12.015    L_reg/L_742e81e2_remainder0_carry_i_10_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.139 r  L_reg/L_742e81e2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.686 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.656    13.342    L_reg/L_742e81e2_remainder0[2]
    SLICE_X57Y6          LUT4 (Prop_lut4_I1_O)        0.328    13.670 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.437    15.107    L_reg/i__carry_i_13__0_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.326    15.433 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.640    16.073    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.223 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.182    17.405    L_reg/i__carry__1_i_9_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.354    17.759 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.458    18.216    L_reg/i__carry_i_19_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.321    18.537 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.268    19.806    L_reg/i__carry_i_11_n_0
    SLICE_X57Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.138 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.470    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.990 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.990    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.107 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.107    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.430 f  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.397    L_reg/L_742e81e2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.306    22.703 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.968    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.092 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.035    24.126    L_reg/i__carry_i_14_0
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.152    24.278 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.702    24.980    L_reg/i__carry_i_25_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.326    25.306 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.007    26.313    L_reg/i__carry_i_20_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.437 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.842    27.279    L_reg/i__carry_i_13_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.431 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    28.154    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.480 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.013 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.013    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.130 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.130    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.247 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.247    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.466 f  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.990    30.456    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.295    30.751 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.549    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.673 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    32.510    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.634 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.717    33.351    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.124    33.475 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.998    34.473    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I3_O)        0.119    34.592 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.107    37.699    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    41.436 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.436    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.252ns  (logic 12.071ns (33.299%)  route 24.180ns (66.701%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     5.631 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.458     7.089    L_reg/M_sm_pac[9]
    SLICE_X57Y6          LUT3 (Prop_lut3_I1_O)        0.324     7.413 r  L_reg/L_742e81e2_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.025     8.439    L_reg/L_742e81e2_remainder0_carry_i_21_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.332     8.771 f  L_reg/L_742e81e2_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.833     9.603    L_reg/L_742e81e2_remainder0_carry_i_18_n_0
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.148     9.751 f  L_reg/L_742e81e2_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.964    10.716    L_reg/L_742e81e2_remainder0_carry_i_20_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.044 r  L_reg/L_742e81e2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.971    12.015    L_reg/L_742e81e2_remainder0_carry_i_10_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.139 r  L_reg/L_742e81e2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.686 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.656    13.342    L_reg/L_742e81e2_remainder0[2]
    SLICE_X57Y6          LUT4 (Prop_lut4_I1_O)        0.328    13.670 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.437    15.107    L_reg/i__carry_i_13__0_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.326    15.433 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.640    16.073    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.223 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.182    17.405    L_reg/i__carry__1_i_9_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.354    17.759 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.458    18.216    L_reg/i__carry_i_19_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.321    18.537 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.268    19.806    L_reg/i__carry_i_11_n_0
    SLICE_X57Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.138 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.470    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.990 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.990    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.107 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.107    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.430 f  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.397    L_reg/L_742e81e2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.306    22.703 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.968    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.092 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.035    24.126    L_reg/i__carry_i_14_0
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.152    24.278 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.702    24.980    L_reg/i__carry_i_25_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.326    25.306 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.007    26.313    L_reg/i__carry_i_20_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.437 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.842    27.279    L_reg/i__carry_i_13_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.431 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    28.154    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.480 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.013 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.013    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.130 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.130    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.247 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.247    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.466 r  aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.990    30.456    aseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.295    30.751 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.549    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.673 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    32.510    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.634 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.717    33.351    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.124    33.475 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.994    34.469    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.118    34.587 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.080    37.667    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.738    41.405 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.405    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.216ns  (logic 12.163ns (33.586%)  route 24.053ns (66.414%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.673     7.342    L_reg/M_sm_timer[12]
    SLICE_X52Y24         LUT2 (Prop_lut2_I0_O)        0.146     7.488 r  L_reg/L_742e81e2_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.927     8.415    L_reg/L_742e81e2_remainder0_carry_i_23__1_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.328     8.743 f  L_reg/L_742e81e2_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.069     9.812    L_reg/L_742e81e2_remainder0_carry_i_18__1_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.152     9.964 f  L_reg/L_742e81e2_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.633    L_reg/L_742e81e2_remainder0_carry_i_20__1_n_0
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.360    10.993 r  L_reg/L_742e81e2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.653    11.646    L_reg/L_742e81e2_remainder0_carry_i_10__1_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I1_O)        0.326    11.972 r  L_reg/L_742e81e2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.972    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.505    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.724 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.994    13.718    L_reg/L_742e81e2_remainder0_3[4]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.317    14.035 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.834    14.869    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.328    15.197 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.937    16.134    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X51Y26         LUT5 (Prop_lut5_I3_O)        0.152    16.286 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.982    17.269    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.348    17.617 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    18.462    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.356    18.818 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.997    19.815    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.348    20.163 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.629    20.792    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.299 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.299    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.612 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.400    23.012    timerseg_driver/decimal_renderer/O[2]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.306    23.318 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.782    24.100    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y27         LUT2 (Prop_lut2_I0_O)        0.124    24.224 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.284    25.508    L_reg/i__carry_i_13__3_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I0_O)        0.152    25.660 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.862    26.523    L_reg/i__carry_i_23__3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.326    26.849 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    27.658    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y27         LUT3 (Prop_lut3_I1_O)        0.118    27.776 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.832    28.608    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.326    28.934 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.934    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.467 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.467    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.584 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.584    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.701 r  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.701    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.920 f  timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.827    30.747    timerseg_driver/decimal_renderer/L_742e81e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.295    31.042 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.547    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.124    31.671 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.456    32.127    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I2_O)        0.124    32.251 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.950    33.201    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    33.325 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.098    34.423    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.153    34.576 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.038    37.613    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.368 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.368    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.408ns (61.978%)  route 0.864ns (38.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.566     1.510    display/clk
    SLICE_X55Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.864     2.514    lopt_4
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.781 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.781    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.454ns (64.553%)  route 0.798ns (35.447%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.588     1.532    bseg_driver/ctr/clk
    SLICE_X60Y17         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.322     2.017    bseg_driver/ctr/S[1]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.062 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.539    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.784 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.784    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.456ns (63.745%)  route 0.828ns (36.255%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.588     1.532    bseg_driver/ctr/clk
    SLICE_X60Y17         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.358     2.054    bseg_driver/ctr/S[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.099 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.569    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.816 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.816    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.479ns (63.001%)  route 0.868ns (36.999%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.588     1.532    bseg_driver/ctr/clk
    SLICE_X60Y17         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.696 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.322     2.017    bseg_driver/ctr/S[1]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.046     2.063 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.547     2.610    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.879 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.879    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.492ns (63.531%)  route 0.856ns (36.469%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.588     1.532    bseg_driver/ctr/clk
    SLICE_X60Y17         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.696 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.358     2.054    bseg_driver/ctr/S[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.043     2.097 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.595    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.880 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.880    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.355ns (56.742%)  route 1.033ns (43.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk
    SLICE_X29Y6          FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[0]/Q
                         net (fo=1, routed)           1.033     2.681    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.895 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.895    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.498ns (62.307%)  route 0.906ns (37.693%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.588     1.532    bseg_driver/ctr/clk
    SLICE_X60Y17         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.201     1.897    L_reg/M_ctr_value_0[0]
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.942 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.149     2.091    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.136 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.556     2.692    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         1.244     3.936 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.936    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.373ns (56.675%)  route 1.049ns (43.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.595     1.539    display/clk
    SLICE_X59Y1          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           1.049     2.729    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.961 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.961    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.409ns (57.653%)  route 1.035ns (42.347%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.317     1.996    aseg_driver/ctr/S[1]
    SLICE_X64Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.041 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.759    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.982 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.982    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.373ns (54.695%)  route 1.137ns (45.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.569     1.513    display/clk
    SLICE_X56Y2          FDRE                                         r  display/D_rgb_data_1_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  display/D_rgb_data_1_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.137     2.814    lopt
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.022 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.022    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.643ns (27.552%)  route 4.320ns (72.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.152     4.671    reset_cond/butt_reset_IBUF
    SLICE_X53Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.795 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.168     5.963    reset_cond/M_reset_cond_in
    SLICE_X48Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.448     4.853    reset_cond/clk
    SLICE_X48Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.613ns  (logic 1.643ns (29.268%)  route 3.970ns (70.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.152     4.671    reset_cond/butt_reset_IBUF
    SLICE_X53Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.795 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.818     5.613    reset_cond/M_reset_cond_in
    SLICE_X54Y3          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.452     4.857    reset_cond/clk
    SLICE_X54Y3          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.584ns  (logic 1.643ns (29.422%)  route 3.941ns (70.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.152     4.671    reset_cond/butt_reset_IBUF
    SLICE_X53Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.795 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.789     5.584    reset_cond/M_reset_cond_in
    SLICE_X53Y3          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.452     4.857    reset_cond/clk
    SLICE_X53Y3          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.295ns  (logic 1.643ns (31.029%)  route 3.652ns (68.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.152     4.671    reset_cond/butt_reset_IBUF
    SLICE_X53Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.795 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.500     5.295    reset_cond/M_reset_cond_in
    SLICE_X54Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.451     4.856    reset_cond/clk
    SLICE_X54Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 1.641ns (38.752%)  route 2.594ns (61.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.594     4.112    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.236 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.236    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.448     4.853    cond_butt_next_play/sync/clk
    SLICE_X28Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.970ns  (logic 1.630ns (41.068%)  route 2.339ns (58.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.339     3.846    forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.970 r  forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.970    forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y26         FDRE                                         r  forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.430     4.835    forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/clk
    SLICE_X36Y26         FDRE                                         r  forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.624ns (40.935%)  route 2.344ns (59.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.344     3.844    forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.968 r  forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.968    forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X36Y26         FDRE                                         r  forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.430     4.835    forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/clk
    SLICE_X36Y26         FDRE                                         r  forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 1.640ns (41.684%)  route 2.294ns (58.316%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.294     3.811    forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.935 r  forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.935    forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.428     4.833    forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.837ns  (logic 1.653ns (43.084%)  route 2.184ns (56.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.184     3.713    forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.837    forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.430     4.835    forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/clk
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.658ns (44.361%)  route 2.080ns (55.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.080     3.614    forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.738 r  forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.738    forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.428     4.833    forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/clk
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.347ns (27.676%)  route 0.906ns (72.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.906     1.208    forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.253    forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.816     2.006    forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/clk
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_2140473796[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.327ns (25.810%)  route 0.940ns (74.190%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.940     1.222    forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.267 r  forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.267    forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.823     2.013    forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/clk
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_316773161[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.329ns (24.631%)  route 1.005ns (75.369%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.005     1.289    forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.334 r  forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.334    forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.816     2.006    forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_316773161[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.341ns (25.551%)  route 0.995ns (74.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.995     1.291    forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.336 r  forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.336    forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.817     2.007    forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/clk
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_2140473796[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.313ns (23.133%)  route 1.040ns (76.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.040     1.307    forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.352 r  forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.352    forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X36Y26         FDRE                                         r  forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.817     2.007    forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/clk
    SLICE_X36Y26         FDRE                                         r  forLoop_idx_0_2140473796[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.319ns (23.219%)  route 1.054ns (76.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.054     1.328    forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.373 r  forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.373    forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y26         FDRE                                         r  forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.817     2.007    forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/clk
    SLICE_X36Y26         FDRE                                         r  forLoop_idx_0_2140473796[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.330ns (22.455%)  route 1.139ns (77.545%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.424    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.469 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.469    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    cond_butt_next_play/sync/clk
    SLICE_X28Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.924ns  (logic 0.331ns (17.221%)  route 1.593ns (82.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.406     1.692    reset_cond/butt_reset_IBUF
    SLICE_X53Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.737 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.187     1.924    reset_cond/M_reset_cond_in
    SLICE_X54Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.836     2.026    reset_cond/clk
    SLICE_X54Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.331ns (16.302%)  route 1.701ns (83.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.406     1.692    reset_cond/butt_reset_IBUF
    SLICE_X53Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.737 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.295     2.032    reset_cond/M_reset_cond_in
    SLICE_X53Y3          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.837     2.027    reset_cond/clk
    SLICE_X53Y3          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.056ns  (logic 0.331ns (16.117%)  route 1.724ns (83.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.406     1.692    reset_cond/butt_reset_IBUF
    SLICE_X53Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.737 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.318     2.056    reset_cond/M_reset_cond_in
    SLICE_X54Y3          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.837     2.027    reset_cond/clk
    SLICE_X54Y3          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





