/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [12:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [37:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire [23:0] celloutsig_0_36z;
  wire [19:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire [9:0] celloutsig_0_40z;
  wire [12:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_45z;
  wire [17:0] celloutsig_0_46z;
  wire [11:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_56z;
  wire [13:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire [2:0] celloutsig_0_63z;
  wire [5:0] celloutsig_0_64z;
  wire [3:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [31:0] celloutsig_1_16z;
  wire [14:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 11'h000;
    else _00_ <= celloutsig_0_41z[11:1];
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_1_3z[14:11], celloutsig_1_1z[10:2] };
  assign celloutsig_0_0z = in_data[20] ? in_data[18:14] : in_data[83:79];
  assign celloutsig_0_25z = celloutsig_0_10z[2] ? { in_data[35:33], celloutsig_0_24z } : celloutsig_0_22z[7:1];
  assign celloutsig_0_26z = celloutsig_0_1z[4] ? celloutsig_0_25z[5:0] : celloutsig_0_8z[5:0];
  assign celloutsig_0_27z = celloutsig_0_16z[1] ? celloutsig_0_18z : celloutsig_0_19z[8:3];
  assign celloutsig_0_28z = celloutsig_0_9z[2] ? { celloutsig_0_25z[2:1], celloutsig_0_19z } : { celloutsig_0_1z[8:0], celloutsig_0_13z };
  assign celloutsig_0_30z = celloutsig_0_25z[6] ? celloutsig_0_8z[9:7] : { celloutsig_0_6z[3], celloutsig_0_2z[2:1] };
  assign celloutsig_0_32z = celloutsig_0_14z[1] ? celloutsig_0_25z[6:2] : celloutsig_0_23z[6:2];
  assign celloutsig_0_33z = celloutsig_0_4z[0] ? celloutsig_0_21z[9:3] : celloutsig_0_5z[13:7];
  assign celloutsig_0_35z = celloutsig_0_30z[0] ? celloutsig_0_27z[5:1] : celloutsig_0_20z[26:22];
  assign celloutsig_0_36z = celloutsig_0_1z[9] ? { celloutsig_0_18z[5:2], celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_2z } : in_data[69:46];
  assign celloutsig_0_38z = celloutsig_0_21z[9] ? { celloutsig_0_16z[7:1], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_14z } : { celloutsig_0_36z[17:1], celloutsig_0_11z };
  assign celloutsig_0_39z = celloutsig_0_35z[1] ? { celloutsig_0_23z[1], celloutsig_0_11z } : celloutsig_0_8z[5:2];
  assign celloutsig_0_40z = celloutsig_0_12z[4] ? { celloutsig_0_19z[9:6], celloutsig_0_7z } : celloutsig_0_36z[16:7];
  assign celloutsig_0_41z = celloutsig_0_17z[2] ? { celloutsig_0_23z[5], celloutsig_0_14z, celloutsig_0_17z[7:3], 1'h1, celloutsig_0_17z[1:0] } : celloutsig_0_1z[12:0];
  assign celloutsig_0_4z = in_data[82] ? celloutsig_0_1z[12:1] : celloutsig_0_1z[11:0];
  assign celloutsig_0_45z = celloutsig_0_40z[6] ? celloutsig_0_17z[4:1] : celloutsig_0_38z[9:6];
  assign celloutsig_0_46z = celloutsig_0_13z[2] ? celloutsig_0_20z[21:4] : { celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_1z[11] ? { celloutsig_0_1z[13:12], 1'h1, celloutsig_0_1z[10:0] } : { celloutsig_0_4z[11:1], celloutsig_0_2z };
  assign celloutsig_0_55z = celloutsig_0_46z[13] ? celloutsig_0_32z[4:2] : celloutsig_0_10z[2:0];
  assign celloutsig_0_56z = _00_[8] ? { celloutsig_0_6z[3], celloutsig_0_2z } : celloutsig_0_41z[11:8];
  assign celloutsig_0_60z = celloutsig_0_56z[2] ? celloutsig_0_0z : { celloutsig_0_45z[3:2], celloutsig_0_55z };
  assign celloutsig_0_6z[3] = celloutsig_0_4z[8] ? celloutsig_0_0z[0] : celloutsig_0_2z[2];
  assign celloutsig_0_63z = celloutsig_0_39z[3] ? celloutsig_0_15z[5:3] : celloutsig_0_2z;
  assign celloutsig_0_64z = celloutsig_0_46z[2] ? celloutsig_0_8z[6:1] : { celloutsig_0_15z[2], celloutsig_0_60z };
  assign celloutsig_1_0z = in_data[155] ? in_data[118:115] : in_data[117:114];
  assign celloutsig_1_1z = celloutsig_1_0z[3] ? in_data[126:116] : in_data[159:149];
  assign celloutsig_1_2z = celloutsig_1_0z[2] ? in_data[125:101] : { celloutsig_1_1z[8:3], celloutsig_1_0z[3], 1'h0, celloutsig_1_0z[1:0], celloutsig_1_0z[3], 1'h0, celloutsig_1_0z[1:0], celloutsig_1_1z };
  assign celloutsig_1_3z[14:11] = celloutsig_1_2z[15] ? celloutsig_1_1z[8:5] : celloutsig_1_1z[10:7];
  assign celloutsig_1_4z = celloutsig_1_1z[1] ? celloutsig_1_2z[20:14] : { celloutsig_1_3z[14:12], celloutsig_1_0z };
  assign celloutsig_1_6z[12:4] = celloutsig_1_4z[3] ? { celloutsig_1_3z[13:11], celloutsig_1_1z[10:5] } : celloutsig_1_2z[14:6];
  assign celloutsig_0_7z = celloutsig_0_2z[1] ? { celloutsig_0_1z[2:0], celloutsig_0_2z[2], 1'h1, celloutsig_0_2z[0] } : celloutsig_0_4z[10:5];
  assign celloutsig_1_7z = celloutsig_1_4z[3] ? { in_data[186:177], celloutsig_1_0z } : { celloutsig_1_3z[14:11], celloutsig_1_1z[10:1] };
  assign celloutsig_1_8z = celloutsig_1_7z[0] ? in_data[183:172] : { celloutsig_1_3z[14:11], celloutsig_1_1z[10:3] };
  assign celloutsig_1_16z = celloutsig_1_1z[9] ? { celloutsig_1_1z[7:3], _01_, celloutsig_1_7z } : { celloutsig_1_3z[12:11], celloutsig_1_0z, celloutsig_1_6z[12:8], 1'h0, celloutsig_1_6z[6:4], celloutsig_1_0z, _01_ };
  assign celloutsig_0_8z = celloutsig_0_0z[3] ? { celloutsig_0_5z[13:9], celloutsig_0_0z[4], 1'h1, celloutsig_0_0z[2:0] } : celloutsig_0_1z[11:2];
  assign celloutsig_1_18z = celloutsig_1_6z[7] ? celloutsig_1_2z[14:0] : celloutsig_1_16z[26:12];
  assign celloutsig_1_19z = celloutsig_1_6z[5] ? celloutsig_1_1z[10:6] : celloutsig_1_8z[6:2];
  assign celloutsig_0_9z = celloutsig_0_2z[1] ? celloutsig_0_4z[11:2] : in_data[43:34];
  assign celloutsig_0_10z = celloutsig_0_1z[12] ? celloutsig_0_4z[10:6] : celloutsig_0_7z[4:0];
  assign celloutsig_0_11z = celloutsig_0_8z[0] ? { celloutsig_0_8z[2:1], 1'h1 } : { celloutsig_0_6z[3], celloutsig_0_2z[2:1] };
  assign celloutsig_0_12z = celloutsig_0_1z[5] ? celloutsig_0_10z : celloutsig_0_0z;
  assign celloutsig_0_1z = celloutsig_0_0z[0] ? in_data[65:52] : { in_data[94:91], celloutsig_0_0z[4:1], 1'h0, celloutsig_0_0z[4:1], 1'h0 };
  assign celloutsig_0_13z = celloutsig_0_4z[8] ? in_data[34:32] : celloutsig_0_7z[2:0];
  assign celloutsig_0_14z = celloutsig_0_2z[1] ? celloutsig_0_12z[3:0] : celloutsig_0_1z[10:7];
  assign celloutsig_0_15z = celloutsig_0_0z[4] ? celloutsig_0_1z[11:5] : celloutsig_0_8z[8:2];
  assign celloutsig_0_16z = celloutsig_0_10z[2] ? { celloutsig_0_12z[4:2], celloutsig_0_0z } : celloutsig_0_1z[10:3];
  assign celloutsig_0_17z = in_data[66] ? celloutsig_0_1z[9:2] : { celloutsig_0_7z[4:3], celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_4z[9] ? celloutsig_0_17z[7:2] : celloutsig_0_8z[7:2];
  assign celloutsig_0_19z = celloutsig_0_5z[6] ? { in_data[46:45], celloutsig_0_17z } : { in_data[63:57], celloutsig_0_2z };
  assign celloutsig_0_20z = celloutsig_0_7z[0] ? in_data[94:57] : { in_data[30:3], celloutsig_0_19z };
  assign celloutsig_0_21z = celloutsig_0_1z[9] ? celloutsig_0_19z : { celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_22z = celloutsig_0_7z[2] ? celloutsig_0_8z : celloutsig_0_19z;
  assign celloutsig_0_2z = in_data[60] ? in_data[17:15] : in_data[94:92];
  assign celloutsig_0_23z = celloutsig_0_12z[1] ? celloutsig_0_19z[7:1] : celloutsig_0_4z[9:3];
  assign celloutsig_0_24z = celloutsig_0_13z[2] ? celloutsig_0_8z[8:5] : celloutsig_0_17z[6:3];
  assign celloutsig_0_6z[2:0] = celloutsig_0_2z;
  assign celloutsig_1_3z[10:0] = celloutsig_1_1z;
  assign celloutsig_1_6z[3:0] = celloutsig_1_0z;
  assign { out_data[142:128], out_data[100:96], out_data[34:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
