

================================================================
== Vitis HLS Report for 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'
================================================================
* Date:           Thu Oct  2 22:22:51 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589830|   589830|  2.359 ms|  2.359 ms|  589829|  589829|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_53_2_VITIS_LOOP_62_4  |   589828|   589828|        21|         16|          1|  36864|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      561|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      2|        1|        1|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|     1169|     -|
|Register             |        -|      -|     1283|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      2|     1284|     1731|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------------+---------+----+---+----+-----+
    |                       Instance                      |                     Module                     | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------------------------+------------------------------------------------+---------+----+---+----+-----+
    |fadd_32ns_32ns_32_1_primitive_dsp_1_U154             |fadd_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|  0|   0|    0|
    |fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155  |fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1  |        0|   1|  1|   1|    0|
    +-----------------------------------------------------+------------------------------------------------+---------+----+---+----+-----+
    |Total                                                |                                                |        0|   2|  1|   1|    0|
    +-----------------------------------------------------+------------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_513_p2                      |         +|   0|  0|  16|          16|           1|
    |add_ln62_fu_636_p2                      |         +|   0|  0|  10|          10|           5|
    |ap_block_pp0_stage0_11001               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001_grp1          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001               |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0       |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage4_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1464                       |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_519_p2                     |      icmp|   0|  0|   7|          16|          16|
    |icmp_ln62_1_fu_642_p2                   |      icmp|   0|  0|   6|          10|          10|
    |icmp_ln62_fu_528_p2                     |      icmp|   0|  0|   6|          10|          10|
    |ap_block_pp0_stage4_11001               |        or|   0|  0|   2|           1|           1|
    |select_ln53_10_fu_836_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_11_fu_806_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_12_fu_776_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_13_fu_742_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_14_fu_712_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_15_fu_687_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_16_fu_661_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_1_fu_1106_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_2_fu_1076_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_3_fu_1046_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_4_fu_1016_p3                |    select|   0|  0|  29|           1|          32|
    |select_ln53_5_fu_986_p3                 |    select|   0|  0|  29|           1|          32|
    |select_ln53_6_fu_956_p3                 |    select|   0|  0|  29|           1|          32|
    |select_ln53_7_fu_926_p3                 |    select|   0|  0|  29|           1|          32|
    |select_ln53_8_fu_896_p3                 |    select|   0|  0|  29|           1|          32|
    |select_ln53_9_fu_866_p3                 |    select|   0|  0|  29|           1|          32|
    |select_ln53_fu_534_p3                   |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                           |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0| 561|         100|         586|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |   11|         17|    1|         17|
    |ap_done_int                           |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |    1|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   16|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load  |   16|          2|   16|         32|
    |empty_341_fu_98                       |   32|          2|   32|         64|
    |empty_342_fu_102                      |   32|          2|   32|         64|
    |empty_343_fu_106                      |   32|          2|   32|         64|
    |empty_344_fu_110                      |   32|          2|   32|         64|
    |empty_345_fu_114                      |   32|          2|   32|         64|
    |empty_346_fu_118                      |   32|          2|   32|         64|
    |empty_347_fu_122                      |   32|          2|   32|         64|
    |empty_348_fu_126                      |   32|          2|   32|         64|
    |empty_349_fu_130                      |   32|          2|   32|         64|
    |empty_350_fu_134                      |   32|          2|   32|         64|
    |empty_351_fu_138                      |   32|          2|   32|         64|
    |empty_352_fu_142                      |   32|          2|   32|         64|
    |empty_353_fu_146                      |   32|          2|   32|         64|
    |empty_354_fu_150                      |   32|          2|   32|         64|
    |empty_355_fu_154                      |   32|          2|   32|         64|
    |empty_fu_94                           |   32|          2|   32|         64|
    |grp_fu_387_p0                         |   32|          3|   32|         96|
    |grp_fu_387_p1                         |   32|          3|   32|         96|
    |grp_fu_392_p1                         |  160|         16|   32|        512|
    |grp_fu_392_p2                         |  160|         16|   32|        512|
    |grp_fu_392_p3                         |  160|         16|   32|        512|
    |grp_fu_392_p4                         |   32|          2|   32|         64|
    |i_fu_158                              |   16|          2|   10|         20|
    |indvar_flatten_fu_162                 |   16|          2|   16|         32|
    |mat_stream_blk_n                      |    1|          2|    1|          2|
    |res_stream_blk_n                      |    1|          2|    1|          2|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 1169|        125|  763|       2949|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  16|   0|   16|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage10_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage11_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage12_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage13_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage14_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage15_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp1_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage6_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage7_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage8_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage9_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |bitcast_ln79_reg_1639                       |  32|   0|   32|          0|
    |empty_341_fu_98                             |  32|   0|   32|          0|
    |empty_342_fu_102                            |  32|   0|   32|          0|
    |empty_343_fu_106                            |  32|   0|   32|          0|
    |empty_344_fu_110                            |  32|   0|   32|          0|
    |empty_345_fu_114                            |  32|   0|   32|          0|
    |empty_346_fu_118                            |  32|   0|   32|          0|
    |empty_347_fu_122                            |  32|   0|   32|          0|
    |empty_348_fu_126                            |  32|   0|   32|          0|
    |empty_349_fu_130                            |  32|   0|   32|          0|
    |empty_350_fu_134                            |  32|   0|   32|          0|
    |empty_351_fu_138                            |  32|   0|   32|          0|
    |empty_352_fu_142                            |  32|   0|   32|          0|
    |empty_353_fu_146                            |  32|   0|   32|          0|
    |empty_354_fu_150                            |  32|   0|   32|          0|
    |empty_355_fu_154                            |  32|   0|   32|          0|
    |empty_fu_94                                 |  32|   0|   32|          0|
    |grp_fu_392_ce                               |   1|   0|    1|          0|
    |grp_fu_392_p1                               |  32|   0|   32|          0|
    |grp_fu_392_p2                               |  32|   0|   32|          0|
    |grp_fu_392_p3                               |  32|   0|   32|          0|
    |i_fu_158                                    |  10|   0|   10|          0|
    |icmp_ln53_reg_1276                          |   1|   0|    1|          0|
    |icmp_ln62_1_reg_1380                        |   1|   0|    1|          0|
    |icmp_ln62_1_reg_1380_pp0_iter1_reg          |   1|   0|    1|          0|
    |icmp_ln62_reg_1280                          |   1|   0|    1|          0|
    |indvar_flatten_fu_162                       |  16|   0|   16|          0|
    |pre_grp_fu_392_p4_reg                       |  32|   0|   32|          0|
    |reg_401                                     |  32|   0|   32|          0|
    |reg_407                                     |  32|   0|   32|          0|
    |vec_local_10_load_reg_1453                  |  32|   0|   32|          0|
    |vec_local_11_load_reg_1459                  |  32|   0|   32|          0|
    |vec_local_12_load_reg_1465                  |  32|   0|   32|          0|
    |vec_local_13_load_reg_1471                  |  32|   0|   32|          0|
    |vec_local_14_load_reg_1477                  |  32|   0|   32|          0|
    |vec_local_15_load_reg_1483                  |  32|   0|   32|          0|
    |vec_local_1_load_reg_1399                   |  32|   0|   32|          0|
    |vec_local_2_load_reg_1405                   |  32|   0|   32|          0|
    |vec_local_3_load_reg_1411                   |  32|   0|   32|          0|
    |vec_local_4_load_reg_1417                   |  32|   0|   32|          0|
    |vec_local_5_load_reg_1423                   |  32|   0|   32|          0|
    |vec_local_6_load_reg_1429                   |  32|   0|   32|          0|
    |vec_local_7_load_reg_1435                   |  32|   0|   32|          0|
    |vec_local_8_load_reg_1441                   |  32|   0|   32|          0|
    |vec_local_9_load_reg_1447                   |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1283|   0| 1283|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4|  return value|
|mat_stream_dout            |   in|   32|     ap_fifo|                                                  mat_stream|       pointer|
|mat_stream_empty_n         |   in|    1|     ap_fifo|                                                  mat_stream|       pointer|
|mat_stream_read            |  out|    1|     ap_fifo|                                                  mat_stream|       pointer|
|mat_stream_num_data_valid  |   in|    9|     ap_fifo|                                                  mat_stream|       pointer|
|mat_stream_fifo_cap        |   in|    9|     ap_fifo|                                                  mat_stream|       pointer|
|res_stream_din             |  out|   32|     ap_fifo|                                                  res_stream|       pointer|
|res_stream_full_n          |   in|    1|     ap_fifo|                                                  res_stream|       pointer|
|res_stream_write           |  out|    1|     ap_fifo|                                                  res_stream|       pointer|
|res_stream_num_data_valid  |   in|   32|     ap_fifo|                                                  res_stream|       pointer|
|res_stream_fifo_cap        |   in|   32|     ap_fifo|                                                  res_stream|       pointer|
|vec_local_address0         |  out|    8|   ap_memory|                                                   vec_local|         array|
|vec_local_ce0              |  out|    1|   ap_memory|                                                   vec_local|         array|
|vec_local_q0               |   in|   32|   ap_memory|                                                   vec_local|         array|
|vec_local_1_address0       |  out|    8|   ap_memory|                                                 vec_local_1|         array|
|vec_local_1_ce0            |  out|    1|   ap_memory|                                                 vec_local_1|         array|
|vec_local_1_q0             |   in|   32|   ap_memory|                                                 vec_local_1|         array|
|vec_local_2_address0       |  out|    8|   ap_memory|                                                 vec_local_2|         array|
|vec_local_2_ce0            |  out|    1|   ap_memory|                                                 vec_local_2|         array|
|vec_local_2_q0             |   in|   32|   ap_memory|                                                 vec_local_2|         array|
|vec_local_3_address0       |  out|    8|   ap_memory|                                                 vec_local_3|         array|
|vec_local_3_ce0            |  out|    1|   ap_memory|                                                 vec_local_3|         array|
|vec_local_3_q0             |   in|   32|   ap_memory|                                                 vec_local_3|         array|
|vec_local_4_address0       |  out|    8|   ap_memory|                                                 vec_local_4|         array|
|vec_local_4_ce0            |  out|    1|   ap_memory|                                                 vec_local_4|         array|
|vec_local_4_q0             |   in|   32|   ap_memory|                                                 vec_local_4|         array|
|vec_local_5_address0       |  out|    8|   ap_memory|                                                 vec_local_5|         array|
|vec_local_5_ce0            |  out|    1|   ap_memory|                                                 vec_local_5|         array|
|vec_local_5_q0             |   in|   32|   ap_memory|                                                 vec_local_5|         array|
|vec_local_6_address0       |  out|    8|   ap_memory|                                                 vec_local_6|         array|
|vec_local_6_ce0            |  out|    1|   ap_memory|                                                 vec_local_6|         array|
|vec_local_6_q0             |   in|   32|   ap_memory|                                                 vec_local_6|         array|
|vec_local_7_address0       |  out|    8|   ap_memory|                                                 vec_local_7|         array|
|vec_local_7_ce0            |  out|    1|   ap_memory|                                                 vec_local_7|         array|
|vec_local_7_q0             |   in|   32|   ap_memory|                                                 vec_local_7|         array|
|vec_local_8_address0       |  out|    8|   ap_memory|                                                 vec_local_8|         array|
|vec_local_8_ce0            |  out|    1|   ap_memory|                                                 vec_local_8|         array|
|vec_local_8_q0             |   in|   32|   ap_memory|                                                 vec_local_8|         array|
|vec_local_9_address0       |  out|    8|   ap_memory|                                                 vec_local_9|         array|
|vec_local_9_ce0            |  out|    1|   ap_memory|                                                 vec_local_9|         array|
|vec_local_9_q0             |   in|   32|   ap_memory|                                                 vec_local_9|         array|
|vec_local_10_address0      |  out|    8|   ap_memory|                                                vec_local_10|         array|
|vec_local_10_ce0           |  out|    1|   ap_memory|                                                vec_local_10|         array|
|vec_local_10_q0            |   in|   32|   ap_memory|                                                vec_local_10|         array|
|vec_local_11_address0      |  out|    8|   ap_memory|                                                vec_local_11|         array|
|vec_local_11_ce0           |  out|    1|   ap_memory|                                                vec_local_11|         array|
|vec_local_11_q0            |   in|   32|   ap_memory|                                                vec_local_11|         array|
|vec_local_12_address0      |  out|    8|   ap_memory|                                                vec_local_12|         array|
|vec_local_12_ce0           |  out|    1|   ap_memory|                                                vec_local_12|         array|
|vec_local_12_q0            |   in|   32|   ap_memory|                                                vec_local_12|         array|
|vec_local_13_address0      |  out|    8|   ap_memory|                                                vec_local_13|         array|
|vec_local_13_ce0           |  out|    1|   ap_memory|                                                vec_local_13|         array|
|vec_local_13_q0            |   in|   32|   ap_memory|                                                vec_local_13|         array|
|vec_local_14_address0      |  out|    8|   ap_memory|                                                vec_local_14|         array|
|vec_local_14_ce0           |  out|    1|   ap_memory|                                                vec_local_14|         array|
|vec_local_14_q0            |   in|   32|   ap_memory|                                                vec_local_14|         array|
|vec_local_15_address0      |  out|    8|   ap_memory|                                                vec_local_15|         array|
|vec_local_15_ce0           |  out|    1|   ap_memory|                                                vec_local_15|         array|
|vec_local_15_q0            |   in|   32|   ap_memory|                                                vec_local_15|         array|
+---------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

