{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544615880503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544615880550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 20:58:00 2018 " "Processing started: Wed Dec 12 20:58:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544615880550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544615880550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_map --read_settings_files=on --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544615880550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544615881503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544615881503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automaticrestaurant.bdf 1 1 " "Found 1 design units, including 1 entities, in source file automaticrestaurant.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AutomaticRestaurant " "Found entity 1: AutomaticRestaurant" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544615891956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544615891956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AutomaticRestaurant " "Elaborating entity \"AutomaticRestaurant\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544615892003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pseudo_rand_num_generator.bdf 1 1 " "Using design file pseudo_rand_num_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pseudo_rand_num_generator " "Found entity 1: Pseudo_rand_num_generator" {  } { { "pseudo_rand_num_generator.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/pseudo_rand_num_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544615892034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544615892034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pseudo_rand_num_generator Pseudo_rand_num_generator:inst " "Elaborating entity \"Pseudo_rand_num_generator\" for hierarchy \"Pseudo_rand_num_generator:inst\"" {  } { { "AutomaticRestaurant.bdf" "inst" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { { -24 304 512 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544615892034 ""}
{ "Warning" "WSGN_SEARCH_FILE" "id7_segement_decoder.bdf 1 1 " "Using design file id7_segement_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 id7_segement_decoder " "Found entity 1: id7_segement_decoder" {  } { { "id7_segement_decoder.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/id7_segement_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544615892050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544615892050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id7_segement_decoder id7_segement_decoder:id2SegDecoder " "Elaborating entity \"id7_segement_decoder\" for hierarchy \"id7_segement_decoder:id2SegDecoder\"" {  } { { "AutomaticRestaurant.bdf" "id2SegDecoder" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { { 320 1040 1136 608 "id2SegDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544615892050 ""}
{ "Warning" "WSGN_SEARCH_FILE" "order_register.bdf 1 1 " "Using design file order_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 order_register " "Found entity 1: order_register" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/order_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544615892068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544615892068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "order_register order_register:Order_Register " "Elaborating entity \"order_register\" for hierarchy \"order_register:Order_Register\"" {  } { { "AutomaticRestaurant.bdf" "Order_Register" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { { 256 688 936 512 "Order_Register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544615892068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opener_remote_control.bdf 1 1 " "Using design file opener_remote_control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 opener_remote_control " "Found entity 1: opener_remote_control" {  } { { "opener_remote_control.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/opener_remote_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544615892099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544615892099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opener_remote_control opener_remote_control:Opener_RemoteControl " "Elaborating entity \"opener_remote_control\" for hierarchy \"opener_remote_control:Opener_RemoteControl\"" {  } { { "AutomaticRestaurant.bdf" "Opener_RemoteControl" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { { 272 304 616 560 "Opener_RemoteControl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544615892114 ""}
{ "Warning" "WSGN_SEARCH_FILE" "table2segdecoder.bdf 1 1 " "Using design file table2segdecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 table2segDecoder " "Found entity 1: table2segDecoder" {  } { { "table2segdecoder.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/table2segdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544615892114 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544615892114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "table2segDecoder table2segDecoder:table2SegDecoder " "Elaborating entity \"table2segDecoder\" for hierarchy \"table2segDecoder:table2SegDecoder\"" {  } { { "AutomaticRestaurant.bdf" "table2SegDecoder" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { { 616 1040 1160 904 "table2SegDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544615892130 ""}
{ "Warning" "WSGN_SEARCH_FILE" "remain_table.bdf 1 1 " "Using design file remain_table.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 remain_table " "Found entity 1: remain_table" {  } { { "remain_table.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/remain_table.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544615892130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544615892130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remain_table remain_table:Remain_Table " "Elaborating entity \"remain_table\" for hierarchy \"remain_table:Remain_Table\"" {  } { { "AutomaticRestaurant.bdf" "Remain_Table" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { { 112 304 528 240 "Remain_Table" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544615892146 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display1g VCC " "Pin \"Display1g\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { { 440 1176 1352 456 "Display1g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544615892957 "|AutomaticRestaurant|Display1g"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2b VCC " "Pin \"Display2b\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { { 656 1176 1352 672 "Display2b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544615892957 "|AutomaticRestaurant|Display2b"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2c VCC " "Pin \"Display2c\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { { 672 1176 1352 688 "Display2c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544615892957 "|AutomaticRestaurant|Display2c"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2g GND " "Pin \"Display2g\" is stuck at GND" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/LogicCircuit_DemoVer1/Merge/AutomaticRestaurant.bdf" { { 736 1176 1352 752 "Display2g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544615892957 "|AutomaticRestaurant|Display2g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544615892957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544615893086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544615893975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544615893975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544615894506 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544615894506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544615894506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544615894506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544615894522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 20:58:14 2018 " "Processing ended: Wed Dec 12 20:58:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544615894522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544615894522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544615894522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544615894522 ""}
