-- VHDL for IBM SMS ALD page 13.66.07.1
-- Title: F CH TAPE CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/9/2020 1:41:48 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_66_07_1_F_CH_TAPE_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_PROGRAM_RESET_2:	 in STD_LOGIC;
		MS_F_CH_BUSY_BUS:	 in STD_LOGIC;
		MS_E_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_F_CH_SELECT_TAPE:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK:	 in STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		MC_SELECT_AT_LOAD_POINT_STAR_F_CH:	 in STD_LOGIC;
		PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_F_CH_BUSY:	 in STD_LOGIC;
		MS_F_CH_NOT_READY:	 in STD_LOGIC;
		MS_Q_OR_V_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_F_CH_TAPE_CALL:	 out STD_LOGIC;
		MS_F_CH_TAPE_CALL:	 out STD_LOGIC);
end ALD_13_66_07_1_F_CH_TAPE_CONTROLS;

architecture behavioral of ALD_13_66_07_1_F_CH_TAPE_CONTROLS is 

	signal OUT_1C_D: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_3D_D_Latch: STD_LOGIC;
	signal OUT_2D_K: STD_LOGIC;
	signal OUT_2D_K_Latch: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_3H_E: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;

begin

	OUT_1C_D <= NOT OUT_3D_D;
	OUT_3D_D_Latch <= NOT(MS_PROGRAM_RESET_2 AND MS_F_CH_BUSY_BUS AND OUT_2D_K );
	OUT_2D_K_Latch <= NOT(OUT_3D_D AND OUT_DOT_3E );
	OUT_1D_C <= NOT OUT_2D_K;
	OUT_3E_E <= NOT(MS_E_SYMBOL_OP_MODIFIER AND PS_F_CH_SELECT_TAPE AND PS_LOGIC_GATE_F_1 );
	OUT_3F_C <= NOT(PS_LAST_INSN_RO_CYCLE AND PS_LOZENGE_OR_ASTERISK AND OUT_4G_D );
	OUT_5G_C <= NOT(MC_SELECT_AT_LOAD_POINT_STAR_F_CH );
	OUT_4G_D <= NOT(OUT_5G_C AND PS_UNIT_CTRL_OP_CODE AND PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER );
	OUT_3H_E <= NOT(MS_F_CH_BUSY AND MS_F_CH_NOT_READY AND MS_Q_OR_V_SYMBOL_OP_MODIFIER );
	OUT_DOT_3E <= OUT_3E_E OR OUT_3F_C OR OUT_3H_E;

	PS_F_CH_TAPE_CALL <= OUT_1C_D;
	MS_F_CH_TAPE_CALL <= OUT_1D_C;

	Latch_3D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3D_D_Latch,
		Q => OUT_3D_D,
		QBar => OPEN );

	Latch_2D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2D_K_Latch,
		Q => OUT_2D_K,
		QBar => OPEN );


end;
