<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › include › asm › msr-index.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>msr-index.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_X86_MSR_INDEX_H</span>
<span class="cp">#define _ASM_X86_MSR_INDEX_H</span>

<span class="cm">/* CPU model specific register (MSR) numbers */</span>

<span class="cm">/* x86-64 specific MSRs */</span>
<span class="cp">#define MSR_EFER		0xc0000080 </span><span class="cm">/* extended feature register */</span><span class="cp"></span>
<span class="cp">#define MSR_STAR		0xc0000081 </span><span class="cm">/* legacy mode SYSCALL target */</span><span class="cp"></span>
<span class="cp">#define MSR_LSTAR		0xc0000082 </span><span class="cm">/* long mode SYSCALL target */</span><span class="cp"></span>
<span class="cp">#define MSR_CSTAR		0xc0000083 </span><span class="cm">/* compat mode SYSCALL target */</span><span class="cp"></span>
<span class="cp">#define MSR_SYSCALL_MASK	0xc0000084 </span><span class="cm">/* EFLAGS mask for syscall */</span><span class="cp"></span>
<span class="cp">#define MSR_FS_BASE		0xc0000100 </span><span class="cm">/* 64bit FS base */</span><span class="cp"></span>
<span class="cp">#define MSR_GS_BASE		0xc0000101 </span><span class="cm">/* 64bit GS base */</span><span class="cp"></span>
<span class="cp">#define MSR_KERNEL_GS_BASE	0xc0000102 </span><span class="cm">/* SwapGS GS shadow */</span><span class="cp"></span>
<span class="cp">#define MSR_TSC_AUX		0xc0000103 </span><span class="cm">/* Auxiliary TSC */</span><span class="cp"></span>

<span class="cm">/* EFER bits: */</span>
<span class="cp">#define _EFER_SCE		0  </span><span class="cm">/* SYSCALL/SYSRET */</span><span class="cp"></span>
<span class="cp">#define _EFER_LME		8  </span><span class="cm">/* Long mode enable */</span><span class="cp"></span>
<span class="cp">#define _EFER_LMA		10 </span><span class="cm">/* Long mode active (read-only) */</span><span class="cp"></span>
<span class="cp">#define _EFER_NX		11 </span><span class="cm">/* No execute enable */</span><span class="cp"></span>
<span class="cp">#define _EFER_SVME		12 </span><span class="cm">/* Enable virtualization */</span><span class="cp"></span>
<span class="cp">#define _EFER_LMSLE		13 </span><span class="cm">/* Long Mode Segment Limit Enable */</span><span class="cp"></span>
<span class="cp">#define _EFER_FFXSR		14 </span><span class="cm">/* Enable Fast FXSAVE/FXRSTOR */</span><span class="cp"></span>

<span class="cp">#define EFER_SCE		(1&lt;&lt;_EFER_SCE)</span>
<span class="cp">#define EFER_LME		(1&lt;&lt;_EFER_LME)</span>
<span class="cp">#define EFER_LMA		(1&lt;&lt;_EFER_LMA)</span>
<span class="cp">#define EFER_NX			(1&lt;&lt;_EFER_NX)</span>
<span class="cp">#define EFER_SVME		(1&lt;&lt;_EFER_SVME)</span>
<span class="cp">#define EFER_LMSLE		(1&lt;&lt;_EFER_LMSLE)</span>
<span class="cp">#define EFER_FFXSR		(1&lt;&lt;_EFER_FFXSR)</span>

<span class="cm">/* Intel MSRs. Some also available on other CPUs */</span>
<span class="cp">#define MSR_IA32_PERFCTR0		0x000000c1</span>
<span class="cp">#define MSR_IA32_PERFCTR1		0x000000c2</span>
<span class="cp">#define MSR_FSB_FREQ			0x000000cd</span>

<span class="cp">#define MSR_NHM_SNB_PKG_CST_CFG_CTL	0x000000e2</span>
<span class="cp">#define NHM_C3_AUTO_DEMOTE		(1UL &lt;&lt; 25)</span>
<span class="cp">#define NHM_C1_AUTO_DEMOTE		(1UL &lt;&lt; 26)</span>
<span class="cp">#define ATM_LNC_C6_AUTO_DEMOTE		(1UL &lt;&lt; 25)</span>

<span class="cp">#define MSR_MTRRcap			0x000000fe</span>
<span class="cp">#define MSR_IA32_BBL_CR_CTL		0x00000119</span>
<span class="cp">#define MSR_IA32_BBL_CR_CTL3		0x0000011e</span>

<span class="cp">#define MSR_IA32_SYSENTER_CS		0x00000174</span>
<span class="cp">#define MSR_IA32_SYSENTER_ESP		0x00000175</span>
<span class="cp">#define MSR_IA32_SYSENTER_EIP		0x00000176</span>

<span class="cp">#define MSR_IA32_MCG_CAP		0x00000179</span>
<span class="cp">#define MSR_IA32_MCG_STATUS		0x0000017a</span>
<span class="cp">#define MSR_IA32_MCG_CTL		0x0000017b</span>

<span class="cp">#define MSR_OFFCORE_RSP_0		0x000001a6</span>
<span class="cp">#define MSR_OFFCORE_RSP_1		0x000001a7</span>

<span class="cp">#define MSR_LBR_SELECT			0x000001c8</span>
<span class="cp">#define MSR_LBR_TOS			0x000001c9</span>
<span class="cp">#define MSR_LBR_NHM_FROM		0x00000680</span>
<span class="cp">#define MSR_LBR_NHM_TO			0x000006c0</span>
<span class="cp">#define MSR_LBR_CORE_FROM		0x00000040</span>
<span class="cp">#define MSR_LBR_CORE_TO			0x00000060</span>

<span class="cp">#define MSR_IA32_PEBS_ENABLE		0x000003f1</span>
<span class="cp">#define MSR_IA32_DS_AREA		0x00000600</span>
<span class="cp">#define MSR_IA32_PERF_CAPABILITIES	0x00000345</span>

<span class="cp">#define MSR_MTRRfix64K_00000		0x00000250</span>
<span class="cp">#define MSR_MTRRfix16K_80000		0x00000258</span>
<span class="cp">#define MSR_MTRRfix16K_A0000		0x00000259</span>
<span class="cp">#define MSR_MTRRfix4K_C0000		0x00000268</span>
<span class="cp">#define MSR_MTRRfix4K_C8000		0x00000269</span>
<span class="cp">#define MSR_MTRRfix4K_D0000		0x0000026a</span>
<span class="cp">#define MSR_MTRRfix4K_D8000		0x0000026b</span>
<span class="cp">#define MSR_MTRRfix4K_E0000		0x0000026c</span>
<span class="cp">#define MSR_MTRRfix4K_E8000		0x0000026d</span>
<span class="cp">#define MSR_MTRRfix4K_F0000		0x0000026e</span>
<span class="cp">#define MSR_MTRRfix4K_F8000		0x0000026f</span>
<span class="cp">#define MSR_MTRRdefType			0x000002ff</span>

<span class="cp">#define MSR_IA32_CR_PAT			0x00000277</span>

<span class="cp">#define MSR_IA32_DEBUGCTLMSR		0x000001d9</span>
<span class="cp">#define MSR_IA32_LASTBRANCHFROMIP	0x000001db</span>
<span class="cp">#define MSR_IA32_LASTBRANCHTOIP		0x000001dc</span>
<span class="cp">#define MSR_IA32_LASTINTFROMIP		0x000001dd</span>
<span class="cp">#define MSR_IA32_LASTINTTOIP		0x000001de</span>

<span class="cm">/* DEBUGCTLMSR bits (others vary by model): */</span>
<span class="cp">#define DEBUGCTLMSR_LBR			(1UL &lt;&lt;  0) </span><span class="cm">/* last branch recording */</span><span class="cp"></span>
<span class="cp">#define DEBUGCTLMSR_BTF			(1UL &lt;&lt;  1) </span><span class="cm">/* single-step on branches */</span><span class="cp"></span>
<span class="cp">#define DEBUGCTLMSR_TR			(1UL &lt;&lt;  6)</span>
<span class="cp">#define DEBUGCTLMSR_BTS			(1UL &lt;&lt;  7)</span>
<span class="cp">#define DEBUGCTLMSR_BTINT		(1UL &lt;&lt;  8)</span>
<span class="cp">#define DEBUGCTLMSR_BTS_OFF_OS		(1UL &lt;&lt;  9)</span>
<span class="cp">#define DEBUGCTLMSR_BTS_OFF_USR		(1UL &lt;&lt; 10)</span>
<span class="cp">#define DEBUGCTLMSR_FREEZE_LBRS_ON_PMI	(1UL &lt;&lt; 11)</span>

<span class="cp">#define MSR_IA32_MC0_CTL		0x00000400</span>
<span class="cp">#define MSR_IA32_MC0_STATUS		0x00000401</span>
<span class="cp">#define MSR_IA32_MC0_ADDR		0x00000402</span>
<span class="cp">#define MSR_IA32_MC0_MISC		0x00000403</span>

<span class="cp">#define MSR_AMD64_MC0_MASK		0xc0010044</span>

<span class="cp">#define MSR_IA32_MCx_CTL(x)		(MSR_IA32_MC0_CTL + 4*(x))</span>
<span class="cp">#define MSR_IA32_MCx_STATUS(x)		(MSR_IA32_MC0_STATUS + 4*(x))</span>
<span class="cp">#define MSR_IA32_MCx_ADDR(x)		(MSR_IA32_MC0_ADDR + 4*(x))</span>
<span class="cp">#define MSR_IA32_MCx_MISC(x)		(MSR_IA32_MC0_MISC + 4*(x))</span>

<span class="cp">#define MSR_AMD64_MCx_MASK(x)		(MSR_AMD64_MC0_MASK + (x))</span>

<span class="cm">/* These are consecutive and not in the normal 4er MCE bank block */</span>
<span class="cp">#define MSR_IA32_MC0_CTL2		0x00000280</span>
<span class="cp">#define MSR_IA32_MCx_CTL2(x)		(MSR_IA32_MC0_CTL2 + (x))</span>

<span class="cp">#define MSR_P6_PERFCTR0			0x000000c1</span>
<span class="cp">#define MSR_P6_PERFCTR1			0x000000c2</span>
<span class="cp">#define MSR_P6_EVNTSEL0			0x00000186</span>
<span class="cp">#define MSR_P6_EVNTSEL1			0x00000187</span>

<span class="cm">/* AMD64 MSRs. Not complete. See the architecture manual for a more</span>
<span class="cm">   complete list. */</span>

<span class="cp">#define MSR_AMD64_PATCH_LEVEL		0x0000008b</span>
<span class="cp">#define MSR_AMD64_TSC_RATIO		0xc0000104</span>
<span class="cp">#define MSR_AMD64_NB_CFG		0xc001001f</span>
<span class="cp">#define MSR_AMD64_PATCH_LOADER		0xc0010020</span>
<span class="cp">#define MSR_AMD64_OSVW_ID_LENGTH	0xc0010140</span>
<span class="cp">#define MSR_AMD64_OSVW_STATUS		0xc0010141</span>
<span class="cp">#define MSR_AMD64_DC_CFG		0xc0011022</span>
<span class="cp">#define MSR_AMD64_IBSFETCHCTL		0xc0011030</span>
<span class="cp">#define MSR_AMD64_IBSFETCHLINAD		0xc0011031</span>
<span class="cp">#define MSR_AMD64_IBSFETCHPHYSAD	0xc0011032</span>
<span class="cp">#define MSR_AMD64_IBSFETCH_REG_COUNT	3</span>
<span class="cp">#define MSR_AMD64_IBSFETCH_REG_MASK	((1UL&lt;&lt;MSR_AMD64_IBSFETCH_REG_COUNT)-1)</span>
<span class="cp">#define MSR_AMD64_IBSOPCTL		0xc0011033</span>
<span class="cp">#define MSR_AMD64_IBSOPRIP		0xc0011034</span>
<span class="cp">#define MSR_AMD64_IBSOPDATA		0xc0011035</span>
<span class="cp">#define MSR_AMD64_IBSOPDATA2		0xc0011036</span>
<span class="cp">#define MSR_AMD64_IBSOPDATA3		0xc0011037</span>
<span class="cp">#define MSR_AMD64_IBSDCLINAD		0xc0011038</span>
<span class="cp">#define MSR_AMD64_IBSDCPHYSAD		0xc0011039</span>
<span class="cp">#define MSR_AMD64_IBSOP_REG_COUNT	7</span>
<span class="cp">#define MSR_AMD64_IBSOP_REG_MASK	((1UL&lt;&lt;MSR_AMD64_IBSOP_REG_COUNT)-1)</span>
<span class="cp">#define MSR_AMD64_IBSCTL		0xc001103a</span>
<span class="cp">#define MSR_AMD64_IBSBRTARGET		0xc001103b</span>
<span class="cp">#define MSR_AMD64_IBS_REG_COUNT_MAX	8 </span><span class="cm">/* includes MSR_AMD64_IBSBRTARGET */</span><span class="cp"></span>

<span class="cm">/* Fam 15h MSRs */</span>
<span class="cp">#define MSR_F15H_PERF_CTL		0xc0010200</span>
<span class="cp">#define MSR_F15H_PERF_CTR		0xc0010201</span>

<span class="cm">/* Fam 10h MSRs */</span>
<span class="cp">#define MSR_FAM10H_MMIO_CONF_BASE	0xc0010058</span>
<span class="cp">#define FAM10H_MMIO_CONF_ENABLE		(1&lt;&lt;0)</span>
<span class="cp">#define FAM10H_MMIO_CONF_BUSRANGE_MASK	0xf</span>
<span class="cp">#define FAM10H_MMIO_CONF_BUSRANGE_SHIFT 2</span>
<span class="cp">#define FAM10H_MMIO_CONF_BASE_MASK	0xfffffffULL</span>
<span class="cp">#define FAM10H_MMIO_CONF_BASE_SHIFT	20</span>
<span class="cp">#define MSR_FAM10H_NODE_ID		0xc001100c</span>

<span class="cm">/* K8 MSRs */</span>
<span class="cp">#define MSR_K8_TOP_MEM1			0xc001001a</span>
<span class="cp">#define MSR_K8_TOP_MEM2			0xc001001d</span>
<span class="cp">#define MSR_K8_SYSCFG			0xc0010010</span>
<span class="cp">#define MSR_K8_INT_PENDING_MSG		0xc0010055</span>
<span class="cm">/* C1E active bits in int pending message */</span>
<span class="cp">#define K8_INTP_C1E_ACTIVE_MASK		0x18000000</span>
<span class="cp">#define MSR_K8_TSEG_ADDR		0xc0010112</span>
<span class="cp">#define K8_MTRRFIXRANGE_DRAM_ENABLE	0x00040000 </span><span class="cm">/* MtrrFixDramEn bit    */</span><span class="cp"></span>
<span class="cp">#define K8_MTRRFIXRANGE_DRAM_MODIFY	0x00080000 </span><span class="cm">/* MtrrFixDramModEn bit */</span><span class="cp"></span>
<span class="cp">#define K8_MTRR_RDMEM_WRMEM_MASK	0x18181818 </span><span class="cm">/* Mask: RdMem|WrMem    */</span><span class="cp"></span>

<span class="cm">/* K7 MSRs */</span>
<span class="cp">#define MSR_K7_EVNTSEL0			0xc0010000</span>
<span class="cp">#define MSR_K7_PERFCTR0			0xc0010004</span>
<span class="cp">#define MSR_K7_EVNTSEL1			0xc0010001</span>
<span class="cp">#define MSR_K7_PERFCTR1			0xc0010005</span>
<span class="cp">#define MSR_K7_EVNTSEL2			0xc0010002</span>
<span class="cp">#define MSR_K7_PERFCTR2			0xc0010006</span>
<span class="cp">#define MSR_K7_EVNTSEL3			0xc0010003</span>
<span class="cp">#define MSR_K7_PERFCTR3			0xc0010007</span>
<span class="cp">#define MSR_K7_CLK_CTL			0xc001001b</span>
<span class="cp">#define MSR_K7_HWCR			0xc0010015</span>
<span class="cp">#define MSR_K7_FID_VID_CTL		0xc0010041</span>
<span class="cp">#define MSR_K7_FID_VID_STATUS		0xc0010042</span>

<span class="cm">/* K6 MSRs */</span>
<span class="cp">#define MSR_K6_WHCR			0xc0000082</span>
<span class="cp">#define MSR_K6_UWCCR			0xc0000085</span>
<span class="cp">#define MSR_K6_EPMR			0xc0000086</span>
<span class="cp">#define MSR_K6_PSOR			0xc0000087</span>
<span class="cp">#define MSR_K6_PFIR			0xc0000088</span>

<span class="cm">/* Centaur-Hauls/IDT defined MSRs. */</span>
<span class="cp">#define MSR_IDT_FCR1			0x00000107</span>
<span class="cp">#define MSR_IDT_FCR2			0x00000108</span>
<span class="cp">#define MSR_IDT_FCR3			0x00000109</span>
<span class="cp">#define MSR_IDT_FCR4			0x0000010a</span>

<span class="cp">#define MSR_IDT_MCR0			0x00000110</span>
<span class="cp">#define MSR_IDT_MCR1			0x00000111</span>
<span class="cp">#define MSR_IDT_MCR2			0x00000112</span>
<span class="cp">#define MSR_IDT_MCR3			0x00000113</span>
<span class="cp">#define MSR_IDT_MCR4			0x00000114</span>
<span class="cp">#define MSR_IDT_MCR5			0x00000115</span>
<span class="cp">#define MSR_IDT_MCR6			0x00000116</span>
<span class="cp">#define MSR_IDT_MCR7			0x00000117</span>
<span class="cp">#define MSR_IDT_MCR_CTRL		0x00000120</span>

<span class="cm">/* VIA Cyrix defined MSRs*/</span>
<span class="cp">#define MSR_VIA_FCR			0x00001107</span>
<span class="cp">#define MSR_VIA_LONGHAUL		0x0000110a</span>
<span class="cp">#define MSR_VIA_RNG			0x0000110b</span>
<span class="cp">#define MSR_VIA_BCR2			0x00001147</span>

<span class="cm">/* Transmeta defined MSRs */</span>
<span class="cp">#define MSR_TMTA_LONGRUN_CTRL		0x80868010</span>
<span class="cp">#define MSR_TMTA_LONGRUN_FLAGS		0x80868011</span>
<span class="cp">#define MSR_TMTA_LRTI_READOUT		0x80868018</span>
<span class="cp">#define MSR_TMTA_LRTI_VOLT_MHZ		0x8086801a</span>

<span class="cm">/* Intel defined MSRs. */</span>
<span class="cp">#define MSR_IA32_P5_MC_ADDR		0x00000000</span>
<span class="cp">#define MSR_IA32_P5_MC_TYPE		0x00000001</span>
<span class="cp">#define MSR_IA32_TSC			0x00000010</span>
<span class="cp">#define MSR_IA32_PLATFORM_ID		0x00000017</span>
<span class="cp">#define MSR_IA32_EBL_CR_POWERON		0x0000002a</span>
<span class="cp">#define MSR_EBC_FREQUENCY_ID		0x0000002c</span>
<span class="cp">#define MSR_IA32_FEATURE_CONTROL        0x0000003a</span>

<span class="cp">#define FEATURE_CONTROL_LOCKED				(1&lt;&lt;0)</span>
<span class="cp">#define FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX	(1&lt;&lt;1)</span>
<span class="cp">#define FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX	(1&lt;&lt;2)</span>

<span class="cp">#define MSR_IA32_APICBASE		0x0000001b</span>
<span class="cp">#define MSR_IA32_APICBASE_BSP		(1&lt;&lt;8)</span>
<span class="cp">#define MSR_IA32_APICBASE_ENABLE	(1&lt;&lt;11)</span>
<span class="cp">#define MSR_IA32_APICBASE_BASE		(0xfffff&lt;&lt;12)</span>

<span class="cp">#define MSR_IA32_TSCDEADLINE		0x000006e0</span>

<span class="cp">#define MSR_IA32_UCODE_WRITE		0x00000079</span>
<span class="cp">#define MSR_IA32_UCODE_REV		0x0000008b</span>

<span class="cp">#define MSR_IA32_PERF_STATUS		0x00000198</span>
<span class="cp">#define MSR_IA32_PERF_CTL		0x00000199</span>

<span class="cp">#define MSR_IA32_MPERF			0x000000e7</span>
<span class="cp">#define MSR_IA32_APERF			0x000000e8</span>

<span class="cp">#define MSR_IA32_THERM_CONTROL		0x0000019a</span>
<span class="cp">#define MSR_IA32_THERM_INTERRUPT	0x0000019b</span>

<span class="cp">#define THERM_INT_HIGH_ENABLE		(1 &lt;&lt; 0)</span>
<span class="cp">#define THERM_INT_LOW_ENABLE		(1 &lt;&lt; 1)</span>
<span class="cp">#define THERM_INT_PLN_ENABLE		(1 &lt;&lt; 24)</span>

<span class="cp">#define MSR_IA32_THERM_STATUS		0x0000019c</span>

<span class="cp">#define THERM_STATUS_PROCHOT		(1 &lt;&lt; 0)</span>
<span class="cp">#define THERM_STATUS_POWER_LIMIT	(1 &lt;&lt; 10)</span>

<span class="cp">#define MSR_THERM2_CTL			0x0000019d</span>

<span class="cp">#define MSR_THERM2_CTL_TM_SELECT	(1ULL &lt;&lt; 16)</span>

<span class="cp">#define MSR_IA32_MISC_ENABLE		0x000001a0</span>

<span class="cp">#define MSR_IA32_TEMPERATURE_TARGET	0x000001a2</span>

<span class="cp">#define MSR_IA32_ENERGY_PERF_BIAS	0x000001b0</span>
<span class="cp">#define ENERGY_PERF_BIAS_PERFORMANCE	0</span>
<span class="cp">#define ENERGY_PERF_BIAS_NORMAL		6</span>
<span class="cp">#define ENERGY_PERF_BIAS_POWERSAVE	15</span>

<span class="cp">#define MSR_IA32_PACKAGE_THERM_STATUS		0x000001b1</span>

<span class="cp">#define PACKAGE_THERM_STATUS_PROCHOT		(1 &lt;&lt; 0)</span>
<span class="cp">#define PACKAGE_THERM_STATUS_POWER_LIMIT	(1 &lt;&lt; 10)</span>

<span class="cp">#define MSR_IA32_PACKAGE_THERM_INTERRUPT	0x000001b2</span>

<span class="cp">#define PACKAGE_THERM_INT_HIGH_ENABLE		(1 &lt;&lt; 0)</span>
<span class="cp">#define PACKAGE_THERM_INT_LOW_ENABLE		(1 &lt;&lt; 1)</span>
<span class="cp">#define PACKAGE_THERM_INT_PLN_ENABLE		(1 &lt;&lt; 24)</span>

<span class="cm">/* Thermal Thresholds Support */</span>
<span class="cp">#define THERM_INT_THRESHOLD0_ENABLE    (1 &lt;&lt; 15)</span>
<span class="cp">#define THERM_SHIFT_THRESHOLD0        8</span>
<span class="cp">#define THERM_MASK_THRESHOLD0          (0x7f &lt;&lt; THERM_SHIFT_THRESHOLD0)</span>
<span class="cp">#define THERM_INT_THRESHOLD1_ENABLE    (1 &lt;&lt; 23)</span>
<span class="cp">#define THERM_SHIFT_THRESHOLD1        16</span>
<span class="cp">#define THERM_MASK_THRESHOLD1          (0x7f &lt;&lt; THERM_SHIFT_THRESHOLD1)</span>
<span class="cp">#define THERM_STATUS_THRESHOLD0        (1 &lt;&lt; 6)</span>
<span class="cp">#define THERM_LOG_THRESHOLD0           (1 &lt;&lt; 7)</span>
<span class="cp">#define THERM_STATUS_THRESHOLD1        (1 &lt;&lt; 8)</span>
<span class="cp">#define THERM_LOG_THRESHOLD1           (1 &lt;&lt; 9)</span>

<span class="cm">/* MISC_ENABLE bits: architectural */</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_FAST_STRING	(1ULL &lt;&lt; 0)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_TCC		(1ULL &lt;&lt; 1)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_EMON		(1ULL &lt;&lt; 7)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_BTS_UNAVAIL	(1ULL &lt;&lt; 11)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL	(1ULL &lt;&lt; 12)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP	(1ULL &lt;&lt; 16)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_MWAIT		(1ULL &lt;&lt; 18)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_LIMIT_CPUID	(1ULL &lt;&lt; 22)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_XTPR_DISABLE	(1ULL &lt;&lt; 23)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_XD_DISABLE		(1ULL &lt;&lt; 34)</span>

<span class="cm">/* MISC_ENABLE bits: model-specific, meaning may vary from core to core */</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_X87_COMPAT		(1ULL &lt;&lt; 2)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_TM1		(1ULL &lt;&lt; 3)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE	(1ULL &lt;&lt; 4)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE	(1ULL &lt;&lt; 6)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK	(1ULL &lt;&lt; 8)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE	(1ULL &lt;&lt; 9)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_FERR		(1ULL &lt;&lt; 10)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX	(1ULL &lt;&lt; 10)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_TM2		(1ULL &lt;&lt; 13)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE	(1ULL &lt;&lt; 19)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK	(1ULL &lt;&lt; 20)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_L1D_CONTEXT	(1ULL &lt;&lt; 24)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE	(1ULL &lt;&lt; 37)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_TURBO_DISABLE	(1ULL &lt;&lt; 38)</span>
<span class="cp">#define MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE	(1ULL &lt;&lt; 39)</span>

<span class="cm">/* P4/Xeon+ specific */</span>
<span class="cp">#define MSR_IA32_MCG_EAX		0x00000180</span>
<span class="cp">#define MSR_IA32_MCG_EBX		0x00000181</span>
<span class="cp">#define MSR_IA32_MCG_ECX		0x00000182</span>
<span class="cp">#define MSR_IA32_MCG_EDX		0x00000183</span>
<span class="cp">#define MSR_IA32_MCG_ESI		0x00000184</span>
<span class="cp">#define MSR_IA32_MCG_EDI		0x00000185</span>
<span class="cp">#define MSR_IA32_MCG_EBP		0x00000186</span>
<span class="cp">#define MSR_IA32_MCG_ESP		0x00000187</span>
<span class="cp">#define MSR_IA32_MCG_EFLAGS		0x00000188</span>
<span class="cp">#define MSR_IA32_MCG_EIP		0x00000189</span>
<span class="cp">#define MSR_IA32_MCG_RESERVED		0x0000018a</span>

<span class="cm">/* Pentium IV performance counter MSRs */</span>
<span class="cp">#define MSR_P4_BPU_PERFCTR0		0x00000300</span>
<span class="cp">#define MSR_P4_BPU_PERFCTR1		0x00000301</span>
<span class="cp">#define MSR_P4_BPU_PERFCTR2		0x00000302</span>
<span class="cp">#define MSR_P4_BPU_PERFCTR3		0x00000303</span>
<span class="cp">#define MSR_P4_MS_PERFCTR0		0x00000304</span>
<span class="cp">#define MSR_P4_MS_PERFCTR1		0x00000305</span>
<span class="cp">#define MSR_P4_MS_PERFCTR2		0x00000306</span>
<span class="cp">#define MSR_P4_MS_PERFCTR3		0x00000307</span>
<span class="cp">#define MSR_P4_FLAME_PERFCTR0		0x00000308</span>
<span class="cp">#define MSR_P4_FLAME_PERFCTR1		0x00000309</span>
<span class="cp">#define MSR_P4_FLAME_PERFCTR2		0x0000030a</span>
<span class="cp">#define MSR_P4_FLAME_PERFCTR3		0x0000030b</span>
<span class="cp">#define MSR_P4_IQ_PERFCTR0		0x0000030c</span>
<span class="cp">#define MSR_P4_IQ_PERFCTR1		0x0000030d</span>
<span class="cp">#define MSR_P4_IQ_PERFCTR2		0x0000030e</span>
<span class="cp">#define MSR_P4_IQ_PERFCTR3		0x0000030f</span>
<span class="cp">#define MSR_P4_IQ_PERFCTR4		0x00000310</span>
<span class="cp">#define MSR_P4_IQ_PERFCTR5		0x00000311</span>
<span class="cp">#define MSR_P4_BPU_CCCR0		0x00000360</span>
<span class="cp">#define MSR_P4_BPU_CCCR1		0x00000361</span>
<span class="cp">#define MSR_P4_BPU_CCCR2		0x00000362</span>
<span class="cp">#define MSR_P4_BPU_CCCR3		0x00000363</span>
<span class="cp">#define MSR_P4_MS_CCCR0			0x00000364</span>
<span class="cp">#define MSR_P4_MS_CCCR1			0x00000365</span>
<span class="cp">#define MSR_P4_MS_CCCR2			0x00000366</span>
<span class="cp">#define MSR_P4_MS_CCCR3			0x00000367</span>
<span class="cp">#define MSR_P4_FLAME_CCCR0		0x00000368</span>
<span class="cp">#define MSR_P4_FLAME_CCCR1		0x00000369</span>
<span class="cp">#define MSR_P4_FLAME_CCCR2		0x0000036a</span>
<span class="cp">#define MSR_P4_FLAME_CCCR3		0x0000036b</span>
<span class="cp">#define MSR_P4_IQ_CCCR0			0x0000036c</span>
<span class="cp">#define MSR_P4_IQ_CCCR1			0x0000036d</span>
<span class="cp">#define MSR_P4_IQ_CCCR2			0x0000036e</span>
<span class="cp">#define MSR_P4_IQ_CCCR3			0x0000036f</span>
<span class="cp">#define MSR_P4_IQ_CCCR4			0x00000370</span>
<span class="cp">#define MSR_P4_IQ_CCCR5			0x00000371</span>
<span class="cp">#define MSR_P4_ALF_ESCR0		0x000003ca</span>
<span class="cp">#define MSR_P4_ALF_ESCR1		0x000003cb</span>
<span class="cp">#define MSR_P4_BPU_ESCR0		0x000003b2</span>
<span class="cp">#define MSR_P4_BPU_ESCR1		0x000003b3</span>
<span class="cp">#define MSR_P4_BSU_ESCR0		0x000003a0</span>
<span class="cp">#define MSR_P4_BSU_ESCR1		0x000003a1</span>
<span class="cp">#define MSR_P4_CRU_ESCR0		0x000003b8</span>
<span class="cp">#define MSR_P4_CRU_ESCR1		0x000003b9</span>
<span class="cp">#define MSR_P4_CRU_ESCR2		0x000003cc</span>
<span class="cp">#define MSR_P4_CRU_ESCR3		0x000003cd</span>
<span class="cp">#define MSR_P4_CRU_ESCR4		0x000003e0</span>
<span class="cp">#define MSR_P4_CRU_ESCR5		0x000003e1</span>
<span class="cp">#define MSR_P4_DAC_ESCR0		0x000003a8</span>
<span class="cp">#define MSR_P4_DAC_ESCR1		0x000003a9</span>
<span class="cp">#define MSR_P4_FIRM_ESCR0		0x000003a4</span>
<span class="cp">#define MSR_P4_FIRM_ESCR1		0x000003a5</span>
<span class="cp">#define MSR_P4_FLAME_ESCR0		0x000003a6</span>
<span class="cp">#define MSR_P4_FLAME_ESCR1		0x000003a7</span>
<span class="cp">#define MSR_P4_FSB_ESCR0		0x000003a2</span>
<span class="cp">#define MSR_P4_FSB_ESCR1		0x000003a3</span>
<span class="cp">#define MSR_P4_IQ_ESCR0			0x000003ba</span>
<span class="cp">#define MSR_P4_IQ_ESCR1			0x000003bb</span>
<span class="cp">#define MSR_P4_IS_ESCR0			0x000003b4</span>
<span class="cp">#define MSR_P4_IS_ESCR1			0x000003b5</span>
<span class="cp">#define MSR_P4_ITLB_ESCR0		0x000003b6</span>
<span class="cp">#define MSR_P4_ITLB_ESCR1		0x000003b7</span>
<span class="cp">#define MSR_P4_IX_ESCR0			0x000003c8</span>
<span class="cp">#define MSR_P4_IX_ESCR1			0x000003c9</span>
<span class="cp">#define MSR_P4_MOB_ESCR0		0x000003aa</span>
<span class="cp">#define MSR_P4_MOB_ESCR1		0x000003ab</span>
<span class="cp">#define MSR_P4_MS_ESCR0			0x000003c0</span>
<span class="cp">#define MSR_P4_MS_ESCR1			0x000003c1</span>
<span class="cp">#define MSR_P4_PMH_ESCR0		0x000003ac</span>
<span class="cp">#define MSR_P4_PMH_ESCR1		0x000003ad</span>
<span class="cp">#define MSR_P4_RAT_ESCR0		0x000003bc</span>
<span class="cp">#define MSR_P4_RAT_ESCR1		0x000003bd</span>
<span class="cp">#define MSR_P4_SAAT_ESCR0		0x000003ae</span>
<span class="cp">#define MSR_P4_SAAT_ESCR1		0x000003af</span>
<span class="cp">#define MSR_P4_SSU_ESCR0		0x000003be</span>
<span class="cp">#define MSR_P4_SSU_ESCR1		0x000003bf </span><span class="cm">/* guess: not in manual */</span><span class="cp"></span>

<span class="cp">#define MSR_P4_TBPU_ESCR0		0x000003c2</span>
<span class="cp">#define MSR_P4_TBPU_ESCR1		0x000003c3</span>
<span class="cp">#define MSR_P4_TC_ESCR0			0x000003c4</span>
<span class="cp">#define MSR_P4_TC_ESCR1			0x000003c5</span>
<span class="cp">#define MSR_P4_U2L_ESCR0		0x000003b0</span>
<span class="cp">#define MSR_P4_U2L_ESCR1		0x000003b1</span>

<span class="cp">#define MSR_P4_PEBS_MATRIX_VERT		0x000003f2</span>

<span class="cm">/* Intel Core-based CPU performance counters */</span>
<span class="cp">#define MSR_CORE_PERF_FIXED_CTR0	0x00000309</span>
<span class="cp">#define MSR_CORE_PERF_FIXED_CTR1	0x0000030a</span>
<span class="cp">#define MSR_CORE_PERF_FIXED_CTR2	0x0000030b</span>
<span class="cp">#define MSR_CORE_PERF_FIXED_CTR_CTRL	0x0000038d</span>
<span class="cp">#define MSR_CORE_PERF_GLOBAL_STATUS	0x0000038e</span>
<span class="cp">#define MSR_CORE_PERF_GLOBAL_CTRL	0x0000038f</span>
<span class="cp">#define MSR_CORE_PERF_GLOBAL_OVF_CTRL	0x00000390</span>

<span class="cm">/* Geode defined MSRs */</span>
<span class="cp">#define MSR_GEODE_BUSCONT_CONF0		0x00001900</span>

<span class="cm">/* Intel VT MSRs */</span>
<span class="cp">#define MSR_IA32_VMX_BASIC              0x00000480</span>
<span class="cp">#define MSR_IA32_VMX_PINBASED_CTLS      0x00000481</span>
<span class="cp">#define MSR_IA32_VMX_PROCBASED_CTLS     0x00000482</span>
<span class="cp">#define MSR_IA32_VMX_EXIT_CTLS          0x00000483</span>
<span class="cp">#define MSR_IA32_VMX_ENTRY_CTLS         0x00000484</span>
<span class="cp">#define MSR_IA32_VMX_MISC               0x00000485</span>
<span class="cp">#define MSR_IA32_VMX_CR0_FIXED0         0x00000486</span>
<span class="cp">#define MSR_IA32_VMX_CR0_FIXED1         0x00000487</span>
<span class="cp">#define MSR_IA32_VMX_CR4_FIXED0         0x00000488</span>
<span class="cp">#define MSR_IA32_VMX_CR4_FIXED1         0x00000489</span>
<span class="cp">#define MSR_IA32_VMX_VMCS_ENUM          0x0000048a</span>
<span class="cp">#define MSR_IA32_VMX_PROCBASED_CTLS2    0x0000048b</span>
<span class="cp">#define MSR_IA32_VMX_EPT_VPID_CAP       0x0000048c</span>
<span class="cp">#define MSR_IA32_VMX_TRUE_PINBASED_CTLS  0x0000048d</span>
<span class="cp">#define MSR_IA32_VMX_TRUE_PROCBASED_CTLS 0x0000048e</span>
<span class="cp">#define MSR_IA32_VMX_TRUE_EXIT_CTLS      0x0000048f</span>
<span class="cp">#define MSR_IA32_VMX_TRUE_ENTRY_CTLS     0x00000490</span>

<span class="cm">/* VMX_BASIC bits and bitmasks */</span>
<span class="cp">#define VMX_BASIC_VMCS_SIZE_SHIFT	32</span>
<span class="cp">#define VMX_BASIC_64		0x0001000000000000LLU</span>
<span class="cp">#define VMX_BASIC_MEM_TYPE_SHIFT	50</span>
<span class="cp">#define VMX_BASIC_MEM_TYPE_MASK	0x003c000000000000LLU</span>
<span class="cp">#define VMX_BASIC_MEM_TYPE_WB	6LLU</span>
<span class="cp">#define VMX_BASIC_INOUT		0x0040000000000000LLU</span>

<span class="cm">/* AMD-V MSRs */</span>

<span class="cp">#define MSR_VM_CR                       0xc0010114</span>
<span class="cp">#define MSR_VM_IGNNE                    0xc0010115</span>
<span class="cp">#define MSR_VM_HSAVE_PA                 0xc0010117</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_X86_MSR_INDEX_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
