// Seed: 881433043
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    output logic id_6
);
  logic id_7 = id_5;
  logic id_8;
  type_16(
      id_5, 1
  ); type_17(
      1, 1
  );
endmodule
`define pp_12 0
`timescale 1ps / 1 ps
`define pp_13 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout id_11;
  input id_10;
  inout id_9;
  output id_8;
  inout id_7;
  input id_6;
  input id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_12;
  reg   id_13;
  assign id_11[1] = 1;
  always #1 id_13 <= id_6;
  assign id_8 = 1;
  logic id_14, id_15, id_16, id_17, id_18;
  type_1 id_19 (id_8 - id_6);
endmodule
