`timescale 1ns/1ns

module topModule(SW,KEY);

endmodule
