       1                                         .title m9312h40 - standalone high rom - minimal boot rk
       2                                ;--
       3                                ;-- Copyright (c) 2008-2023 Sytse van Slooten
       4                                ;--
       5                                ;-- Permission is hereby granted to any person obtaining a copy of these VHDL source files and
       6                                ;-- other language source files and associated documentation files ("the materials") to use
       7                                ;-- these materials solely for personal, non-commercial purposes.
       8                                ;-- You are also granted permission to make changes to the materials, on the condition that this
       9                                ;-- copyright notice is retained unchanged.
      10                                ;--
      11                                ;-- The materials are distributed in the hope that they will be useful, but WITHOUT ANY WARRANTY;
      12                                ;-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
      13                                ;--
      14                                ;
      15                                ; general purpose register definitions
      16                                ;
      17 000000                         r0       = %0
      18 000001                         r1       = %1
      19 000002                         r2       = %2
      20 000003                         r3       = %3
      21 000004                         r4       = %4
      22 000005                         r5       = %5
      23 000006                         r6       = %6
      24 000007                         r7       = %7
      25 000006                         sp       = %6
      26 000007                         pc       = %7
      27                                
      28                                         .asect
      29 173000                                  .=173000
      30                                brk:
      31 173000 012706  002000                   mov #2000,sp
      32 173004 012701  177412                   mov #177412,r1                ; rkda
      33 173010 005011                           clr (r1)                      ; load da = 0
      34 173012 005041                           clr -(r1)                     ; clear ba
      35 173014 012741  177000                   mov #-512.,-(r1)              ; load wc
      36 173020 012741  000005                   mov #5,-(r1)                  ; read+go
      37 173024 105711                           tstb (r1)
      38 173026 100376                           bpl .-2
      39                                
      40 173030 012704  002020                   mov #2000+20,r4
      41 173034 005000                           clr r0
      42 173036 005007                           clr pc
      43                                ;
      44                                ;
      45                                ;
      45                                
