
pwm_tmr0.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000005a5  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000c8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000028  00800100  00800100  000005a5  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  000005a5  2**0
                  CONTENTS, READONLY
  4 .stack.descriptors.hdr 00000038  00000000  00000000  000005d4  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  0000060c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000012a9  00000000  00000000  000006b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000084b  00000000  00000000  0000195d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000004ca  00000000  00000000  000021a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000016c  00000000  00000000  00002674  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000267  00000000  00000000  000027e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000002b8  00000000  00000000  00002a47  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  00002cff  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .text         00000004  000004e2  000004e2  00000596  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002d78  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .text.set_sample_amount 00000006  000004dc  000004dc  00000590  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.adc_pin_enable 0000001a  0000046e  0000046e  00000522  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.adc_pin_disable 0000001c  00000452  00000452  00000506  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.adc_pin_select 00000016  00000488  00000488  0000053c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.ADC_Init 00000012  000004ca  000004ca  0000057e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.ADC_Read 0000002a  000003c4  000003c4  00000478  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.adc_convrt_a_1 0000012a  000000c8  000000c8  0000017c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .data.max_sample_amount 00000001  0080012c  000004f0  000005a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 23 .text.main    000000c4  000001f2  000001f2  000002a6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.__vector_16 00000038  0000038c  0000038c  00000440  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.pwm_pin_enable 00000092  000002b6  000002b6  0000036a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.Init_pwm 0000001e  00000416  00000416  000004ca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.Set_pwm_value 00000028  000003ee  000003ee  000004a2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .bss.OCR0     00000004  00800128  00800128  000005a5  2**0
                  ALLOC
 29 .text.libgcc.div 00000044  00000348  00000348  000003fc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.libgcc.mul 00000016  0000049e  0000049e  00000552  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.libgcc.mul 0000001e  00000434  00000434  000004e8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.__dummy_fini 00000002  000004ea  000004ea  0000059e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.__dummy_funcs_on_exit 00000002  000004ec  000004ec  000005a0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.__dummy_simulator_exit 00000002  000004ee  000004ee  000005a2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.exit    00000016  000004b4  000004b4  00000568  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text._Exit   00000004  000004e6  000004e6  0000059a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3a 00 	jmp	0x74	; 0x74 <__ctors_end>
   4:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
   8:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
   c:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  10:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  14:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  18:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  1c:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  20:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  24:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  28:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  2c:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  30:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  34:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  38:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  3c:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  40:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__vector_16>
  44:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  48:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  4c:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  50:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  54:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  58:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  5c:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  60:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>
  64:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__bad_interrupt>

00000068 <.dinit>:
  68:	01 00       	.word	0x0001	; ????
  6a:	01 2c       	mov	r0, r1
  6c:	80 01       	movw	r16, r0
  6e:	2c 01       	movw	r4, r24
  70:	2d 00       	.word	0x002d	; ????
  72:	04 f0       	brlt	.+0      	; 0x74 <__ctors_end>

00000074 <__ctors_end>:
  74:	11 24       	eor	r1, r1
  76:	1f be       	out	0x3f, r1	; 63
  78:	cf ef       	ldi	r28, 0xFF	; 255
  7a:	d8 e0       	ldi	r29, 0x08	; 8
  7c:	de bf       	out	0x3e, r29	; 62
  7e:	cd bf       	out	0x3d, r28	; 61

00000080 <__do_copy_data>:
  80:	e8 e6       	ldi	r30, 0x68	; 104
  82:	f0 e0       	ldi	r31, 0x00	; 0
  84:	40 e0       	ldi	r20, 0x00	; 0
  86:	17 c0       	rjmp	.+46     	; 0xb6 <__do_clear_bss+0x8>
  88:	b5 91       	lpm	r27, Z+
  8a:	a5 91       	lpm	r26, Z+
  8c:	35 91       	lpm	r19, Z+
  8e:	25 91       	lpm	r18, Z+
  90:	05 91       	lpm	r16, Z+
  92:	07 fd       	sbrc	r16, 7
  94:	0c c0       	rjmp	.+24     	; 0xae <__do_clear_bss>
  96:	95 91       	lpm	r25, Z+
  98:	85 91       	lpm	r24, Z+
  9a:	ef 01       	movw	r28, r30
  9c:	f9 2f       	mov	r31, r25
  9e:	e8 2f       	mov	r30, r24
  a0:	05 90       	lpm	r0, Z+
  a2:	0d 92       	st	X+, r0
  a4:	a2 17       	cp	r26, r18
  a6:	b3 07       	cpc	r27, r19
  a8:	d9 f7       	brne	.-10     	; 0xa0 <__do_copy_data+0x20>
  aa:	fe 01       	movw	r30, r28
  ac:	04 c0       	rjmp	.+8      	; 0xb6 <__do_clear_bss+0x8>

000000ae <__do_clear_bss>:
  ae:	1d 92       	st	X+, r1
  b0:	a2 17       	cp	r26, r18
  b2:	b3 07       	cpc	r27, r19
  b4:	e1 f7       	brne	.-8      	; 0xae <__do_clear_bss>
  b6:	e4 37       	cpi	r30, 0x74	; 116
  b8:	f4 07       	cpc	r31, r20
  ba:	31 f7       	brne	.-52     	; 0x88 <__do_copy_data+0x8>
  bc:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <main>
  c0:	0c 94 5a 02 	jmp	0x4b4	; 0x4b4 <exit>

000000c4 <_exit>:
  c4:	f8 94       	cli

000000c6 <__stop_program>:
  c6:	ff cf       	rjmp	.-2      	; 0xc6 <__stop_program>

Disassembly of section .text:

000004e2 <__bad_interrupt>:
 4e2:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.set_sample_amount:

000004dc <set_sample_amount>:
volatile uint32_t averall[6];
short adc_convert_done;
uint8_t max_sample_amount=5;

void set_sample_amount(uint8_t maxsample){
	max_sample_amount =maxsample ;
 4dc:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <max_sample_amount>
 4e0:	08 95       	ret

Disassembly of section .text.adc_pin_enable:

0000046e <adc_pin_enable>:
}

void adc_pin_enable(uint8_t pin){
	DIDR0 |= 1 << pin;
 46e:	ee e7       	ldi	r30, 0x7E	; 126
 470:	f0 e0       	ldi	r31, 0x00	; 0
 472:	90 81       	ld	r25, Z
 474:	21 e0       	ldi	r18, 0x01	; 1
 476:	30 e0       	ldi	r19, 0x00	; 0
 478:	02 c0       	rjmp	.+4      	; 0x47e <adc_pin_enable+0x10>
 47a:	22 0f       	add	r18, r18
 47c:	33 1f       	adc	r19, r19
 47e:	8a 95       	dec	r24
 480:	e2 f7       	brpl	.-8      	; 0x47a <adc_pin_enable+0xc>
 482:	29 2b       	or	r18, r25
 484:	20 83       	st	Z, r18
 486:	08 95       	ret

Disassembly of section .text.adc_pin_disable:

00000452 <adc_pin_disable>:
}

void adc_pin_disable(uint8_t pin){
	DIDR0 &= ~(1 << pin);
 452:	ee e7       	ldi	r30, 0x7E	; 126
 454:	f0 e0       	ldi	r31, 0x00	; 0
 456:	90 81       	ld	r25, Z
 458:	21 e0       	ldi	r18, 0x01	; 1
 45a:	30 e0       	ldi	r19, 0x00	; 0
 45c:	02 c0       	rjmp	.+4      	; 0x462 <adc_pin_disable+0x10>
 45e:	22 0f       	add	r18, r18
 460:	33 1f       	adc	r19, r19
 462:	8a 95       	dec	r24
 464:	e2 f7       	brpl	.-8      	; 0x45e <adc_pin_disable+0xc>
 466:	20 95       	com	r18
 468:	29 23       	and	r18, r25
 46a:	20 83       	st	Z, r18
 46c:	08 95       	ret

Disassembly of section .text.adc_pin_select:

00000488 <adc_pin_select>:
}

void adc_pin_select(uint8_t souce)
{
	ADMUX &= 0xF0;
 488:	ec e7       	ldi	r30, 0x7C	; 124
 48a:	f0 e0       	ldi	r31, 0x00	; 0
 48c:	90 81       	ld	r25, Z
 48e:	90 7f       	andi	r25, 0xF0	; 240
 490:	90 83       	st	Z, r25
	ADMUX = (ADMUX&0xF8) | (0x7&souce);
 492:	90 81       	ld	r25, Z
 494:	98 7f       	andi	r25, 0xF8	; 248
 496:	87 70       	andi	r24, 0x07	; 7
 498:	89 2b       	or	r24, r25
 49a:	80 83       	st	Z, r24
 49c:	08 95       	ret

Disassembly of section .text.ADC_Init:

000004ca <ADC_Init>:
}
void ADC_Init()										/* ADC Initialization function */
{
	ADCSRA |= 1<<ADEN | 1<<ADPS2 | 1<<ADPS1 ;  // AVCC with external capacitor at AREF pin,  64 prescaler
 4ca:	ea e7       	ldi	r30, 0x7A	; 122
 4cc:	f0 e0       	ldi	r31, 0x00	; 0
 4ce:	80 81       	ld	r24, Z
 4d0:	86 68       	ori	r24, 0x86	; 134
 4d2:	80 83       	st	Z, r24
	ADMUX = (1 << REFS0);
 4d4:	80 e4       	ldi	r24, 0x40	; 64
 4d6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
 4da:	08 95       	ret

Disassembly of section .text.ADC_Read:

000003c4 <ADC_Read>:
}

uint16_t ADC_Read(char channel)							/* ADC Read function */
{
	ADMUX = (ADMUX & 0xF0) | (channel & 0x07);		/* set input channel to read */
 3c4:	ec e7       	ldi	r30, 0x7C	; 124
 3c6:	f0 e0       	ldi	r31, 0x00	; 0
 3c8:	90 81       	ld	r25, Z
 3ca:	90 7f       	andi	r25, 0xF0	; 240
 3cc:	87 70       	andi	r24, 0x07	; 7
 3ce:	89 2b       	or	r24, r25
 3d0:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC);							/* Start ADC conversion */
 3d2:	ea e7       	ldi	r30, 0x7A	; 122
 3d4:	f0 e0       	ldi	r31, 0x00	; 0
 3d6:	80 81       	ld	r24, Z
 3d8:	80 64       	ori	r24, 0x40	; 64
 3da:	80 83       	st	Z, r24
	while(ADCSRA & (0x1 <<ADSC));				//// Wait until conversion is  completed
 3dc:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 3e0:	86 fd       	sbrc	r24, 6
 3e2:	fc cf       	rjmp	.-8      	; 0x3dc <ADC_Read+0x18>
	return ADCW;									/* Return ADC word */
 3e4:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
 3e8:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
	
}
 3ec:	08 95       	ret

Disassembly of section .text.adc_convrt_a_1:

000000c8 <adc_convrt_a_1>:

void adc_convrt_a_1 (uint8_t a){
  c8:	4f 92       	push	r4
  ca:	5f 92       	push	r5
  cc:	6f 92       	push	r6
  ce:	7f 92       	push	r7
  d0:	bf 92       	push	r11
  d2:	cf 92       	push	r12
  d4:	df 92       	push	r13
  d6:	ef 92       	push	r14
  d8:	ff 92       	push	r15
  da:	0f 93       	push	r16
  dc:	1f 93       	push	r17
  de:	cf 93       	push	r28
  e0:	df 93       	push	r29
  e2:	b8 2e       	mov	r11, r24
	
	adc_pin_enable(a);
  e4:	0e 94 37 02 	call	0x46e	; 0x46e <adc_pin_enable>
	adc_pin_select(a);
  e8:	8b 2d       	mov	r24, r11
  ea:	0e 94 44 02 	call	0x488	; 0x488 <adc_pin_select>
	//for (int8_t iii=0 ; iii<max_sample_amount ; iii++)
		averall[a] = (70*averall[a] + 30*((500000*ADC_Read(a))>>10))/100;
  ee:	cb 2d       	mov	r28, r11
  f0:	d0 e0       	ldi	r29, 0x00	; 0
  f2:	8e 01       	movw	r16, r28
  f4:	00 0f       	add	r16, r16
  f6:	11 1f       	adc	r17, r17
  f8:	00 0f       	add	r16, r16
  fa:	11 1f       	adc	r17, r17
  fc:	02 5f       	subi	r16, 0xF2	; 242
  fe:	1e 4f       	sbci	r17, 0xFE	; 254
 100:	f8 01       	movw	r30, r16
 102:	20 81       	ld	r18, Z
 104:	31 81       	ldd	r19, Z+1	; 0x01
 106:	42 81       	ldd	r20, Z+2	; 0x02
 108:	53 81       	ldd	r21, Z+3	; 0x03
 10a:	a6 e4       	ldi	r26, 0x46	; 70
 10c:	b0 e0       	ldi	r27, 0x00	; 0
 10e:	0e 94 4f 02 	call	0x49e	; 0x49e <__muluhisi3>
 112:	6b 01       	movw	r12, r22
 114:	7c 01       	movw	r14, r24
 116:	8b 2d       	mov	r24, r11
 118:	0e 94 e2 01 	call	0x3c4	; 0x3c4 <ADC_Read>
 11c:	dc 01       	movw	r26, r24
 11e:	20 e2       	ldi	r18, 0x20	; 32
 120:	31 ea       	ldi	r19, 0xA1	; 161
 122:	47 e0       	ldi	r20, 0x07	; 7
 124:	50 e0       	ldi	r21, 0x00	; 0
 126:	0e 94 4f 02 	call	0x49e	; 0x49e <__muluhisi3>
 12a:	dc 01       	movw	r26, r24
 12c:	cb 01       	movw	r24, r22
 12e:	07 2e       	mov	r0, r23
 130:	7a e0       	ldi	r23, 0x0A	; 10
 132:	b5 95       	asr	r27
 134:	a7 95       	ror	r26
 136:	97 95       	ror	r25
 138:	87 95       	ror	r24
 13a:	7a 95       	dec	r23
 13c:	d1 f7       	brne	.-12     	; 0x132 <adc_convrt_a_1+0x6a>
 13e:	70 2d       	mov	r23, r0
 140:	2c 01       	movw	r4, r24
 142:	3d 01       	movw	r6, r26
 144:	44 0c       	add	r4, r4
 146:	55 1c       	adc	r5, r5
 148:	66 1c       	adc	r6, r6
 14a:	77 1c       	adc	r7, r7
 14c:	84 0d       	add	r24, r4
 14e:	95 1d       	adc	r25, r5
 150:	a6 1d       	adc	r26, r6
 152:	b7 1d       	adc	r27, r7
 154:	ac 01       	movw	r20, r24
 156:	bd 01       	movw	r22, r26
 158:	44 0f       	add	r20, r20
 15a:	55 1f       	adc	r21, r21
 15c:	66 1f       	adc	r22, r22
 15e:	77 1f       	adc	r23, r23
 160:	44 0f       	add	r20, r20
 162:	55 1f       	adc	r21, r21
 164:	66 1f       	adc	r22, r22
 166:	77 1f       	adc	r23, r23
 168:	84 0f       	add	r24, r20
 16a:	95 1f       	adc	r25, r21
 16c:	a6 1f       	adc	r26, r22
 16e:	b7 1f       	adc	r27, r23
 170:	ac 01       	movw	r20, r24
 172:	bd 01       	movw	r22, r26
 174:	44 0f       	add	r20, r20
 176:	55 1f       	adc	r21, r21
 178:	66 1f       	adc	r22, r22
 17a:	77 1f       	adc	r23, r23
 17c:	cb 01       	movw	r24, r22
 17e:	ba 01       	movw	r22, r20
 180:	6c 0d       	add	r22, r12
 182:	7d 1d       	adc	r23, r13
 184:	8e 1d       	adc	r24, r14
 186:	9f 1d       	adc	r25, r15
 188:	24 e6       	ldi	r18, 0x64	; 100
 18a:	30 e0       	ldi	r19, 0x00	; 0
 18c:	40 e0       	ldi	r20, 0x00	; 0
 18e:	50 e0       	ldi	r21, 0x00	; 0
 190:	0e 94 a4 01 	call	0x348	; 0x348 <__udivmodsi4>
 194:	f8 01       	movw	r30, r16
 196:	20 83       	st	Z, r18
 198:	31 83       	std	Z+1, r19	; 0x01
 19a:	42 83       	std	Z+2, r20	; 0x02
 19c:	53 83       	std	Z+3, r21	; 0x03
	a_1[a] = averall[a]/1000;
 19e:	60 81       	ld	r22, Z
 1a0:	71 81       	ldd	r23, Z+1	; 0x01
 1a2:	82 81       	ldd	r24, Z+2	; 0x02
 1a4:	93 81       	ldd	r25, Z+3	; 0x03
 1a6:	28 ee       	ldi	r18, 0xE8	; 232
 1a8:	33 e0       	ldi	r19, 0x03	; 3
 1aa:	40 e0       	ldi	r20, 0x00	; 0
 1ac:	50 e0       	ldi	r21, 0x00	; 0
 1ae:	0e 94 a4 01 	call	0x348	; 0x348 <__udivmodsi4>
 1b2:	cc 0f       	add	r28, r28
 1b4:	dd 1f       	adc	r29, r29
 1b6:	ce 5f       	subi	r28, 0xFE	; 254
 1b8:	de 4f       	sbci	r29, 0xFE	; 254
 1ba:	39 83       	std	Y+1, r19	; 0x01
 1bc:	28 83       	st	Y, r18
	adc_pin_disable(a);
 1be:	8b 2d       	mov	r24, r11
 1c0:	0e 94 29 02 	call	0x452	; 0x452 <adc_pin_disable>
	if (a==1)//A1 done
 1c4:	f1 e0       	ldi	r31, 0x01	; 1
 1c6:	bf 12       	cpse	r11, r31
 1c8:	06 c0       	rjmp	.+12     	; 0x1d6 <adc_convrt_a_1+0x10e>
	adc_convert_done=1;
 1ca:	81 e0       	ldi	r24, 0x01	; 1
 1cc:	90 e0       	ldi	r25, 0x00	; 0
 1ce:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 1d2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
}
 1d6:	df 91       	pop	r29
 1d8:	cf 91       	pop	r28
 1da:	1f 91       	pop	r17
 1dc:	0f 91       	pop	r16
 1de:	ff 90       	pop	r15
 1e0:	ef 90       	pop	r14
 1e2:	df 90       	pop	r13
 1e4:	cf 90       	pop	r12
 1e6:	bf 90       	pop	r11
 1e8:	7f 90       	pop	r7
 1ea:	6f 90       	pop	r6
 1ec:	5f 90       	pop	r5
 1ee:	4f 90       	pop	r4
 1f0:	08 95       	ret

Disassembly of section .text.main:

000001f2 <main>:
#include "pwm_sg.h"
#include "adc_hal_v4.h"


int main(void)
{
 1f2:	cf 93       	push	r28
 1f4:	df 93       	push	r29
 1f6:	00 d0       	rcall	.+0      	; 0x1f8 <main+0x6>
 1f8:	00 d0       	rcall	.+0      	; 0x1fa <main+0x8>
 1fa:	cd b7       	in	r28, 0x3d	; 61
 1fc:	de b7       	in	r29, 0x3e	; 62
	pwm_pin_enable('d',5);
 1fe:	65 e0       	ldi	r22, 0x05	; 5
 200:	70 e0       	ldi	r23, 0x00	; 0
 202:	84 e6       	ldi	r24, 0x64	; 100
 204:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <pwm_pin_enable>
	pwm_pin_enable('d',6);
 208:	66 e0       	ldi	r22, 0x06	; 6
 20a:	70 e0       	ldi	r23, 0x00	; 0
 20c:	84 e6       	ldi	r24, 0x64	; 100
 20e:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <pwm_pin_enable>
	Init_pwm();
 212:	0e 94 0b 02 	call	0x416	; 0x416 <Init_pwm>
	
	adc_pin_enable(1);
 216:	81 e0       	ldi	r24, 0x01	; 1
 218:	0e 94 37 02 	call	0x46e	; 0x46e <adc_pin_enable>
	adc_pin_enable(0);
 21c:	80 e0       	ldi	r24, 0x00	; 0
 21e:	0e 94 37 02 	call	0x46e	; 0x46e <adc_pin_enable>
	set_sample_amount(20);
 222:	84 e1       	ldi	r24, 0x14	; 20
 224:	0e 94 6e 02 	call	0x4dc	; 0x4dc <set_sample_amount>
	ADC_Init();
 228:	0e 94 65 02 	call	0x4ca	; 0x4ca <ADC_Init>
	
	sei();
 22c:	78 94       	sei
	30=2090us
	*/
	short adcpwm[2];
	
	
	Set_pwm_value(5,10);
 22e:	6a e0       	ldi	r22, 0x0A	; 10
 230:	70 e0       	ldi	r23, 0x00	; 0
 232:	85 e0       	ldi	r24, 0x05	; 5
 234:	90 e0       	ldi	r25, 0x00	; 0
 236:	0e 94 f7 01 	call	0x3ee	; 0x3ee <Set_pwm_value>
	Set_pwm_value(6,50);
 23a:	62 e3       	ldi	r22, 0x32	; 50
 23c:	70 e0       	ldi	r23, 0x00	; 0
 23e:	86 e0       	ldi	r24, 0x06	; 6
 240:	90 e0       	ldi	r25, 0x00	; 0
 242:	0e 94 f7 01 	call	0x3ee	; 0x3ee <Set_pwm_value>
	
	int nn= 0;
 246:	00 e0       	ldi	r16, 0x00	; 0
 248:	10 e0       	ldi	r17, 0x00	; 0
	while(1)
	{
		
		//500(adc) ü 25(pwm) e sýðdýr
		
		if (adc_convert_done)
 24a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 24e:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 252:	89 2b       	or	r24, r25
 254:	91 f0       	breq	.+36     	; 0x27a <main+0x88>
		{
			Set_pwm_value(5,adcpwm[0]);
 256:	69 81       	ldd	r22, Y+1	; 0x01
 258:	7a 81       	ldd	r23, Y+2	; 0x02
 25a:	85 e0       	ldi	r24, 0x05	; 5
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	0e 94 f7 01 	call	0x3ee	; 0x3ee <Set_pwm_value>
			Set_pwm_value(6,adcpwm[1]);
 262:	6b 81       	ldd	r22, Y+3	; 0x03
 264:	7c 81       	ldd	r23, Y+4	; 0x04
 266:	86 e0       	ldi	r24, 0x06	; 6
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	0e 94 f7 01 	call	0x3ee	; 0x3ee <Set_pwm_value>
			adc_convert_done=0x0;
 26e:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 272:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
			nn=0;
 276:	00 e0       	ldi	r16, 0x00	; 0
 278:	10 e0       	ldi	r17, 0x00	; 0
		}
		
			adc_convrt_a_1(nn);
 27a:	80 2f       	mov	r24, r16
 27c:	0e 94 64 00 	call	0xc8	; 0xc8 <__data_load_end>
			adcpwm[nn]=(int)(a_1[nn]/32);//20
 280:	c8 01       	movw	r24, r16
 282:	88 0f       	add	r24, r24
 284:	99 1f       	adc	r25, r25
 286:	fc 01       	movw	r30, r24
 288:	ee 5f       	subi	r30, 0xFE	; 254
 28a:	fe 4f       	sbci	r31, 0xFE	; 254
 28c:	20 81       	ld	r18, Z
 28e:	31 81       	ldd	r19, Z+1	; 0x01
 290:	36 95       	lsr	r19
 292:	27 95       	ror	r18
 294:	32 95       	swap	r19
 296:	22 95       	swap	r18
 298:	2f 70       	andi	r18, 0x0F	; 15
 29a:	23 27       	eor	r18, r19
 29c:	3f 70       	andi	r19, 0x0F	; 15
 29e:	23 27       	eor	r18, r19
 2a0:	e1 e0       	ldi	r30, 0x01	; 1
 2a2:	f0 e0       	ldi	r31, 0x00	; 0
 2a4:	ec 0f       	add	r30, r28
 2a6:	fd 1f       	adc	r31, r29
 2a8:	e8 0f       	add	r30, r24
 2aa:	f9 1f       	adc	r31, r25
 2ac:	31 83       	std	Z+1, r19	; 0x01
 2ae:	20 83       	st	Z, r18
			nn++;
 2b0:	0f 5f       	subi	r16, 0xFF	; 255
 2b2:	1f 4f       	sbci	r17, 0xFF	; 255
			 
    }
 2b4:	ca cf       	rjmp	.-108    	; 0x24a <main+0x58>

Disassembly of section .text.__vector_16:

0000038c <__vector_16>:
// }
// ISR(TIMER0_COMPB_vect){
// 	OCR0B = 0xFF - (OCR0[1]);
// }

ISR(TIMER0_OVF_vect){
 38c:	1f 92       	push	r1
 38e:	0f 92       	push	r0
 390:	0f b6       	in	r0, 0x3f	; 63
 392:	0f 92       	push	r0
 394:	11 24       	eor	r1, r1
 396:	8f 93       	push	r24
 398:	ef 93       	push	r30
 39a:	ff 93       	push	r31
	TCNT0= 0xff - timr0_width;  //0x200 - timr0_width*2 ;
 39c:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <timr0_width>
 3a0:	80 95       	com	r24
 3a2:	86 bd       	out	0x26, r24	; 38
	OCR0B = 0xFF - (OCR0[1]);
 3a4:	e8 e2       	ldi	r30, 0x28	; 40
 3a6:	f1 e0       	ldi	r31, 0x01	; 1
 3a8:	82 81       	ldd	r24, Z+2	; 0x02
 3aa:	80 95       	com	r24
 3ac:	88 bd       	out	0x28, r24	; 40
	OCR0A = 0xFF - (OCR0[0]);
 3ae:	80 81       	ld	r24, Z
 3b0:	80 95       	com	r24
 3b2:	87 bd       	out	0x27, r24	; 39
		OCR0A = 0;
		OCR0B =0;
		timr0_ovf++;
	}
	*/
}
 3b4:	ff 91       	pop	r31
 3b6:	ef 91       	pop	r30
 3b8:	8f 91       	pop	r24
 3ba:	0f 90       	pop	r0
 3bc:	0f be       	out	0x3f, r0	; 63
 3be:	0f 90       	pop	r0
 3c0:	1f 90       	pop	r1
 3c2:	18 95       	reti

Disassembly of section .text.pwm_pin_enable:

000002b6 <pwm_pin_enable>:

void pwm_pin_enable( unsigned char port , short pin){
	switch(port){
 2b6:	84 34       	cpi	r24, 0x44	; 68
 2b8:	c1 f0       	breq	.+48     	; 0x2ea <pwm_pin_enable+0x34>
 2ba:	18 f4       	brcc	.+6      	; 0x2c2 <pwm_pin_enable+0xc>
 2bc:	82 34       	cpi	r24, 0x42	; 66
 2be:	31 f0       	breq	.+12     	; 0x2cc <pwm_pin_enable+0x16>
 2c0:	08 95       	ret
 2c2:	82 36       	cpi	r24, 0x62	; 98
 2c4:	09 f1       	breq	.+66     	; 0x308 <pwm_pin_enable+0x52>
 2c6:	84 36       	cpi	r24, 0x64	; 100
 2c8:	79 f1       	breq	.+94     	; 0x328 <pwm_pin_enable+0x72>
 2ca:	08 95       	ret
		case 'B': DDRB|= 1<<pin;PORTB|= 1<<pin;break;
 2cc:	24 b1       	in	r18, 0x04	; 4
 2ce:	81 e0       	ldi	r24, 0x01	; 1
 2d0:	90 e0       	ldi	r25, 0x00	; 0
 2d2:	02 c0       	rjmp	.+4      	; 0x2d8 <pwm_pin_enable+0x22>
 2d4:	88 0f       	add	r24, r24
 2d6:	99 1f       	adc	r25, r25
 2d8:	6a 95       	dec	r22
 2da:	e2 f7       	brpl	.-8      	; 0x2d4 <pwm_pin_enable+0x1e>
 2dc:	92 2f       	mov	r25, r18
 2de:	98 2b       	or	r25, r24
 2e0:	94 b9       	out	0x04, r25	; 4
 2e2:	95 b1       	in	r25, 0x05	; 5
 2e4:	89 2b       	or	r24, r25
 2e6:	85 b9       	out	0x05, r24	; 5
 2e8:	08 95       	ret
		case 'D': DDRD|= 1<<pin;PORTD|= 1<<pin;break;
 2ea:	2a b1       	in	r18, 0x0a	; 10
 2ec:	81 e0       	ldi	r24, 0x01	; 1
 2ee:	90 e0       	ldi	r25, 0x00	; 0
 2f0:	02 c0       	rjmp	.+4      	; 0x2f6 <pwm_pin_enable+0x40>
 2f2:	88 0f       	add	r24, r24
 2f4:	99 1f       	adc	r25, r25
 2f6:	6a 95       	dec	r22
 2f8:	e2 f7       	brpl	.-8      	; 0x2f2 <pwm_pin_enable+0x3c>
 2fa:	92 2f       	mov	r25, r18
 2fc:	98 2b       	or	r25, r24
 2fe:	9a b9       	out	0x0a, r25	; 10
 300:	9b b1       	in	r25, 0x0b	; 11
 302:	89 2b       	or	r24, r25
 304:	8b b9       	out	0x0b, r24	; 11
 306:	08 95       	ret
		case 'b': DDRB|= 1<<pin;PORTB &= ~( 1<<pin);break;
 308:	24 b1       	in	r18, 0x04	; 4
 30a:	81 e0       	ldi	r24, 0x01	; 1
 30c:	90 e0       	ldi	r25, 0x00	; 0
 30e:	02 c0       	rjmp	.+4      	; 0x314 <pwm_pin_enable+0x5e>
 310:	88 0f       	add	r24, r24
 312:	99 1f       	adc	r25, r25
 314:	6a 95       	dec	r22
 316:	e2 f7       	brpl	.-8      	; 0x310 <pwm_pin_enable+0x5a>
 318:	92 2f       	mov	r25, r18
 31a:	98 2b       	or	r25, r24
 31c:	94 b9       	out	0x04, r25	; 4
 31e:	95 b1       	in	r25, 0x05	; 5
 320:	80 95       	com	r24
 322:	89 23       	and	r24, r25
 324:	85 b9       	out	0x05, r24	; 5
 326:	08 95       	ret
		case 'd': DDRD|= 1<<pin;PORTD &= ~( 1<<pin);break;
 328:	2a b1       	in	r18, 0x0a	; 10
 32a:	81 e0       	ldi	r24, 0x01	; 1
 32c:	90 e0       	ldi	r25, 0x00	; 0
 32e:	02 c0       	rjmp	.+4      	; 0x334 <pwm_pin_enable+0x7e>
 330:	88 0f       	add	r24, r24
 332:	99 1f       	adc	r25, r25
 334:	6a 95       	dec	r22
 336:	e2 f7       	brpl	.-8      	; 0x330 <pwm_pin_enable+0x7a>
 338:	92 2f       	mov	r25, r18
 33a:	98 2b       	or	r25, r24
 33c:	9a b9       	out	0x0a, r25	; 10
 33e:	9b b1       	in	r25, 0x0b	; 11
 340:	80 95       	com	r24
 342:	89 23       	and	r24, r25
 344:	8b b9       	out	0x0b, r24	; 11
 346:	08 95       	ret

Disassembly of section .text.Init_pwm:

00000416 <Init_pwm>:
	}
}

void Init_pwm(){
	timr0_ovf = 0;
 416:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <timr0_ovf>
	timr0_width=60;//overflov 10ms yapýyor 
 41a:	8c e3       	ldi	r24, 0x3C	; 60
 41c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <timr0_width>
	
	//phase için aþagýdan yukarý sayarken high
	//yukarýdan aþagý inerken karþýlaþýrlarsa low yap
	/* Set phase Fast PWM, TOP in0xFF, Clear OC1A on compare match, clk/prescaler1024 */

	TCCR0A =  (3<< COM0A0)|(3<< COM0B0) | (1<<WGM00); //
 420:	81 ef       	ldi	r24, 0xF1	; 241
 422:	84 bd       	out	0x24, r24	; 36
	TCCR0B = (prescaller<<CS00);
 424:	85 e0       	ldi	r24, 0x05	; 5
 426:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= (1<<OCIE0B) | (1<<OCIE0A) |(1<<TOIE0);
 428:	ee e6       	ldi	r30, 0x6E	; 110
 42a:	f0 e0       	ldi	r31, 0x00	; 0
 42c:	80 81       	ld	r24, Z
 42e:	87 60       	ori	r24, 0x07	; 7
 430:	80 83       	st	Z, r24
 432:	08 95       	ret

Disassembly of section .text.Set_pwm_value:

000003ee <Set_pwm_value>:
}

void Set_pwm_value(short pin , uint16_t new_value){
	
		switch(pin)
 3ee:	85 30       	cpi	r24, 0x05	; 5
 3f0:	91 05       	cpc	r25, r1
 3f2:	19 f0       	breq	.+6      	; 0x3fa <Set_pwm_value+0xc>
 3f4:	06 97       	sbiw	r24, 0x06	; 6
 3f6:	41 f0       	breq	.+16     	; 0x408 <__EEPROM_REGION_LENGTH__+0x8>
 3f8:	08 95       	ret
		{//elden geçmesi lazým
			case 5:OCR0[0] = 3+ (new_value);break;
 3fa:	6d 5f       	subi	r22, 0xFD	; 253
 3fc:	7f 4f       	sbci	r23, 0xFF	; 255
 3fe:	70 93 29 01 	sts	0x0129, r23	; 0x800129 <_end+0x1>
 402:	60 93 28 01 	sts	0x0128, r22	; 0x800128 <_end>
 406:	08 95       	ret
			case 6:OCR0[1] = 3+ (new_value);break;
 408:	6d 5f       	subi	r22, 0xFD	; 253
 40a:	7f 4f       	sbci	r23, 0xFF	; 255
 40c:	70 93 2b 01 	sts	0x012B, r23	; 0x80012b <_end+0x3>
 410:	60 93 2a 01 	sts	0x012A, r22	; 0x80012a <_end+0x2>
 414:	08 95       	ret

Disassembly of section .text.libgcc.div:

00000348 <__udivmodsi4>:
 348:	a1 e2       	ldi	r26, 0x21	; 33
 34a:	1a 2e       	mov	r1, r26
 34c:	aa 1b       	sub	r26, r26
 34e:	bb 1b       	sub	r27, r27
 350:	fd 01       	movw	r30, r26
 352:	0d c0       	rjmp	.+26     	; 0x36e <__udivmodsi4_ep>

00000354 <__udivmodsi4_loop>:
 354:	aa 1f       	adc	r26, r26
 356:	bb 1f       	adc	r27, r27
 358:	ee 1f       	adc	r30, r30
 35a:	ff 1f       	adc	r31, r31
 35c:	a2 17       	cp	r26, r18
 35e:	b3 07       	cpc	r27, r19
 360:	e4 07       	cpc	r30, r20
 362:	f5 07       	cpc	r31, r21
 364:	20 f0       	brcs	.+8      	; 0x36e <__udivmodsi4_ep>
 366:	a2 1b       	sub	r26, r18
 368:	b3 0b       	sbc	r27, r19
 36a:	e4 0b       	sbc	r30, r20
 36c:	f5 0b       	sbc	r31, r21

0000036e <__udivmodsi4_ep>:
 36e:	66 1f       	adc	r22, r22
 370:	77 1f       	adc	r23, r23
 372:	88 1f       	adc	r24, r24
 374:	99 1f       	adc	r25, r25
 376:	1a 94       	dec	r1
 378:	69 f7       	brne	.-38     	; 0x354 <__udivmodsi4_loop>
 37a:	60 95       	com	r22
 37c:	70 95       	com	r23
 37e:	80 95       	com	r24
 380:	90 95       	com	r25
 382:	9b 01       	movw	r18, r22
 384:	ac 01       	movw	r20, r24
 386:	bd 01       	movw	r22, r26
 388:	cf 01       	movw	r24, r30
 38a:	08 95       	ret

Disassembly of section .text.libgcc.mul:

0000049e <__muluhisi3>:
 49e:	0e 94 1a 02 	call	0x434	; 0x434 <__umulhisi3>
 4a2:	a5 9f       	mul	r26, r21
 4a4:	90 0d       	add	r25, r0
 4a6:	b4 9f       	mul	r27, r20
 4a8:	90 0d       	add	r25, r0
 4aa:	a4 9f       	mul	r26, r20
 4ac:	80 0d       	add	r24, r0
 4ae:	91 1d       	adc	r25, r1
 4b0:	11 24       	eor	r1, r1
 4b2:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00000434 <__umulhisi3>:
 434:	a2 9f       	mul	r26, r18
 436:	b0 01       	movw	r22, r0
 438:	b3 9f       	mul	r27, r19
 43a:	c0 01       	movw	r24, r0
 43c:	a3 9f       	mul	r26, r19
 43e:	70 0d       	add	r23, r0
 440:	81 1d       	adc	r24, r1
 442:	11 24       	eor	r1, r1
 444:	91 1d       	adc	r25, r1
 446:	b2 9f       	mul	r27, r18
 448:	70 0d       	add	r23, r0
 44a:	81 1d       	adc	r24, r1
 44c:	11 24       	eor	r1, r1
 44e:	91 1d       	adc	r25, r1
 450:	08 95       	ret

Disassembly of section .text.__dummy_fini:

000004ea <_fini>:
 4ea:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

000004ec <__funcs_on_exit>:
 4ec:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

000004ee <__simulator_exit>:
 4ee:	08 95       	ret

Disassembly of section .text.exit:

000004b4 <exit>:
 4b4:	ec 01       	movw	r28, r24
 4b6:	0e 94 76 02 	call	0x4ec	; 0x4ec <__funcs_on_exit>
 4ba:	0e 94 75 02 	call	0x4ea	; 0x4ea <_fini>
 4be:	ce 01       	movw	r24, r28
 4c0:	0e 94 77 02 	call	0x4ee	; 0x4ee <__simulator_exit>
 4c4:	ce 01       	movw	r24, r28
 4c6:	0e 94 73 02 	call	0x4e6	; 0x4e6 <_Exit>

Disassembly of section .text._Exit:

000004e6 <_Exit>:
 4e6:	0e 94 62 00 	call	0xc4	; 0xc4 <_exit>
