/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [10:0] _02_;
  reg [8:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [45:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [26:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[189] | celloutsig_1_1z[1]);
  assign celloutsig_1_7z = ~(in_data[121] | celloutsig_1_2z);
  assign celloutsig_1_9z = ~(celloutsig_1_0z | celloutsig_1_6z);
  assign celloutsig_1_13z = ~(celloutsig_1_10z[6] | celloutsig_1_9z);
  assign celloutsig_0_16z = ~(celloutsig_0_7z | _00_);
  assign celloutsig_1_14z = celloutsig_1_5z[2] | celloutsig_1_9z;
  assign celloutsig_0_5z = _00_ | celloutsig_0_1z[19];
  assign celloutsig_0_2z = celloutsig_0_1z[10] | celloutsig_0_0z;
  reg [10:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _12_ <= 11'h000;
    else _12_ <= celloutsig_0_1z[10:0];
  assign { _02_[10:9], _00_, _02_[7:0] } = _12_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= { in_data[172], celloutsig_1_2z, celloutsig_1_2z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 9'h000;
    else _03_ <= in_data[129:121];
  assign celloutsig_1_5z = { celloutsig_1_4z[4:1], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_34z = celloutsig_0_9z & ~(celloutsig_0_19z);
  assign celloutsig_1_8z = _01_[1] & ~(_01_[0]);
  assign celloutsig_0_7z = celloutsig_0_4z[1] & ~(in_data[81]);
  assign celloutsig_0_35z = { celloutsig_0_26z[3:1], celloutsig_0_34z } % { 1'h1, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_4z = { celloutsig_1_1z[2], celloutsig_1_0z, _01_, _01_, celloutsig_1_1z } % { 1'h1, in_data[102:100], celloutsig_1_0z, _01_, _01_ };
  assign celloutsig_0_25z = { celloutsig_0_22z[2:1], celloutsig_0_18z, celloutsig_0_19z } % { 1'h1, _02_[4:2] };
  assign celloutsig_0_4z = { _02_[3:2], celloutsig_0_2z } * in_data[14:12];
  assign celloutsig_0_6z = { celloutsig_0_1z[14], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z } * in_data[91:65];
  assign celloutsig_0_1z = in_data[58:38] * in_data[82:62];
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_9z } !== { celloutsig_1_10z[10:6], celloutsig_1_2z };
  assign celloutsig_0_18z = { in_data[91:87], celloutsig_0_9z, celloutsig_0_2z } !== celloutsig_0_14z[30:24];
  assign celloutsig_0_14z = ~ in_data[50:5];
  assign celloutsig_0_22z = ~ in_data[63:58];
  assign celloutsig_1_0z = in_data[157] & in_data[190];
  assign celloutsig_1_6z = _01_[2] & celloutsig_1_1z[0];
  assign celloutsig_1_16z = celloutsig_1_14z & celloutsig_1_0z;
  assign celloutsig_0_9z = celloutsig_0_1z[10] & celloutsig_0_6z[18];
  assign celloutsig_0_11z = _02_[6] & celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_6z[19] & celloutsig_0_2z;
  assign celloutsig_1_1z = in_data[104:102] - { in_data[162:161], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, _01_, celloutsig_1_9z, celloutsig_1_6z } - { _01_, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_4z[9:7], _01_ } - _03_[8:3];
  assign celloutsig_0_26z = { celloutsig_0_1z[15:12], celloutsig_0_16z } - { celloutsig_0_6z[21], celloutsig_0_25z };
  assign celloutsig_0_0z = ~((in_data[91] & in_data[85]) | in_data[37]);
  assign celloutsig_0_19z = ~((celloutsig_0_2z & celloutsig_0_16z) | celloutsig_0_13z);
  assign _02_[8] = _00_;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
