<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Runtime support for the 32-bit and 64-bit RISC-V architecture assembling targets."><title>dynasmrt::riscv - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="dynasmrt" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../dynasmrt/index.html">dynasmrt</a><span class="version">4.0.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module riscv</a></h2><h3><a href="#">Sections</a></h3><ul class="block top-toc"><li><a href="#type-aliases" title="Type aliases">Type aliases</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul><h3><a href="#enums-1">Module Items</a></h3><ul class="block"><li><a href="#enums-1" title="Enums">Enums</a></li><li><a href="#functions-1" title="Functions">Functions</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate dynasmrt</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">dynasmrt</a></div><h1>Module <span>riscv</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/dynasmrt/riscv.rs.html#1-462">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Runtime support for the 32-bit and 64-bit RISC-V architecture assembling targets.</p>
<p>The riscv instruction sets feature 16-bit and 32-bit width instructions. It features relocations
up to 20 bits in size in a single instruction, or 32 bits in size using sequences of two
instructions.</p>
<p>The core relocation behaviour for these architecture is provided by the <a href="enum.RiscvRelocation.html" title="enum dynasmrt::riscv::RiscvRelocation"><code>RiscvRelocation</code></a> type.</p>
<p>Next to that, this module contains the following:</p>
<h3 id="type-aliases"><a class="doc-anchor" href="#type-aliases">§</a>Type aliases</h3>
<p>Several specialized type aliases of the generic <a href="type.Assembler.html" title="type dynasmrt::riscv::Assembler"><code>Assembler</code></a> are provided as these are by far the most common usecase.</p>
<h3 id="enums"><a class="doc-anchor" href="#enums">§</a>Enums</h3>
<p>There are enumerations of every RISC-V register family.
These enums implement the <a href="../trait.Register.html" title="trait dynasmrt::Register"><code>Register</code></a> trait and their discriminant values match their numeric encoding in dynamic register literals.</p>
<p><em>Note: The presence of some registers listed here is purely what is encodable. Check the relevant architecture documentation to find what is architecturally valid.</em></p>
<h3 id="functions"><a class="doc-anchor" href="#functions">§</a>Functions</h3>
<p>This module contains handlers for error conditions in the case where a dynamically selected register is invalid, or a dynamically encoded immediate is out of range.
These panic with a friendly error message if any of these conditions happen at runtime.</p>
</div></details><h2 id="enums-1" class="section-header">Enums<a href="#enums-1" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.RF.html" title="enum dynasmrt::riscv::RF">RF</a></dt><dd>4, 8 or 16-byte floating point registers</dd><dt><a class="enum" href="enum.RX.html" title="enum dynasmrt::riscv::RX">RX</a></dt><dd>4 or 8-byte general purpopse registers, where X0 is the zero register
When using the RV32/64E profile, only the first 16 registers are valid</dd><dt><a class="enum" href="enum.RiscvRelocation.html" title="enum dynasmrt::riscv::RiscvRelocation">Riscv<wbr>Relocation</a></dt><dd>Relocation implementation for the RV32 and RV64 architectures.</dd></dl><h2 id="functions-1" class="section-header">Functions<a href="#functions-1" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.immediate_out_of_range_signed_32.html" title="fn dynasmrt::riscv::immediate_out_of_range_signed_32">immediate_<wbr>out_<wbr>of_<wbr>range_<wbr>signed_<wbr>32</a></dt><dd>Handler for <code>i32</code> out-of-range riscv64 &amp; riscv32 immediates.</dd><dt><a class="fn" href="fn.immediate_out_of_range_signed_64.html" title="fn dynasmrt::riscv::immediate_out_of_range_signed_64">immediate_<wbr>out_<wbr>of_<wbr>range_<wbr>signed_<wbr>64</a></dt><dd>Handler for <code>i64</code> out-of-range riscv64 &amp; riscv32 immediates.</dd><dt><a class="fn" href="fn.immediate_out_of_range_unsigned_32.html" title="fn dynasmrt::riscv::immediate_out_of_range_unsigned_32">immediate_<wbr>out_<wbr>of_<wbr>range_<wbr>unsigned_<wbr>32</a></dt><dd>Handler for <code>u32</code> out-of-range riscv64 &amp; riscv32 immediates.</dd><dt><a class="fn" href="fn.immediate_out_of_range_unsigned_64.html" title="fn dynasmrt::riscv::immediate_out_of_range_unsigned_64">immediate_<wbr>out_<wbr>of_<wbr>range_<wbr>unsigned_<wbr>64</a></dt><dd>Handler for <code>u64</code> out-of-range riscv64 &amp; riscv32 immediates.</dd><dt><a class="fn" href="fn.invalid_register.html" title="fn dynasmrt::riscv::invalid_register">invalid_<wbr>register</a></dt><dd>Handler for invalid riscv64 &amp; riscv32 registers.</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.Assembler.html" title="type dynasmrt::riscv::Assembler">Assembler</a></dt><dd>A RISC-V Assembler. This is aliased here for backwards compatability.</dd><dt><a class="type" href="type.AssemblyModifier.html" title="type dynasmrt::riscv::AssemblyModifier">Assembly<wbr>Modifier</a></dt><dd>A RISC-V AssemblyModifier. This is aliased here for backwards compatability.</dd><dt><a class="type" href="type.UncommittedModifier.html" title="type dynasmrt::riscv::UncommittedModifier">Uncommitted<wbr>Modifier</a></dt><dd>A RISC-V UncommittedModifier. This is aliased here for backwards compatability.</dd></dl></section></div></main></body></html>