{"vcs1":{"timestamp_begin":1680398399.277834589, "rt":0.77, "ut":0.29, "st":0.15}}
{"vcselab":{"timestamp_begin":1680398400.084184615, "rt":0.90, "ut":0.18, "st":0.11}}
{"link":{"timestamp_begin":1680398401.010312805, "rt":0.50, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680398398.991286610}
{"VCS_COMP_START_TIME": 1680398398.991286610}
{"VCS_COMP_END_TIME": 1680398406.270445106}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340204}}
{"stitch_vcselab": {"peak_mem": 239016}}
