Search.setIndex({"alltitles": {"Assigned Interrupts": [[5, "assigned-interrupts"]], "CTRL": [[0, null]], "CTRL_BUS_ERRORS": [[0, "ctrl-bus-errors"]], "CTRL_RESET": [[0, "ctrl-reset"]], "CTRL_SCRATCH": [[0, "ctrl-scratch"]], "DDRPHY": [[1, null]], "DDRPHY_DLY_SEL": [[1, "ddrphy-dly-sel"]], "DDRPHY_HALF_SYS8X_TAPS": [[1, "ddrphy-half-sys8x-taps"]], "DDRPHY_RDLY_DQ_BITSLIP": [[1, "ddrphy-rdly-dq-bitslip"]], "DDRPHY_RDLY_DQ_BITSLIP_RST": [[1, "ddrphy-rdly-dq-bitslip-rst"]], "DDRPHY_RDLY_DQ_INC": [[1, "ddrphy-rdly-dq-inc"]], "DDRPHY_RDLY_DQ_RST": [[1, "ddrphy-rdly-dq-rst"]], "DDRPHY_RDPHASE": [[1, "ddrphy-rdphase"]], "DDRPHY_RST": [[1, "ddrphy-rst"]], "DDRPHY_WDLY_DQ_BITSLIP": [[1, "ddrphy-wdly-dq-bitslip"]], "DDRPHY_WDLY_DQ_BITSLIP_RST": [[1, "ddrphy-wdly-dq-bitslip-rst"]], "DDRPHY_WLEVEL_EN": [[1, "ddrphy-wlevel-en"]], "DDRPHY_WLEVEL_STROBE": [[1, "ddrphy-wlevel-strobe"]], "DDRPHY_WRPHASE": [[1, "ddrphy-wrphase"]], "Documentation for LiteX SoC Project": [[4, null]], "ETHPHY": [[2, null]], "ETHPHY_CRG_RESET": [[2, "ethphy-crg-reset"]], "ETHPHY_MDIO_R": [[2, "ethphy-mdio-r"]], "ETHPHY_MDIO_W": [[2, "ethphy-mdio-w"]], "IDENTIFIER_MEM": [[3, null], [3, "id1"]], "Indices and tables": [[4, "indices-and-tables"]], "Interrupt Controller": [[5, null]], "MAIN": [[6, null]], "MAIN_BYPASS_EN": [[6, "main-bypass-en"]], "MAIN_CORDIC_RX_PHASE": [[6, "main-cordic-rx-phase"]], "MAIN_CORDIC_TX_PHASE": [[6, "main-cordic-tx-phase"]], "MAIN_GAIN0": [[6, "main-gain0"]], "MAIN_GAIN1": [[6, "main-gain1"]], "MAIN_GAIN2": [[6, "main-gain2"]], "MAIN_GAIN3": [[6, "main-gain3"]], "MAIN_GAIN4": [[6, "main-gain4"]], "MAIN_HS_DBG_ADDR": [[6, "main-hs-dbg-addr"]], "MAIN_HS_DBG_RDATA": [[6, "main-hs-dbg-rdata"]], "MAIN_HS_DBG_WDATA": [[6, "main-hs-dbg-wdata"]], "MAIN_LS_DBG_ADDR": [[6, "main-ls-dbg-addr"]], "MAIN_LS_DBG_RDATA": [[6, "main-ls-dbg-rdata"]], "MAIN_LS_DBG_WDATA": [[6, "main-ls-dbg-wdata"]], "MAIN_METHOD_SEL": [[6, "main-method-sel"]], "MAIN_MUX_SEL": [[6, "main-mux-sel"]], "MAIN_PHASE_INC": [[6, "main-phase-inc"]], "Modules": [[4, "modules"]], "Register Groups": [[4, "register-groups"]], "Register Listing for CTRL": [[0, "register-listing-for-ctrl"]], "Register Listing for DDRPHY": [[1, "register-listing-for-ddrphy"]], "Register Listing for ETHPHY": [[2, "register-listing-for-ethphy"]], "Register Listing for IDENTIFIER_MEM": [[3, "register-listing-for-identifier-mem"]], "Register Listing for MAIN": [[6, "register-listing-for-main"]], "Register Listing for SDRAM": [[7, "register-listing-for-sdram"]], "Register Listing for TIMER0": [[8, "register-listing-for-timer0"]], "Register Listing for UART": [[9, "register-listing-for-uart"]], "SDRAM": [[7, null]], "SDRAM_DFII_CONTROL": [[7, "sdram-dfii-control"]], "SDRAM_DFII_PI0_ADDRESS": [[7, "sdram-dfii-pi0-address"]], "SDRAM_DFII_PI0_BADDRESS": [[7, "sdram-dfii-pi0-baddress"]], "SDRAM_DFII_PI0_COMMAND": [[7, "sdram-dfii-pi0-command"]], "SDRAM_DFII_PI0_COMMAND_ISSUE": [[7, "sdram-dfii-pi0-command-issue"]], "SDRAM_DFII_PI0_RDDATA0": [[7, "sdram-dfii-pi0-rddata0"]], "SDRAM_DFII_PI0_RDDATA1": [[7, "sdram-dfii-pi0-rddata1"]], "SDRAM_DFII_PI0_WRDATA0": [[7, "sdram-dfii-pi0-wrdata0"]], "SDRAM_DFII_PI0_WRDATA1": [[7, "sdram-dfii-pi0-wrdata1"]], "SDRAM_DFII_PI1_ADDRESS": [[7, "sdram-dfii-pi1-address"]], "SDRAM_DFII_PI1_BADDRESS": [[7, "sdram-dfii-pi1-baddress"]], "SDRAM_DFII_PI1_COMMAND": [[7, "sdram-dfii-pi1-command"]], "SDRAM_DFII_PI1_COMMAND_ISSUE": [[7, "sdram-dfii-pi1-command-issue"]], "SDRAM_DFII_PI1_RDDATA0": [[7, "sdram-dfii-pi1-rddata0"]], "SDRAM_DFII_PI1_RDDATA1": [[7, "sdram-dfii-pi1-rddata1"]], "SDRAM_DFII_PI1_WRDATA0": [[7, "sdram-dfii-pi1-wrdata0"]], "SDRAM_DFII_PI1_WRDATA1": [[7, "sdram-dfii-pi1-wrdata1"]], "SDRAM_DFII_PI2_ADDRESS": [[7, "sdram-dfii-pi2-address"]], "SDRAM_DFII_PI2_BADDRESS": [[7, "sdram-dfii-pi2-baddress"]], "SDRAM_DFII_PI2_COMMAND": [[7, "sdram-dfii-pi2-command"]], "SDRAM_DFII_PI2_COMMAND_ISSUE": [[7, "sdram-dfii-pi2-command-issue"]], "SDRAM_DFII_PI2_RDDATA0": [[7, "sdram-dfii-pi2-rddata0"]], "SDRAM_DFII_PI2_RDDATA1": [[7, "sdram-dfii-pi2-rddata1"]], "SDRAM_DFII_PI2_WRDATA0": [[7, "sdram-dfii-pi2-wrdata0"]], "SDRAM_DFII_PI2_WRDATA1": [[7, "sdram-dfii-pi2-wrdata1"]], "SDRAM_DFII_PI3_ADDRESS": [[7, "sdram-dfii-pi3-address"]], "SDRAM_DFII_PI3_BADDRESS": [[7, "sdram-dfii-pi3-baddress"]], "SDRAM_DFII_PI3_COMMAND": [[7, "sdram-dfii-pi3-command"]], "SDRAM_DFII_PI3_COMMAND_ISSUE": [[7, "sdram-dfii-pi3-command-issue"]], "SDRAM_DFII_PI3_RDDATA0": [[7, "sdram-dfii-pi3-rddata0"]], "SDRAM_DFII_PI3_RDDATA1": [[7, "sdram-dfii-pi3-rddata1"]], "SDRAM_DFII_PI3_WRDATA0": [[7, "sdram-dfii-pi3-wrdata0"]], "SDRAM_DFII_PI3_WRDATA1": [[7, "sdram-dfii-pi3-wrdata1"]], "TIMER0": [[8, null]], "TIMER0_EN": [[8, "timer0-en"]], "TIMER0_EV_ENABLE": [[8, "timer0-ev-enable"]], "TIMER0_EV_PENDING": [[8, "timer0-ev-pending"]], "TIMER0_EV_STATUS": [[8, "timer0-ev-status"]], "TIMER0_LOAD": [[8, "timer0-load"]], "TIMER0_RELOAD": [[8, "timer0-reload"]], "TIMER0_UPDATE_VALUE": [[8, "timer0-update-value"]], "TIMER0_VALUE": [[8, "timer0-value"]], "Timer": [[8, "timer"]], "UART": [[9, null]], "UART_EV_ENABLE": [[9, "uart-ev-enable"]], "UART_EV_PENDING": [[9, "uart-ev-pending"]], "UART_EV_STATUS": [[9, "uart-ev-status"]], "UART_RXEMPTY": [[9, "uart-rxempty"]], "UART_RXFULL": [[9, "uart-rxfull"]], "UART_RXTX": [[9, "uart-rxtx"]], "UART_TXEMPTY": [[9, "uart-txempty"]], "UART_TXFULL": [[9, "uart-txfull"]]}, "docnames": ["ctrl", "ddrphy", "ethphy", "identifier_mem", "index", "interrupts", "main", "sdram", "timer0", "uart"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2}, "filenames": ["ctrl.rst", "ddrphy.rst", "ethphy.rst", "identifier_mem.rst", "index.rst", "interrupts.rst", "main.rst", "sdram.rst", "timer0.rst", "uart.rst"], "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"": [0, 8], "0": [0, 5, 6, 7, 8, 9], "0b0": 7, "0b1": 7, "0x0": [0, 1, 2, 3, 6, 7, 8, 9], "0x10": [1, 6, 7, 8, 9], "0x1234578": 0, "0x14": [1, 6, 7, 8, 9], "0x18": [1, 6, 7, 8, 9], "0x1c": [1, 6, 7, 8, 9], "0x20": [1, 6, 7], "0x24": [1, 6, 7], "0x28": [1, 6, 7], "0x2c": [1, 6, 7], "0x30": [1, 6, 7], "0x34": [6, 7], "0x38": [6, 7], "0x3c": [6, 7], "0x4": [0, 1, 2, 6, 7, 8, 9], "0x40": [6, 7], "0x44": 7, "0x48": 7, "0x4c": 7, "0x50": 7, "0x54": 7, "0x58": 7, "0x5c": 7, "0x60": 7, "0x64": 7, "0x68": 7, "0x6c": 7, "0x70": 7, "0x74": 7, "0x78": 7, "0x7c": 7, "0x8": [0, 1, 2, 6, 7, 8, 9], "0x80": 7, "0xc": [1, 6, 7, 8, 9], "0xf0008800": 0, "0xf0008804": 0, "0xf0008808": 0, "0xf0009000": 1, "0xf0009004": 1, "0xf0009008": 1, "0xf000900c": 1, "0xf0009010": 1, "0xf0009014": 1, "0xf0009018": 1, "0xf000901c": 1, "0xf0009020": 1, "0xf0009024": 1, "0xf0009028": 1, "0xf000902c": 1, "0xf0009030": 1, "0xf0009800": 2, "0xf0009804": 2, "0xf0009808": 2, "0xf000a000": 3, "0xf000a800": 6, "0xf000a804": 6, "0xf000a808": 6, "0xf000a80c": 6, "0xf000a810": 6, "0xf000a814": 6, "0xf000a818": 6, "0xf000a81c": 6, "0xf000a820": 6, "0xf000a824": 6, "0xf000a828": 6, "0xf000a82c": 6, "0xf000a830": 6, "0xf000a834": 6, "0xf000a838": 6, "0xf000a83c": 6, "0xf000a840": 6, "0xf000b000": 7, "0xf000b004": 7, "0xf000b008": 7, "0xf000b00c": 7, "0xf000b010": 7, "0xf000b014": 7, "0xf000b018": 7, "0xf000b01c": 7, "0xf000b020": 7, "0xf000b024": 7, "0xf000b028": 7, "0xf000b02c": 7, "0xf000b030": 7, "0xf000b034": 7, "0xf000b038": 7, "0xf000b03c": 7, "0xf000b040": 7, "0xf000b044": 7, "0xf000b048": 7, "0xf000b04c": 7, "0xf000b050": 7, "0xf000b054": 7, "0xf000b058": 7, "0xf000b05c": 7, "0xf000b060": 7, "0xf000b064": 7, "0xf000b068": 7, "0xf000b06c": 7, "0xf000b070": 7, "0xf000b074": 7, "0xf000b078": 7, "0xf000b07c": 7, "0xf000b080": 7, "0xf000b800": 8, "0xf000b804": 8, "0xf000b808": 8, "0xf000b80c": 8, "0xf000b810": 8, "0xf000b814": 8, "0xf000b818": 8, "0xf000b81c": 8, "0xf000c000": 9, "0xf000c004": 9, "0xf000c008": 9, "0xf000c00c": 9, "0xf000c010": 9, "0xf000c014": 9, "0xf000c018": 9, "0xf000c01c": 9, "1": [0, 5, 6, 7, 8, 9], "2": [6, 7], "3": [6, 7], "31": 7, "32": 7, "4": [6, 7], "46": 3, "5": [6, 7], "6": 7, "63": 7, "7": 7, "8": 3, "A": 8, "For": 8, "In": 8, "One": 8, "The": [0, 5, 8], "To": [8, 9], "access": 0, "address": [0, 1, 2, 3, 6, 7, 8, 9], "advertis": 8, "algorithm": 6, "all": 7, "allow": 8, "also": 8, "an": [5, 8], "ar": [0, 5], "automat": 8, "bank": 7, "base": 5, "bit": [3, 7, 8, 9], "both": 8, "bottom": 7, "bu": [0, 7], "bypass": 6, "c": 7, "ca": 7, "call": 5, "can": [0, 8], "central": 5, "chain": 6, "chip": 7, "cke": 7, "clear": [8, 9], "clock": [7, 8], "column": 7, "common": 7, "contain": [8, 9], "control": [4, 7], "cordic": 6, "cordic_dac": 6, "core": 8, "correctli": 0, "correspond": [8, 9], "countdown": 8, "cpu": [0, 5, 6, 7, 8], "cpu_rst": 0, "cs_bottom": 7, "cs_top": 7, "csr": 0, "ctrl": 4, "current": [8, 9], "cycl": 8, "data": [6, 7], "ddrphy": 4, "debug": 6, "default": 7, "descript": [0, 2, 7, 8, 9], "devic": 5, "dfi": 7, "die": 7, "disabl": [8, 9], "do": 8, "durat": 8, "edg": [8, 9], "effect": [8, 9], "elaps": 8, "empti": 9, "en": 8, "enabl": [7, 8, 9], "endian": 0, "error": 0, "ethphi": 4, "event": [5, 8, 9], "eventmanag": 5, "expect": 8, "fall": [8, 9], "field": [0, 2, 7, 8, 9], "fifo": 9, "flag": 8, "follow": 5, "frequenc": 6, "full": [0, 9], "gain": 6, "gener": [5, 8], "ha": [5, 8], "half": 7, "hardwar": 7, "have": [8, 9], "high": 6, "hold": 0, "i": [8, 9], "identifier_mem": 4, "implement": 8, "increment": 6, "index": 4, "individu": [5, 8, 9], "initi": 0, "interrupt": 4, "irq": 8, "itself": 8, "know": 8, "latch": 8, "level": [8, 9], "load": 8, "look": 5, "low": 6, "main": 4, "memori": 3, "mode": 8, "modul": 5, "name": [0, 2, 7, 8, 9], "need": 8, "number": [0, 5], "occur": [5, 8, 9], "odt": 7, "onli": 7, "page": 4, "path": 6, "period": 8, "phase": [6, 7], "poll": 8, "process": 6, "provid": 8, "puls": 0, "ra": 7, "ram": 6, "raw": [6, 8, 9], "rden": 7, "re": 8, "reach": 8, "read": [0, 6, 7], "relev": 5, "reload": 8, "reset": [0, 7], "reset_n": 7, "return": 8, "row": 7, "rx": [6, 9], "scratch": 0, "sdram": 4, "sdram_dfii_pi0_rddata": 7, "sdram_dfii_pi0_wrdata": 7, "sdram_dfii_pi1_rddata": 7, "sdram_dfii_pi1_wrdata": 7, "sdram_dfii_pi2_rddata": 7, "sdram_dfii_pi2_wrdata": 7, "sdram_dfii_pi3_rddata": 7, "sdram_dfii_pi3_wrdata": 7, "search": 4, "sel": 7, "select": [6, 7], "set": [8, 9], "shot": 8, "should": 5, "signal": 7, "sinc": 0, "singl": 7, "soc": 0, "soc_rst": 0, "softwar": [0, 7, 8], "space": 0, "specif": 5, "specifi": 8, "speed": 6, "start": [0, 8], "stop": 8, "strobe": 7, "system": 5, "tabl": 5, "termin": 7, "thi": [0, 5, 8, 9], "timeout": 0, "timer0": [4, 5], "top": 7, "total": 0, "trigger": [8, 9], "tx": [6, 9], "uart": [4, 5], "up": 5, "updat": 8, "update_valu": 8, "us": [0, 8], "user": 8, "valu": [0, 7, 8], "variant": 6, "variou": 8, "verifi": 0, "we": 7, "when": [5, 8, 9], "which": 5, "wire": 5, "wishbon": 0, "word": 6, "work": 0, "wren": 7, "write": [0, 6, 7, 8, 9], "written": 8, "x": 3, "you": 5, "zero": 8}, "titles": ["CTRL", "DDRPHY", "ETHPHY", "IDENTIFIER_MEM", "Documentation for LiteX SoC Project", "Interrupt Controller", "MAIN", "SDRAM", "TIMER0", "UART"], "titleterms": {"assign": 5, "control": 5, "ctrl": 0, "ctrl_bus_error": 0, "ctrl_reset": 0, "ctrl_scratch": 0, "ddrphy": 1, "ddrphy_dly_sel": 1, "ddrphy_half_sys8x_tap": 1, "ddrphy_rdly_dq_bitslip": 1, "ddrphy_rdly_dq_bitslip_rst": 1, "ddrphy_rdly_dq_inc": 1, "ddrphy_rdly_dq_rst": 1, "ddrphy_rdphas": 1, "ddrphy_rst": 1, "ddrphy_wdly_dq_bitslip": 1, "ddrphy_wdly_dq_bitslip_rst": 1, "ddrphy_wlevel_en": 1, "ddrphy_wlevel_strob": 1, "ddrphy_wrphas": 1, "document": 4, "ethphi": 2, "ethphy_crg_reset": 2, "ethphy_mdio_r": 2, "ethphy_mdio_w": 2, "group": 4, "identifier_mem": 3, "indic": 4, "interrupt": 5, "list": [0, 1, 2, 3, 6, 7, 8, 9], "litex": 4, "main": 6, "main_bypass_en": 6, "main_cordic_rx_phas": 6, "main_cordic_tx_phas": 6, "main_gain0": 6, "main_gain1": 6, "main_gain2": 6, "main_gain3": 6, "main_gain4": 6, "main_hs_dbg_addr": 6, "main_hs_dbg_rdata": 6, "main_hs_dbg_wdata": 6, "main_ls_dbg_addr": 6, "main_ls_dbg_rdata": 6, "main_ls_dbg_wdata": 6, "main_method_sel": 6, "main_mux_sel": 6, "main_phase_inc": 6, "modul": 4, "project": 4, "regist": [0, 1, 2, 3, 4, 6, 7, 8, 9], "sdram": 7, "sdram_dfii_control": 7, "sdram_dfii_pi0_address": 7, "sdram_dfii_pi0_baddress": 7, "sdram_dfii_pi0_command": 7, "sdram_dfii_pi0_command_issu": 7, "sdram_dfii_pi0_rddata0": 7, "sdram_dfii_pi0_rddata1": 7, "sdram_dfii_pi0_wrdata0": 7, "sdram_dfii_pi0_wrdata1": 7, "sdram_dfii_pi1_address": 7, "sdram_dfii_pi1_baddress": 7, "sdram_dfii_pi1_command": 7, "sdram_dfii_pi1_command_issu": 7, "sdram_dfii_pi1_rddata0": 7, "sdram_dfii_pi1_rddata1": 7, "sdram_dfii_pi1_wrdata0": 7, "sdram_dfii_pi1_wrdata1": 7, "sdram_dfii_pi2_address": 7, "sdram_dfii_pi2_baddress": 7, "sdram_dfii_pi2_command": 7, "sdram_dfii_pi2_command_issu": 7, "sdram_dfii_pi2_rddata0": 7, "sdram_dfii_pi2_rddata1": 7, "sdram_dfii_pi2_wrdata0": 7, "sdram_dfii_pi2_wrdata1": 7, "sdram_dfii_pi3_address": 7, "sdram_dfii_pi3_baddress": 7, "sdram_dfii_pi3_command": 7, "sdram_dfii_pi3_command_issu": 7, "sdram_dfii_pi3_rddata0": 7, "sdram_dfii_pi3_rddata1": 7, "sdram_dfii_pi3_wrdata0": 7, "sdram_dfii_pi3_wrdata1": 7, "soc": 4, "tabl": 4, "timer": 8, "timer0": 8, "timer0_en": 8, "timer0_ev_en": 8, "timer0_ev_pend": 8, "timer0_ev_statu": 8, "timer0_load": 8, "timer0_reload": 8, "timer0_update_valu": 8, "timer0_valu": 8, "uart": 9, "uart_ev_en": 9, "uart_ev_pend": 9, "uart_ev_statu": 9, "uart_rxempti": 9, "uart_rxful": 9, "uart_rxtx": 9, "uart_txempti": 9, "uart_txful": 9}})