{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 13:49:09 2018 " "Info: Processing started: Wed Dec 26 13:49:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } } { "g:/quartus/quar/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartus/quar/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register memory shift_reg\[2\]\[5\] bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12 195.01 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 195.01 MHz between source register \"shift_reg\[2\]\[5\]\" and destination memory \"bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.723 ns + Longest register memory " "Info: + Longest register to memory delay is 4.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_reg\[2\]\[5\] 1 REG LCFF_X40_Y22_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y22_N27; Fanout = 5; REG Node = 'shift_reg\[2\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_reg[2][5] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.617 ns) 2.129 ns bubbleSort:sorters\[0\]\|temp\[1\]\[5\]~182 2 COMB LCCOMB_X44_Y22_N14 2 " "Info: 2: + IC(1.512 ns) + CELL(0.617 ns) = 2.129 ns; Loc. = LCCOMB_X44_Y22_N14; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[5\]~182'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { shift_reg[2][5] bubbleSort:sorters[0]|temp[1][5]~182 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.211 ns bubbleSort:sorters\[0\]\|temp\[1\]\[6\]~184 3 COMB LCCOMB_X44_Y22_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.082 ns) = 2.211 ns; Loc. = LCCOMB_X44_Y22_N16; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[6\]~184'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][5]~182 bubbleSort:sorters[0]|temp[1][6]~184 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.293 ns bubbleSort:sorters\[0\]\|temp\[1\]\[7\]~186 4 COMB LCCOMB_X44_Y22_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 2.293 ns; Loc. = LCCOMB_X44_Y22_N18; Fanout = 1; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[7\]~186'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][6]~184 bubbleSort:sorters[0]|temp[1][7]~186 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 2.767 ns bubbleSort:sorters\[0\]\|op_1~33 5 COMB LCCOMB_X44_Y22_N20 16 " "Info: 5: + IC(0.000 ns) + CELL(0.474 ns) = 2.767 ns; Loc. = LCCOMB_X44_Y22_N20; Fanout = 16; COMB Node = 'bubbleSort:sorters\[0\]\|op_1~33'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { bubbleSort:sorters[0]|temp[1][7]~186 bubbleSort:sorters[0]|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.184 ns) 3.925 ns bubbleSort:sorters\[0\]\|temp\[0\]\[4\]~191 6 COMB LCCOMB_X40_Y22_N30 1 " "Info: 6: + IC(0.974 ns) + CELL(0.184 ns) = 3.925 ns; Loc. = LCCOMB_X40_Y22_N30; Fanout = 1; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[0\]\[4\]~191'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { bubbleSort:sorters[0]|op_1~33 bubbleSort:sorters[0]|temp[0][4]~191 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.121 ns) 4.723 ns bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12 7 MEM M4K_X41_Y22 1 " "Info: 7: + IC(0.677 ns) + CELL(0.121 ns) = 4.723 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { bubbleSort:sorters[0]|temp[0][4]~191 bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_hg31.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 33.03 % ) " "Info: Total cell delay = 1.560 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.163 ns ( 66.97 % ) " "Info: Total interconnect delay = 3.163 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { shift_reg[2][5] bubbleSort:sorters[0]|temp[1][5]~182 bubbleSort:sorters[0]|temp[1][6]~184 bubbleSort:sorters[0]|temp[1][7]~186 bubbleSort:sorters[0]|op_1~33 bubbleSort:sorters[0]|temp[0][4]~191 bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { shift_reg[2][5] {} bubbleSort:sorters[0]|temp[1][5]~182 {} bubbleSort:sorters[0]|temp[1][6]~184 {} bubbleSort:sorters[0]|temp[1][7]~186 {} bubbleSort:sorters[0]|op_1~33 {} bubbleSort:sorters[0]|temp[0][4]~191 {} bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } { 0.000ns 1.512ns 0.000ns 0.000ns 0.000ns 0.974ns 0.677ns } { 0.000ns 0.617ns 0.082ns 0.082ns 0.474ns 0.184ns 0.121ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.085 ns - Smallest " "Info: - Smallest clock skew is 0.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.031 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.772 ns) 3.031 ns bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12 3 MEM M4K_X41_Y22 1 " "Info: 3: + IC(0.954 ns) + CELL(0.772 ns) = 3.031 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { clock~clkctrl bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_hg31.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.831 ns ( 60.41 % ) " "Info: Total cell delay = 1.831 ns ( 60.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 39.59 % ) " "Info: Total interconnect delay = 1.200 ns ( 39.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { clock clock~clkctrl bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.246ns 0.954ns } { 0.000ns 1.059ns 0.000ns 0.772ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.946 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.623 ns) 2.946 ns shift_reg\[2\]\[5\] 3 REG LCFF_X40_Y22_N27 5 " "Info: 3: + IC(1.018 ns) + CELL(0.623 ns) = 2.946 ns; Loc. = LCFF_X40_Y22_N27; Fanout = 5; REG Node = 'shift_reg\[2\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { clock~clkctrl shift_reg[2][5] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.09 % ) " "Info: Total cell delay = 1.682 ns ( 57.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.264 ns ( 42.91 % ) " "Info: Total interconnect delay = 1.264 ns ( 42.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { clock clock~clkctrl shift_reg[2][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[2][5] {} } { 0.000ns 0.000ns 0.246ns 1.018ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { clock clock~clkctrl bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.246ns 0.954ns } { 0.000ns 1.059ns 0.000ns 0.772ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { clock clock~clkctrl shift_reg[2][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[2][5] {} } { 0.000ns 0.000ns 0.246ns 1.018ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.041 ns + " "Info: + Micro setup delay of destination is 0.041 ns" {  } { { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_hg31.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { shift_reg[2][5] bubbleSort:sorters[0]|temp[1][5]~182 bubbleSort:sorters[0]|temp[1][6]~184 bubbleSort:sorters[0]|temp[1][7]~186 bubbleSort:sorters[0]|op_1~33 bubbleSort:sorters[0]|temp[0][4]~191 bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { shift_reg[2][5] {} bubbleSort:sorters[0]|temp[1][5]~182 {} bubbleSort:sorters[0]|temp[1][6]~184 {} bubbleSort:sorters[0]|temp[1][7]~186 {} bubbleSort:sorters[0]|op_1~33 {} bubbleSort:sorters[0]|temp[0][4]~191 {} bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } { 0.000ns 1.512ns 0.000ns 0.000ns 0.000ns 0.974ns 0.677ns } { 0.000ns 0.617ns 0.082ns 0.082ns 0.474ns 0.184ns 0.121ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { clock clock~clkctrl bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.246ns 0.954ns } { 0.000ns 1.059ns 0.000ns 0.772ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { clock clock~clkctrl shift_reg[2][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[2][5] {} } { 0.000ns 0.000ns 0.246ns 1.018ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } {  } {  } "" } } { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_hg31.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "shift_reg\[0\]\[5\] inputData\[5\] clock 4.352 ns register " "Info: tsu for register \"shift_reg\[0\]\[5\]\" (data pin = \"inputData\[5\]\", clock pin = \"clock\") is 4.352 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.344 ns + Longest pin register " "Info: + Longest pin to register delay is 7.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns inputData\[5\] 1 PIN PIN_R16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_R16; Fanout = 1; PIN Node = 'inputData\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[5] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.037 ns) + CELL(0.427 ns) 7.344 ns shift_reg\[0\]\[5\] 2 REG LCFF_X44_Y18_N9 1 " "Info: 2: + IC(6.037 ns) + CELL(0.427 ns) = 7.344 ns; Loc. = LCFF_X44_Y18_N9; Fanout = 1; REG Node = 'shift_reg\[0\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { inputData[5] shift_reg[0][5] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.307 ns ( 17.80 % ) " "Info: Total cell delay = 1.307 ns ( 17.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.037 ns ( 82.20 % ) " "Info: Total interconnect delay = 6.037 ns ( 82.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { inputData[5] shift_reg[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { inputData[5] {} inputData[5]~combout {} shift_reg[0][5] {} } { 0.000ns 0.000ns 6.037ns } { 0.000ns 0.880ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.953 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.623 ns) 2.953 ns shift_reg\[0\]\[5\] 3 REG LCFF_X44_Y18_N9 1 " "Info: 3: + IC(1.025 ns) + CELL(0.623 ns) = 2.953 ns; Loc. = LCFF_X44_Y18_N9; Fanout = 1; REG Node = 'shift_reg\[0\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { clock~clkctrl shift_reg[0][5] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.96 % ) " "Info: Total cell delay = 1.682 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.271 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clock clock~clkctrl shift_reg[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][5] {} } { 0.000ns 0.000ns 0.246ns 1.025ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { inputData[5] shift_reg[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { inputData[5] {} inputData[5]~combout {} shift_reg[0][5] {} } { 0.000ns 0.000ns 6.037ns } { 0.000ns 0.880ns 0.427ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clock clock~clkctrl shift_reg[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][5] {} } { 0.000ns 0.000ns 0.246ns 1.025ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock outputData\[4\] output_trigger\[4\] 8.963 ns register " "Info: tco from clock \"clock\" to destination pin \"outputData\[4\]\" through register \"output_trigger\[4\]\" is 8.963 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.951 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.623 ns) 2.951 ns output_trigger\[4\] 3 REG LCFF_X37_Y22_N17 1 " "Info: 3: + IC(1.023 ns) + CELL(0.623 ns) = 2.951 ns; Loc. = LCFF_X37_Y22_N17; Fanout = 1; REG Node = 'output_trigger\[4\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { clock~clkctrl output_trigger[4] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 23 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.00 % ) " "Info: Total cell delay = 1.682 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.269 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.269 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.951 ns" { clock clock~clkctrl output_trigger[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.951 ns" { clock {} clock~combout {} clock~clkctrl {} output_trigger[4] {} } { 0.000ns 0.000ns 0.246ns 1.023ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 23 16 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.726 ns + Longest register pin " "Info: + Longest register to pin delay is 5.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output_trigger\[4\] 1 REG LCFF_X37_Y22_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y22_N17; Fanout = 1; REG Node = 'output_trigger\[4\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_trigger[4] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 23 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.649 ns) + CELL(3.077 ns) 5.726 ns outputData\[4\] 2 PIN PIN_V14 0 " "Info: 2: + IC(2.649 ns) + CELL(3.077 ns) = 5.726 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'outputData\[4\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { output_trigger[4] outputData[4] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.077 ns ( 53.74 % ) " "Info: Total cell delay = 3.077 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.649 ns ( 46.26 % ) " "Info: Total interconnect delay = 2.649 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { output_trigger[4] outputData[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { output_trigger[4] {} outputData[4] {} } { 0.000ns 2.649ns } { 0.000ns 3.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.951 ns" { clock clock~clkctrl output_trigger[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.951 ns" { clock {} clock~combout {} clock~clkctrl {} output_trigger[4] {} } { 0.000ns 0.000ns 0.246ns 1.023ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { output_trigger[4] outputData[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { output_trigger[4] {} outputData[4] {} } { 0.000ns 2.649ns } { 0.000ns 3.077ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "shift_reg\[0\]\[1\] inputData\[1\] clock -2.912 ns register " "Info: th for register \"shift_reg\[0\]\[1\]\" (data pin = \"inputData\[1\]\", clock pin = \"clock\") is -2.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.956 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.623 ns) 2.956 ns shift_reg\[0\]\[1\] 3 REG LCFF_X49_Y22_N1 1 " "Info: 3: + IC(1.028 ns) + CELL(0.623 ns) = 2.956 ns; Loc. = LCFF_X49_Y22_N1; Fanout = 1; REG Node = 'shift_reg\[0\]\[1\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { clock~clkctrl shift_reg[0][1] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.90 % ) " "Info: Total cell delay = 1.682 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.274 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.274 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clock clock~clkctrl shift_reg[0][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][1] {} } { 0.000ns 0.000ns 0.246ns 1.028ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.164 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.871 ns) 0.871 ns inputData\[1\] 1 PIN PIN_G17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.871 ns) = 0.871 ns; Loc. = PIN_G17; Fanout = 1; PIN Node = 'inputData\[1\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[1] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.009 ns) + CELL(0.184 ns) 6.064 ns shift_reg\[0\]\[1\]~feeder 2 COMB LCCOMB_X49_Y22_N0 1 " "Info: 2: + IC(5.009 ns) + CELL(0.184 ns) = 6.064 ns; Loc. = LCCOMB_X49_Y22_N0; Fanout = 1; COMB Node = 'shift_reg\[0\]\[1\]~feeder'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { inputData[1] shift_reg[0][1]~feeder } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.164 ns shift_reg\[0\]\[1\] 3 REG LCFF_X49_Y22_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 6.164 ns; Loc. = LCFF_X49_Y22_N1; Fanout = 1; REG Node = 'shift_reg\[0\]\[1\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { shift_reg[0][1]~feeder shift_reg[0][1] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.155 ns ( 18.74 % ) " "Info: Total cell delay = 1.155 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.009 ns ( 81.26 % ) " "Info: Total interconnect delay = 5.009 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { inputData[1] shift_reg[0][1]~feeder shift_reg[0][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { inputData[1] {} inputData[1]~combout {} shift_reg[0][1]~feeder {} shift_reg[0][1] {} } { 0.000ns 0.000ns 5.009ns 0.000ns } { 0.000ns 0.871ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clock clock~clkctrl shift_reg[0][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][1] {} } { 0.000ns 0.000ns 0.246ns 1.028ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { inputData[1] shift_reg[0][1]~feeder shift_reg[0][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { inputData[1] {} inputData[1]~combout {} shift_reg[0][1]~feeder {} shift_reg[0][1] {} } { 0.000ns 0.000ns 5.009ns 0.000ns } { 0.000ns 0.871ns 0.184ns 0.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 13:49:09 2018 " "Info: Processing ended: Wed Dec 26 13:49:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
