# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 6.4e-05 1024 0.32 980 361472 29.6386 16.8182 574.517 523.867 1145.01 1145.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 6.4e-05 1024 0.32 980 361728 29.6706 16.8775 669.524 524.324 1240.56 1240.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 6.4e-05 1024 0.32 980 362240 29.5869 16.8612 701.016 523.718 1271.35 1271.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 6.4e-05 1024 0.32 980 360960 29.58 16.8235 650.344 523.55 1220.47 1220.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 6.4e-05 1024 0.32 980 361600 29.7172 16.8817 658.459 524.269 1229.49 1229.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1140 6.4e-05 1024 0.32 980 360192 29.4853 16.7998 675.831 521.643 1243.93 1244.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 6.4e-05 1024 0.32 980 360960 29.62 16.8435 678.347 523.48 1248.46 1248.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 6.4e-05 1024 0.32 980 360448 29.4878 16.92 656.381 522.643 1225.6 1225.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 6.4e-05 1024 0.32 980 359424 29.7089 16.826 659.027 523.476 1229.2 1229.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 6.4e-05 1024 0.32 980 361600 29.6642 16.8735 711.607 524.02 1282.33 1282.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1140 6.4e-05 1024 0.32 980 360448 29.4924 16.7895 830.007 522.98 1399.44 1399.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1140 6.4e-05 1024 0.32 990 361472 29.6068 16.8202 574.115 523.823 1144.54 1144.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 6.4e-05 1024 0.32 990 361600 29.7209 16.8723 582.163 523.748 1152.68 1152.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 6.4e-05 1024 0.32 990 360960 29.6754 16.8357 576.809 523.907 1147.4 1147.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 6.4e-05 1024 0.32 990 361088 29.646 16.847 591.798 522.896 1161.36 1161.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1140 6.4e-05 1024 0.32 990 361472 29.624 16.8227 595.194 523.919 1165.73 1165.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1140 6.4e-05 1024 0.32 990 361728 29.6372 16.8817 688.659 524.459 1259.81 1259.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 6.4e-05 1024 0.32 990 360960 29.6545 16.853 671.85 523.704 1242.22 1242.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1140 6.4e-05 1024 0.32 990 360960 29.5657 17.1948 718.021 523.914 1288.86 1289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 6.4e-05 1024 0.32 990 361600 29.68 16.8822 712.638 523.822 1283.19 1283.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1140 6.4e-05 1024 0.32 990 360192 29.5054 16.7936 713.996 522.281 1282.74 1282.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 6.4e-05 1024 0.32 990 360960 29.6138 16.8417 701.214 522.968 1270.81 1270.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1140 6.4e-05 1024 0.32 990 360448 29.4776 17.1732 671.464 522.655 1240.93 1241.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1140 6.4e-05 1024 0.32 990 359424 29.7208 16.8227 786.947 524.031 1357.68 1357.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 6.4e-05 1024 0.32 990 361600 29.6429 16.8796 793.592 524.033 1364.31 1364.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1140 6.4e-05 1024 0.32 990 360448 29.473 16.7916 718.4 522.812 1287.65 1287.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1140 6.4e-05 1024 0.32 980 361984 29.5917 16.8155 542.739 523.883 1113.2 1113.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1140 6.4e-05 1024 0.32 980 362240 29.6941 16.8776 610.248 523.731 1180.72 1180.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1140 6.4e-05 1024 0.32 980 361728 29.634 16.8652 569.009 523.854 1139.53 1139.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1140 6.4e-05 1024 0.32 980 361088 29.6583 16.8508 578.359 523.403 1148.44 1148.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1140 6.4e-05 1024 0.32 980 361472 29.6051 16.86 572.375 523.868 1142.88 1143.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1140 6.4e-05 1024 0.32 980 361728 29.656 16.8805 722.319 523.94 1292.97 1293.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1140 6.4e-05 1024 0.32 980 359424 29.5972 16.8384 500.967 523.194 1070.76 1070.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1140 6.4e-05 1024 0.32 980 362240 29.5737 16.8582 693.541 524.238 1264.38 1264.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1140 6.4e-05 1024 0.32 980 360960 29.4018 16.7832 486.497 522.258 1055.1 1055.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1140 6.4e-05 1024 0.32 980 360960 29.5783 16.8182 647.33 524.039 1217.93 1218.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1140 6.4e-05 1024 0.32 980 359424 29.711 16.8245 464.117 523.602 1034.42 1034.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1140 6.4e-05 1024 0.32 980 361600 29.6753 16.8839 679.287 523.827 1249.84 1249.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1140 6.4e-05 1024 0.32 980 361600 29.6657 16.9041 480.777 524.461 1051.97 1052.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1140 6.4e-05 1024 0.32 980 360192 29.5 16.7897 864.136 522.208 1432.8 1432.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1140 6.4e-05 1024 0.32 980 358400 29.2991 16.7199 561.095 519.965 1127.25 1127.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1140 6.4e-05 1024 0.32 980 360960 29.6114 16.8417 828.704 523.421 1398.75 1398.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1140 6.4e-05 1024 0.32 980 357120 29.5714 16.7608 555.811 521.08 1123.38 1123.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1140 6.4e-05 1024 0.32 980 360448 29.4693 16.7862 800.117 522.029 1368.57 1368.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1140 6.4e-05 1024 0.32 980 360448 29.4885 16.7894 540.196 522.812 1109.45 1109.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1140 6.4e-05 1024 0.32 980 359424 29.7096 16.8351 695.898 524.103 1266.71 1266.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1140 6.4e-05 1024 0.32 980 356352 29.5291 16.8407 489.545 520.23 1056.31 1056.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1140 6.4e-05 1024 0.32 980 361600 29.6533 16.8934 732.921 524.051 1303.69 1303.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1140 6.4e-05 1024 0.32 980 352000 29.5377 16.644 510.461 516.074 1072.88 1073.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1140 6.4e-05 1024 0.32 984 361984 29.5689 16.8202 538.099 523.893 1108.55 1108.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1140 6.4e-05 1024 0.32 984 362240 29.7192 16.8724 570.66 523.816 1141.25 1141.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1140 6.4e-05 1024 0.32 984 361728 29.6239 16.8386 565.258 523.5 1135.39 1135.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1140 6.4e-05 1024 0.32 984 360960 29.59 16.8303 363.172 523.848 933.615 933.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1140 6.4e-05 1024 0.32 984 361088 29.6037 16.8428 647.908 523.345 1217.87 1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1140 6.4e-05 1024 0.32 984 360192 29.4943 16.795 412.284 522.219 980.955 981.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1140 6.4e-05 1024 0.32 984 361472 29.5732 16.8161 614.461 523.432 1184.45 1184.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1140 6.4e-05 1024 0.32 984 360448 29.4691 16.8369 406.021 522.141 974.636 974.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1140 6.4e-05 1024 0.32 984 361728 29.6311 16.8788 692.335 524.394 1263.4 1263.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1140 6.4e-05 1024 0.32 984 359424 29.5761 16.8264 483.941 522.937 1053.44 1053.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1140 6.4e-05 1024 0.32 984 362240 29.5663 16.8566 656.671 523.798 1227.06 1227.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1140 6.4e-05 1024 0.32 984 360960 29.3988 16.7936 472.675 522.157 1041.19 1041.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1140 6.4e-05 1024 0.32 984 360960 29.559 16.8191 846.984 523.47 1417 1417.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1140 6.4e-05 1024 0.32 984 359424 29.7185 17.4469 538.221 523.607 1109.16 1109.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1140 6.4e-05 1024 0.32 984 361600 29.6872 16.8858 830.213 523.819 1400.77 1400.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1140 6.4e-05 1024 0.32 984 361600 29.6683 16.8858 563.024 524.427 1134.17 1134.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1140 6.4e-05 1024 0.32 984 360192 29.4844 16.7933 808.19 522.219 1376.85 1376.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1140 6.4e-05 1024 0.32 984 358400 29.3417 16.7217 535.219 520.053 1101.5 1101.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1140 6.4e-05 1024 0.32 984 360960 29.6232 16.8445 791.294 523.487 1361.41 1361.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1140 6.4e-05 1024 0.32 984 357120 29.5525 16.8089 507.29 520.653 1074.47 1074.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1140 6.4e-05 1024 0.32 984 360448 29.4705 16.7853 755.407 522.15 1323.98 1324.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1140 6.4e-05 1024 0.32 984 360448 29.4889 16.7909 508.898 522.822 1078.17 1078.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1140 6.4e-05 1024 0.32 1000 361472 29.56 16.8187 614.284 523.835 1184.67 1184.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1140 6.4e-05 1024 0.32 1000 361600 29.7159 16.8796 553.608 523.677 1124.05 1124.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1140 6.4e-05 1024 0.32 1000 360960 29.6586 16.855 358.369 523.7 928.75 928.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1140 6.4e-05 1024 0.32 1000 361728 29.6286 16.8385 588.476 524.116 1159.23 1159.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1140 6.4e-05 1024 0.32 1000 360960 29.5884 16.8241 379.491 523.866 949.937 950.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1140 6.4e-05 1024 0.32 1000 361088 29.6103 16.8489 627.548 523.405 1197.58 1197.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1140 6.4e-05 1024 0.32 1000 360192 29.5016 16.7928 399.67 521.861 967.994 968.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1140 6.4e-05 1024 0.32 1000 361472 29.5676 16.8163 648.922 523.819 1219.29 1219.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1140 6.4e-05 1024 0.32 1000 360448 29.4674 16.7819 423.946 522.215 992.58 992.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1140 6.4e-05 1024 0.32 1000 361728 29.6359 16.8753 696.942 524.352 1267.97 1268.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1140 6.4e-05 1024 0.32 1000 359424 29.5837 16.8162 499.802 523.006 1069.38 1069.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1140 6.4e-05 1024 0.32 1000 360960 29.6162 16.8609 677.326 524.284 1248.25 1248.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1140 6.4e-05 1024 0.32 1000 358400 29.5739 16.7897 475.496 522.272 1044.3 1044.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1140 6.4e-05 1024 0.32 1000 360960 29.5729 17.6785 828.1 523.559 1399.07 1399.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1140 6.4e-05 1024 0.32 1000 359424 29.7321 16.8305 551.58 523.991 1122.3 1122.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1140 6.4e-05 1024 0.32 1000 361600 29.6916 16.8902 826.656 523.889 1397.29 1397.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1140 6.4e-05 1024 0.32 1000 361600 29.6611 16.8748 555.867 524.388 1126.96 1127.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1140 6.4e-05 1024 0.32 1000 360192 29.488 16.7966 803.112 522.288 1371.86 1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1140 6.4e-05 1024 0.32 1000 358400 29.3175 16.9504 525.622 519.899 1091.95 1092.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1140 6.4e-05 1024 0.32 1000 360960 29.6256 16.8423 779.657 523.479 1349.77 1349.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1140 6.4e-05 1024 0.32 1000 357120 29.5539 16.7567 511.794 521.067 1079.34 1079.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1140 6.4e-05 1024 0.32 1000 360448 29.4745 16.7877 744.083 522.226 1312.74 1312.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1140 6.4e-05 1024 0.32 1000 360448 29.5048 16.7895 523.498 522.745 1092.71 1092.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1140 6.4e-05 1024 0.32 992 361984 29.5524 17.171 536.115 523.402 1106.4 1106.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1140 6.4e-05 1024 0.32 992 361472 29.5894 16.8511 345.805 523.41 915.829 915.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1140 6.4e-05 1024 0.32 992 362240 29.6839 16.8735 549.928 524.179 1120.83 1120.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1140 6.4e-05 1024 0.32 992 362240 29.5768 16.8612 354.243 523.859 924.707 924.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1140 6.4e-05 1024 0.32 992 361728 29.6129 16.8407 595.216 523.403 1165.24 1165.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1140 6.4e-05 1024 0.32 992 360960 29.5647 16.8202 383.734 523.473 953.76 953.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1140 6.4e-05 1024 0.32 992 361088 29.6283 16.844 584.144 522.895 1153.68 1153.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1140 6.4e-05 1024 0.32 992 360192 29.4901 16.8204 373.849 521.75 942.074 942.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1140 6.4e-05 1024 0.32 992 360192 29.6629 16.8472 307.91 523.065 877.649 877.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1140 6.4e-05 1024 0.32 992 361472 29.5995 16.8243 583.414 523.916 1153.93 1154.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1140 6.4e-05 1024 0.32 992 360448 29.4828 16.7817 386.458 522.148 955.035 955.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1140 6.4e-05 1024 0.32 992 359424 29.7196 16.8267 321.764 523.683 892.162 892.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1140 6.4e-05 1024 0.32 992 361728 29.6218 16.8848 854.536 524.338 1425.54 1425.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1140 6.4e-05 1024 0.32 992 359424 29.5804 16.8287 533.439 522.589 1102.6 1102.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1140 6.4e-05 1024 0.32 992 355968 29.616 16.7789 436.832 519.955 1003.35 1003.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1140 6.4e-05 1024 0.32 992 362240 29.5754 16.8571 791.951 523.866 1362.42 1362.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1140 6.4e-05 1024 0.32 992 360960 29.4102 16.7958 530.597 522.104 1099.07 1099.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1140 6.4e-05 1024 0.32 992 357120 29.563 16.7608 440.561 525.674 1012.72 1012.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1140 6.4e-05 1024 0.32 992 360960 29.5397 16.8452 753.782 523.469 1323.8 1323.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1140 6.4e-05 1024 0.32 992 359424 29.7284 16.8283 487.714 523.593 1058.03 1058.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1140 6.4e-05 1024 0.32 992 354816 29.6258 16.7697 419.321 520.109 985.997 986.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1140 6.4e-05 1024 0.32 992 361600 29.6899 17.0004 741.914 524.276 1313.05 1313.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1140 6.4e-05 1024 0.32 992 361600 29.6698 16.8735 514.305 524.042 1085.06 1085.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1140 6.4e-05 1024 0.32 992 360000 29.6442 16.8284 427.682 522.332 996.654 996.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1140 6.4e-05 1024 0.32 992 360192 29.4981 16.7892 713.912 522.215 1282.58 1282.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1140 6.4e-05 1024 0.32 992 358400 29.3228 16.7142 497.374 519.609 1063.19 1063.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1140 6.4e-05 1024 0.32 992 354816 29.6881 16.8543 407.589 520.157 974.457 974.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1140 6.4e-05 1024 0.32 992 360960 29.6271 17.0783 695.737 523.372 1265.98 1266.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1140 6.4e-05 1024 0.32 992 357120 29.5638 16.7691 500.657 521.077 1068.23 1068.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1140 6.4e-05 1024 0.32 992 357120 29.4797 16.8313 413.903 518.658 979.037 979.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1140 6.4e-05 1024 0.32 992 360448 29.4631 16.7825 708.981 522.642 1278.03 1278.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1140 6.4e-05 1024 0.32 992 360448 29.4875 16.7895 481.764 522.752 1050.96 1051.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1140 6.4e-05 1024 0.32 992 356352 29.5308 16.7276 426.978 519.821 993.22 993.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1140 6.4e-05 1024 0.32 1000 360448 29.6197 16.8163 549.947 523.778 1120.34 1120.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1140 6.4e-05 1024 0.32 1000 360448 29.6573 16.8223 352.866 523.868 923.383 923.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1140 6.4e-05 1024 0.32 1000 360320 29.7535 16.8714 618.297 524.169 1189.27 1189.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1140 6.4e-05 1024 0.32 1000 359680 29.7169 17.2031 400.255 528.93 976.272 976.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1140 6.4e-05 1024 0.32 1000 359040 29.7732 16.8403 327.72 523.381 897.88 898.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1140 6.4e-05 1024 0.32 1000 360192 29.6729 16.8404 575.637 523.908 1146.23 1146.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1140 6.4e-05 1024 0.32 1000 359424 29.6707 16.8216 377.64 523.959 948.253 948.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1140 6.4e-05 1024 0.32 1000 359424 29.6048 17.1194 311.837 522.595 881.322 881.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1140 6.4e-05 1024 0.32 1000 360192 29.644 16.8922 837.936 522.757 1407.39 1407.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1140 6.4e-05 1024 0.32 1000 358400 29.5897 16.7923 521.907 521.853 1090.31 1090.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1140 6.4e-05 1024 0.32 1000 360192 29.6744 16.8505 426.124 523.555 996.371 996.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1140 6.4e-05 1024 0.32 1000 360448 29.6197 16.818 776.445 523.893 1346.94 1347.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1140 6.4e-05 1024 0.32 1000 358400 29.6242 16.7857 485.378 522.66 1054.61 1054.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1140 6.4e-05 1024 0.32 1000 359424 29.7106 16.8301 394.898 523.987 965.589 965.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1140 6.4e-05 1024 0.32 1000 360576 29.7054 16.9073 796.547 524.39 1367.72 1367.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1140 6.4e-05 1024 0.32 1000 359424 29.5942 16.8155 515.871 522.583 1085.03 1085.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1140 6.4e-05 1024 0.32 1000 355968 29.6233 16.7611 449.78 520.02 1016.35 1016.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1140 6.4e-05 1024 0.32 1000 354816 29.6265 17.0741 397.903 520.096 964.865 965.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1140 6.4e-05 1024 0.32 1000 359680 29.7135 16.8574 742.941 524.3 1313.98 1314.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1140 6.4e-05 1024 0.32 1000 358400 29.5831 16.7866 503.499 522.556 1072.6 1072.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1140 6.4e-05 1024 0.32 1000 357120 29.5682 17.1564 422.181 521.006 990.079 990.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1140 6.4e-05 1024 0.32 1000 358400 29.6471 16.8411 409.373 522.847 978.875 979.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1140 6.4e-05 1024 0.32 1000 359424 29.6761 18.4321 691.872 523.549 1263.69 1263.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1140 6.4e-05 1024 0.32 1000 359424 29.723 16.8254 497.189 523.984 1067.89 1068.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1140 6.4e-05 1024 0.32 1000 354816 29.6122 16.7194 406.923 519.543 972.965 973.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1140 6.4e-05 1024 0.32 1000 356352 29.5356 16.7301 383.666 520.225 950.318 950.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1140 6.4e-05 1024 0.32 1000 360000 29.8097 16.8858 726.71 524.341 1297.91 1298.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1140 6.4e-05 1024 0.32 1000 358400 29.9127 16.8776 494.15 524.446 1065.56 1065.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1140 6.4e-05 1024 0.32 1000 355200 29.9611 16.8269 422.922 521.91 991.786 991.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1140 6.4e-05 1024 0.32 1000 352000 29.5277 16.6383 386.509 515.645 948.483 948.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1140 6.4e-05 1024 0.32 1008 361472 29.553 16.8194 596.955 523.874 1167.37 1167.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1140 6.4e-05 1024 0.32 1008 361472 29.5659 16.8243 385.571 524.026 956.152 956.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1140 6.4e-05 1024 0.32 1008 360960 29.5624 16.8251 318.43 523.869 888.85 888.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1140 6.4e-05 1024 0.32 1008 361600 29.6761 17.0203 576.383 523.826 1147.07 1147.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1140 6.4e-05 1024 0.32 1008 360960 29.6288 16.8535 378.752 524.159 949.555 949.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1140 6.4e-05 1024 0.32 1008 360960 29.6264 16.846 311 522.996 880.638 880.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1140 6.4e-05 1024 0.32 1008 361728 29.5833 16.8428 818.222 523.41 1388.23 1388.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1140 6.4e-05 1024 0.32 1008 360960 29.5706 16.8287 510.354 523.922 1080.84 1080.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1140 6.4e-05 1024 0.32 1008 359424 29.5815 16.8202 410.493 522.955 980.018 980.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1140 6.4e-05 1024 0.32 1008 359424 29.7327 16.8284 347.626 524.093 918.449 918.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1140 6.4e-05 1024 0.32 1008 361088 29.6099 16.8484 756.352 522.994 1325.96 1326.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1140 6.4e-05 1024 0.32 1008 360192 29.4955 16.7935 475.354 521.793 1043.6 1043.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1140 6.4e-05 1024 0.32 1008 360192 29.6639 16.855 389.896 523.552 960.137 960.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1140 6.4e-05 1024 0.32 1008 358400 29.353 16.7273 349.892 519.432 915.575 915.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1140 6.4e-05 1024 0.32 1008 361472 29.5814 16.8169 722.466 523.422 1292.46 1292.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1140 6.4e-05 1024 0.32 1008 360448 29.4679 16.7824 463.772 522.632 1032.82 1032.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1140 6.4e-05 1024 0.32 1008 359424 29.7263 16.8237 382.27 523.597 952.59 952.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1140 6.4e-05 1024 0.32 1008 360448 29.496 16.7956 338.848 522.396 907.701 907.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1140 6.4e-05 1024 0.32 1008 361728 29.6279 16.8838 704.851 524.635 1276.16 1276.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1140 6.4e-05 1024 0.32 1008 359424 29.599 16.8202 492.497 522.47 1061.56 1061.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1140 6.4e-05 1024 0.32 1008 355968 29.6088 16.7526 413.348 520.003 979.877 980.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1140 6.4e-05 1024 0.32 1008 354816 29.6347 16.7217 410.312 519.695 976.531 976.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1140 6.4e-05 1024 0.32 1008 360960 29.6236 16.8597 694.884 524.28 1265.81 1265.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1140 6.4e-05 1024 0.32 1008 358400 29.569 16.7886 498.919 522.193 1067.64 1067.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1140 6.4e-05 1024 0.32 1008 357120 29.5642 16.7588 412.65 521.073 980.212 980.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1140 6.4e-05 1024 0.32 1008 358400 29.6425 16.7941 386.928 522.778 956.319 956.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1140 6.4e-05 1024 0.32 1000 361472 29.5607 16.8091 616.021 523.887 1186.44 1186.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1140 6.4e-05 1024 0.32 1000 361472 29.573 16.9013 400.876 523.873 971.392 971.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1140 6.4e-05 1024 0.32 1000 360960 29.5737 16.8283 328.959 523.549 899.085 899.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1140 6.4e-05 1024 0.32 1000 361600 29.6855 16.8701 584.366 524.238 1155.33 1155.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1140 6.4e-05 1024 0.32 1000 360960 29.6382 16.855 375.544 523.704 945.917 946.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1140 6.4e-05 1024 0.32 1000 360960 29.6095 16.8386 314.594 523.06 884.266 884.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1140 6.4e-05 1024 0.32 1000 358400 29.6044 16.7832 268.417 522.686 837.652 837.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1140 6.4e-05 1024 0.32 1000 360960 29.6197 16.8387 806.901 523.855 1377.38 1377.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1140 6.4e-05 1024 0.32 1000 360960 29.5777 16.8243 499.049 523.965 1069.59 1069.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1140 6.4e-05 1024 0.32 1000 359424 29.5905 16.813 406.002 522.515 975.093 975.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1140 6.4e-05 1024 0.32 1000 359424 29.7152 16.83 345.219 524.18 916.112 916.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1140 6.4e-05 1024 0.32 1000 361088 29.6123 16.8419 742.112 522.789 1311.52 1311.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1140 6.4e-05 1024 0.32 1000 360192 29.5102 17.2629 468.744 522.163 1037.84 1037.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1140 6.4e-05 1024 0.32 1000 360192 29.6599 17.4778 383.601 523.056 953.959 954.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1140 6.4e-05 1024 0.32 1000 358400 29.3228 16.7162 343.689 519.477 909.371 909.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1140 6.4e-05 1024 0.32 1000 361472 29.5673 16.8184 723.042 523.941 1293.54 1293.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1140 6.4e-05 1024 0.32 1000 360448 29.4915 18.0262 466.617 522.583 1036.89 1037.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1140 6.4e-05 1024 0.32 1000 359424 29.7254 16.9077 392.398 524.12 963.313 963.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1140 6.4e-05 1024 0.32 1000 360448 29.5052 16.7936 346.027 522.756 915.241 915.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1140 6.4e-05 1024 0.32 1000 361728 29.6187 16.8796 743.355 523.86 1313.88 1314.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1140 6.4e-05 1024 0.32 1000 359424 29.5878 16.8141 525.921 522.506 1094.99 1095.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1140 6.4e-05 1024 0.32 1000 355968 29.6107 16.7543 430.591 520.014 997.137 997.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1140 6.4e-05 1024 0.32 1000 354816 29.6372 16.7226 409.032 519.599 975.162 975.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1140 6.4e-05 1024 0.32 1000 357120 29.4936 16.7164 375.546 518.165 940.087 940.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1140 6.4e-05 1024 0.32 1000 360960 29.6313 16.855 721.428 524.228 1292.31 1292.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1140 6.4e-05 1024 0.32 1000 358400 29.598 16.787 494.692 522.175 1063.42 1063.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1140 6.4e-05 1024 0.32 1000 357120 29.5708 16.766 417.353 520.481 984.338 984.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1140 6.4e-05 1024 0.32 1000 358400 29.6293 16.7917 387.564 522.779 956.93 957.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1140 6.4e-05 1024 0.32 1000 352000 29.5336 16.642 362.837 516.068 925.243 925.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1140 6.4e-05 1024 0.32 1020 360448 29.6034 16.8187 576.445 523.381 1146.41 1146.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1140 6.4e-05 1024 0.32 1020 360448 29.6492 16.8284 380.456 523.881 950.976 951.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1140 6.4e-05 1024 0.32 1020 359424 29.6906 17.9159 309.433 523.913 881.112 881.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1140 6.4e-05 1024 0.32 1020 358400 29.6084 16.7813 266.747 522.147 835.453 835.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1140 6.4e-05 1024 0.32 1020 360320 29.7471 16.8717 810.219 523.821 1380.82 1380.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1140 6.4e-05 1024 0.32 1020 359680 29.722 16.855 500.666 528.819 1076.23 1076.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1140 6.4e-05 1024 0.32 1020 359040 29.7722 16.8555 407.139 523.425 977.365 977.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1140 6.4e-05 1024 0.32 1020 358400 29.5833 16.7814 345.812 522.688 915.031 915.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1140 6.4e-05 1024 0.32 1020 360192 29.6646 16.8338 744.473 523.811 1314.94 1315.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1140 6.4e-05 1024 0.32 1020 359424 29.6678 16.8411 466.385 523.56 1036.62 1036.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1140 6.4e-05 1024 0.32 1020 359424 29.5973 16.8202 381.668 522.374 950.629 950.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1140 6.4e-05 1024 0.32 1020 359424 29.7155 16.8177 342.28 524.042 913.023 913.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1140 6.4e-05 1024 0.32 1020 357120 29.6036 16.7608 296.495 520.635 863.662 863.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1140 6.4e-05 1024 0.32 1020 360192 29.642 16.8444 706.772 523.395 1276.82 1276.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1140 6.4e-05 1024 0.32 1020 358400 29.5887 16.7899 447.057 521.785 1015.38 1015.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1140 6.4e-05 1024 0.32 1020 360192 29.652 16.8448 376.251 523.062 945.977 946.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1140 6.4e-05 1024 0.32 1020 354816 29.6105 16.7228 326.212 519.666 892.377 892.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1140 6.4e-05 1024 0.32 1020 358400 29.8649 16.8509 292.104 523.65 862.633 862.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1140 6.4e-05 1024 0.32 1020 360448 29.6338 17.3367 664.564 523.82 1235.52 1235.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1140 6.4e-05 1024 0.32 1020 358400 29.6017 16.7834 444.42 522.229 1013.2 1013.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1140 6.4e-05 1024 0.32 1020 359424 29.709 16.8268 369.828 524.106 940.635 940.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1140 6.4e-05 1024 0.32 1020 356352 29.786 16.7867 334.918 522.71 904.359 904.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1140 6.4e-05 1024 0.32 1020 358400 29.6512 16.7916 308.574 522.893 878.079 878.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1140 6.4e-05 1024 0.32 1024 359936 29.635 16.8218 573.584 523.826 1144.04 1144.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1140 6.4e-05 1024 0.32 1024 359424 29.7067 16.8129 370.231 523.311 940.227 940.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1140 6.4e-05 1024 0.32 1024 359424 29.6739 16.8182 307.168 523.35 877.177 877.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1140 6.4e-05 1024 0.32 1024 358400 29.6126 16.785 264.109 522.155 832.826 832.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1140 6.4e-05 1024 0.32 1024 359680 29.7536 16.8677 783.405 523.614 1353.8 1353.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1140 6.4e-05 1024 0.32 1024 359680 29.708 16.853 480.832 524.181 1051.74 1051.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1140 6.4e-05 1024 0.32 1024 359040 29.7724 16.8387 392.97 522.863 962.613 962.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1140 6.4e-05 1024 0.32 1024 358400 29.5743 16.7849 338.472 522.689 907.689 907.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1140 6.4e-05 1024 0.32 1024 358400 29.909 16.8755 307.597 524.041 878.585 878.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1140 6.4e-05 1024 0.32 1024 359424 29.7343 16.8363 724.697 523.851 1295.28 1295.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1140 6.4e-05 1024 0.32 1024 359424 29.6834 16.8225 454.351 523.544 1024.57 1024.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1140 6.4e-05 1024 0.32 1024 357120 29.7882 16.817 368.733 522.53 938.031 938.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1140 6.4e-05 1024 0.32 1024 359424 29.7252 16.8268 328.982 523.608 899.306 899.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1140 6.4e-05 1024 0.32 1024 357120 29.5807 16.769 288.4 520.581 855.501 855.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1140 6.4e-05 1024 0.32 1024 359296 29.7331 16.8407 676.248 527.923 1250.91 1251.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1140 6.4e-05 1024 0.32 1024 358400 29.5914 16.7977 427.69 521.781 996.025 996.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1140 6.4e-05 1024 0.32 1024 357504 29.895 16.8919 362.486 523.126 932.559 932.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1140 6.4e-05 1024 0.32 1024 354816 29.6226 16.7221 316.147 524.513 887.175 887.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1140 6.4e-05 1024 0.32 1024 358400 29.8429 18.8948 282.917 523.213 855.031 855.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1140 6.4e-05 1024 0.32 1024 359424 29.703 16.8264 664.343 523.433 1234.47 1234.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1140 6.4e-05 1024 0.32 1024 358400 29.628 16.7797 438.824 522.59 1007.98 1008.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1140 6.4e-05 1024 0.32 1024 359424 29.7288 16.8258 363.126 523.552 933.397 933.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1140 6.4e-05 1024 0.32 1024 356352 29.7931 16.7875 328.745 522.316 897.813 897.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1140 6.4e-05 1024 0.32 1024 358400 29.6465 16.7997 305.158 522.269 874.032 874.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1140 6.4e-05 1024 0.32 1024 356352 29.5452 16.7281 284.067 520.118 850.625 850.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1140 6.4e-05 1024 0.32 1024 359936 29.7786 16.8566 802.604 523.715 1373.12 1373.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1140 6.4e-05 1024 0.32 1024 359424 29.6481 16.8161 661.319 523.765 1231.72 1231.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1140 6.4e-05 1024 0.32 1024 359424 29.6961 16.8336 428.182 523.813 998.683 998.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1140 6.4e-05 1024 0.32 1024 359424 29.6852 16.8274 347.443 523.802 917.924 918.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1140 6.4e-05 1024 0.32 1024 358400 29.6182 16.9803 309.709 522.144 878.62 878.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1140 6.4e-05 1024 0.32 1024 358400 29.5901 16.7808 285.121 522.184 853.842 853.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1140 6.4e-05 1024 0.32 1024 359424 29.7426 16.8217 263.07 523.502 833.305 833.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1140 6.4e-05 1024 0.32 1024 354816 29.612 16.9252 245.369 519.965 812.035 812.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1140 6.4e-05 1024 0.32 1024 356352 29.7921 16.7956 234.588 522.698 804.042 804.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1140 6.4e-05 1024 0.32 1020 354816 29.6224 16.7178 219.831 519.902 786.244 786.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1140 6.4e-05 1024 0.32 1024 354816 29.6107 16.752 217.289 519.888 783.706 783.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1140 6.4e-05 1024 0.32 1000 358400 29.8358 16.8646 222.335 523.695 792.9 793.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1140 6.4e-05 1024 0.32 1008 358400 29.8349 16.8893 220.268 523.697 790.852 790.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1140 6.4e-05 1024 0.32 992 360448 29.5684 16.7834 643.455 522.097 1212.07 1212.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1140 6.4e-05 1024 0.32 992 353280 29.394 16.6282 374.08 516.174 936.446 936.585
