/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 296 200 464 216)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "SW[3..0]" (rect 5 0 51 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 224 216 328 288))
)
(pin
	(output)
	(rect 752 200 928 216)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDG[1..0]" (rect 90 0 140 12)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 928 216 1136 304))
)
(pin
	(output)
	(rect 752 136 928 152)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDG[2]" (rect 90 0 130 12)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 928 152 992 168))
)
(symbol
	(rect 488 176 720 256)
	(text "PEnc4_2" (rect 5 0 49 12)(font "Arial" ))
	(text "inst" (rect 8 64 28 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "decodedIn[3..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "decodedIn[3..0]" (rect 21 27 105 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 232 32)
		(output)
		(text "encodedOut[1..0]" (rect 0 0 94 12)(font "Arial" ))
		(text "encodedOut[1..0]" (rect 132 27 226 39)(font "Arial" ))
		(line (pt 232 32)(pt 216 32)(line_width 3))
	)
	(port
		(pt 232 48)
		(output)
		(text "validOut" (rect 0 0 44 12)(font "Arial" ))
		(text "validOut" (rect 174 43 218 55)(font "Arial" ))
		(line (pt 232 48)(pt 216 48))
	)
	(drawing
		(rectangle (rect 16 16 216 64))
	)
)
(connector
	(pt 464 208)
	(pt 488 208)
	(bus)
)
(connector
	(pt 720 208)
	(pt 752 208)
	(bus)
)
(connector
	(pt 728 224)
	(pt 728 144)
)
(connector
	(pt 720 224)
	(pt 728 224)
)
(connector
	(pt 728 144)
	(pt 752 144)
)
