// Seed: 2123277462
`define pp_1 0
module module_0 (
    input logic id_0
);
  type_0 id_1 (
      1,
      1'b0,
      1'd0 | 1
  );
  logic id_2;
endmodule
