$date
  Tue Jun 27 18:15:00 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module maindecoder_tb $end
$var reg 6 ! op[5:0] $end
$var reg 2 " aluop[1:0] $end
$var reg 1 # mem2reg $end
$var reg 1 $ memwrite $end
$var reg 1 % branch $end
$var reg 1 & alusrc $end
$var reg 1 ' regdst $end
$var reg 1 ( regwrite $end
$var reg 1 ) jump $end
$scope module adc $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000000 !
bUU "
U#
U$
U%
U&
U'
U(
U)
#10000000
b000010 !
#20000000
b101011 !
#30000000
b111111 !
#40000000
b000100 !
#50000000
