CAPI=2:
name: pynq_fused:interfaces:axi4_lite:0.2.0
description: AXI4 Lite interface definition (includes master & slave modports)

filesets:
  rtl:
    files:
      - src/axi4lite_intf.sv
    file_type: systemVerilogSource

targets:
  default: &default
    filesets:
      - rtl

