INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/edward/Documents/FPGA_Workspace/led_stream/led_stream.srcs/sources_1/new/led_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_stream
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/edward/Documents/FPGA_Workspace/led_stream/led_stream.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
