<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang xml:lang>
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>AddSub</title>
  <style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
ul.task-list{list-style: none;}
ul.task-list li input[type="checkbox"] {
width: 0.8em;
margin: 0 0.8em 0.2em -1.6em;
vertical-align: middle;
}
.display.math{display: block; text-align: center; margin: 0.5rem auto;}
</style>
  <style type="text/css">body {font-family: arial, helvetica, sans-serif;font-size: 10pt;font-weight: normal;}#title-block-header {display:none;}.level1{margin-left: 0px;}.level2{margin-left: 0px;}.level3{margin-left: 15px;}.level4{margin-left: 15px;}h4 {color:#c06838;}.level5{margin-left: 15px;}.level6{margin-left: 15px;}table {border-spacing: 2px;display: block;font-size: 14px;overflow: auto;width: 100%;margin-bottom: 16px;border-spacing: 0;border-collapse: collapse;}td {padding: 6px 13px;border: 1px solid #dfe2e5;}th {font-weight: 600;padding: 6px 13px;border: 1px solid #dfe2e5;}tr {background-color: #fff;border-top: 1px solid #c6cbd1;}table tr:nth-child(2n) {background-color: #f6f8fa;}.noteBox::before{content: "NOTE:";font-weight: bold;font-size: 11pt;color: #0096C7;}.noteBox{border: 2px solid;border-radius: 5px;padding: 10px;margin: 10px 0;width: 80%;border-color: #0096C7;background-color: rgba(0, 150, 199, 0.1);}</style>
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title">AddSub</h1>
</header>
<section id="addsub" class="level1">
<h1>AddSub</h1>
<p><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAGgAAABsCAYAAACGjfe3AAAACXBIWXMAAA7EAAAOxAGVKw4bAAAIR0lEQVR4nO2df0yU5x3AP3fcVaR0OoEDq5iuZtnm0FpNzVaxtWDXGptsbqalGjdoa+vmoos1OO20bdbZWWoXtrm1GYvMrQ1ZnZ1j1nUL2KVi45w1VlwGmhWhAh4/hTu4O9573/1BjwJ3x4+798cDPJ//4H34Pk/45Hne58f3nrNpmqYhERa71Q2QjIxjpIc2m82sdkx5og1kIwoCOHWhWffGSIaSfUdG1GdyiBMcKUhwpCDBkYIERwoSHClIcKQgwZGCBEcKEpxRdxLGi91uI2NWEn1KUO/QwtPpCdCnqLrG1F2Q02FnRrITcOodekLQ0unTNZ7uQ5w/EORqswdVHmLogiHvoB6fQsN1KUkP7ACtra0UFRXR0tKiW2ApSR/sAIcOHaKwsJCcnBzcbrduwaWk+LED5Ofnk5WVRXV1Nbm5uVKSQNgB0tLSqKiokJIEZGCS4HK5wiQNJuD3s2fHE2zbtI4nN6zm/L9Pj6siKSk2hszihksaTHt7C9n3PUjxb46w89kDHC4pHndlUtL4CVuoulwuysrKyMrKGvL7lBQXF8+f5R9vH0XToOtGR0wVhiRlpidjlzkpoxK2DnK73eTl5YUVLD/6Ok6nk5cPvsGOH+2Pq1LZk8bOEEFut5vc3Fyqq6vDelBbm5vZc+YBcPLv5Sh9fXFVLCWNjQFBw+VUVFQMKXj/6rUcP1bG9s15pM+eA8CxI4fjqlxKGh2bpmlaS0sLOTk5Q+S4XC5sNpspeXFJiY5J8U5q7fTFtFmafUdG1MRFO0BpaWmYHDORPSk6DoCCggKgf0chLS3NkobI2V1kbCN9usGsIW4wE3m4M2KI0/3ALl56fAr1zd0kTzfvwC91ZqJpdY0X4QQB9PqD9PrNPTIXVZKQSSPTbkrAPhHHOAMQTlBSooPbb72FjFlJccV5/70KNn/7IT48f0anllmDUIJCEwQg7qygebfNJ3vlA3o0y1KEEaT37G1O5m36BLIYIQTpJeed40d45cVdXK6pHr3wBMHyWVysct76YykV7xwDoKHuf6zP/x6PbHyKB9asA+BwSTFnqiq5UnOJGx3trMhZrXfTTcHShepIcsa66LvedI3d2wv4RclRkm5OjqkdaTMTdZlmG7YXZwV6DGuqqrJv7za273oxZjmiY4kgvd45vy8pZsldy/nyoqX6NExATBekl5xLH57jg7NVbHxiqz4Ns5hoSaOmCtJzKv3bXxXR3tbC1k3r+P7jazn02oH4g1pItKRR02Zxeq9zXnm1TJ9AghBKdRt+HmdKD5rIRwjx8uviF1j/9eWjlouWNGq4oKkg5/3TVRTt/0lcMaJl9hoqaKLL8Xo9bMj7FpmzU1iy6Iv8893KiOUaGuo5XXUqahybzcazhU+x6iu3s//5pyOueSJl9rrdbuMETXQ5AJdra5ibOY8Lly6z6msP8tye3UOea5qGoihoqoqmaQQVBVUN/whkw9WPWLP2UZ7e/VPKj75O9YWzEesLJY1C/ztpy5YtxkwSJoMcgNQ0F7U1/2XVyrvxej3YExKGPD9xvJyNGx4e+HnB/FTuXrGKl375hyHlMm6dy7KvrkRVg+zbu40rNf9h4eJlYfUNThrNysri4MGD+vegySIH4Oc/e5mGhnrOnLtI/mNPhg1Ny1fcQ8W7Vex6Zi9Llt7Fn8pPsrXwx2FxQvfuDfx9hP9NpLxEl8ulbw+aPi1h0sgB8Hg9AHR2dPC3t/+K3+cnGAyS8ElPmjFjJovvXEptbS3JyclkLboz4l5c07V6zv3rFO7mRjRN4wtfWhRWJpIc0HmSkDzdOWnkAOQXbMLr9XB/TjZ7n38BhyOBnTt+EFbu4Uce5a2/nIgYI9inMP/zCzjyRgkH9v2Qb+YVsGDhkrBy0fISdd3N1mtXGGLfGY4FEXazoyWNWn4eJOmnsrIyYtKoECeqEqJm9EpBgiMFCY6w7yAjMz2djgSa23tQJ8DHKYQVBMZKauuy4w/059519yrM+gzYBRxPBGySsagaXG32DMgB8PkVrl73EGEbzXKmlCBVg4brHnp8Stgzn1+hrrmbYFADgUY+wy5TEo2R5ITwB4LUNXWjCPRuMvQyJVEYi5wQAUXlo8buT25OtF7UmC9Teq/yBMUv7TG9gfEyHjkhlKBKXVM3fkXF6m9XMuUyJauIRU4IJahR19g/mbBS0pgvUwJobmzgme2P85119/HnN39nakPHSzxyBmKoGnXNHnoDStTUXKMZsg4KSQqdTQynvu4KpW+exO/rYcM37uGhtetxOMS7PFYPOSE0TaOh2cscVxJJiQ7sJn/pVdg0e/C5+HAWLl6G0+kk+ZYZpKS6aG9rNbyB40VPOZ/G1PjY7cXTo5h+l8OYL1MCsA9eattAtG9QM0JOCE2Day1eujwBU4e7MV+mBHDp4geoahCvt5sbne3MSrHm0otIGClnME1tPbR3+U2TNPAOipS0kJ6ePlBQ1VTmZn6O53Z+l2sf1/HY5h0kJIixlWeWnBDuDh9BFVJnTjP8neSA/sz6aEkLIe7NXcO9uWsMbUwsmC0nRNsNH6qqkv7ZJGwGbpgJcZlSrFglJ0RHd4DGth5D10nCXKY0XqyWE6LLG0DVNDJdN+N06N+VhM3qGQlR5Axm2k0J9ClqTIeApl2m1OkJ6BkuKp7ePtPv8hmNwedLeqKroD5FNS2XbaowpQ7sJiJSkOBIQYIjBQmOFCQ4UpDgSEGCIwUJjhQkOFKQ4EhBgjPqbrbEHGLazbYqF0zyKXKIExwpSHCkIMGRggRHChIcKUhwpCDBkYIERwoSHClIcKQgwZGCBEcKEhwpSHCkIMGRggRHChKc/wOHEzsLXWTYAgAAAABJRU5ErkJggg==" /></p>
<section id="description" class="level2">
<h2>Description</h2>
<p>The AddSub block implements an adder/subtractor. The operation can be
fixed (Addition or Subtraction) or changed dynamically under control of
the sub mode signal.</p>
</section>
<section id="parameters" class="level2">
<h2>Parameters</h2>
<section id="basic-tab" class="level3">
<h3>Basic tab</h3>
<p>Parameters specific to the Basic tab are as follows:</p>
<section id="operation" class="level4">
<h4>Operation</h4>
<p>Specifies the block operation to be Addition, Subtraction, or
Addition/ Subtraction. When Addition/Subtraction is selected, the block
operation is determined by the sub input port, which must be driven by a
Boolean signal. When the sub input is 1, the block performs subtraction.
Otherwise, it performs addition.</p>
</section>
<section id="provide-carry-in-port" class="level4">
<h4>Provide carry-in port</h4>
<p>When selected, allows access to the carry-in port, cin.</p>
</section>
<section id="provide-carry-out-port" class="level4">
<h4>Provide carry-out port</h4>
<p>When selected, allows access to the carry-out port, cout. The
carry-out port is available only when User defined precision is
selected, the inputs and output are unsigned, and the number of output
integer bits equals x, where x = max (integer bits a, integer bits
b).</p>
</section>
<section id="latency" class="level4">
<h4>Latency</h4>
<p>The Latency value defines the number of sample periods by which the
block&#39;s output is delayed. One sample period might correspond to
multiple clock cycles in the corresponding FPGA implementation (for
example, when the hardware is over-clocked with respect to the Simulink
model). Model Composer will not perform extensive pipelining unless you
select the Pipeline for maximum performance option (on the
Implementation tab, described below); additional latency is usually
implemented as a shift register on the output of the block.</p>
</section>
</section>
<section id="output-tab" class="level3">
<h3>Output tab</h3>
<section id="precision" class="level4">
<h4>Precision</h4>
<p>This parameter allows you to specify the output precision for
fixed-point arithmetic. Floating point arithmetic output will always be
Full precision.</p>
<section id="full" class="level5">
<h5>Full</h5>
<p>The block uses sufficient precision to represent the result without
error.</p>
</section>
<section id="user-defined" class="level5">
<h5>User Defined</h5>
<p>If you do not need full precision, this option allows you to specify
a reduced number of total bits and/or fractional bits.</p>
</section>
</section>
<section id="fixed-point-output-type" class="level4">
<h4>Fixed-point Output Type</h4>
<section id="arithmetic-type" class="level5">
<h5>Arithmetic Type</h5>
<section id="signed-2s-comp" class="level6">
<h6>Signed (2’s comp)</h6>
<p>The output is a Signed (2’s complement) number.</p>
</section>
<section id="unsigned" class="level6">
<h6>Unsigned</h6>
<p>The output is an Unsigned number.</p>
</section>
</section>
<section id="fixed--point-precision" class="level5">
<h5>Fixed -point Precision</h5>
<section id="number-of-bits" class="level6">
<h6>Number of bits</h6>
<p>Specifies the bit location of the binary point of the output number,
where bit zero is the least significant bit.</p>
</section>
<section id="binary-point" class="level6">
<h6>Binary point</h6>
<p>Position of the binary point in the fixed-point output.</p>
</section>
</section>
</section>
<section id="quantization" class="level4">
<h4>Quantization</h4>
<p>Refer to the section <a href="matlab:helpview(vmcHelp(&#39;name&#39;,&#39;common-options&#39;,&#39;category&#39;,&#39;GEN&#39;))">Overflow
and Quantization</a>.</p>
</section>
<section id="overflow" class="level4">
<h4>Overflow</h4>
<p>Refer to the section <a href="matlab:helpview(vmcHelp(&#39;name&#39;,&#39;common-options&#39;,&#39;category&#39;,&#39;GEN&#39;))">Overflow
and Quantization</a>.</p>
</section>
</section>
<section id="implementation-tab" class="level3">
<h3>Implementation tab</h3>
<p>Parameters specific to the Implementation tab are as follows:</p>
<section id="use-behavioral-hdl-otherwise-use-core" class="level4">
<h4>Use behavioral HDL (otherwise use core)</h4>
<p>The block is implemented using behavioral HDL. This gives the
downstream logic synthesis tool maximum freedom to optimize for
performance or area.</p>
<p><strong>Note</strong>: For Floating-point operations, the block
always uses the Floating-point Operator core.</p>
</section>
</section>
<section id="core-parameters" class="level3">
<h3>Core Parameters</h3>
<section id="pipeline-for-maximum-performance" class="level4">
<h4>Pipeline for maximum performance</h4>
<p>The LogiCORE can be internally pipelined to optimize for speed
instead of area. Selecting this option puts all user defined latency
into the core until the maximum allowable latency is reached. If the
Pipeline for maximum performance option is not selected and latency is
greater than zero, a single output register is put in the core and
additional latency is added on the output of the core.</p>
<p>The Pipeline for maximum performance option adds the pipeline
registers throughout the block, so that the latency is distributed,
instead of adding it only at the end. This helps to meet tight timing
constraints in the design.</p>
</section>
<section id="implement-using" class="level4">
<h4>Implement using</h4>
<p>Core logic can be implemented in Fabric, or in a DSP48, if a DSP48 is
available in the target device. The default is Fabric.</p>
<p>Other parameters used by this block are explained in the topic <a href="matlab:helpview(vmcHelp(&#39;name&#39;,&#39;common-options&#39;,&#39;category&#39;,&#39;GEN&#39;))">Common
Options in Block Parameter Dialog Boxes</a>.</p>
</section>
</section>
</section>
<section id="logicore-documentation" class="level2">
<h2>LogiCORE™ Documentation</h2>
<p>Adder/Subtractor LogiCORE IP Product Guide (<a href="https://docs.xilinx.com/access/sources/ud/document?isLatest=true&amp;url=pg120-c-addsub&amp;ft:locale=en-US">PG120</a>)</p>
<p>Floating-Point Operator LogiCORE IP Product Guide (<a href="https://docs.xilinx.com/access/sources/ud/document?isLatest=true&amp;url=pg060-floating-point&amp;ft:locale=en-US">PG060</a>)</p>
<hr />
<p>Copyright (C) 2023 Advanced Micro Devices, Inc. All rights reserved.
SPDX-License-Identifier: MIT</p>
</section>
</section>
</body>
</html>
