<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>unicache.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_8fa5bb9d2f95926b04f2d59881b2c467.html">m4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">unicache.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the interfaces present in the Uni-cache HAL. This also contains some related macros, structures and enums.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8f752ef98cf899982266cfb967660455"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f752ef98cf899982266cfb967660455"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a8f752ef98cf899982266cfb967660455">UNICACHE_WAIT_INFINITE</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="memdesc:a8f752ef98cf899982266cfb967660455"><td class="mdescLeft">&#160;</td><td class="mdescRight">UNICACHE_WAIT_INFINITE: Macro defining the flag for infinite wait. <br /></td></tr>
<tr class="separator:a8f752ef98cf899982266cfb967660455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57aed98741666f557fc31737f9245cc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57aed98741666f557fc31737f9245cc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a57aed98741666f557fc31737f9245cc8">UNICACHE_WAIT_NOWAIT</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:a57aed98741666f557fc31737f9245cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UNICACHE_WAIT_NOWAIT: Macro defining the flag for no wait. <br /></td></tr>
<tr class="separator:a57aed98741666f557fc31737f9245cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ba4efc0d1ab050219f3fd7f133fcbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2ba4efc0d1ab050219f3fd7f133fcbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#ac2ba4efc0d1ab050219f3fd7f133fcbe">UNICACHE_LINE_SIZE</a>&#160;&#160;&#160;((uint32_t) 32U)</td></tr>
<tr class="memdesc:ac2ba4efc0d1ab050219f3fd7f133fcbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro defines the size of the uni-cache line in bytes. <br /></td></tr>
<tr class="separator:ac2ba4efc0d1ab050219f3fd7f133fcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af056f42b8c8825d41b268bc67135a027"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af056f42b8c8825d41b268bc67135a027"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#af056f42b8c8825d41b268bc67135a027">UNICACHE_LINE_ADDRESS_MASK</a>&#160;&#160;&#160;(~((uint32_t) 0x1FU))</td></tr>
<tr class="memdesc:af056f42b8c8825d41b268bc67135a027"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro defines the mask value used to calculate uni-cache line address. <br /></td></tr>
<tr class="separator:af056f42b8c8825d41b268bc67135a027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd54756089749492bf2ec47faffec64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#aecd54756089749492bf2ec47faffec64">UNICACHE_MAX_LINE_MODE_BUFF_SIZE</a>&#160;&#160;&#160;((uint32_t) 1024U)</td></tr>
<tr class="memdesc:aecd54756089749492bf2ec47faffec64"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro defines the maximum buffer size for doing discrete cache line operations in bytes.  <a href="#aecd54756089749492bf2ec47faffec64">More...</a><br /></td></tr>
<tr class="separator:aecd54756089749492bf2ec47faffec64"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ab69c25b036099f78d6e001db0666e8fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#ab69c25b036099f78d6e001db0666e8fb">UNICACHEEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ab69c25b036099f78d6e001db0666e8fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function first checks if unicache is enabled and enables it if it is not enabled.  <a href="#ab69c25b036099f78d6e001db0666e8fb">More...</a><br /></td></tr>
<tr class="separator:ab69c25b036099f78d6e001db0666e8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4927ea8ae6c1c5168f27c96d40cad68d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a4927ea8ae6c1c5168f27c96d40cad68d">UNICACHEDisable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a4927ea8ae6c1c5168f27c96d40cad68d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables the unicache.  <a href="#a4927ea8ae6c1c5168f27c96d40cad68d">More...</a><br /></td></tr>
<tr class="separator:a4927ea8ae6c1c5168f27c96d40cad68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd58001a33b6dae0d6a454e568e7c67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a5fd58001a33b6dae0d6a454e568e7c67">UNICACHEInvalidateCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:a5fd58001a33b6dae0d6a454e568e7c67"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates one cache line.  <a href="#a5fd58001a33b6dae0d6a454e568e7c67">More...</a><br /></td></tr>
<tr class="separator:a5fd58001a33b6dae0d6a454e568e7c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab261dcb69952347a5d4eeaa01488391c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#ab261dcb69952347a5d4eeaa01488391c">UNICACHEWaitCacheMaint</a> (uint32_t baseAddr, uint32_t numRetries)</td></tr>
<tr class="memdesc:ab261dcb69952347a5d4eeaa01488391c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function wait for cache maintenance operation to finish.  <a href="#ab261dcb69952347a5d4eeaa01488391c">More...</a><br /></td></tr>
<tr class="separator:ab261dcb69952347a5d4eeaa01488391c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ba472af65bd1b1c40a6d012f53dfec"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a35ba472af65bd1b1c40a6d012f53dfec">UNICACHEInvalidate</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t wait)</td></tr>
<tr class="memdesc:a35ba472af65bd1b1c40a6d012f53dfec"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates the cache lines in the region defined by maintenance start/end address.  <a href="#a35ba472af65bd1b1c40a6d012f53dfec">More...</a><br /></td></tr>
<tr class="separator:a35ba472af65bd1b1c40a6d012f53dfec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bdd6f0d4553959299f011cfea16deca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a0bdd6f0d4553959299f011cfea16deca">UNICACHEWriteBackCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:a0bdd6f0d4553959299f011cfea16deca"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function evicts one dirty cache line.  <a href="#a0bdd6f0d4553959299f011cfea16deca">More...</a><br /></td></tr>
<tr class="separator:a0bdd6f0d4553959299f011cfea16deca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadc27f5b4cb1f9e2bfe93fcffd559a4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#adadc27f5b4cb1f9e2bfe93fcffd559a4">UNICACHEWriteBack</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t wait)</td></tr>
<tr class="memdesc:adadc27f5b4cb1f9e2bfe93fcffd559a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function evicts the dirty cache lines in the region defined by maintenance start/end address.  <a href="#adadc27f5b4cb1f9e2bfe93fcffd559a4">More...</a><br /></td></tr>
<tr class="separator:adadc27f5b4cb1f9e2bfe93fcffd559a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148a7701dabe9a73c565719b81cecbe7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a148a7701dabe9a73c565719b81cecbe7">UNICACHELockCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:a148a7701dabe9a73c565719b81cecbe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function locks one cache line.  <a href="#a148a7701dabe9a73c565719b81cecbe7">More...</a><br /></td></tr>
<tr class="separator:a148a7701dabe9a73c565719b81cecbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d9b30303bd67c9a634192cf88e1be0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a47d9b30303bd67c9a634192cf88e1be0">UNICACHELock</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t wait)</td></tr>
<tr class="memdesc:a47d9b30303bd67c9a634192cf88e1be0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function locks the region defined by maintenance start/end address.  <a href="#a47d9b30303bd67c9a634192cf88e1be0">More...</a><br /></td></tr>
<tr class="separator:a47d9b30303bd67c9a634192cf88e1be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728afcc59a0b36e8274226668fbfac7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a728afcc59a0b36e8274226668fbfac7a">UNICACHEUnlockCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:a728afcc59a0b36e8274226668fbfac7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function unlocks one cache line.  <a href="#a728afcc59a0b36e8274226668fbfac7a">More...</a><br /></td></tr>
<tr class="separator:a728afcc59a0b36e8274226668fbfac7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d0da8d2fc59f71806bf4aa44f1daeb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#ab8d0da8d2fc59f71806bf4aa44f1daeb">UNICACHEUnlock</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t wait)</td></tr>
<tr class="memdesc:ab8d0da8d2fc59f71806bf4aa44f1daeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function unlocks the region defined by maintenance start/end address.  <a href="#ab8d0da8d2fc59f71806bf4aa44f1daeb">More...</a><br /></td></tr>
<tr class="separator:ab8d0da8d2fc59f71806bf4aa44f1daeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5fdf1f0f4ee0baaba0e46d3bd8e39d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a2b5fdf1f0f4ee0baaba0e46d3bd8e39d">UNICACHEPreloadCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:a2b5fdf1f0f4ee0baaba0e46d3bd8e39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function pre-loads one cache line.  <a href="#a2b5fdf1f0f4ee0baaba0e46d3bd8e39d">More...</a><br /></td></tr>
<tr class="separator:a2b5fdf1f0f4ee0baaba0e46d3bd8e39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8471eb67d83483ac23fa00a7747566"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a8b8471eb67d83483ac23fa00a7747566">UNICACHEPreload</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t wait)</td></tr>
<tr class="memdesc:a8b8471eb67d83483ac23fa00a7747566"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function pre-loads the region defined by maintenance start/end address.  <a href="#a8b8471eb67d83483ac23fa00a7747566">More...</a><br /></td></tr>
<tr class="separator:a8b8471eb67d83483ac23fa00a7747566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9c1ce893abf3ad61a566f2af92971c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a1b9c1ce893abf3ad61a566f2af92971c">UNICACHEWriteBackAndInvalidateCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:a1b9c1ce893abf3ad61a566f2af92971c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates and evicts one cache line.  <a href="#a1b9c1ce893abf3ad61a566f2af92971c">More...</a><br /></td></tr>
<tr class="separator:a1b9c1ce893abf3ad61a566f2af92971c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed87ee8ca7d2322a5464e3b45c6a19b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a2ed87ee8ca7d2322a5464e3b45c6a19b">UNICACHEWriteBackAndInvalidate</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t wait)</td></tr>
<tr class="memdesc:a2ed87ee8ca7d2322a5464e3b45c6a19b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates and evicts the cache lines in the region defined by maintenance start/end address.  <a href="#a2ed87ee8ca7d2322a5464e3b45c6a19b">More...</a><br /></td></tr>
<tr class="separator:a2ed87ee8ca7d2322a5464e3b45c6a19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2c39b0d1ae70335395bf6cb31686a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a0d2c39b0d1ae70335395bf6cb31686a2">UNICACHEPreloadAndLockCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:a0d2c39b0d1ae70335395bf6cb31686a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function pre-loads and locks one cache line.  <a href="#a0d2c39b0d1ae70335395bf6cb31686a2">More...</a><br /></td></tr>
<tr class="separator:a0d2c39b0d1ae70335395bf6cb31686a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3f5fb6707b5dbf54747b496340d3d6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a2b3f5fb6707b5dbf54747b496340d3d6">UNICACHEPreloadAndLock</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t wait)</td></tr>
<tr class="memdesc:a2b3f5fb6707b5dbf54747b496340d3d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function pre-loads and locks the region defined by maintenance start/end address.  <a href="#a2b3f5fb6707b5dbf54747b496340d3d6">More...</a><br /></td></tr>
<tr class="separator:a2b3f5fb6707b5dbf54747b496340d3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f228b723f02cdf457f104eca48b1cd1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a7f228b723f02cdf457f104eca48b1cd1">UNICACHEWriteBackAll</a> (uint32_t baseAddr, uint32_t wait)</td></tr>
<tr class="memdesc:a7f228b723f02cdf457f104eca48b1cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function evicts the whole unicache.  <a href="#a7f228b723f02cdf457f104eca48b1cd1">More...</a><br /></td></tr>
<tr class="separator:a7f228b723f02cdf457f104eca48b1cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a6cf1b9530ecef6032684bde361469"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#a72a6cf1b9530ecef6032684bde361469">UNICACHEInvalidateAll</a> (uint32_t baseAddr, uint32_t wait)</td></tr>
<tr class="memdesc:a72a6cf1b9530ecef6032684bde361469"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates the whole unicache.  <a href="#a72a6cf1b9530ecef6032684bde361469">More...</a><br /></td></tr>
<tr class="separator:a72a6cf1b9530ecef6032684bde361469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44fc91b7af5503f9f153918de092762"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unicache_8h.html#ae44fc91b7af5503f9f153918de092762">UNICACHEWriteBackAndInvalidateAll</a> (uint32_t baseAddr, uint32_t wait)</td></tr>
<tr class="memdesc:ae44fc91b7af5503f9f153918de092762"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates and evicts the whole unicache.  <a href="#ae44fc91b7af5503f9f153918de092762">More...</a><br /></td></tr>
<tr class="separator:ae44fc91b7af5503f9f153918de092762"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the interfaces present in the Uni-cache HAL. This also contains some related macros, structures and enums. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="aecd54756089749492bf2ec47faffec64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UNICACHE_MAX_LINE_MODE_BUFF_SIZE&#160;&#160;&#160;((uint32_t) 1024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This macro defines the maximum buffer size for doing discrete cache line operations in bytes. </p>
<p>For buffers below a certain size, cache maintenance operations are more efficient if performed on single cache lines at a time rather than on an entire region. For buffer sizes equal to or less than this value, the invalidate and write back APIs use a series of individual cache line operations. For buffer sizes large than this value, a a single block mode operation will be performed. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a4927ea8ae6c1c5168f27c96d40cad68d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UNICACHEDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disables the unicache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ab69c25b036099f78d6e001db0666e8fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UNICACHEEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function first checks if unicache is enabled and enables it if it is not enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The check is needed because hard fault is created on IPU if unicache is enabled when the enable bit was set previously only. </dd></dl>

</div>
</div>
<a class="anchor" id="a35ba472af65bd1b1c40a6d012f53dfec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHEInvalidate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>byteCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wait</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function invalidates the cache lines in the region defined by maintenance start/end address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">startAddress</td><td>Maintenance region start address. </td></tr>
    <tr><td class="paramname">byteCount</td><td>Length of the maintenance region. </td></tr>
    <tr><td class="paramname">wait</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="a72a6cf1b9530ecef6032684bde361469"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHEInvalidateAll </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wait</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function invalidates the whole unicache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">wait</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="a5fd58001a33b6dae0d6a454e568e7c67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UNICACHEInvalidateCacheLine </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maintenanceAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function invalidates one cache line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">maintenanceAddr</td><td>Maintenance Address. Should be aligned as per cache line size <a class="el" href="unicache_8h.html#ac2ba4efc0d1ab050219f3fd7f133fcbe" title="This macro defines the size of the uni-cache line in bytes. ">UNICACHE_LINE_SIZE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API does not wait for maintenance operation to complete. App should take care of timing considerations. </dd></dl>

</div>
</div>
<a class="anchor" id="a47d9b30303bd67c9a634192cf88e1be0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHELock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>byteCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wait</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function locks the region defined by maintenance start/end address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">startAddress</td><td>Maintenance region start address. </td></tr>
    <tr><td class="paramname">byteCount</td><td>Length of the maintenance region. </td></tr>
    <tr><td class="paramname">wait</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="a148a7701dabe9a73c565719b81cecbe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UNICACHELockCacheLine </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maintenanceAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function locks one cache line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">maintenanceAddr</td><td>Maintenance Address. Should be aligned as per cache line size <a class="el" href="unicache_8h.html#ac2ba4efc0d1ab050219f3fd7f133fcbe" title="This macro defines the size of the uni-cache line in bytes. ">UNICACHE_LINE_SIZE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API does not wait for maintenance operation to complete. App should take care of timing considerations. </dd></dl>

</div>
</div>
<a class="anchor" id="a8b8471eb67d83483ac23fa00a7747566"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHEPreload </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>byteCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wait</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function pre-loads the region defined by maintenance start/end address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">startAddress</td><td>Maintenance region start address. </td></tr>
    <tr><td class="paramname">byteCount</td><td>Length of the maintenance region. </td></tr>
    <tr><td class="paramname">wait</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="a2b3f5fb6707b5dbf54747b496340d3d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHEPreloadAndLock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>byteCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wait</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function pre-loads and locks the region defined by maintenance start/end address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">startAddress</td><td>Maintenance region start address. </td></tr>
    <tr><td class="paramname">byteCount</td><td>Length of the maintenance region. </td></tr>
    <tr><td class="paramname">wait</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="a0d2c39b0d1ae70335395bf6cb31686a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UNICACHEPreloadAndLockCacheLine </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maintenanceAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function pre-loads and locks one cache line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">maintenanceAddr</td><td>Maintenance Address. Should be aligned as per cache line size <a class="el" href="unicache_8h.html#ac2ba4efc0d1ab050219f3fd7f133fcbe" title="This macro defines the size of the uni-cache line in bytes. ">UNICACHE_LINE_SIZE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API does not wait for maintenance operation to complete. App should take care of timing considerations. </dd></dl>

</div>
</div>
<a class="anchor" id="a2b5fdf1f0f4ee0baaba0e46d3bd8e39d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UNICACHEPreloadCacheLine </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maintenanceAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function pre-loads one cache line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">maintenanceAddr</td><td>Maintenance Address. Should be aligned as per cache line size <a class="el" href="unicache_8h.html#ac2ba4efc0d1ab050219f3fd7f133fcbe" title="This macro defines the size of the uni-cache line in bytes. ">UNICACHE_LINE_SIZE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API does not wait for maintenance operation to complete. App should take care of timing considerations. </dd></dl>

</div>
</div>
<a class="anchor" id="ab8d0da8d2fc59f71806bf4aa44f1daeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHEUnlock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>byteCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wait</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function unlocks the region defined by maintenance start/end address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">startAddress</td><td>Maintenance region start address. </td></tr>
    <tr><td class="paramname">byteCount</td><td>Length of the maintenance region. </td></tr>
    <tr><td class="paramname">wait</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="a728afcc59a0b36e8274226668fbfac7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UNICACHEUnlockCacheLine </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maintenanceAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function unlocks one cache line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">maintenanceAddr</td><td>Maintenance Address. Should be aligned as per cache line size <a class="el" href="unicache_8h.html#ac2ba4efc0d1ab050219f3fd7f133fcbe" title="This macro defines the size of the uni-cache line in bytes. ">UNICACHE_LINE_SIZE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API does not wait for maintenance operation to complete. App should take care of timing considerations. </dd></dl>

</div>
</div>
<a class="anchor" id="ab261dcb69952347a5d4eeaa01488391c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHEWaitCacheMaint </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>numRetries</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function wait for cache maintenance operation to finish. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">numRetries</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="adadc27f5b4cb1f9e2bfe93fcffd559a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHEWriteBack </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>byteCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wait</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function evicts the dirty cache lines in the region defined by maintenance start/end address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">startAddress</td><td>Maintenance region start address. </td></tr>
    <tr><td class="paramname">byteCount</td><td>Length of the maintenance region. </td></tr>
    <tr><td class="paramname">wait</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="a7f228b723f02cdf457f104eca48b1cd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHEWriteBackAll </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wait</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function evicts the whole unicache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">wait</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="a2ed87ee8ca7d2322a5464e3b45c6a19b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHEWriteBackAndInvalidate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>byteCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wait</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function invalidates and evicts the cache lines in the region defined by maintenance start/end address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">startAddress</td><td>Maintenance region start address. </td></tr>
    <tr><td class="paramname">byteCount</td><td>Length of the maintenance region. </td></tr>
    <tr><td class="paramname">wait</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="ae44fc91b7af5503f9f153918de092762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UNICACHEWriteBackAndInvalidateAll </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wait</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function invalidates and evicts the whole unicache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">wait</td><td>Wait Time for maintenance operation completion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Whether maintenance operation completed successfully. STW_SOK : Success STW_EFAIL : Failure </dd></dl>

</div>
</div>
<a class="anchor" id="a1b9c1ce893abf3ad61a566f2af92971c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UNICACHEWriteBackAndInvalidateCacheLine </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maintenanceAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function invalidates and evicts one cache line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">maintenanceAddr</td><td>Maintenance Address. Should be aligned as per cache line size <a class="el" href="unicache_8h.html#ac2ba4efc0d1ab050219f3fd7f133fcbe" title="This macro defines the size of the uni-cache line in bytes. ">UNICACHE_LINE_SIZE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API does not wait for maintenance operation to complete. App should take care of timing considerations. </dd></dl>

</div>
</div>
<a class="anchor" id="a0bdd6f0d4553959299f011cfea16deca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UNICACHEWriteBackCacheLine </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maintenanceAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function evicts one dirty cache line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of Uni-cache registers. </td></tr>
    <tr><td class="paramname">maintenanceAddr</td><td>Maintenance Address. Should be aligned as per cache line size <a class="el" href="unicache_8h.html#ac2ba4efc0d1ab050219f3fd7f133fcbe" title="This macro defines the size of the uni-cache line in bytes. ">UNICACHE_LINE_SIZE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API does not wait for maintenance operation to complete. App should take care of timing considerations. </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2016, Texas Instruments Incorporated</small>
</body>
</html>
