Analysis & Elaboration report for Project_1
Sun Oct 23 19:01:58 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |control_unit
  5. Analysis & Elaboration Settings
  6. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun Oct 23 19:01:58 2022       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; Project_1                                   ;
; Top-level Entity Name              ; control_unit                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |control_unit ;
+--------------------+--------+------------------------------------------------+
; Parameter Name     ; Value  ; Type                                           ;
+--------------------+--------+------------------------------------------------+
; bram_address_width ; 6      ; Signed Integer                                 ;
; num_clock_cycles   ; 150000 ; Signed Integer                                 ;
+--------------------+--------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; control_unit       ; Project_1          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun Oct 23 19:01:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_1 -c Project_1 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ring_oscillator.vhd
    Info (12022): Found design unit 1: ring_oscillator-rtl File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/ring_oscillator.vhd Line: 16
    Info (12023): Found entity 1: ring_oscillator File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/ring_oscillator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-rtl File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/counter.vhd Line: 15
    Info (12023): Found entity 1: counter File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/counter.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file project_pkg.vhd
    Info (12022): Found design unit 1: project_pkg File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/project_pkg.vhd Line: 5
    Info (12022): Found design unit 2: project_pkg-body File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/project_pkg.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file ro_puf.vhd
    Info (12022): Found design unit 1: ro_puf-rtl File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/ro_puf.vhd Line: 24
    Info (12023): Found entity 1: ro_puf File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/ro_puf.vhd Line: 9
Info (12021): Found 3 design units, including 1 entities, in source file bram.vhd
    Info (12022): Found design unit 1: bram-rtl File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/bram.vhd Line: 22
    Info (12022): Found design unit 2: bram-ip_core File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/bram.vhd Line: 46
    Info (12023): Found entity 1: bram File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/bram.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file project_extras.vhd
    Info (12022): Found design unit 1: project_extras File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/project_extras.vhd Line: 4
    Info (12022): Found design unit 2: project_extras-body File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/project_extras.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file bram_ip.vhd
    Info (12022): Found design unit 1: bram_ip-SYN File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/bram_ip.vhd Line: 55
    Info (12023): Found entity 1: bram_ip File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/bram_ip.vhd Line: 43
Info (12021): Found 3 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: toplevel-arch File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/toplevel.vhd Line: 26
    Info (12022): Found design unit 2: toplevel_impl File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/toplevel.vhd Line: 89
    Info (12023): Found entity 1: toplevel File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/toplevel.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-rtl File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/control_unit.vhd Line: 28
    Info (12023): Found entity 1: control_unit File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/control_unit.vhd Line: 10
Info (12127): Elaborating entity "control_unit" for the top level hierarchy
Warning (10542): VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable "RECIPROCAL" because variable was never assigned a value File: /home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd Line: 2373
Warning (10492): VHDL Process Statement warning at control_unit.vhd(41): signal "pr_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/control_unit.vhd Line: 41
Warning (10492): VHDL Process Statement warning at control_unit.vhd(45): signal "clock_iter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/control_unit.vhd Line: 45
Warning (10492): VHDL Process Statement warning at control_unit.vhd(51): signal "challenge_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/control_unit.vhd Line: 51
Warning (10492): VHDL Process Statement warning at control_unit.vhd(87): signal "challenge_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project 1/VHDL/control_unit.vhd Line: 87
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 756 megabytes
    Info: Processing ended: Sun Oct 23 19:01:58 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:16


