
G474_Orion_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000efdc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c68  0800f1c0  0800f1c0  0001f1c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fe28  0800fe28  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800fe28  0800fe28  0001fe28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fe30  0800fe30  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fe30  0800fe30  0001fe30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fe34  0800fe34  0001fe34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800fe38  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f14  200001f0  08010028  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001104  08010028  00021104  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003994b  00000000  00000000  00020263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000062aa  00000000  00000000  00059bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00016e08  00000000  00000000  0005fe58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001828  00000000  00000000  00076c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002cca  00000000  00000000  00078488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002dccf  00000000  00000000  0007b152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00037eb0  00000000  00000000  000a8e21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011ebcd  00000000  00000000  000e0cd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000065ec  00000000  00000000  001ff8a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  00205e8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f1a4 	.word	0x0800f1a4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	0800f1a4 	.word	0x0800f1a4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b970 	b.w	8000fd0 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9e08      	ldr	r6, [sp, #32]
 8000d0e:	460d      	mov	r5, r1
 8000d10:	4604      	mov	r4, r0
 8000d12:	460f      	mov	r7, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d14a      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	d965      	bls.n	8000dea <__udivmoddi4+0xe2>
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	b143      	cbz	r3, 8000d36 <__udivmoddi4+0x2e>
 8000d24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d28:	f1c3 0220 	rsb	r2, r3, #32
 8000d2c:	409f      	lsls	r7, r3
 8000d2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d32:	4317      	orrs	r7, r2
 8000d34:	409c      	lsls	r4, r3
 8000d36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3a:	fa1f f58c 	uxth.w	r5, ip
 8000d3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d42:	0c22      	lsrs	r2, r4, #16
 8000d44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d4c:	fb01 f005 	mul.w	r0, r1, r5
 8000d50:	4290      	cmp	r0, r2
 8000d52:	d90a      	bls.n	8000d6a <__udivmoddi4+0x62>
 8000d54:	eb1c 0202 	adds.w	r2, ip, r2
 8000d58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d5c:	f080 811c 	bcs.w	8000f98 <__udivmoddi4+0x290>
 8000d60:	4290      	cmp	r0, r2
 8000d62:	f240 8119 	bls.w	8000f98 <__udivmoddi4+0x290>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4462      	add	r2, ip
 8000d6a:	1a12      	subs	r2, r2, r0
 8000d6c:	b2a4      	uxth	r4, r4
 8000d6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7a:	fb00 f505 	mul.w	r5, r0, r5
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x90>
 8000d82:	eb1c 0404 	adds.w	r4, ip, r4
 8000d86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8a:	f080 8107 	bcs.w	8000f9c <__udivmoddi4+0x294>
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	f240 8104 	bls.w	8000f9c <__udivmoddi4+0x294>
 8000d94:	4464      	add	r4, ip
 8000d96:	3802      	subs	r0, #2
 8000d98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d9c:	1b64      	subs	r4, r4, r5
 8000d9e:	2100      	movs	r1, #0
 8000da0:	b11e      	cbz	r6, 8000daa <__udivmoddi4+0xa2>
 8000da2:	40dc      	lsrs	r4, r3
 8000da4:	2300      	movs	r3, #0
 8000da6:	e9c6 4300 	strd	r4, r3, [r6]
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0xbc>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	f000 80ed 	beq.w	8000f92 <__udivmoddi4+0x28a>
 8000db8:	2100      	movs	r1, #0
 8000dba:	e9c6 0500 	strd	r0, r5, [r6]
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc4:	fab3 f183 	clz	r1, r3
 8000dc8:	2900      	cmp	r1, #0
 8000dca:	d149      	bne.n	8000e60 <__udivmoddi4+0x158>
 8000dcc:	42ab      	cmp	r3, r5
 8000dce:	d302      	bcc.n	8000dd6 <__udivmoddi4+0xce>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	f200 80f8 	bhi.w	8000fc6 <__udivmoddi4+0x2be>
 8000dd6:	1a84      	subs	r4, r0, r2
 8000dd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ddc:	2001      	movs	r0, #1
 8000dde:	4617      	mov	r7, r2
 8000de0:	2e00      	cmp	r6, #0
 8000de2:	d0e2      	beq.n	8000daa <__udivmoddi4+0xa2>
 8000de4:	e9c6 4700 	strd	r4, r7, [r6]
 8000de8:	e7df      	b.n	8000daa <__udivmoddi4+0xa2>
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xe6>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f382 	clz	r3, r2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x210>
 8000df8:	1a8a      	subs	r2, r1, r2
 8000dfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	2101      	movs	r1, #1
 8000e04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e08:	fb07 2015 	mls	r0, r7, r5, r2
 8000e0c:	0c22      	lsrs	r2, r4, #16
 8000e0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e12:	fb0e f005 	mul.w	r0, lr, r5
 8000e16:	4290      	cmp	r0, r2
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x124>
 8000e1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x122>
 8000e24:	4290      	cmp	r0, r2
 8000e26:	f200 80cb 	bhi.w	8000fc0 <__udivmoddi4+0x2b8>
 8000e2a:	4645      	mov	r5, r8
 8000e2c:	1a12      	subs	r2, r2, r0
 8000e2e:	b2a4      	uxth	r4, r4
 8000e30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e34:	fb07 2210 	mls	r2, r7, r0, r2
 8000e38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e40:	45a6      	cmp	lr, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x14e>
 8000e44:	eb1c 0404 	adds.w	r4, ip, r4
 8000e48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e4c:	d202      	bcs.n	8000e54 <__udivmoddi4+0x14c>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f200 80bb 	bhi.w	8000fca <__udivmoddi4+0x2c2>
 8000e54:	4610      	mov	r0, r2
 8000e56:	eba4 040e 	sub.w	r4, r4, lr
 8000e5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e5e:	e79f      	b.n	8000da0 <__udivmoddi4+0x98>
 8000e60:	f1c1 0720 	rsb	r7, r1, #32
 8000e64:	408b      	lsls	r3, r1
 8000e66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e72:	fa20 f307 	lsr.w	r3, r0, r7
 8000e76:	40fd      	lsrs	r5, r7
 8000e78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	fb09 5518 	mls	r5, r9, r8, r5
 8000e8a:	0c1c      	lsrs	r4, r3, #16
 8000e8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e90:	fb08 f50e 	mul.w	r5, r8, lr
 8000e94:	42a5      	cmp	r5, r4
 8000e96:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e9e:	d90b      	bls.n	8000eb8 <__udivmoddi4+0x1b0>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea8:	f080 8088 	bcs.w	8000fbc <__udivmoddi4+0x2b4>
 8000eac:	42a5      	cmp	r5, r4
 8000eae:	f240 8085 	bls.w	8000fbc <__udivmoddi4+0x2b4>
 8000eb2:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb6:	4464      	add	r4, ip
 8000eb8:	1b64      	subs	r4, r4, r5
 8000eba:	b29d      	uxth	r5, r3
 8000ebc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ec8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1da>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ed8:	d26c      	bcs.n	8000fb4 <__udivmoddi4+0x2ac>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	d96a      	bls.n	8000fb4 <__udivmoddi4+0x2ac>
 8000ede:	3b02      	subs	r3, #2
 8000ee0:	4464      	add	r4, ip
 8000ee2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ee6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	42ac      	cmp	r4, r5
 8000ef0:	46c8      	mov	r8, r9
 8000ef2:	46ae      	mov	lr, r5
 8000ef4:	d356      	bcc.n	8000fa4 <__udivmoddi4+0x29c>
 8000ef6:	d053      	beq.n	8000fa0 <__udivmoddi4+0x298>
 8000ef8:	b156      	cbz	r6, 8000f10 <__udivmoddi4+0x208>
 8000efa:	ebb0 0208 	subs.w	r2, r0, r8
 8000efe:	eb64 040e 	sbc.w	r4, r4, lr
 8000f02:	fa04 f707 	lsl.w	r7, r4, r7
 8000f06:	40ca      	lsrs	r2, r1
 8000f08:	40cc      	lsrs	r4, r1
 8000f0a:	4317      	orrs	r7, r2
 8000f0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f10:	4618      	mov	r0, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f18:	f1c3 0120 	rsb	r1, r3, #32
 8000f1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f20:	fa20 f201 	lsr.w	r2, r0, r1
 8000f24:	fa25 f101 	lsr.w	r1, r5, r1
 8000f28:	409d      	lsls	r5, r3
 8000f2a:	432a      	orrs	r2, r5
 8000f2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f30:	fa1f fe8c 	uxth.w	lr, ip
 8000f34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f38:	fb07 1510 	mls	r5, r7, r0, r1
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f42:	fb00 f50e 	mul.w	r5, r0, lr
 8000f46:	428d      	cmp	r5, r1
 8000f48:	fa04 f403 	lsl.w	r4, r4, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x258>
 8000f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f56:	d22f      	bcs.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f58:	428d      	cmp	r5, r1
 8000f5a:	d92d      	bls.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	1b49      	subs	r1, r1, r5
 8000f62:	b292      	uxth	r2, r2
 8000f64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f68:	fb07 1115 	mls	r1, r7, r5, r1
 8000f6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f70:	fb05 f10e 	mul.w	r1, r5, lr
 8000f74:	4291      	cmp	r1, r2
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x282>
 8000f78:	eb1c 0202 	adds.w	r2, ip, r2
 8000f7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f80:	d216      	bcs.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f82:	4291      	cmp	r1, r2
 8000f84:	d914      	bls.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f86:	3d02      	subs	r5, #2
 8000f88:	4462      	add	r2, ip
 8000f8a:	1a52      	subs	r2, r2, r1
 8000f8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f90:	e738      	b.n	8000e04 <__udivmoddi4+0xfc>
 8000f92:	4631      	mov	r1, r6
 8000f94:	4630      	mov	r0, r6
 8000f96:	e708      	b.n	8000daa <__udivmoddi4+0xa2>
 8000f98:	4639      	mov	r1, r7
 8000f9a:	e6e6      	b.n	8000d6a <__udivmoddi4+0x62>
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	e6fb      	b.n	8000d98 <__udivmoddi4+0x90>
 8000fa0:	4548      	cmp	r0, r9
 8000fa2:	d2a9      	bcs.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fa4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fac:	3b01      	subs	r3, #1
 8000fae:	e7a3      	b.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fb0:	4645      	mov	r5, r8
 8000fb2:	e7ea      	b.n	8000f8a <__udivmoddi4+0x282>
 8000fb4:	462b      	mov	r3, r5
 8000fb6:	e794      	b.n	8000ee2 <__udivmoddi4+0x1da>
 8000fb8:	4640      	mov	r0, r8
 8000fba:	e7d1      	b.n	8000f60 <__udivmoddi4+0x258>
 8000fbc:	46d0      	mov	r8, sl
 8000fbe:	e77b      	b.n	8000eb8 <__udivmoddi4+0x1b0>
 8000fc0:	3d02      	subs	r5, #2
 8000fc2:	4462      	add	r2, ip
 8000fc4:	e732      	b.n	8000e2c <__udivmoddi4+0x124>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e70a      	b.n	8000de0 <__udivmoddi4+0xd8>
 8000fca:	4464      	add	r4, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e742      	b.n	8000e56 <__udivmoddi4+0x14e>

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <actuator_motor1>:
  }
  float_to_uchar4(senddata_motor, duty);
  can2_send(motor_id, senddata_motor);
}

void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 8000fd4:	b500      	push	{lr}
  if (duty < -limit) {
 8000fd6:	eef1 7a60 	vneg.f32	s15, s1
 8000fda:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 8000fe2:	b083      	sub	sp, #12
  if (duty < -limit) {
 8000fe4:	d408      	bmi.n	8000ff8 <actuator_motor1+0x24>
  } else if (duty > limit) {
 8000fe6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8000fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fee:	bf8c      	ite	hi
 8000ff0:	eef0 7a60 	vmovhi.f32	s15, s1
 8000ff4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8000ff8:	4668      	mov	r0, sp
 8000ffa:	eeb0 0a67 	vmov.f32	s0, s15
 8000ffe:	f005 f8a3 	bl	8006148 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001002:	4669      	mov	r1, sp
 8001004:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001008:	f000 fdd0 	bl	8001bac <can1_send>
void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 800100c:	b003      	add	sp, #12
 800100e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001012:	bf00      	nop

08001014 <actuator_motor2>:
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 8001014:	b500      	push	{lr}
  if (duty < -limit) {
 8001016:	eef1 7a60 	vneg.f32	s15, s1
 800101a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800101e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 8001022:	b083      	sub	sp, #12
  if (duty < -limit) {
 8001024:	d408      	bmi.n	8001038 <actuator_motor2+0x24>
  } else if (duty > limit) {
 8001026:	eeb4 0ae0 	vcmpe.f32	s0, s1
 800102a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102e:	bf8c      	ite	hi
 8001030:	eef0 7a60 	vmovhi.f32	s15, s1
 8001034:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8001038:	4668      	mov	r0, sp
 800103a:	eeb0 0a67 	vmov.f32	s0, s15
 800103e:	f005 f883 	bl	8006148 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001042:	4669      	mov	r1, sp
 8001044:	f240 1001 	movw	r0, #257	; 0x101
 8001048:	f000 fdb0 	bl	8001bac <can1_send>
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 800104c:	b003      	add	sp, #12
 800104e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001052:	bf00      	nop

08001054 <actuator_motor3>:
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 8001054:	b500      	push	{lr}
  if (duty < -limit) {
 8001056:	eef1 7a60 	vneg.f32	s15, s1
 800105a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 8001062:	b083      	sub	sp, #12
  if (duty < -limit) {
 8001064:	d408      	bmi.n	8001078 <actuator_motor3+0x24>
  } else if (duty > limit) {
 8001066:	eeb4 0ae0 	vcmpe.f32	s0, s1
 800106a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106e:	bf8c      	ite	hi
 8001070:	eef0 7a60 	vmovhi.f32	s15, s1
 8001074:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8001078:	4668      	mov	r0, sp
 800107a:	eeb0 0a67 	vmov.f32	s0, s15
 800107e:	f005 f863 	bl	8006148 <float_to_uchar4>
  can2_send(motor_id, senddata_motor);
 8001082:	4669      	mov	r1, sp
 8001084:	f44f 7081 	mov.w	r0, #258	; 0x102
 8001088:	f000 fde0 	bl	8001c4c <can2_send>
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 800108c:	b003      	add	sp, #12
 800108e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001092:	bf00      	nop

08001094 <actuator_motor4>:
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 8001094:	b500      	push	{lr}
  if (duty < -limit) {
 8001096:	eef1 7a60 	vneg.f32	s15, s1
 800109a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800109e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 80010a2:	b083      	sub	sp, #12
  if (duty < -limit) {
 80010a4:	d408      	bmi.n	80010b8 <actuator_motor4+0x24>
  } else if (duty > limit) {
 80010a6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 80010aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ae:	bf8c      	ite	hi
 80010b0:	eef0 7a60 	vmovhi.f32	s15, s1
 80010b4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 80010b8:	4668      	mov	r0, sp
 80010ba:	eeb0 0a67 	vmov.f32	s0, s15
 80010be:	f005 f843 	bl	8006148 <float_to_uchar4>
  can2_send(motor_id, senddata_motor);
 80010c2:	4669      	mov	r1, sp
 80010c4:	f240 1003 	movw	r0, #259	; 0x103
 80010c8:	f000 fdc0 	bl	8001c4c <can2_send>
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 80010cc:	b003      	add	sp, #12
 80010ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80010d2:	bf00      	nop

080010d4 <actuator_motor5>:
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 80010d4:	b500      	push	{lr}
  if (duty < -limit) {
 80010d6:	eef1 7a60 	vneg.f32	s15, s1
 80010da:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80010de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 80010e2:	b083      	sub	sp, #12
  if (duty < -limit) {
 80010e4:	d408      	bmi.n	80010f8 <actuator_motor5+0x24>
  } else if (duty > limit) {
 80010e6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ee:	bf8c      	ite	hi
 80010f0:	eef0 7a60 	vmovhi.f32	s15, s1
 80010f4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 80010f8:	4668      	mov	r0, sp
 80010fa:	eeb0 0a67 	vmov.f32	s0, s15
 80010fe:	f005 f823 	bl	8006148 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001102:	4669      	mov	r1, sp
 8001104:	f44f 7082 	mov.w	r0, #260	; 0x104
 8001108:	f000 fd50 	bl	8001bac <can1_send>
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 800110c:	b003      	add	sp, #12
 800110e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001112:	bf00      	nop

08001114 <actuator_dribbler_up>:

void actuator_dribbler_up() { motor_cmd_can1(0x105, 0.8, 1.0); }
 8001114:	b500      	push	{lr}
 8001116:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 8001118:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001134 <actuator_dribbler_up+0x20>
 800111c:	4668      	mov	r0, sp
 800111e:	f005 f813 	bl	8006148 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001122:	4669      	mov	r1, sp
 8001124:	f240 1005 	movw	r0, #261	; 0x105
 8001128:	f000 fd40 	bl	8001bac <can1_send>
void actuator_dribbler_up() { motor_cmd_can1(0x105, 0.8, 1.0); }
 800112c:	b003      	add	sp, #12
 800112e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001132:	bf00      	nop
 8001134:	3f4ccccd 	.word	0x3f4ccccd

08001138 <actuator_dribbler_down>:
void actuator_dribbler_down() { motor_cmd_can1(0x105, 0, 1.0); }
 8001138:	b500      	push	{lr}
 800113a:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 800113c:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001158 <actuator_dribbler_down+0x20>
 8001140:	4668      	mov	r0, sp
 8001142:	f005 f801 	bl	8006148 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001146:	4669      	mov	r1, sp
 8001148:	f240 1005 	movw	r0, #261	; 0x105
 800114c:	f000 fd2e 	bl	8001bac <can1_send>
void actuator_dribbler_down() { motor_cmd_can1(0x105, 0, 1.0); }
 8001150:	b003      	add	sp, #12
 8001152:	f85d fb04 	ldr.w	pc, [sp], #4
 8001156:	bf00      	nop
 8001158:	00000000 	.word	0x00000000

0800115c <actuator_kicker_voltage>:

void actuator_kicker_voltage(float voltage)
{
 800115c:	b500      	push	{lr}
 800115e:	b083      	sub	sp, #12
  uint8_t senddata_kick[8];
  float_to_uchar4(&senddata_kick[4], voltage);
 8001160:	a801      	add	r0, sp, #4
 8001162:	f004 fff1 	bl	8006148 <float_to_uchar4>

  senddata_kick[0] = 0;
 8001166:	2300      	movs	r3, #0
  can1_send(0x110, senddata_kick);
 8001168:	4669      	mov	r1, sp
 800116a:	f44f 7088 	mov.w	r0, #272	; 0x110
  senddata_kick[0] = 0;
 800116e:	f88d 3000 	strb.w	r3, [sp]
  can1_send(0x110, senddata_kick);
 8001172:	f000 fd1b 	bl	8001bac <can1_send>
}
 8001176:	b003      	add	sp, #12
 8001178:	f85d fb04 	ldr.w	pc, [sp], #4

0800117c <actuator_kicker>:

void actuator_kicker(uint8_t id, uint8_t param)
{
 800117c:	b500      	push	{lr}
 800117e:	b083      	sub	sp, #12
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
	 * id 3: kick strength 0~255
	 * */
  uint8_t senddata_kick[8];
  senddata_kick[0] = id;
  senddata_kick[1] = param;
  can1_send(0x110, senddata_kick);
 8001184:	f44f 7088 	mov.w	r0, #272	; 0x110
 8001188:	4669      	mov	r1, sp
  senddata_kick[0] = id;
 800118a:	f88d 2000 	strb.w	r2, [sp]
  senddata_kick[1] = param;
 800118e:	f88d 3001 	strb.w	r3, [sp, #1]
  can1_send(0x110, senddata_kick);
 8001192:	f000 fd0b 	bl	8001bac <can1_send>
  can2_send(0x110, senddata_kick);
 8001196:	4669      	mov	r1, sp
 8001198:	f44f 7088 	mov.w	r0, #272	; 0x110
 800119c:	f000 fd56 	bl	8001c4c <can2_send>
}
 80011a0:	b003      	add	sp, #12
 80011a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80011a6:	bf00      	nop

080011a8 <actuator_power_ONOFF>:

void actuator_power_ONOFF(uint8_t power_on)
{
 80011a8:	b500      	push	{lr}
 80011aa:	b083      	sub	sp, #12
 80011ac:	4603      	mov	r3, r0
  /*id 0=>off
	 *   1=>on
	 * */
  uint8_t senddata_power[8];
  senddata_power[0] = 0;
 80011ae:	2200      	movs	r2, #0
  senddata_power[1] = power_on;
  can1_send(0x010, senddata_power);
 80011b0:	4669      	mov	r1, sp
 80011b2:	2010      	movs	r0, #16
  senddata_power[0] = 0;
 80011b4:	f88d 2000 	strb.w	r2, [sp]
  senddata_power[1] = power_on;
 80011b8:	f88d 3001 	strb.w	r3, [sp, #1]
  can1_send(0x010, senddata_power);
 80011bc:	f000 fcf6 	bl	8001bac <can1_send>
  can2_send(0x010, senddata_power);
 80011c0:	4669      	mov	r1, sp
 80011c2:	2010      	movs	r0, #16
 80011c4:	f000 fd42 	bl	8001c4c <can2_send>
}
 80011c8:	b003      	add	sp, #12
 80011ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80011ce:	bf00      	nop

080011d0 <actuator_power_param>:

void actuator_power_param(uint8_t id, float param)
{
 80011d0:	b500      	push	{lr}
 80011d2:	b083      	sub	sp, #12
 80011d4:	4603      	mov	r3, r0
 * */

  uint8_t senddata_power_param[8];

  senddata_power_param[0] = id;
  float_to_uchar4(&senddata_power_param[1], param);
 80011d6:	f10d 0001 	add.w	r0, sp, #1
  senddata_power_param[0] = id;
 80011da:	f88d 3000 	strb.w	r3, [sp]
  float_to_uchar4(&senddata_power_param[1], param);
 80011de:	f004 ffb3 	bl	8006148 <float_to_uchar4>

  can1_send(0x010, senddata_power_param);
 80011e2:	4669      	mov	r1, sp
 80011e4:	2010      	movs	r0, #16
 80011e6:	f000 fce1 	bl	8001bac <can1_send>
}
 80011ea:	b003      	add	sp, #12
 80011ec:	f85d fb04 	ldr.w	pc, [sp], #4

080011f0 <actuator_buzzer>:
  send_data_param[0] = param5;
  can1_send(0x304, send_data_param);
}

void actuator_buzzer(uint16_t ontime, uint16_t offtime)
{
 80011f0:	b538      	push	{r3, r4, r5, lr}
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 80011f2:	4d07      	ldr	r5, [pc, #28]	; (8001210 <actuator_buzzer+0x20>)
 80011f4:	682b      	ldr	r3, [r5, #0]
 80011f6:	22fa      	movs	r2, #250	; 0xfa
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
{
 80011fa:	460c      	mov	r4, r1
  HAL_Delay(ontime);
 80011fc:	f005 f94c 	bl	8006498 <HAL_Delay>

  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0);
 8001200:	682b      	ldr	r3, [r5, #0]
 8001202:	2200      	movs	r2, #0
 8001204:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(offtime);
 8001206:	4620      	mov	r0, r4
}
 8001208:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_Delay(offtime);
 800120c:	f005 b944 	b.w	8006498 <HAL_Delay>
 8001210:	20000be4 	.word	0x20000be4

08001214 <actuator_buzzer_on>:

void actuator_buzzer_on()
{
  __HAL_TIM_SET_PRESCALER(&htim5, 170);
 8001214:	4b03      	ldr	r3, [pc, #12]	; (8001224 <actuator_buzzer_on+0x10>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	21aa      	movs	r1, #170	; 0xaa
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 800121a:	22fa      	movs	r2, #250	; 0xfa
  __HAL_TIM_SET_PRESCALER(&htim5, 170);
 800121c:	6299      	str	r1, [r3, #40]	; 0x28
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 800121e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20000be4 	.word	0x20000be4

08001228 <actuator_buzzer_off>:

void actuator_buzzer_off() { __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0); }
 8001228:	4b02      	ldr	r3, [pc, #8]	; (8001234 <actuator_buzzer_off+0xc>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2200      	movs	r2, #0
 800122e:	639a      	str	r2, [r3, #56]	; 0x38
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000be4 	.word	0x20000be4

08001238 <actuator_buzzer_frq>:

void actuator_buzzer_frq_on(float frq)
{
  __HAL_TIM_SET_PRESCALER(&htim5, 170 * 2000 / frq);
 8001238:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001260 <actuator_buzzer_frq+0x28>
 800123c:	eec7 7a00 	vdiv.f32	s15, s14, s0
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
}
void actuator_buzzer_frq(float frq, uint16_t time)
{
 8001240:	b510      	push	{r4, lr}
  __HAL_TIM_SET_PRESCALER(&htim5, 170 * 2000 / frq);
 8001242:	4c08      	ldr	r4, [pc, #32]	; (8001264 <actuator_buzzer_frq+0x2c>)
 8001244:	6823      	ldr	r3, [r4, #0]
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 8001246:	22fa      	movs	r2, #250	; 0xfa
  __HAL_TIM_SET_PRESCALER(&htim5, 170 * 2000 / frq);
 8001248:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800124c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 8001250:	639a      	str	r2, [r3, #56]	; 0x38
  actuator_buzzer_frq_on(frq);
  HAL_Delay(time);
 8001252:	f005 f921 	bl	8006498 <HAL_Delay>
void actuator_buzzer_off() { __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0); }
 8001256:	6823      	ldr	r3, [r4, #0]
 8001258:	2200      	movs	r2, #0
 800125a:	639a      	str	r2, [r3, #56]	; 0x38
  actuator_buzzer_off();
}
 800125c:	bd10      	pop	{r4, pc}
 800125e:	bf00      	nop
 8001260:	48a60400 	.word	0x48a60400
 8001264:	20000be4 	.word	0x20000be4

08001268 <actuator_motor_calib>:

  HAL_Delay(80);
}

void actuator_motor_calib(int board)
{
 8001268:	b500      	push	{lr}
  uint8_t dummy[8] = {0};
 800126a:	2300      	movs	r3, #0
{
 800126c:	b083      	sub	sp, #12
  uint8_t dummy[8] = {0};
 800126e:	e9cd 3300 	strd	r3, r3, [sp]
  if (board == 0) {
 8001272:	b120      	cbz	r0, 800127e <actuator_motor_calib+0x16>
    can1_send(0x310, dummy);
  } else if (board == 1) {
 8001274:	2801      	cmp	r0, #1
 8001276:	d00a      	beq.n	800128e <actuator_motor_calib+0x26>
    can2_send(0x310, dummy);
  }
}
 8001278:	b003      	add	sp, #12
 800127a:	f85d fb04 	ldr.w	pc, [sp], #4
    can1_send(0x310, dummy);
 800127e:	4669      	mov	r1, sp
 8001280:	f44f 7044 	mov.w	r0, #784	; 0x310
 8001284:	f000 fc92 	bl	8001bac <can1_send>
}
 8001288:	b003      	add	sp, #12
 800128a:	f85d fb04 	ldr.w	pc, [sp], #4
    can2_send(0x310, dummy);
 800128e:	4669      	mov	r1, sp
 8001290:	f44f 7044 	mov.w	r0, #784	; 0x310
 8001294:	f000 fcda 	bl	8001c4c <can2_send>
}
 8001298:	b003      	add	sp, #12
 800129a:	f85d fb04 	ldr.w	pc, [sp], #4
 800129e:	bf00      	nop

080012a0 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc5;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80012a0:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80012a2:	2400      	movs	r4, #0
{
 80012a4:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 80012a6:	2220      	movs	r2, #32
 80012a8:	4621      	mov	r1, r4
 80012aa:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 80012ac:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80012b0:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 80012b2:	f00a fe1d 	bl	800bef0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012b6:	4823      	ldr	r0, [pc, #140]	; (8001344 <MX_ADC1_Init+0xa4>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012b8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80012bc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012c0:	2204      	movs	r2, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012c2:	e9c0 1300 	strd	r1, r3, [r0]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012c6:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012ca:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012cc:	8383      	strh	r3, [r0, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc1.Init.OversamplingMode = ENABLE;
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 80012ce:	6442      	str	r2, [r0, #68]	; 0x44
  hadc1.Init.NbrOfConversion = 1;
 80012d0:	2301      	movs	r3, #1
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80012d2:	2240      	movs	r2, #64	; 0x40
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012d4:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012d8:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012dc:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.NbrOfConversion = 1;
 80012e0:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012e2:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012e6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012ea:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80012ec:	64c4      	str	r4, [r0, #76]	; 0x4c
  hadc1.Init.OversamplingMode = ENABLE;
 80012ee:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80012f2:	6482      	str	r2, [r0, #72]	; 0x48
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80012f4:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f6:	f005 f8e1 	bl	80064bc <HAL_ADC_Init>
 80012fa:	b9c8      	cbnz	r0, 8001330 <MX_ADC1_Init+0x90>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012fc:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012fe:	4811      	ldr	r0, [pc, #68]	; (8001344 <MX_ADC1_Init+0xa4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001300:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001302:	a901      	add	r1, sp, #4
 8001304:	f005 fda2 	bl	8006e4c <HAL_ADCEx_MultiModeConfigChannel>
 8001308:	b9c8      	cbnz	r0, 800133e <MX_ADC1_Init+0x9e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800130a:	4a0f      	ldr	r2, [pc, #60]	; (8001348 <MX_ADC1_Init+0xa8>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800130c:	480d      	ldr	r0, [pc, #52]	; (8001344 <MX_ADC1_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800130e:	2306      	movs	r3, #6
 8001310:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001314:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001316:	237f      	movs	r3, #127	; 0x7f
 8001318:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800131c:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 800131e:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001320:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 8001322:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001326:	f005 fa3f 	bl	80067a8 <HAL_ADC_ConfigChannel>
 800132a:	b920      	cbnz	r0, 8001336 <MX_ADC1_Init+0x96>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800132c:	b00c      	add	sp, #48	; 0x30
 800132e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001330:	f002 fdd2 	bl	8003ed8 <Error_Handler>
 8001334:	e7e2      	b.n	80012fc <MX_ADC1_Init+0x5c>
    Error_Handler();
 8001336:	f002 fdcf 	bl	8003ed8 <Error_Handler>
}
 800133a:	b00c      	add	sp, #48	; 0x30
 800133c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800133e:	f002 fdcb 	bl	8003ed8 <Error_Handler>
 8001342:	e7e2      	b.n	800130a <MX_ADC1_Init+0x6a>
 8001344:	20000210 	.word	0x20000210
 8001348:	3ef08000 	.word	0x3ef08000

0800134c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800134c:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800134e:	2400      	movs	r4, #0
{
 8001350:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8001352:	2220      	movs	r2, #32
 8001354:	4621      	mov	r1, r4
 8001356:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8001358:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800135c:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800135e:	f00a fdc7 	bl	800bef0 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001362:	4823      	ldr	r0, [pc, #140]	; (80013f0 <MX_ADC3_Init+0xa4>)
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001364:	4923      	ldr	r1, [pc, #140]	; (80013f4 <MX_ADC3_Init+0xa8>)
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.ContinuousConvMode = ENABLE;
  hadc3.Init.NbrOfConversion = 1;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001366:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800136a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800136e:	2204      	movs	r2, #4
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001370:	e9c0 1300 	strd	r1, r3, [r0]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001374:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001378:	6182      	str	r2, [r0, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800137a:	8383      	strh	r3, [r0, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.DMAContinuousRequests = ENABLE;
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc3.Init.OversamplingMode = ENABLE;
  hadc3.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 800137c:	6442      	str	r2, [r0, #68]	; 0x44
  hadc3.Init.NbrOfConversion = 1;
 800137e:	2301      	movs	r3, #1
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001380:	2240      	movs	r2, #64	; 0x40
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001382:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001386:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800138a:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc3.Init.NbrOfConversion = 1;
 800138e:	6203      	str	r3, [r0, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001390:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001394:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc3.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001396:	64c4      	str	r4, [r0, #76]	; 0x4c
  hadc3.Init.OversamplingMode = ENABLE;
 8001398:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 800139c:	6482      	str	r2, [r0, #72]	; 0x48
  hadc3.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800139e:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80013a0:	f005 f88c 	bl	80064bc <HAL_ADC_Init>
 80013a4:	b9c8      	cbnz	r0, 80013da <MX_ADC3_Init+0x8e>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013a6:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80013a8:	4811      	ldr	r0, [pc, #68]	; (80013f0 <MX_ADC3_Init+0xa4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013aa:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80013ac:	a901      	add	r1, sp, #4
 80013ae:	f005 fd4d 	bl	8006e4c <HAL_ADCEx_MultiModeConfigChannel>
 80013b2:	b9c8      	cbnz	r0, 80013e8 <MX_ADC3_Init+0x9c>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013b4:	4a10      	ldr	r2, [pc, #64]	; (80013f8 <MX_ADC3_Init+0xac>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013b6:	480e      	ldr	r0, [pc, #56]	; (80013f0 <MX_ADC3_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013b8:	2306      	movs	r3, #6
 80013ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80013be:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80013c0:	237f      	movs	r3, #127	; 0x7f
 80013c2:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013c6:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 80013c8:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013ca:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 80013cc:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013d0:	f005 f9ea 	bl	80067a8 <HAL_ADC_ConfigChannel>
 80013d4:	b920      	cbnz	r0, 80013e0 <MX_ADC3_Init+0x94>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80013d6:	b00c      	add	sp, #48	; 0x30
 80013d8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80013da:	f002 fd7d 	bl	8003ed8 <Error_Handler>
 80013de:	e7e2      	b.n	80013a6 <MX_ADC3_Init+0x5a>
    Error_Handler();
 80013e0:	f002 fd7a 	bl	8003ed8 <Error_Handler>
}
 80013e4:	b00c      	add	sp, #48	; 0x30
 80013e6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80013e8:	f002 fd76 	bl	8003ed8 <Error_Handler>
 80013ec:	e7e2      	b.n	80013b4 <MX_ADC3_Init+0x68>
 80013ee:	bf00      	nop
 80013f0:	2000027c 	.word	0x2000027c
 80013f4:	50000400 	.word	0x50000400
 80013f8:	04300002 	.word	0x04300002

080013fc <MX_ADC5_Init>:
/* ADC5 init function */
void MX_ADC5_Init(void)
{
 80013fc:	b510      	push	{r4, lr}
 80013fe:	b088      	sub	sp, #32

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001400:	2220      	movs	r2, #32
 8001402:	2100      	movs	r1, #0
 8001404:	4668      	mov	r0, sp
 8001406:	f00a fd73 	bl	800bef0 <memset>
  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800140a:	4c1e      	ldr	r4, [pc, #120]	; (8001484 <MX_ADC5_Init+0x88>)
  hadc5.Instance = ADC5;
 800140c:	481e      	ldr	r0, [pc, #120]	; (8001488 <MX_ADC5_Init+0x8c>)
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800140e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 8001412:	2300      	movs	r3, #0
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001414:	e9c0 4200 	strd	r4, r2, [r0]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc5.Init.GainCompensation = 0;
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc5.Init.LowPowerAutoWait = DISABLE;
 8001418:	f44f 7280 	mov.w	r2, #256	; 0x100
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800141c:	2104      	movs	r1, #4
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800141e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001422:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hadc5.Init.ContinuousConvMode = ENABLE;
  hadc5.Init.NbrOfConversion = 1;
  hadc5.Init.DiscontinuousConvMode = DISABLE;
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001426:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hadc5.Init.LowPowerAutoWait = DISABLE;
 800142a:	8382      	strh	r2, [r0, #28]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 800142c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc5.Init.NbrOfConversion = 1;
 8001430:	2201      	movs	r2, #1
  hadc5.Init.DMAContinuousRequests = ENABLE;
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001432:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc5.Init.OversamplingMode = ENABLE;
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
  hadc5.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001434:	64c3      	str	r3, [r0, #76]	; 0x4c
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001436:	2340      	movs	r3, #64	; 0x40
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001438:	6181      	str	r1, [r0, #24]
  hadc5.Init.NbrOfConversion = 1;
 800143a:	6202      	str	r2, [r0, #32]
  hadc5.Init.DMAContinuousRequests = ENABLE;
 800143c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc5.Init.OversamplingMode = ENABLE;
 8001440:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 8001444:	6441      	str	r1, [r0, #68]	; 0x44
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001446:	6483      	str	r3, [r0, #72]	; 0x48
  hadc5.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001448:	6502      	str	r2, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 800144a:	f005 f837 	bl	80064bc <HAL_ADC_Init>
 800144e:	b990      	cbnz	r0, 8001476 <MX_ADC5_Init+0x7a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001450:	4a0e      	ldr	r2, [pc, #56]	; (800148c <MX_ADC5_Init+0x90>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001452:	480d      	ldr	r0, [pc, #52]	; (8001488 <MX_ADC5_Init+0x8c>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001454:	2306      	movs	r3, #6
 8001456:	e9cd 2300 	strd	r2, r3, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800145a:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800145c:	237f      	movs	r3, #127	; 0x7f
 800145e:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001462:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 8001464:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001466:	4669      	mov	r1, sp
  sConfig.Offset = 0;
 8001468:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 800146c:	f005 f99c 	bl	80067a8 <HAL_ADC_ConfigChannel>
 8001470:	b920      	cbnz	r0, 800147c <MX_ADC5_Init+0x80>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8001472:	b008      	add	sp, #32
 8001474:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001476:	f002 fd2f 	bl	8003ed8 <Error_Handler>
 800147a:	e7e9      	b.n	8001450 <MX_ADC5_Init+0x54>
    Error_Handler();
 800147c:	f002 fd2c 	bl	8003ed8 <Error_Handler>
}
 8001480:	b008      	add	sp, #32
 8001482:	bd10      	pop	{r4, pc}
 8001484:	50000600 	.word	0x50000600
 8001488:	200002e8 	.word	0x200002e8
 800148c:	08600004 	.word	0x08600004

08001490 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001490:	b570      	push	{r4, r5, r6, lr}
 8001492:	4604      	mov	r4, r0
 8001494:	b0a0      	sub	sp, #128	; 0x80

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001496:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001498:	2254      	movs	r2, #84	; 0x54
 800149a:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	e9cd 1106 	strd	r1, r1, [sp, #24]
 80014a0:	e9cd 1108 	strd	r1, r1, [sp, #32]
 80014a4:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014a6:	f00a fd23 	bl	800bef0 <memset>
  if(adcHandle->Instance==ADC1)
 80014aa:	6823      	ldr	r3, [r4, #0]
 80014ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014b0:	d007      	beq.n	80014c2 <HAL_ADC_MspInit+0x32>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 80014b2:	4a5f      	ldr	r2, [pc, #380]	; (8001630 <HAL_ADC_MspInit+0x1a0>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d04a      	beq.n	800154e <HAL_ADC_MspInit+0xbe>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC5)
 80014b8:	4a5e      	ldr	r2, [pc, #376]	; (8001634 <HAL_ADC_MspInit+0x1a4>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d07a      	beq.n	80015b4 <HAL_ADC_MspInit+0x124>

  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }
}
 80014be:	b020      	add	sp, #128	; 0x80
 80014c0:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80014c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80014c6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ca:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80014cc:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80014ce:	931c      	str	r3, [sp, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014d0:	f007 f8d8 	bl	8008684 <HAL_RCCEx_PeriphCLKConfig>
 80014d4:	2800      	cmp	r0, #0
 80014d6:	f040 80a2 	bne.w	800161e <HAL_ADC_MspInit+0x18e>
    __HAL_RCC_ADC12_CLK_ENABLE();
 80014da:	4b57      	ldr	r3, [pc, #348]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 80014dc:	4857      	ldr	r0, [pc, #348]	; (800163c <HAL_ADC_MspInit+0x1ac>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80014de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    hdma_adc1.Instance = DMA1_Channel5;
 80014e0:	4d57      	ldr	r5, [pc, #348]	; (8001640 <HAL_ADC_MspInit+0x1b0>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80014e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80014e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80014e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014ea:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80014ee:	9200      	str	r2, [sp, #0]
 80014f0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014f4:	f042 0202 	orr.w	r2, r2, #2
 80014f8:	64da      	str	r2, [r3, #76]	; 0x4c
 80014fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fc:	f003 0302 	and.w	r3, r3, #2
 8001500:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = V_SENSE_Pin;
 8001502:	2201      	movs	r2, #1
 8001504:	2303      	movs	r3, #3
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001506:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = V_SENSE_Pin;
 800150a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001510:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001512:	f006 fb7d 	bl	8007c10 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel5;
 8001516:	4a4b      	ldr	r2, [pc, #300]	; (8001644 <HAL_ADC_MspInit+0x1b4>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001518:	2305      	movs	r3, #5
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 800151a:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 800151e:	2280      	movs	r2, #128	; 0x80
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001520:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001524:	e9c5 2304 	strd	r2, r3, [r5, #16]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8001528:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800152c:	2320      	movs	r3, #32
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 800152e:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8001532:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8001536:	4628      	mov	r0, r5
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 8001538:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 800153a:	f005 fdaf 	bl	800709c <HAL_DMA_Init>
 800153e:	b918      	cbnz	r0, 8001548 <HAL_ADC_MspInit+0xb8>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc5);
 8001540:	6565      	str	r5, [r4, #84]	; 0x54
 8001542:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8001544:	b020      	add	sp, #128	; 0x80
 8001546:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001548:	f002 fcc6 	bl	8003ed8 <Error_Handler>
 800154c:	e7f8      	b.n	8001540 <HAL_ADC_MspInit+0xb0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800154e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001552:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001556:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001558:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800155a:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800155c:	f007 f892 	bl	8008684 <HAL_RCCEx_PeriphCLKConfig>
 8001560:	2800      	cmp	r0, #0
 8001562:	d15f      	bne.n	8001624 <HAL_ADC_MspInit+0x194>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001564:	4a38      	ldr	r2, [pc, #224]	; (8001648 <HAL_ADC_MspInit+0x1b8>)
 8001566:	6813      	ldr	r3, [r2, #0]
 8001568:	3301      	adds	r3, #1
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800156a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC345_CLK_ENABLED++;
 800156c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800156e:	d109      	bne.n	8001584 <HAL_ADC_MspInit+0xf4>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001570:	4b31      	ldr	r3, [pc, #196]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
 8001572:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001574:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001578:	64da      	str	r2, [r3, #76]	; 0x4c
 800157a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001580:	9302      	str	r3, [sp, #8]
 8001582:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001584:	4b2c      	ldr	r3, [pc, #176]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001586:	482d      	ldr	r0, [pc, #180]	; (800163c <HAL_ADC_MspInit+0x1ac>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001588:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    hdma_adc3.Instance = DMA1_Channel3;
 800158a:	4d30      	ldr	r5, [pc, #192]	; (800164c <HAL_ADC_MspInit+0x1bc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800158c:	f042 0202 	orr.w	r2, r2, #2
 8001590:	64da      	str	r2, [r3, #76]	; 0x4c
 8001592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = C_SENSE_Pin;
 800159a:	2202      	movs	r2, #2
 800159c:	2303      	movs	r3, #3
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 800159e:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = C_SENSE_Pin;
 80015a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a8:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 80015aa:	f006 fb31 	bl	8007c10 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 80015ae:	4a28      	ldr	r2, [pc, #160]	; (8001650 <HAL_ADC_MspInit+0x1c0>)
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80015b0:	2325      	movs	r3, #37	; 0x25
 80015b2:	e7b2      	b.n	800151a <HAL_ADC_MspInit+0x8a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80015b4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80015b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015bc:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80015be:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80015c0:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015c2:	f007 f85f 	bl	8008684 <HAL_RCCEx_PeriphCLKConfig>
 80015c6:	2800      	cmp	r0, #0
 80015c8:	d12f      	bne.n	800162a <HAL_ADC_MspInit+0x19a>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80015ca:	4a1f      	ldr	r2, [pc, #124]	; (8001648 <HAL_ADC_MspInit+0x1b8>)
 80015cc:	6813      	ldr	r3, [r2, #0]
 80015ce:	3301      	adds	r3, #1
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80015d0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC345_CLK_ENABLED++;
 80015d2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80015d4:	d109      	bne.n	80015ea <HAL_ADC_MspInit+0x15a>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80015d6:	4b18      	ldr	r3, [pc, #96]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
 80015d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80015de:	64da      	str	r2, [r3, #76]	; 0x4c
 80015e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015e6:	9304      	str	r3, [sp, #16]
 80015e8:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ea:	4b13      	ldr	r3, [pc, #76]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
    hdma_adc5.Instance = DMA1_Channel4;
 80015ec:	4d19      	ldr	r5, [pc, #100]	; (8001654 <HAL_ADC_MspInit+0x1c4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015f0:	f042 0201 	orr.w	r2, r2, #1
 80015f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80015f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001602:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001604:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001608:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800160c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001614:	f006 fafc 	bl	8007c10 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel4;
 8001618:	4a0f      	ldr	r2, [pc, #60]	; (8001658 <HAL_ADC_MspInit+0x1c8>)
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 800161a:	2327      	movs	r3, #39	; 0x27
 800161c:	e77d      	b.n	800151a <HAL_ADC_MspInit+0x8a>
      Error_Handler();
 800161e:	f002 fc5b 	bl	8003ed8 <Error_Handler>
 8001622:	e75a      	b.n	80014da <HAL_ADC_MspInit+0x4a>
      Error_Handler();
 8001624:	f002 fc58 	bl	8003ed8 <Error_Handler>
 8001628:	e79c      	b.n	8001564 <HAL_ADC_MspInit+0xd4>
      Error_Handler();
 800162a:	f002 fc55 	bl	8003ed8 <Error_Handler>
 800162e:	e7cc      	b.n	80015ca <HAL_ADC_MspInit+0x13a>
 8001630:	50000400 	.word	0x50000400
 8001634:	50000600 	.word	0x50000600
 8001638:	40021000 	.word	0x40021000
 800163c:	48000400 	.word	0x48000400
 8001640:	20000354 	.word	0x20000354
 8001644:	40020058 	.word	0x40020058
 8001648:	2000020c 	.word	0x2000020c
 800164c:	200003b4 	.word	0x200003b4
 8001650:	40020030 	.word	0x40020030
 8001654:	20000414 	.word	0x20000414
 8001658:	40020044 	.word	0x40020044

0800165c <resetAiCmdData>:

#include "util.h"

void resetAiCmdData(ai_cmd_t * ai_cmd)
{
  ai_cmd->local_target_speed[0] = 0;
 800165c:	2300      	movs	r3, #0
  ai_cmd->local_target_speed[1] = 0;
  ai_cmd->global_vision_theta = 0;
  ai_cmd->target_theta = 0;
  ai_cmd->chip_en = false;
 800165e:	2200      	movs	r2, #0
  ai_cmd->ball_local_x = 0;
  ai_cmd->ball_local_y = 0;
  ai_cmd->ball_local_radius = 0;
  ai_cmd->ball_local_FPS = 0;*/

  ai_cmd->vision_lost_flag = true;
 8001660:	2101      	movs	r1, #1
  ai_cmd->local_target_speed[0] = 0;
 8001662:	6143      	str	r3, [r0, #20]
  ai_cmd->local_target_speed[1] = 0;
 8001664:	6183      	str	r3, [r0, #24]
  ai_cmd->global_vision_theta = 0;
 8001666:	6043      	str	r3, [r0, #4]
  ai_cmd->target_theta = 0;
 8001668:	6003      	str	r3, [r0, #0]
  ai_cmd->chip_en = false;
 800166a:	7402      	strb	r2, [r0, #16]
  ai_cmd->kick_power = 0;
 800166c:	60c3      	str	r3, [r0, #12]
  ai_cmd->drible_power = 0;
 800166e:	6083      	str	r3, [r0, #8]
  ai_cmd->allow_local_flags = 0;
 8001670:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
  ai_cmd->global_ball_position[0] = 0;
 8001674:	62c3      	str	r3, [r0, #44]	; 0x2c
  ai_cmd->global_ball_position[1] = 0;
 8001676:	6303      	str	r3, [r0, #48]	; 0x30
  ai_cmd->global_robot_position[0] = 0;
 8001678:	61c3      	str	r3, [r0, #28]
  ai_cmd->global_robot_position[1] = 0;
 800167a:	6203      	str	r3, [r0, #32]
  ai_cmd->global_target_position[0] = 0;
 800167c:	6243      	str	r3, [r0, #36]	; 0x24
  ai_cmd->global_target_position[1] = 0;
 800167e:	6283      	str	r3, [r0, #40]	; 0x28
  ai_cmd->vision_lost_flag = true;
 8001680:	6481      	str	r1, [r0, #72]	; 0x48
  ai_cmd->local_vision_en_flag = false;
  ai_cmd->keeper_mode_en_flag = false;
  ai_cmd->stop_request_flag = false;  //
}
 8001682:	4770      	bx	lr
 8001684:	0000      	movs	r0, r0
	...

08001688 <parseRxCmd>:

void parseRxCmd(connection_t * con, system_t * sys, ai_cmd_t * ai_cmd, integration_control_t * integ, uint8_t data[])
{
 8001688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800168a:	ed2d 8b02 	vpush	{d8}
 800168e:	9e08      	ldr	r6, [sp, #32]
 8001690:	4614      	mov	r4, r2
 8001692:	461f      	mov	r7, r3
  con->check_ver = data[1];
 8001694:	7872      	ldrb	r2, [r6, #1]

  if (con->check_ver != con->check_pre) {
 8001696:	7883      	ldrb	r3, [r0, #2]
  con->check_ver = data[1];
 8001698:	70c2      	strb	r2, [r0, #3]
  if (con->check_ver != con->check_pre) {
 800169a:	4293      	cmp	r3, r2
{
 800169c:	4605      	mov	r5, r0
    con->latest_ai_cmd_update_time = sys->system_time_ms;
 800169e:	694b      	ldr	r3, [r1, #20]
  if (con->check_ver != con->check_pre) {
 80016a0:	d005      	beq.n	80016ae <parseRxCmd+0x26>

    con->pre_vision_update_cycle_cnt = con->vision_update_cycle_cnt;
    con->vision_update_cycle_cnt = 0;

    con->check_pre = con->check_ver;
 80016a2:	7082      	strb	r2, [r0, #2]
    con->pre_vision_update_cycle_cnt = con->vision_update_cycle_cnt;
 80016a4:	6882      	ldr	r2, [r0, #8]
 80016a6:	60c2      	str	r2, [r0, #12]
    con->vision_update_cycle_cnt = 0;
 80016a8:	2200      	movs	r2, #0
    con->latest_ai_cmd_update_time = sys->system_time_ms;
 80016aa:	6103      	str	r3, [r0, #16]
    con->vision_update_cycle_cnt = 0;
 80016ac:	6082      	str	r2, [r0, #8]
  }

  float pre_update_time_ms = con->latest_cm4_cmd_update_time;
 80016ae:	ed95 7a05 	vldr	s14, [r5, #20]
  con->latest_cm4_cmd_update_time = sys->system_time_ms;
  con->cmd_rx_frq = (float)1000 / (con->latest_cm4_cmd_update_time - pre_update_time_ms);
 80016b2:	eddf 6a95 	vldr	s13, [pc, #596]	; 8001908 <parseRxCmd+0x280>
  con->latest_cm4_cmd_update_time = sys->system_time_ms;
 80016b6:	616b      	str	r3, [r5, #20]
  con->cmd_rx_frq = (float)1000 / (con->latest_cm4_cmd_update_time - pre_update_time_ms);
 80016b8:	ee07 3a90 	vmov	s15, r3
  float pre_update_time_ms = con->latest_cm4_cmd_update_time;
 80016bc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  con->cmd_rx_frq = (float)1000 / (con->latest_cm4_cmd_update_time - pre_update_time_ms);
 80016c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80016cc:	ed85 7a01 	vstr	s14, [r5, #4]

  // aiコマンドに関係なくカメラ情報は入れる(デバッグ用)
  ai_cmd->ball_local_x = data[RX_BUF_SIZE_ETHER - 7] << 8 | data[RX_BUF_SIZE_ETHER - 6];
 80016d0:	f8b6 3039 	ldrh.w	r3, [r6, #57]	; 0x39
 80016d4:	ba5b      	rev16	r3, r3
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	63a3      	str	r3, [r4, #56]	; 0x38
  ai_cmd->ball_local_y = data[RX_BUF_SIZE_ETHER - 5] << 8 | data[RX_BUF_SIZE_ETHER - 4];
 80016da:	f8b6 203b 	ldrh.w	r2, [r6, #59]	; 0x3b
 80016de:	ba52      	rev16	r2, r2
 80016e0:	b292      	uxth	r2, r2
 80016e2:	63e2      	str	r2, [r4, #60]	; 0x3c
  ai_cmd->ball_local_radius = data[RX_BUF_SIZE_ETHER - 3] << 8 | data[RX_BUF_SIZE_ETHER - 2];
 80016e4:	f8b6 203d 	ldrh.w	r2, [r6, #61]	; 0x3d
 80016e8:	ba52      	rev16	r2, r2
 80016ea:	b292      	uxth	r2, r2
 80016ec:	6422      	str	r2, [r4, #64]	; 0x40
  ai_cmd->ball_local_FPS = data[RX_BUF_SIZE_ETHER - 1];

  // time out
  if (con->connected_ai == 0) {
 80016ee:	782a      	ldrb	r2, [r5, #0]
  ai_cmd->ball_local_FPS = data[RX_BUF_SIZE_ETHER - 1];
 80016f0:	f896 303f 	ldrb.w	r3, [r6, #63]	; 0x3f
 80016f4:	6463      	str	r3, [r4, #68]	; 0x44
  if (con->connected_ai == 0) {
 80016f6:	b9a2      	cbnz	r2, 8001722 <parseRxCmd+0x9a>
  ai_cmd->allow_local_flags = 0;
 80016f8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  }

  // 目標座標の移動量と更新時間から推測される区間速度
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
  integ->guess_target_speed[1] = (float)(ai_cmd->global_target_position[1] - integ->pre_global_target_position[1]) / con->pre_vision_update_cycle_cnt;
}
 80016fc:	ecbd 8b02 	vpop	{d8}
  ai_cmd->local_target_speed[0] = 0;
 8001700:	2300      	movs	r3, #0
  ai_cmd->vision_lost_flag = true;
 8001702:	2101      	movs	r1, #1
  ai_cmd->local_target_speed[0] = 0;
 8001704:	6163      	str	r3, [r4, #20]
  ai_cmd->local_target_speed[1] = 0;
 8001706:	61a3      	str	r3, [r4, #24]
  ai_cmd->global_vision_theta = 0;
 8001708:	6063      	str	r3, [r4, #4]
  ai_cmd->target_theta = 0;
 800170a:	6023      	str	r3, [r4, #0]
  ai_cmd->chip_en = false;
 800170c:	7422      	strb	r2, [r4, #16]
  ai_cmd->kick_power = 0;
 800170e:	60e3      	str	r3, [r4, #12]
  ai_cmd->drible_power = 0;
 8001710:	60a3      	str	r3, [r4, #8]
  ai_cmd->global_ball_position[0] = 0;
 8001712:	62e3      	str	r3, [r4, #44]	; 0x2c
  ai_cmd->global_ball_position[1] = 0;
 8001714:	6323      	str	r3, [r4, #48]	; 0x30
  ai_cmd->global_robot_position[0] = 0;
 8001716:	61e3      	str	r3, [r4, #28]
  ai_cmd->global_robot_position[1] = 0;
 8001718:	6223      	str	r3, [r4, #32]
  ai_cmd->global_target_position[0] = 0;
 800171a:	6263      	str	r3, [r4, #36]	; 0x24
  ai_cmd->global_target_position[1] = 0;
 800171c:	62a3      	str	r3, [r4, #40]	; 0x28
  ai_cmd->vision_lost_flag = true;
 800171e:	64a1      	str	r1, [r4, #72]	; 0x48
}
 8001720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ai_cmd->local_target_speed[0] = two_to_float(&data[2]) * AI_CMD_VEL_MAX_MPS;
 8001722:	1cb0      	adds	r0, r6, #2
 8001724:	f004 fe14 	bl	8006350 <two_to_float>
 8001728:	eeb1 8a0c 	vmov.f32	s16, #28	; 0x40e00000  7.0
 800172c:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->local_target_speed[1] = two_to_float(&data[4]) * AI_CMD_VEL_MAX_MPS;
 8001730:	1d30      	adds	r0, r6, #4
  ai_cmd->local_target_speed[0] = two_to_float(&data[2]) * AI_CMD_VEL_MAX_MPS;
 8001732:	ed84 0a05 	vstr	s0, [r4, #20]
  ai_cmd->local_target_speed[1] = two_to_float(&data[4]) * AI_CMD_VEL_MAX_MPS;
 8001736:	f004 fe0b 	bl	8006350 <two_to_float>
 800173a:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_vision_theta = two_to_float(&data[6]) * M_PI;
 800173e:	1db0      	adds	r0, r6, #6
  ai_cmd->local_target_speed[1] = two_to_float(&data[4]) * AI_CMD_VEL_MAX_MPS;
 8001740:	ed84 0a06 	vstr	s0, [r4, #24]
  ai_cmd->global_vision_theta = two_to_float(&data[6]) * M_PI;
 8001744:	f004 fe04 	bl	8006350 <two_to_float>
 8001748:	ee10 0a10 	vmov	r0, s0
 800174c:	f7fe ff24 	bl	8000598 <__aeabi_f2d>
 8001750:	a36b      	add	r3, pc, #428	; (adr r3, 8001900 <parseRxCmd+0x278>)
 8001752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001756:	f7fe ff77 	bl	8000648 <__aeabi_dmul>
 800175a:	f7ff fa6d 	bl	8000c38 <__aeabi_d2f>
 800175e:	6060      	str	r0, [r4, #4]
  ai_cmd->target_theta = two_to_float(&data[8]) * M_PI;
 8001760:	f106 0008 	add.w	r0, r6, #8
 8001764:	f004 fdf4 	bl	8006350 <two_to_float>
 8001768:	ee10 0a10 	vmov	r0, s0
 800176c:	f7fe ff14 	bl	8000598 <__aeabi_f2d>
 8001770:	a363      	add	r3, pc, #396	; (adr r3, 8001900 <parseRxCmd+0x278>)
 8001772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001776:	f7fe ff67 	bl	8000648 <__aeabi_dmul>
 800177a:	f7ff fa5d 	bl	8000c38 <__aeabi_d2f>
 800177e:	6020      	str	r0, [r4, #0]
  if (data[10] >= 101) {
 8001780:	7ab3      	ldrb	r3, [r6, #10]
 8001782:	2b64      	cmp	r3, #100	; 0x64
 8001784:	f240 80ad 	bls.w	80018e2 <parseRxCmd+0x25a>
    ai_cmd->chip_en = true;
 8001788:	2301      	movs	r3, #1
 800178a:	7423      	strb	r3, [r4, #16]
    ai_cmd->kick_power = (float)(data[10] - 101) / 20;
 800178c:	7ab3      	ldrb	r3, [r6, #10]
 800178e:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800190c <parseRxCmd+0x284>
 8001792:	3b65      	subs	r3, #101	; 0x65
 8001794:	ee07 3a90 	vmov	s15, r3
 8001798:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800179c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017a0:	edc4 7a03 	vstr	s15, [r4, #12]
  ai_cmd->drible_power = (float)data[11] / 20;
 80017a4:	7af3      	ldrb	r3, [r6, #11]
 80017a6:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800190c <parseRxCmd+0x284>
  ai_cmd->global_ball_position[0] = (float)two_to_int(&data[13]) / 1000;
 80017aa:	ed9f 8a59 	vldr	s16, [pc, #356]	; 8001910 <parseRxCmd+0x288>
  ai_cmd->drible_power = (float)data[11] / 20;
 80017ae:	ee07 3a90 	vmov	s15, r3
 80017b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
  ai_cmd->global_ball_position[0] = (float)two_to_int(&data[13]) / 1000;
 80017b6:	f106 000d 	add.w	r0, r6, #13
  ai_cmd->drible_power = (float)data[11] / 20;
 80017ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017be:	edc4 7a02 	vstr	s15, [r4, #8]
  ai_cmd->allow_local_flags = data[12];
 80017c2:	7b33      	ldrb	r3, [r6, #12]
 80017c4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  integ->pre_global_target_position[0] = ai_cmd->global_target_position[0];
 80017c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017ca:	623b      	str	r3, [r7, #32]
  integ->pre_global_target_position[1] = ai_cmd->global_target_position[1];
 80017cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80017ce:	627b      	str	r3, [r7, #36]	; 0x24
  ai_cmd->global_ball_position[0] = (float)two_to_int(&data[13]) / 1000;
 80017d0:	f004 fde2 	bl	8006398 <two_to_int>
 80017d4:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_ball_position[1] = (float)two_to_int(&data[15]) / 1000;
 80017d8:	f106 000f 	add.w	r0, r6, #15
  ai_cmd->global_ball_position[0] = (float)two_to_int(&data[13]) / 1000;
 80017dc:	ed84 0a0b 	vstr	s0, [r4, #44]	; 0x2c
  ai_cmd->global_ball_position[1] = (float)two_to_int(&data[15]) / 1000;
 80017e0:	f004 fdda 	bl	8006398 <two_to_int>
 80017e4:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_robot_position[0] = (float)two_to_int(&data[17]) / 1000;
 80017e8:	f106 0011 	add.w	r0, r6, #17
  ai_cmd->global_ball_position[1] = (float)two_to_int(&data[15]) / 1000;
 80017ec:	ed84 0a0c 	vstr	s0, [r4, #48]	; 0x30
  ai_cmd->global_robot_position[0] = (float)two_to_int(&data[17]) / 1000;
 80017f0:	f004 fdd2 	bl	8006398 <two_to_int>
 80017f4:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_robot_position[1] = (float)two_to_int(&data[19]) / 1000;
 80017f8:	f106 0013 	add.w	r0, r6, #19
  ai_cmd->global_robot_position[0] = (float)two_to_int(&data[17]) / 1000;
 80017fc:	ed84 0a07 	vstr	s0, [r4, #28]
  ai_cmd->global_robot_position[1] = (float)two_to_int(&data[19]) / 1000;
 8001800:	f004 fdca 	bl	8006398 <two_to_int>
 8001804:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_target_position[0] = (float)two_to_int(&data[21]) / 1000;
 8001808:	f106 0015 	add.w	r0, r6, #21
  ai_cmd->global_robot_position[1] = (float)two_to_int(&data[19]) / 1000;
 800180c:	ed84 0a08 	vstr	s0, [r4, #32]
  ai_cmd->global_target_position[0] = (float)two_to_int(&data[21]) / 1000;
 8001810:	f004 fdc2 	bl	8006398 <two_to_int>
 8001814:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_target_position[1] = (float)two_to_int(&data[23]) / 1000;
 8001818:	f106 0017 	add.w	r0, r6, #23
  ai_cmd->global_target_position[0] = (float)two_to_int(&data[21]) / 1000;
 800181c:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
  ai_cmd->global_target_position[1] = (float)two_to_int(&data[23]) / 1000;
 8001820:	f004 fdba 	bl	8006398 <two_to_int>
    if (ai_cmd->global_target_position[i] > 30.0 || ai_cmd->global_target_position[i] < -30) {
 8001824:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 8001828:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
  ai_cmd->global_target_position[1] = (float)two_to_int(&data[23]) / 1000;
 800182c:	ee20 8a08 	vmul.f32	s16, s0, s16
    if (ai_cmd->global_target_position[i] > 30.0 || ai_cmd->global_target_position[i] < -30) {
 8001830:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  ai_cmd->global_target_position[1] = (float)two_to_int(&data[23]) / 1000;
 8001838:	ed84 8a0a 	vstr	s16, [r4, #40]	; 0x28
    if (ai_cmd->global_target_position[i] > 30.0 || ai_cmd->global_target_position[i] < -30) {
 800183c:	dc4a      	bgt.n	80018d4 <parseRxCmd+0x24c>
 800183e:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8001842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184a:	d443      	bmi.n	80018d4 <parseRxCmd+0x24c>
 800184c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001914 <parseRxCmd+0x28c>
 8001850:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8001854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001858:	dc06      	bgt.n	8001868 <parseRxCmd+0x1e0>
 800185a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001918 <parseRxCmd+0x290>
 800185e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8001862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001866:	d505      	bpl.n	8001874 <parseRxCmd+0x1ec>
      ai_cmd->global_target_position[i] = 0;
 8001868:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800191c <parseRxCmd+0x294>
 800186c:	eeb0 8a47 	vmov.f32	s16, s14
 8001870:	ed84 7a0a 	vstr	s14, [r4, #40]	; 0x28
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
 8001874:	ed95 7a03 	vldr	s14, [r5, #12]
  integ->guess_target_speed[1] = (float)(ai_cmd->global_target_position[1] - integ->pre_global_target_position[1]) / con->pre_vision_update_cycle_cnt;
 8001878:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
 800187c:	ed97 6a08 	vldr	s12, [r7, #32]
  if ((ai_cmd->allow_local_flags & FLAG_SSL_VISION_OK) != 0) {
 8001880:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
  integ->guess_target_speed[1] = (float)(ai_cmd->global_target_position[1] - integ->pre_global_target_position[1]) / con->pre_vision_update_cycle_cnt;
 8001884:	ee38 8a66 	vsub.f32	s16, s16, s13
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
 8001888:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800188c:	ee77 7ac6 	vsub.f32	s15, s15, s12
  if ((ai_cmd->allow_local_flags & FLAG_SSL_VISION_OK) != 0) {
 8001890:	43d9      	mvns	r1, r3
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
 8001892:	eec7 6a87 	vdiv.f32	s13, s15, s14
  if ((ai_cmd->allow_local_flags & FLAG_SSL_VISION_OK) != 0) {
 8001896:	f001 0101 	and.w	r1, r1, #1
 800189a:	2200      	movs	r2, #0
 800189c:	f361 0207 	bfi	r2, r1, #0, #8
  if ((ai_cmd->allow_local_flags & FLAG_ENABLE_LOCAL_VISION) != 0) {
 80018a0:	f3c3 01c0 	ubfx	r1, r3, #3, #1
 80018a4:	f361 220f 	bfi	r2, r1, #8, #8
  if ((ai_cmd->allow_local_flags & FLAG_ENABLE_KEEPER_MODE) != 0) {
 80018a8:	f3c3 0140 	ubfx	r1, r3, #1, #1
 80018ac:	f361 4217 	bfi	r2, r1, #16, #8
  if ((ai_cmd->allow_local_flags & FLAG_STOP_REQUEST) != 0) {
 80018b0:	f3c3 0180 	ubfx	r1, r3, #2, #1
 80018b4:	f361 621f 	bfi	r2, r1, #24, #8
  if ((ai_cmd->allow_local_flags & FLAG_DRIBBLER_UP) != 0) {
 80018b8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80018bc:	64a2      	str	r2, [r4, #72]	; 0x48
 80018be:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  integ->guess_target_speed[1] = (float)(ai_cmd->global_target_position[1] - integ->pre_global_target_position[1]) / con->pre_vision_update_cycle_cnt;
 80018c2:	eec8 7a07 	vdiv.f32	s15, s16, s14
}
 80018c6:	ecbd 8b02 	vpop	{d8}
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
 80018ca:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
  integ->guess_target_speed[1] = (float)(ai_cmd->global_target_position[1] - integ->pre_global_target_position[1]) / con->pre_vision_update_cycle_cnt;
 80018ce:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
}
 80018d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ai_cmd->global_target_position[i] = 0;
 80018d4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800191c <parseRxCmd+0x294>
 80018d8:	eef0 7a47 	vmov.f32	s15, s14
 80018dc:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
 80018e0:	e7b4      	b.n	800184c <parseRxCmd+0x1c4>
    ai_cmd->kick_power = (float)data[10] / 20;
 80018e2:	ee07 3a90 	vmov	s15, r3
 80018e6:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800190c <parseRxCmd+0x284>
 80018ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
    ai_cmd->chip_en = false;
 80018ee:	2300      	movs	r3, #0
    ai_cmd->kick_power = (float)data[10] / 20;
 80018f0:	ee67 7a87 	vmul.f32	s15, s15, s14
    ai_cmd->chip_en = false;
 80018f4:	7423      	strb	r3, [r4, #16]
    ai_cmd->kick_power = (float)data[10] / 20;
 80018f6:	edc4 7a03 	vstr	s15, [r4, #12]
    ai_cmd->chip_en = false;
 80018fa:	e753      	b.n	80017a4 <parseRxCmd+0x11c>
 80018fc:	f3af 8000 	nop.w
 8001900:	54442d18 	.word	0x54442d18
 8001904:	400921fb 	.word	0x400921fb
 8001908:	447a0000 	.word	0x447a0000
 800190c:	3d4ccccd 	.word	0x3d4ccccd
 8001910:	3a83126f 	.word	0x3a83126f
 8001914:	46ea5fff 	.word	0x46ea5fff
 8001918:	c6ea5fff 	.word	0xc6ea5fff
 800191c:	00000000 	.word	0x00000000

08001920 <sendRobotInfo>:

void sendRobotInfo(can_raw_t * can_raw, system_t * sys, imu_t * imu, omni_t * omni, mouse_t * mouse, ai_cmd_t * ai_cmd, connection_t * con)
{
 8001920:	b470      	push	{r4, r5, r6}
 8001922:	9d05      	ldr	r5, [sp, #20]
  ring_counter = con->check_ver;
  char * temp;

  static uint8_t senddata[64];

  senddata[0] = 0xAB;
 8001924:	4c86      	ldr	r4, [pc, #536]	; (8001b40 <sendRobotInfo+0x220>)
  ring_counter = con->check_ver;
 8001926:	78ee      	ldrb	r6, [r5, #3]
  senddata[1] = 0xEA;
  senddata[2] = 10;
  senddata[3] = ring_counter;
 8001928:	70e6      	strb	r6, [r4, #3]
  senddata[0] = 0xAB;
 800192a:	f64e 26ab 	movw	r6, #60075	; 0xeaab
 800192e:	8026      	strh	r6, [r4, #0]
  senddata[2] = 10;
 8001930:	260a      	movs	r6, #10
 8001932:	70a6      	strb	r6, [r4, #2]
  temp = (char *)&imu->yaw_angle;
  senddata[4] = temp[0];
 8001934:	7816      	ldrb	r6, [r2, #0]
 8001936:	7126      	strb	r6, [r4, #4]
  senddata[5] = temp[1];
 8001938:	7856      	ldrb	r6, [r2, #1]
 800193a:	7166      	strb	r6, [r4, #5]
  senddata[10] = temp[2];
  senddata[11] = temp[3];
  senddata[12] = can_raw->ball_detection[0];
  senddata[13] = can_raw->ball_detection[1];
  senddata[14] = can_raw->ball_detection[2];
  senddata[15] = sys->kick_state / 10;
 800193c:	f8b1 c01c 	ldrh.w	ip, [r1, #28]
 8001940:	4e80      	ldr	r6, [pc, #512]	; (8001b44 <sendRobotInfo+0x224>)
 8001942:	fba6 6c0c 	umull	r6, ip, r6, ip
  senddata[6] = temp[2];
 8001946:	7896      	ldrb	r6, [r2, #2]
 8001948:	71a6      	strb	r6, [r4, #6]
  senddata[7] = temp[3];
 800194a:	78d6      	ldrb	r6, [r2, #3]
 800194c:	71e6      	strb	r6, [r4, #7]
  senddata[8] = temp[0];
 800194e:	f890 6044 	ldrb.w	r6, [r0, #68]	; 0x44
 8001952:	7226      	strb	r6, [r4, #8]
  senddata[9] = temp[1];
 8001954:	f890 6045 	ldrb.w	r6, [r0, #69]	; 0x45
 8001958:	7266      	strb	r6, [r4, #9]
  senddata[10] = temp[2];
 800195a:	f890 6046 	ldrb.w	r6, [r0, #70]	; 0x46
 800195e:	72a6      	strb	r6, [r4, #10]
  senddata[11] = temp[3];
 8001960:	f890 6047 	ldrb.w	r6, [r0, #71]	; 0x47
 8001964:	72e6      	strb	r6, [r4, #11]
  senddata[14] = can_raw->ball_detection[2];
 8001966:	f890 607e 	ldrb.w	r6, [r0, #126]	; 0x7e
 800196a:	73a6      	strb	r6, [r4, #14]
  senddata[15] = sys->kick_state / 10;
 800196c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
  senddata[12] = can_raw->ball_detection[0];
 8001970:	f8b0 607c 	ldrh.w	r6, [r0, #124]	; 0x7c
  senddata[15] = sys->kick_state / 10;
 8001974:	f884 c00f 	strb.w	ip, [r4, #15]
  senddata[12] = can_raw->ball_detection[0];
 8001978:	81a6      	strh	r6, [r4, #12]

  senddata[16] = (uint8_t)(sys->error_id & 0xFF);
 800197a:	884e      	ldrh	r6, [r1, #2]
 800197c:	7426      	strb	r6, [r4, #16]
  senddata[17] = (uint8_t)((sys->error_id >> 8) & 0xFF);
 800197e:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8001982:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8001986:	f884 c011 	strb.w	ip, [r4, #17]
  senddata[18] = (uint8_t)(sys->error_info & 0xFF);
 800198a:	888e      	ldrh	r6, [r1, #4]
 800198c:	74a6      	strb	r6, [r4, #18]
  senddata[19] = (uint8_t)((sys->error_info >> 8) & 0xFF);
 800198e:	f8b1 c004 	ldrh.w	ip, [r1, #4]
  senddata[20] = temp[0];
  senddata[21] = temp[1];
  senddata[22] = temp[2];
  senddata[23] = temp[3];

  senddata[24] = (uint8_t)(can_raw->current[0] * 10);
 8001992:	ed90 6a1a 	vldr	s12, [r0, #104]	; 0x68
  senddata[25] = (uint8_t)(can_raw->current[1] * 10);
 8001996:	edd0 6a1b 	vldr	s13, [r0, #108]	; 0x6c
  senddata[26] = (uint8_t)(can_raw->current[2] * 10);
 800199a:	ed90 7a1c 	vldr	s14, [r0, #112]	; 0x70
  senddata[27] = (uint8_t)(can_raw->current[3] * 10);
 800199e:	edd0 7a1d 	vldr	s15, [r0, #116]	; 0x74

  senddata[28] = can_raw->ball_detection[3];

  senddata[29] = (uint8_t)can_raw->temperature[0];
 80019a2:	ed90 3a13 	vldr	s6, [r0, #76]	; 0x4c
  senddata[30] = (uint8_t)can_raw->temperature[1];
 80019a6:	edd0 3a14 	vldr	s7, [r0, #80]	; 0x50
  senddata[31] = (uint8_t)can_raw->temperature[2];
 80019aa:	ed90 4a15 	vldr	s8, [r0, #84]	; 0x54
  senddata[32] = (uint8_t)can_raw->temperature[3];
 80019ae:	edd0 4a16 	vldr	s9, [r0, #88]	; 0x58
  senddata[33] = (uint8_t)can_raw->temperature[4];
 80019b2:	ed90 5a17 	vldr	s10, [r0, #92]	; 0x5c
  senddata[19] = (uint8_t)((sys->error_info >> 8) & 0xFF);
 80019b6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 80019ba:	f884 c013 	strb.w	ip, [r4, #19]
  senddata[20] = temp[0];
 80019be:	7a0e      	ldrb	r6, [r1, #8]
 80019c0:	7526      	strb	r6, [r4, #20]
  senddata[21] = temp[1];
 80019c2:	7a4e      	ldrb	r6, [r1, #9]
 80019c4:	7566      	strb	r6, [r4, #21]
  senddata[24] = (uint8_t)(can_raw->current[0] * 10);
 80019c6:	eef2 5a04 	vmov.f32	s11, #36	; 0x41200000  10.0
 80019ca:	ee26 6a25 	vmul.f32	s12, s12, s11
  senddata[22] = temp[2];
 80019ce:	7a8e      	ldrb	r6, [r1, #10]
 80019d0:	75a6      	strb	r6, [r4, #22]
  senddata[25] = (uint8_t)(can_raw->current[1] * 10);
 80019d2:	ee66 6aa5 	vmul.f32	s13, s13, s11
  senddata[24] = (uint8_t)(can_raw->current[0] * 10);
 80019d6:	eebc 6ac6 	vcvt.u32.f32	s12, s12
  senddata[23] = temp[3];
 80019da:	7ac9      	ldrb	r1, [r1, #11]
 80019dc:	75e1      	strb	r1, [r4, #23]
  senddata[26] = (uint8_t)(can_raw->current[2] * 10);
 80019de:	ee27 7a25 	vmul.f32	s14, s14, s11
  senddata[24] = (uint8_t)(can_raw->current[0] * 10);
 80019e2:	ee16 1a10 	vmov	r1, s12
  senddata[25] = (uint8_t)(can_raw->current[1] * 10);
 80019e6:	eefc 6ae6 	vcvt.u32.f32	s13, s13
  senddata[24] = (uint8_t)(can_raw->current[0] * 10);
 80019ea:	7621      	strb	r1, [r4, #24]
  senddata[26] = (uint8_t)(can_raw->current[2] * 10);
 80019ec:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  senddata[25] = (uint8_t)(can_raw->current[1] * 10);
 80019f0:	ee16 1a90 	vmov	r1, s13
  senddata[27] = (uint8_t)(can_raw->current[3] * 10);
 80019f4:	ee67 7aa5 	vmul.f32	s15, s15, s11
  senddata[25] = (uint8_t)(can_raw->current[1] * 10);
 80019f8:	7661      	strb	r1, [r4, #25]
  senddata[27] = (uint8_t)(can_raw->current[3] * 10);
 80019fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  senddata[26] = (uint8_t)(can_raw->current[2] * 10);
 80019fe:	ee17 1a10 	vmov	r1, s14
 8001a02:	76a1      	strb	r1, [r4, #26]
  senddata[27] = (uint8_t)(can_raw->current[3] * 10);
 8001a04:	ee17 1a90 	vmov	r1, s15
  senddata[29] = (uint8_t)can_raw->temperature[0];
 8001a08:	eefc 7ac3 	vcvt.u32.f32	s15, s6
  senddata[27] = (uint8_t)(can_raw->current[3] * 10);
 8001a0c:	76e1      	strb	r1, [r4, #27]
  senddata[29] = (uint8_t)can_raw->temperature[0];
 8001a0e:	ee17 1a90 	vmov	r1, s15
  senddata[30] = (uint8_t)can_raw->temperature[1];
 8001a12:	eefc 7ae3 	vcvt.u32.f32	s15, s7
  senddata[29] = (uint8_t)can_raw->temperature[0];
 8001a16:	7761      	strb	r1, [r4, #29]
  senddata[30] = (uint8_t)can_raw->temperature[1];
 8001a18:	ee17 1a90 	vmov	r1, s15
  senddata[31] = (uint8_t)can_raw->temperature[2];
 8001a1c:	eefc 7ac4 	vcvt.u32.f32	s15, s8
  senddata[30] = (uint8_t)can_raw->temperature[1];
 8001a20:	77a1      	strb	r1, [r4, #30]
  senddata[31] = (uint8_t)can_raw->temperature[2];
 8001a22:	ee17 1a90 	vmov	r1, s15
  senddata[32] = (uint8_t)can_raw->temperature[3];
 8001a26:	eefc 7ae4 	vcvt.u32.f32	s15, s9
  senddata[31] = (uint8_t)can_raw->temperature[2];
 8001a2a:	77e1      	strb	r1, [r4, #31]
  senddata[32] = (uint8_t)can_raw->temperature[3];
 8001a2c:	ee17 1a90 	vmov	r1, s15
  senddata[33] = (uint8_t)can_raw->temperature[4];
 8001a30:	eefc 7ac5 	vcvt.u32.f32	s15, s10
  senddata[32] = (uint8_t)can_raw->temperature[3];
 8001a34:	f884 1020 	strb.w	r1, [r4, #32]
  senddata[33] = (uint8_t)can_raw->temperature[4];
 8001a38:	ee17 1a90 	vmov	r1, s15
 8001a3c:	f884 1021 	strb.w	r1, [r4, #33]	; 0x21
  senddata[28] = can_raw->ball_detection[3];
 8001a40:	f890 107f 	ldrb.w	r1, [r0, #127]	; 0x7f
 8001a44:	7721      	strb	r1, [r4, #28]
  senddata[34] = (uint8_t)can_raw->temperature[5];
 8001a46:	ed90 7a18 	vldr	s14, [r0, #96]	; 0x60
  senddata[35] = (uint8_t)can_raw->temperature[6];
 8001a4a:	edd0 7a19 	vldr	s15, [r0, #100]	; 0x64
  senddata[34] = (uint8_t)can_raw->temperature[5];
 8001a4e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  senddata[35] = (uint8_t)can_raw->temperature[6];
 8001a52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  senddata[34] = (uint8_t)can_raw->temperature[5];
 8001a56:	ee17 1a10 	vmov	r1, s14
 8001a5a:	f884 1022 	strb.w	r1, [r4, #34]	; 0x22
  senddata[35] = (uint8_t)can_raw->temperature[6];
 8001a5e:	ee17 1a90 	vmov	r1, s15
 8001a62:	f884 1023 	strb.w	r1, [r4, #35]	; 0x23

  msg.data.diff_angle = imu->yaw_angle - ai_cmd->global_vision_theta;
 8001a66:	edd2 7a00 	vldr	s15, [r2]
 8001a6a:	9a04      	ldr	r2, [sp, #16]
  senddata[36] = temp[0];
  senddata[37] = temp[1];
  senddata[38] = temp[2];
  senddata[39] = temp[3];
  temp = (char *)&(can_raw->power_voltage[6]);
  senddata[40] = temp[0];
 8001a6c:	f890 1048 	ldrb.w	r1, [r0, #72]	; 0x48
  msg.data.diff_angle = imu->yaw_angle - ai_cmd->global_vision_theta;
 8001a70:	ed92 7a01 	vldr	s14, [r2, #4]
  senddata[40] = temp[0];
 8001a74:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
  senddata[36] = temp[0];
 8001a78:	ee77 7ac7 	vsub.f32	s15, s15, s14
  senddata[41] = temp[1];
 8001a7c:	f890 1049 	ldrb.w	r1, [r0, #73]	; 0x49
 8001a80:	f884 1029 	strb.w	r1, [r4, #41]	; 0x29
  senddata[36] = temp[0];
 8001a84:	ee17 2a90 	vmov	r2, s15
  senddata[42] = temp[2];
 8001a88:	f890 104a 	ldrb.w	r1, [r0, #74]	; 0x4a
 8001a8c:	f884 102a 	strb.w	r1, [r4, #42]	; 0x2a
  senddata[43] = temp[3];
 8001a90:	f890 104b 	ldrb.w	r1, [r0, #75]	; 0x4b
 8001a94:	f884 102b 	strb.w	r1, [r4, #43]	; 0x2b
  senddata[37] = temp[1];
 8001a98:	f3c2 2107 	ubfx	r1, r2, #8, #8
  senddata[36] = temp[0];
 8001a9c:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  senddata[37] = temp[1];
 8001aa0:	f884 1025 	strb.w	r1, [r4, #37]	; 0x25
  senddata[38] = temp[2];
 8001aa4:	f3c2 4107 	ubfx	r1, r2, #16, #8
  senddata[39] = temp[3];
 8001aa8:	f3c2 6207 	ubfx	r2, r2, #24, #8
  senddata[38] = temp[2];
 8001aac:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
  senddata[39] = temp[3];
 8001ab0:	f884 2027 	strb.w	r2, [r4, #39]	; 0x27
  temp = (char *)&omni->odom[0];
  senddata[44] = temp[0];
 8001ab4:	7e1a      	ldrb	r2, [r3, #24]
 8001ab6:	f884 202c 	strb.w	r2, [r4, #44]	; 0x2c
  senddata[45] = temp[1];
 8001aba:	7e5a      	ldrb	r2, [r3, #25]
 8001abc:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
  senddata[46] = temp[2];
 8001ac0:	7e9a      	ldrb	r2, [r3, #26]
 8001ac2:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
  senddata[47] = temp[3];
 8001ac6:	7eda      	ldrb	r2, [r3, #27]
 8001ac8:	f884 202f 	strb.w	r2, [r4, #47]	; 0x2f
  temp = (char *)&omni->odom[1];
  senddata[48] = temp[0];
 8001acc:	7f1a      	ldrb	r2, [r3, #28]
 8001ace:	f884 2030 	strb.w	r2, [r4, #48]	; 0x30
  senddata[49] = temp[1];
 8001ad2:	7f5a      	ldrb	r2, [r3, #29]
 8001ad4:	f884 2031 	strb.w	r2, [r4, #49]	; 0x31
  senddata[50] = temp[2];
 8001ad8:	7f9a      	ldrb	r2, [r3, #30]
 8001ada:	f884 2032 	strb.w	r2, [r4, #50]	; 0x32
  senddata[51] = temp[3];
 8001ade:	7fda      	ldrb	r2, [r3, #31]
 8001ae0:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
  temp = (char *)&omni->odom_speed[0];
  //temp = (char *)&integ.vision_based_position[0];
  senddata[52] = temp[0];
 8001ae4:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8001ae8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  senddata[53] = temp[1];
 8001aec:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8001af0:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  senddata[54] = temp[2];
 8001af4:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8001af8:	f884 2036 	strb.w	r2, [r4, #54]	; 0x36
  senddata[55] = temp[3];
 8001afc:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
 8001b00:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
  temp = (char *)&omni->odom_speed[1];
  //temp = (char *)&integ.vision_based_position[1];
  senddata[56] = temp[0];
 8001b04:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8001b08:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
  senddata[57] = temp[1];
 8001b0c:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8001b10:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  senddata[58] = temp[2];
 8001b14:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8001b18:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
  senddata[59] = temp[3];
 8001b1c:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001b20:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
  senddata[60] = con->check_ver;
 8001b24:	78e8      	ldrb	r0, [r5, #3]
 8001b26:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  senddata[61] = 0;
 8001b2a:	2300      	movs	r3, #0
  senddata[62] = 0;
  senddata[63] = 0;

  HAL_UART_Transmit_DMA(&huart2, senddata, sizeof(senddata));
 8001b2c:	4621      	mov	r1, r4
  senddata[61] = 0;
 8001b2e:	f8a4 303d 	strh.w	r3, [r4, #61]	; 0x3d
  senddata[63] = 0;
 8001b32:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  HAL_UART_Transmit_DMA(&huart2, senddata, sizeof(senddata));
 8001b36:	4804      	ldr	r0, [pc, #16]	; (8001b48 <sendRobotInfo+0x228>)
 8001b38:	bc70      	pop	{r4, r5, r6}
  HAL_UART_Transmit_DMA(&huart2, senddata, sizeof(senddata));
 8001b3a:	2240      	movs	r2, #64	; 0x40
 8001b3c:	f008 b8e0 	b.w	8009d00 <HAL_UART_Transmit_DMA>
 8001b40:	20000474 	.word	0x20000474
 8001b44:	cccccccd 	.word	0xcccccccd
 8001b48:	20000e90 	.word	0x20000e90
 8001b4c:	00000000 	.word	0x00000000

08001b50 <can1_init_ibis>:
FDCAN_TxHeaderTypeDef TxHeader;
FDCAN_FilterTypeDef sFilterConfig;

// power,FC,mose
void can1_init_ibis(FDCAN_HandleTypeDef * handler)
{
 8001b50:	b500      	push	{lr}
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
  sFilterConfig.FilterIndex = 0;
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
  sFilterConfig.FilterID1 = 0x000;
 8001b52:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8001ba0 <can1_init_ibis+0x50>
{
 8001b56:	b087      	sub	sp, #28
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001b58:	2102      	movs	r1, #2
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001b5a:	2300      	movs	r3, #0
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001b5c:	2201      	movs	r2, #1
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001b5e:	9102      	str	r1, [sp, #8]
  sFilterConfig.FilterID2 = 0x000;
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001b60:	4811      	ldr	r0, [pc, #68]	; (8001ba8 <can1_init_ibis+0x58>)
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001b62:	9203      	str	r2, [sp, #12]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001b64:	4669      	mov	r1, sp
  sFilterConfig.FilterIndex = 0;
 8001b66:	e9cd 3300 	strd	r3, r3, [sp]
  sFilterConfig.FilterID1 = 0x000;
 8001b6a:	ed8d 7b04 	vstr	d7, [sp, #16]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001b6e:	f005 fdc9 	bl	8007704 <HAL_FDCAN_ConfigFilter>
 8001b72:	b930      	cbnz	r0, 8001b82 <can1_init_ibis+0x32>
    Error_Handler();
  }
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001b74:	480c      	ldr	r0, [pc, #48]	; (8001ba8 <can1_init_ibis+0x58>)
 8001b76:	f005 fdf7 	bl	8007768 <HAL_FDCAN_Start>
 8001b7a:	b948      	cbnz	r0, 8001b90 <can1_init_ibis+0x40>
    Error_Handler();
  }
}
 8001b7c:	b007      	add	sp, #28
 8001b7e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001b82:	f002 f9a9 	bl	8003ed8 <Error_Handler>
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001b86:	4808      	ldr	r0, [pc, #32]	; (8001ba8 <can1_init_ibis+0x58>)
 8001b88:	f005 fdee 	bl	8007768 <HAL_FDCAN_Start>
 8001b8c:	2800      	cmp	r0, #0
 8001b8e:	d0f5      	beq.n	8001b7c <can1_init_ibis+0x2c>
    Error_Handler();
 8001b90:	f002 f9a2 	bl	8003ed8 <Error_Handler>
}
 8001b94:	b007      	add	sp, #28
 8001b96:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b9a:	bf00      	nop
 8001b9c:	f3af 8000 	nop.w
	...
 8001ba8:	200004dc 	.word	0x200004dc

08001bac <can1_send>:

void can1_send(int id, uint8_t senddata[])
{
  TxHeader.Identifier = id;
 8001bac:	4b0d      	ldr	r3, [pc, #52]	; (8001be4 <can1_send+0x38>)
{
 8001bae:	b570      	push	{r4, r5, r6, lr}
  TxHeader.IdType = FDCAN_STANDARD_ID;
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001bb0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8001bb4:	2500      	movs	r5, #0
 8001bb6:	e9c3 0500 	strd	r0, r5, [r3]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001bba:	e9c3 5202 	strd	r5, r2, [r3, #8]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001bbe:	e9c3 5504 	strd	r5, r5, [r3, #16]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001bc2:	e9c3 5506 	strd	r5, r5, [r3, #24]
  TxHeader.MessageMarker = 0;

  /* Request transmission */
  //if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 3) return;
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {
 8001bc6:	4c08      	ldr	r4, [pc, #32]	; (8001be8 <can1_send+0x3c>)
  TxHeader.MessageMarker = 0;
 8001bc8:	621d      	str	r5, [r3, #32]
{
 8001bca:	460e      	mov	r6, r1
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {
 8001bcc:	4620      	mov	r0, r4
 8001bce:	f005 fecd 	bl	800796c <HAL_FDCAN_GetTxFifoFreeLevel>
 8001bd2:	2803      	cmp	r0, #3
 8001bd4:	d1fa      	bne.n	8001bcc <can1_send+0x20>
  }
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata);
 8001bd6:	4632      	mov	r2, r6
 8001bd8:	4902      	ldr	r1, [pc, #8]	; (8001be4 <can1_send+0x38>)
 8001bda:	4803      	ldr	r0, [pc, #12]	; (8001be8 <can1_send+0x3c>)
}
 8001bdc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata);
 8001be0:	f005 bdda 	b.w	8007798 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001be4:	200004b4 	.word	0x200004b4
 8001be8:	200004dc 	.word	0x200004dc
 8001bec:	00000000 	.word	0x00000000

08001bf0 <can2_init_ibis>:

void can2_init_ibis(FDCAN_HandleTypeDef * handler)
{
 8001bf0:	b500      	push	{lr}
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
  sFilterConfig.FilterIndex = 0;
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
  sFilterConfig.FilterID1 = 0x000;
 8001bf2:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8001c40 <can2_init_ibis+0x50>
{
 8001bf6:	b087      	sub	sp, #28
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001bf8:	2102      	movs	r1, #2
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001bfa:	2300      	movs	r3, #0
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001bfc:	2201      	movs	r2, #1
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001bfe:	9102      	str	r1, [sp, #8]
  sFilterConfig.FilterID2 = 0x000;
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 8001c00:	4811      	ldr	r0, [pc, #68]	; (8001c48 <can2_init_ibis+0x58>)
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001c02:	9203      	str	r2, [sp, #12]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 8001c04:	4669      	mov	r1, sp
  sFilterConfig.FilterIndex = 0;
 8001c06:	e9cd 3300 	strd	r3, r3, [sp]
  sFilterConfig.FilterID1 = 0x000;
 8001c0a:	ed8d 7b04 	vstr	d7, [sp, #16]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 8001c0e:	f005 fd79 	bl	8007704 <HAL_FDCAN_ConfigFilter>
 8001c12:	b930      	cbnz	r0, 8001c22 <can2_init_ibis+0x32>
    Error_Handler();
  }
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) {
 8001c14:	480c      	ldr	r0, [pc, #48]	; (8001c48 <can2_init_ibis+0x58>)
 8001c16:	f005 fda7 	bl	8007768 <HAL_FDCAN_Start>
 8001c1a:	b948      	cbnz	r0, 8001c30 <can2_init_ibis+0x40>
    Error_Handler();
  }
}
 8001c1c:	b007      	add	sp, #28
 8001c1e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001c22:	f002 f959 	bl	8003ed8 <Error_Handler>
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) {
 8001c26:	4808      	ldr	r0, [pc, #32]	; (8001c48 <can2_init_ibis+0x58>)
 8001c28:	f005 fd9e 	bl	8007768 <HAL_FDCAN_Start>
 8001c2c:	2800      	cmp	r0, #0
 8001c2e:	d0f5      	beq.n	8001c1c <can2_init_ibis+0x2c>
    Error_Handler();
 8001c30:	f002 f952 	bl	8003ed8 <Error_Handler>
}
 8001c34:	b007      	add	sp, #28
 8001c36:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c3a:	bf00      	nop
 8001c3c:	f3af 8000 	nop.w
	...
 8001c48:	20000540 	.word	0x20000540

08001c4c <can2_send>:

void can2_send(int id, uint8_t senddata[])
{
  TxHeader.Identifier = id;
 8001c4c:	4b0d      	ldr	r3, [pc, #52]	; (8001c84 <can2_send+0x38>)
{
 8001c4e:	b570      	push	{r4, r5, r6, lr}
  TxHeader.IdType = FDCAN_STANDARD_ID;
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001c50:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8001c54:	2500      	movs	r5, #0
 8001c56:	e9c3 0500 	strd	r0, r5, [r3]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001c5a:	e9c3 5202 	strd	r5, r2, [r3, #8]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001c5e:	e9c3 5504 	strd	r5, r5, [r3, #16]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001c62:	e9c3 5506 	strd	r5, r5, [r3, #24]
  TxHeader.MessageMarker = 0;

  /* Request transmission */
  //if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) == 3) return;
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 3) {
 8001c66:	4c08      	ldr	r4, [pc, #32]	; (8001c88 <can2_send+0x3c>)
  TxHeader.MessageMarker = 0;
 8001c68:	621d      	str	r5, [r3, #32]
{
 8001c6a:	460e      	mov	r6, r1
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 3) {
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	f005 fe7d 	bl	800796c <HAL_FDCAN_GetTxFifoFreeLevel>
 8001c72:	2803      	cmp	r0, #3
 8001c74:	d1fa      	bne.n	8001c6c <can2_send+0x20>
  }
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, senddata);
 8001c76:	4632      	mov	r2, r6
 8001c78:	4902      	ldr	r1, [pc, #8]	; (8001c84 <can2_send+0x38>)
 8001c7a:	4803      	ldr	r0, [pc, #12]	; (8001c88 <can2_send+0x3c>)
}
 8001c7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, senddata);
 8001c80:	f005 bd8a 	b.w	8007798 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001c84:	200004b4 	.word	0x200004b4
 8001c88:	20000540 	.word	0x20000540
 8001c8c:	00000000 	.word	0x00000000

08001c90 <HAL_FDCAN_RxFifo0Callback>:
{
  uint8_t RxData[CAN_RX_DATA_SIZE];
  FDCAN_RxHeaderTypeDef RxHeader;
  uint16_t rx_can_id;

  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 8001c90:	07cb      	lsls	r3, r1, #31
 8001c92:	d400      	bmi.n	8001c96 <HAL_FDCAN_RxFifo0Callback+0x6>
 8001c94:	4770      	bx	lr
{
 8001c96:	b530      	push	{r4, r5, lr}
 8001c98:	b08d      	sub	sp, #52	; 0x34
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 8001c9a:	466b      	mov	r3, sp
 8001c9c:	aa02      	add	r2, sp, #8
 8001c9e:	2140      	movs	r1, #64	; 0x40
 8001ca0:	f005 fde0 	bl	8007864 <HAL_FDCAN_GetRxMessage>
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d134      	bne.n	8001d12 <HAL_FDCAN_RxFifo0Callback+0x82>
      Error_Handler();
    }
    rx_can_id = RxHeader.Identifier;
 8001ca8:	9b02      	ldr	r3, [sp, #8]
    switch (rx_can_id) {
 8001caa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001cae:	4213      	tst	r3, r2
 8001cb0:	b29d      	uxth	r5, r3
 8001cb2:	f000 80a6 	beq.w	8001e02 <HAL_FDCAN_RxFifo0Callback+0x172>
 8001cb6:	f5a5 7400 	sub.w	r4, r5, #512	; 0x200
 8001cba:	2c41      	cmp	r4, #65	; 0x41
 8001cbc:	d827      	bhi.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
 8001cbe:	2c41      	cmp	r4, #65	; 0x41
 8001cc0:	d825      	bhi.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
 8001cc2:	e8df f004 	tbb	[pc, r4]
 8001cc6:	4a4a      	.short	0x4a4a
 8001cc8:	24704a4a 	.word	0x24704a4a
 8001ccc:	24242424 	.word	0x24242424
 8001cd0:	24242424 	.word	0x24242424
 8001cd4:	29292424 	.word	0x29292424
 8001cd8:	29292929 	.word	0x29292929
 8001cdc:	24242429 	.word	0x24242429
 8001ce0:	24242424 	.word	0x24242424
 8001ce4:	3f3f2424 	.word	0x3f3f2424
 8001ce8:	24843f3f 	.word	0x24843f3f
 8001cec:	24242424 	.word	0x24242424
 8001cf0:	24242424 	.word	0x24242424
 8001cf4:	34342424 	.word	0x34342424
 8001cf8:	24343434 	.word	0x24343434
 8001cfc:	24242424 	.word	0x24242424
 8001d00:	24242424 	.word	0x24242424
 8001d04:	77212424 	.word	0x77212424
        can_raw.current[rx_can_id - 0x230] = uchar4_to_float(RxData);
        break;

      // can_raw.ball_detection
      case 0x240:
        can_raw.ball_detection[0] = RxData[0];
 8001d08:	4b47      	ldr	r3, [pc, #284]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001d0a:	9a00      	ldr	r2, [sp, #0]
 8001d0c:	67da      	str	r2, [r3, #124]	; 0x7c
      case 0x502:
      case 0x503:
        break;
    }
  }
}
 8001d0e:	b00d      	add	sp, #52	; 0x34
 8001d10:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8001d12:	f002 f8e1 	bl	8003ed8 <Error_Handler>
 8001d16:	e7c7      	b.n	8001ca8 <HAL_FDCAN_RxFifo0Callback+0x18>
        can_raw.power_voltage[rx_can_id - 0x210] = uchar4_to_float(RxData);
 8001d18:	4668      	mov	r0, sp
 8001d1a:	f004 fa11 	bl	8006140 <uchar4_to_float>
 8001d1e:	4b42      	ldr	r3, [pc, #264]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001d20:	f5a5 7501 	sub.w	r5, r5, #516	; 0x204
 8001d24:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001d28:	ed83 0a00 	vstr	s0, [r3]
        break;
 8001d2c:	e7ef      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.current[rx_can_id - 0x230] = uchar4_to_float(RxData);
 8001d2e:	4668      	mov	r0, sp
 8001d30:	f004 fa06 	bl	8006140 <uchar4_to_float>
 8001d34:	4b3c      	ldr	r3, [pc, #240]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001d36:	f2a5 2516 	subw	r5, r5, #534	; 0x216
 8001d3a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001d3e:	ed83 0a00 	vstr	s0, [r3]
        break;
 8001d42:	e7e4      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.temperature[rx_can_id - 0x220] = uchar4_to_float(RxData);
 8001d44:	4668      	mov	r0, sp
 8001d46:	f004 f9fb 	bl	8006140 <uchar4_to_float>
 8001d4a:	4b37      	ldr	r3, [pc, #220]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001d4c:	f2a5 250e 	subw	r5, r5, #526	; 0x20e
 8001d50:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001d54:	ed83 0a01 	vstr	s0, [r3, #4]
        break;
 8001d58:	e7d9      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        motor.enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 8001d5a:	a801      	add	r0, sp, #4
 8001d5c:	f004 f9f0 	bl	8006140 <uchar4_to_float>
 8001d60:	4b32      	ldr	r3, [pc, #200]	; (8001e2c <HAL_FDCAN_RxFifo0Callback+0x19c>)
 8001d62:	eb03 0384 	add.w	r3, r3, r4, lsl #2
        can_raw.motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 8001d66:	4668      	mov	r0, sp
        motor.enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 8001d68:	ed83 0a00 	vstr	s0, [r3]
        can_raw.motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 8001d6c:	f004 f9e8 	bl	8006140 <uchar4_to_float>
 8001d70:	4c2d      	ldr	r4, [pc, #180]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001d72:	f5a5 73ff 	sub.w	r3, r5, #510	; 0x1fe
 8001d76:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001d7a:	ed83 0a00 	vstr	s0, [r3]
        can_raw.motor_feedback_velocity[rx_can_id - 0x200] = uchar4_to_float(RxData) * OMNI_DIAMETER * M_PI;
 8001d7e:	4668      	mov	r0, sp
 8001d80:	f004 f9de 	bl	8006140 <uchar4_to_float>
 8001d84:	ee10 0a10 	vmov	r0, s0
 8001d88:	f7fe fc06 	bl	8000598 <__aeabi_f2d>
 8001d8c:	a324      	add	r3, pc, #144	; (adr r3, 8001e20 <HAL_FDCAN_RxFifo0Callback+0x190>)
 8001d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d92:	f7fe fc59 	bl	8000648 <__aeabi_dmul>
 8001d96:	f7fe ff4f 	bl	8000c38 <__aeabi_d2f>
 8001d9a:	f5a5 75fd 	sub.w	r5, r5, #506	; 0x1fa
 8001d9e:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 8001da2:	6060      	str	r0, [r4, #4]
        break;
 8001da4:	e7b3      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.motor_feedback_velocity[4] = uchar4_to_float(RxData);
 8001da6:	4668      	mov	r0, sp
 8001da8:	f004 f9ca 	bl	8006140 <uchar4_to_float>
 8001dac:	4b1e      	ldr	r3, [pc, #120]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001dae:	ed83 0a0b 	vstr	s0, [r3, #44]	; 0x2c
        break;
 8001db2:	e7ac      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        mouse.raw[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 8001db4:	4c1e      	ldr	r4, [pc, #120]	; (8001e30 <HAL_FDCAN_RxFifo0Callback+0x1a0>)
 8001db6:	9a00      	ldr	r2, [sp, #0]
        mouse.quality = (uint16_t)((RxData[5] << 8) | RxData[4]);
 8001db8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
        mouse.raw[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 8001dbc:	6222      	str	r2, [r4, #32]
        mouse.quality = (uint16_t)((RxData[5] << 8) | RxData[4]);
 8001dbe:	85a3      	strh	r3, [r4, #44]	; 0x2c
        mouseOdometory();
 8001dc0:	f002 fff2 	bl	8004da8 <mouseOdometory>
        mouse.loop_cnt_debug = mouse.integral_loop_cnt;
 8001dc4:	6b22      	ldr	r2, [r4, #48]	; 0x30
        mouse.integral_loop_cnt = 0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	e9c4 320c 	strd	r3, r2, [r4, #48]	; 0x30
}
 8001dcc:	e79f      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.temperature[4] = RxData[0];  // fet
 8001dce:	f89d 3000 	ldrb.w	r3, [sp]
 8001dd2:	ee06 3a90 	vmov	s13, r3
        can_raw.temperature[5] = RxData[1];  // coil 1
 8001dd6:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8001dda:	ee07 3a10 	vmov	s14, r3
        can_raw.temperature[6] = RxData[2];  // coil 2
 8001dde:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8001de2:	ee07 3a90 	vmov	s15, r3
        can_raw.temperature[4] = RxData[0];  // fet
 8001de6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8001dea:	4b0f      	ldr	r3, [pc, #60]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
        can_raw.temperature[5] = RxData[1];  // coil 1
 8001dec:	eeb8 7a47 	vcvt.f32.u32	s14, s14
        can_raw.temperature[6] = RxData[2];  // coil 2
 8001df0:	eef8 7a67 	vcvt.f32.u32	s15, s15
        can_raw.temperature[4] = RxData[0];  // fet
 8001df4:	edc3 6a17 	vstr	s13, [r3, #92]	; 0x5c
        can_raw.temperature[5] = RxData[1];  // coil 1
 8001df8:	ed83 7a18 	vstr	s14, [r3, #96]	; 0x60
        can_raw.temperature[6] = RxData[2];  // coil 2
 8001dfc:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
        break;
 8001e00:	e785      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.error_no[0] = RxData[0];
 8001e02:	9b00      	ldr	r3, [sp, #0]
 8001e04:	4908      	ldr	r1, [pc, #32]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
        sys.error_id = (uint16_t)((RxData[1] << 8) | RxData[0]);
 8001e06:	4c0b      	ldr	r4, [pc, #44]	; (8001e34 <HAL_FDCAN_RxFifo0Callback+0x1a4>)
        can_raw.error_no[0] = RxData[0];
 8001e08:	600b      	str	r3, [r1, #0]
        sys.error_info = (uint16_t)((RxData[3] << 8) | RxData[2]);
 8001e0a:	0c1a      	lsrs	r2, r3, #16
        sys.error_value = uchar4_to_float(&RxData[4]);
 8001e0c:	a801      	add	r0, sp, #4
        sys.error_id = (uint16_t)((RxData[1] << 8) | RxData[0]);
 8001e0e:	8063      	strh	r3, [r4, #2]
        sys.error_info = (uint16_t)((RxData[3] << 8) | RxData[2]);
 8001e10:	80a2      	strh	r2, [r4, #4]
        sys.error_value = uchar4_to_float(&RxData[4]);
 8001e12:	f004 f995 	bl	8006140 <uchar4_to_float>
        sys.error_flag = true;
 8001e16:	2301      	movs	r3, #1
        sys.error_value = uchar4_to_float(&RxData[4]);
 8001e18:	ed84 0a02 	vstr	s0, [r4, #8]
        sys.error_flag = true;
 8001e1c:	7023      	strb	r3, [r4, #0]
        break;
 8001e1e:	e776      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
 8001e20:	ffba038a 	.word	0xffba038a
 8001e24:	3fc684d8 	.word	0x3fc684d8
 8001e28:	200006b8 	.word	0x200006b8
 8001e2c:	20000828 	.word	0x20000828
 8001e30:	20000860 	.word	0x20000860
 8001e34:	20000b20 	.word	0x20000b20

08001e38 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e38:	4b27      	ldr	r3, [pc, #156]	; (8001ed8 <MX_DMA_Init+0xa0>)
{
 8001e3a:	b510      	push	{r4, lr}
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e3c:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8001e3e:	f040 0004 	orr.w	r0, r0, #4
 8001e42:	6498      	str	r0, [r3, #72]	; 0x48
 8001e44:	6c9c      	ldr	r4, [r3, #72]	; 0x48
{
 8001e46:	b082      	sub	sp, #8
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e48:	f004 0404 	and.w	r4, r4, #4
 8001e4c:	9400      	str	r4, [sp, #0]
 8001e4e:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e50:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8001e52:	f044 0401 	orr.w	r4, r4, #1
 8001e56:	649c      	str	r4, [r3, #72]	; 0x48
 8001e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e5a:	f003 0301 	and.w	r3, r3, #1

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e62:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001e64:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e66:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001e68:	f005 f8b2 	bl	8006fd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001e6c:	200c      	movs	r0, #12
 8001e6e:	f005 f8ed 	bl	800704c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 9, 0);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2109      	movs	r1, #9
 8001e76:	200d      	movs	r0, #13
 8001e78:	f005 f8aa 	bl	8006fd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001e7c:	200d      	movs	r0, #13
 8001e7e:	f005 f8e5 	bl	800704c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 10, 0);
 8001e82:	2200      	movs	r2, #0
 8001e84:	210a      	movs	r1, #10
 8001e86:	200e      	movs	r0, #14
 8001e88:	f005 f8a2 	bl	8006fd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001e8c:	200e      	movs	r0, #14
 8001e8e:	f005 f8dd 	bl	800704c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 11, 0);
 8001e92:	2200      	movs	r2, #0
 8001e94:	210b      	movs	r1, #11
 8001e96:	200f      	movs	r0, #15
 8001e98:	f005 f89a 	bl	8006fd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001e9c:	200f      	movs	r0, #15
 8001e9e:	f005 f8d5 	bl	800704c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 14, 0);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	210e      	movs	r1, #14
 8001ea6:	2010      	movs	r0, #16
 8001ea8:	f005 f892 	bl	8006fd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001eac:	2010      	movs	r0, #16
 8001eae:	f005 f8cd 	bl	800704c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 15, 0);
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	210f      	movs	r1, #15
 8001eb6:	2011      	movs	r0, #17
 8001eb8:	f005 f88a 	bl	8006fd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001ebc:	2011      	movs	r0, #17
 8001ebe:	f005 f8c5 	bl	800704c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel8_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel8_IRQn, 0, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2060      	movs	r0, #96	; 0x60
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	f005 f882 	bl	8006fd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 8001ecc:	2060      	movs	r0, #96	; 0x60

}
 8001ece:	b002      	add	sp, #8
 8001ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 8001ed4:	f005 b8ba 	b.w	800704c <HAL_NVIC_EnableIRQ>
 8001ed8:	40021000 	.word	0x40021000

08001edc <MX_FDCAN1_Init>:
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001edc:	4810      	ldr	r0, [pc, #64]	; (8001f20 <MX_FDCAN1_Init+0x44>)
{
 8001ede:	b510      	push	{r4, lr}
  hfdcan1.Instance = FDCAN1;
 8001ee0:	4c10      	ldr	r4, [pc, #64]	; (8001f24 <MX_FDCAN1_Init+0x48>)
 8001ee2:	6004      	str	r4, [r0, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001ee4:	2201      	movs	r2, #1
  hfdcan1.Init.TransmitPause = DISABLE;
  hfdcan1.Init.ProtocolException = DISABLE;
  hfdcan1.Init.NominalPrescaler = 10;
 8001ee6:	210a      	movs	r1, #10
  hfdcan1.Init.NominalSyncJumpWidth = 1;
  hfdcan1.Init.NominalTimeSeg1 = 14;
 8001ee8:	240e      	movs	r4, #14
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001eea:	2300      	movs	r3, #0
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001eec:	e9c0 1205 	strd	r1, r2, [r0, #20]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 8001ef0:	61c4      	str	r4, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
  hfdcan1.Init.DataPrescaler = 10;
 8001ef2:	6241      	str	r1, [r0, #36]	; 0x24
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001ef4:	2402      	movs	r4, #2
  hfdcan1.Init.DataSyncJumpWidth = 1;
  hfdcan1.Init.DataTimeSeg1 = 12;
 8001ef6:	210c      	movs	r1, #12
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001ef8:	8202      	strh	r2, [r0, #16]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001efa:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan1.Init.DataTimeSeg1 = 12;
 8001efe:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg2 = 2;
  hfdcan1.Init.StdFiltersNbr = 0;
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001f02:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001f06:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001f08:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001f0a:	6204      	str	r4, [r0, #32]
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001f0c:	6304      	str	r4, [r0, #48]	; 0x30
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001f0e:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001f10:	f005 fa7a 	bl	8007408 <HAL_FDCAN_Init>
 8001f14:	b900      	cbnz	r0, 8001f18 <MX_FDCAN1_Init+0x3c>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001f16:	bd10      	pop	{r4, pc}
 8001f18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001f1c:	f001 bfdc 	b.w	8003ed8 <Error_Handler>
 8001f20:	200004dc 	.word	0x200004dc
 8001f24:	40006400 	.word	0x40006400

08001f28 <MX_FDCAN2_Init>:
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001f28:	4810      	ldr	r0, [pc, #64]	; (8001f6c <MX_FDCAN2_Init+0x44>)
{
 8001f2a:	b510      	push	{r4, lr}
  hfdcan2.Instance = FDCAN2;
 8001f2c:	4c10      	ldr	r4, [pc, #64]	; (8001f70 <MX_FDCAN2_Init+0x48>)
 8001f2e:	6004      	str	r4, [r0, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001f30:	2201      	movs	r2, #1
  hfdcan2.Init.TransmitPause = DISABLE;
  hfdcan2.Init.ProtocolException = DISABLE;
  hfdcan2.Init.NominalPrescaler = 10;
 8001f32:	210a      	movs	r1, #10
  hfdcan2.Init.NominalSyncJumpWidth = 1;
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8001f34:	240e      	movs	r4, #14
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001f36:	2300      	movs	r3, #0
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001f38:	e9c0 1205 	strd	r1, r2, [r0, #20]
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8001f3c:	61c4      	str	r4, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
  hfdcan2.Init.DataPrescaler = 10;
 8001f3e:	6241      	str	r1, [r0, #36]	; 0x24
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001f40:	2402      	movs	r4, #2
  hfdcan2.Init.DataSyncJumpWidth = 1;
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001f42:	210c      	movs	r1, #12
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001f44:	8202      	strh	r2, [r0, #16]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001f46:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001f4a:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg2 = 2;
  hfdcan2.Init.StdFiltersNbr = 0;
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001f4e:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001f52:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001f54:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001f56:	6204      	str	r4, [r0, #32]
  hfdcan2.Init.DataTimeSeg2 = 2;
 8001f58:	6304      	str	r4, [r0, #48]	; 0x30
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001f5a:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001f5c:	f005 fa54 	bl	8007408 <HAL_FDCAN_Init>
 8001f60:	b900      	cbnz	r0, 8001f64 <MX_FDCAN2_Init+0x3c>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001f62:	bd10      	pop	{r4, pc}
 8001f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001f68:	f001 bfb6 	b.w	8003ed8 <Error_Handler>
 8001f6c:	20000540 	.word	0x20000540
 8001f70:	40006800 	.word	0x40006800
 8001f74:	00000000 	.word	0x00000000

08001f78 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001f78:	b510      	push	{r4, lr}
 8001f7a:	4604      	mov	r4, r0
 8001f7c:	b09e      	sub	sp, #120	; 0x78

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f80:	2254      	movs	r2, #84	; 0x54
 8001f82:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f84:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8001f88:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8001f8c:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f8e:	f009 ffaf 	bl	800bef0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001f92:	6823      	ldr	r3, [r4, #0]
 8001f94:	4a52      	ldr	r2, [pc, #328]	; (80020e0 <HAL_FDCAN_MspInit+0x168>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d004      	beq.n	8001fa4 <HAL_FDCAN_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
  else if(fdcanHandle->Instance==FDCAN2)
 8001f9a:	4a52      	ldr	r2, [pc, #328]	; (80020e4 <HAL_FDCAN_MspInit+0x16c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d047      	beq.n	8002030 <HAL_FDCAN_MspInit+0xb8>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001fa0:	b01e      	add	sp, #120	; 0x78
 8001fa2:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001fa4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001fa8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fac:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001fae:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001fb0:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fb2:	f006 fb67 	bl	8008684 <HAL_RCCEx_PeriphCLKConfig>
 8001fb6:	2800      	cmp	r0, #0
 8001fb8:	d17f      	bne.n	80020ba <HAL_FDCAN_MspInit+0x142>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001fba:	4a4b      	ldr	r2, [pc, #300]	; (80020e8 <HAL_FDCAN_MspInit+0x170>)
 8001fbc:	6813      	ldr	r3, [r2, #0]
 8001fbe:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001fc0:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001fc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001fc4:	d109      	bne.n	8001fda <HAL_FDCAN_MspInit+0x62>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001fc6:	4b49      	ldr	r3, [pc, #292]	; (80020ec <HAL_FDCAN_MspInit+0x174>)
 8001fc8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001fca:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001fce:	659a      	str	r2, [r3, #88]	; 0x58
 8001fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fda:	4b44      	ldr	r3, [pc, #272]	; (80020ec <HAL_FDCAN_MspInit+0x174>)
 8001fdc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001fde:	ed9f 7b3a 	vldr	d7, [pc, #232]	; 80020c8 <HAL_FDCAN_MspInit+0x150>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe2:	f042 0201 	orr.w	r2, r2, #1
 8001fe6:	64da      	str	r2, [r3, #76]	; 0x4c
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001fea:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001fee:	ed9f 7b38 	vldr	d7, [pc, #224]	; 80020d0 <HAL_FDCAN_MspInit+0x158>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff8:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001ffa:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002000:	ed8d 7b06 	vstr	d7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002004:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	9a01      	ldr	r2, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002008:	f005 fe02 	bl	8007c10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 3, 0);
 800200c:	2200      	movs	r2, #0
 800200e:	2103      	movs	r1, #3
 8002010:	2015      	movs	r0, #21
 8002012:	f004 ffdd 	bl	8006fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002016:	2015      	movs	r0, #21
 8002018:	f005 f818 	bl	800704c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 4, 0);
 800201c:	2200      	movs	r2, #0
 800201e:	2104      	movs	r1, #4
 8002020:	2016      	movs	r0, #22
 8002022:	f004 ffd5 	bl	8006fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8002026:	2016      	movs	r0, #22
 8002028:	f005 f810 	bl	800704c <HAL_NVIC_EnableIRQ>
}
 800202c:	b01e      	add	sp, #120	; 0x78
 800202e:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002030:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002034:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002038:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800203a:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800203c:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800203e:	f006 fb21 	bl	8008684 <HAL_RCCEx_PeriphCLKConfig>
 8002042:	2800      	cmp	r0, #0
 8002044:	d13c      	bne.n	80020c0 <HAL_FDCAN_MspInit+0x148>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002046:	4a28      	ldr	r2, [pc, #160]	; (80020e8 <HAL_FDCAN_MspInit+0x170>)
 8002048:	6813      	ldr	r3, [r2, #0]
 800204a:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800204c:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800204e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002050:	d109      	bne.n	8002066 <HAL_FDCAN_MspInit+0xee>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002052:	4b26      	ldr	r3, [pc, #152]	; (80020ec <HAL_FDCAN_MspInit+0x174>)
 8002054:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002056:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800205a:	659a      	str	r2, [r3, #88]	; 0x58
 800205c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800205e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002062:	9302      	str	r3, [sp, #8]
 8002064:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002066:	4b21      	ldr	r3, [pc, #132]	; (80020ec <HAL_FDCAN_MspInit+0x174>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002068:	4821      	ldr	r0, [pc, #132]	; (80020f0 <HAL_FDCAN_MspInit+0x178>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800206a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800206c:	ed9f 7b1a 	vldr	d7, [pc, #104]	; 80020d8 <HAL_FDCAN_MspInit+0x160>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002070:	f042 0202 	orr.w	r2, r2, #2
 8002074:	64da      	str	r2, [r3, #76]	; 0x4c
 8002076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002078:	ed8d 7b04 	vstr	d7, [sp, #16]
 800207c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80020d0 <HAL_FDCAN_MspInit+0x158>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002080:	f003 0302 	and.w	r3, r3, #2
 8002084:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002086:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8002088:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800208a:	ed8d 7b06 	vstr	d7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800208e:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002090:	9a03      	ldr	r2, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002092:	f005 fdbd 	bl	8007c10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 6, 0);
 8002096:	2200      	movs	r2, #0
 8002098:	2106      	movs	r1, #6
 800209a:	2056      	movs	r0, #86	; 0x56
 800209c:	f004 ff98 	bl	8006fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80020a0:	2056      	movs	r0, #86	; 0x56
 80020a2:	f004 ffd3 	bl	800704c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 7, 0);
 80020a6:	2200      	movs	r2, #0
 80020a8:	2107      	movs	r1, #7
 80020aa:	2057      	movs	r0, #87	; 0x57
 80020ac:	f004 ff90 	bl	8006fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 80020b0:	2057      	movs	r0, #87	; 0x57
 80020b2:	f004 ffcb 	bl	800704c <HAL_NVIC_EnableIRQ>
}
 80020b6:	b01e      	add	sp, #120	; 0x78
 80020b8:	bd10      	pop	{r4, pc}
      Error_Handler();
 80020ba:	f001 ff0d 	bl	8003ed8 <Error_Handler>
 80020be:	e77c      	b.n	8001fba <HAL_FDCAN_MspInit+0x42>
      Error_Handler();
 80020c0:	f001 ff0a 	bl	8003ed8 <Error_Handler>
 80020c4:	e7bf      	b.n	8002046 <HAL_FDCAN_MspInit+0xce>
 80020c6:	bf00      	nop
 80020c8:	00001800 	.word	0x00001800
 80020cc:	00000002 	.word	0x00000002
	...
 80020d8:	00003000 	.word	0x00003000
 80020dc:	00000002 	.word	0x00000002
 80020e0:	40006400 	.word	0x40006400
 80020e4:	40006800 	.word	0x40006800
 80020e8:	200004d8 	.word	0x200004d8
 80020ec:	40021000 	.word	0x40021000
 80020f0:	48000400 	.word	0x48000400

080020f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80020f4:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f6:	2400      	movs	r4, #0
{
 80020f8:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fa:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80020fe:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002102:	4b46      	ldr	r3, [pc, #280]	; (800221c <MX_GPIO_Init+0x128>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002106:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8002108:	4f45      	ldr	r7, [pc, #276]	; (8002220 <MX_GPIO_Init+0x12c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 800210a:	4d46      	ldr	r5, [pc, #280]	; (8002224 <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800210c:	f042 0204 	orr.w	r2, r2, #4
 8002110:	64da      	str	r2, [r3, #76]	; 0x4c
 8002112:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002114:	f002 0204 	and.w	r2, r2, #4
 8002118:	9201      	str	r2, [sp, #4]
 800211a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800211c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800211e:	f042 0220 	orr.w	r2, r2, #32
 8002122:	64da      	str	r2, [r3, #76]	; 0x4c
 8002124:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002126:	f002 0220 	and.w	r2, r2, #32
 800212a:	9202      	str	r2, [sp, #8]
 800212c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800212e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002130:	f042 0201 	orr.w	r2, r2, #1
 8002134:	64da      	str	r2, [r3, #76]	; 0x4c
 8002136:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002138:	f002 0201 	and.w	r2, r2, #1
 800213c:	9203      	str	r2, [sp, #12]
 800213e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002140:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002142:	f042 0202 	orr.w	r2, r2, #2
 8002146:	64da      	str	r2, [r3, #76]	; 0x4c
 8002148:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800214a:	f002 0202 	and.w	r2, r2, #2
 800214e:	9204      	str	r2, [sp, #16]
 8002150:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002152:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002154:	f042 0208 	orr.w	r2, r2, #8
 8002158:	64da      	str	r2, [r3, #76]	; 0x4c
 800215a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800215c:	f003 0308 	and.w	r3, r3, #8
 8002160:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8002162:	4638      	mov	r0, r7
 8002164:	4622      	mov	r2, r4
 8002166:	f246 0121 	movw	r1, #24609	; 0x6021
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800216a:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 800216c:	f005 fe50 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, CS_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8002170:	4622      	mov	r2, r4
 8002172:	f248 0110 	movw	r1, #32784	; 0x8010
 8002176:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800217a:	f005 fe49 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 800217e:	4622      	mov	r2, r4
 8002180:	4628      	mov	r0, r5
 8002182:	f244 4184 	movw	r1, #17540	; 0x4484
 8002186:	f005 fe43 	bl	8007e10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC0 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800218a:	2601      	movs	r6, #1
 800218c:	f246 0321 	movw	r3, #24609	; 0x6021
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002190:	a906      	add	r1, sp, #24
 8002192:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002194:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002198:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800219c:	f005 fd38 	bl	8007c10 <HAL_GPIO_Init>
  /*Configure GPIO pins : PAPin PA15 */
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a0:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
 80021a2:	f248 0310 	movw	r3, #32784	; 0x8010
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
 80021aa:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b2:	f005 fd2d 	bl	8007c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80021b6:	2210      	movs	r2, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021b8:	4638      	mov	r0, r7
 80021ba:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80021bc:	2300      	movs	r3, #0
 80021be:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021c4:	f005 fd24 	bl	8007c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7;
 80021c8:	f244 4384 	movw	r3, #17540	; 0x4484
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021cc:	a906      	add	r1, sp, #24
 80021ce:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7;
 80021d0:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d6:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d8:	f005 fd1a 	bl	8007c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021e0:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e2:	a906      	add	r1, sp, #24
 80021e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ee:	f005 fd0f 	bl	8007c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021f2:	2204      	movs	r2, #4
 80021f4:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021f6:	a906      	add	r1, sp, #24
 80021f8:	480b      	ldr	r0, [pc, #44]	; (8002228 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002200:	f005 fd06 	bl	8007c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002204:	2260      	movs	r2, #96	; 0x60
 8002206:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002208:	a906      	add	r1, sp, #24
 800220a:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800220c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002212:	f005 fcfd 	bl	8007c10 <HAL_GPIO_Init>

}
 8002216:	b00d      	add	sp, #52	; 0x34
 8002218:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800221a:	bf00      	nop
 800221c:	40021000 	.word	0x40021000
 8002220:	48000800 	.word	0x48000800
 8002224:	48000400 	.word	0x48000400
 8002228:	48000c00 	.word	0x48000c00

0800222c <ICM20602_init>:
{
  return ICM20602_readByte(ICM20602_WHO_AM_I);  // Should return 0x68
}

void ICM20602_init()
{
 800222c:	b530      	push	{r4, r5, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 800222e:	4870      	ldr	r0, [pc, #448]	; (80023f0 <ICM20602_init+0x1c4>)
{
 8002230:	b085      	sub	sp, #20
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8002232:	2201      	movs	r2, #1
 8002234:	2120      	movs	r1, #32
 8002236:	f005 fdeb 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2110      	movs	r1, #16
 800223e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002242:	f005 fde5 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002246:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
  send_data[0] = reg & 0x7F;
 800224a:	216b      	movs	r1, #107	; 0x6b
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800224c:	2301      	movs	r3, #1
 800224e:	aa03      	add	r2, sp, #12
  send_data[0] = reg & 0x7F;
 8002250:	f88d 1008 	strb.w	r1, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002254:	9400      	str	r4, [sp, #0]
 8002256:	a902      	add	r1, sp, #8
 8002258:	4866      	ldr	r0, [pc, #408]	; (80023f4 <ICM20602_init+0x1c8>)
 800225a:	f006 fd2d 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  send_data[0] = data;
 800225e:	2500      	movs	r5, #0
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002260:	2301      	movs	r3, #1
 8002262:	9400      	str	r4, [sp, #0]
 8002264:	aa03      	add	r2, sp, #12
 8002266:	a902      	add	r1, sp, #8
 8002268:	4862      	ldr	r0, [pc, #392]	; (80023f4 <ICM20602_init+0x1c8>)
  send_data[0] = data;
 800226a:	f88d 5008 	strb.w	r5, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800226e:	f006 fd23 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002272:	2201      	movs	r2, #1
 8002274:	2110      	movs	r1, #16
 8002276:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800227a:	f005 fdc9 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800227e:	462a      	mov	r2, r5
 8002280:	2110      	movs	r1, #16
 8002282:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002286:	f005 fdc3 	bl	8007e10 <HAL_GPIO_WritePin>
  send_data[0] = reg & 0x7F;
 800228a:	2319      	movs	r3, #25
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800228c:	9400      	str	r4, [sp, #0]
  send_data[0] = reg & 0x7F;
 800228e:	f88d 3008 	strb.w	r3, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002292:	aa03      	add	r2, sp, #12
 8002294:	2301      	movs	r3, #1
 8002296:	a902      	add	r1, sp, #8
 8002298:	4856      	ldr	r0, [pc, #344]	; (80023f4 <ICM20602_init+0x1c8>)
 800229a:	f006 fd0d 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  send_data[0] = data;
 800229e:	2307      	movs	r3, #7
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022a0:	9400      	str	r4, [sp, #0]
  send_data[0] = data;
 80022a2:	f88d 3008 	strb.w	r3, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022a6:	aa03      	add	r2, sp, #12
 80022a8:	2301      	movs	r3, #1
 80022aa:	a902      	add	r1, sp, #8
 80022ac:	4851      	ldr	r0, [pc, #324]	; (80023f4 <ICM20602_init+0x1c8>)
 80022ae:	f006 fd03 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80022b2:	2201      	movs	r2, #1
 80022b4:	2110      	movs	r1, #16
 80022b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ba:	f005 fda9 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80022be:	462a      	mov	r2, r5
 80022c0:	2110      	movs	r1, #16
 80022c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c6:	f005 fda3 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022ca:	2301      	movs	r3, #1
  send_data[0] = reg & 0x7F;
 80022cc:	211a      	movs	r1, #26
  send_data[0] = data;
 80022ce:	461d      	mov	r5, r3
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022d0:	aa03      	add	r2, sp, #12
  send_data[0] = reg & 0x7F;
 80022d2:	f88d 1008 	strb.w	r1, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022d6:	9400      	str	r4, [sp, #0]
 80022d8:	a902      	add	r1, sp, #8
 80022da:	4846      	ldr	r0, [pc, #280]	; (80023f4 <ICM20602_init+0x1c8>)
 80022dc:	f006 fcec 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022e0:	462b      	mov	r3, r5
 80022e2:	9400      	str	r4, [sp, #0]
 80022e4:	a902      	add	r1, sp, #8
 80022e6:	aa03      	add	r2, sp, #12
 80022e8:	4842      	ldr	r0, [pc, #264]	; (80023f4 <ICM20602_init+0x1c8>)
  send_data[0] = data;
 80022ea:	f88d 5008 	strb.w	r5, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022ee:	f006 fce3 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80022f2:	462a      	mov	r2, r5
 80022f4:	2110      	movs	r1, #16
 80022f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022fa:	f005 fd89 	bl	8007e10 <HAL_GPIO_WritePin>
  ICM20602_writeByte(ICM20602_PWR_MGMT_1, 0x00);  // CLK_SEL=0: internal 8MHz, TEMP_DIS=0, SLEEP=0
  ICM20602_writeByte(ICM20602_SMPLRT_DIV, 0x07);  // Gyro output sample rate = Gyro Output Rate/(1+SMPLRT_DIV)
  ICM20602_writeByte(ICM20602_CONFIG, 0x01);      //176Hz     // set TEMP_OUT_L, DLPF=3 (Fs=1KHz):0x03

  ICM20602_setAccRange(Ascale);
 80022fe:	4b3e      	ldr	r3, [pc, #248]	; (80023f8 <ICM20602_init+0x1cc>)
 8002300:	681c      	ldr	r4, [r3, #0]
}

// Calculates Acc resolution
float ICM20602_setAccRange(int Ascale)
{
  switch (Ascale) {
 8002302:	2c03      	cmp	r4, #3
 8002304:	d807      	bhi.n	8002316 <ICM20602_init+0xea>
 8002306:	e8df f004 	tbb	[pc, r4]
 800230a:	686d      	.short	0x686d
 800230c:	6302      	.short	0x6302
      break;
    case AFS_4G:
      aRes = 4.0 / 32768.0;
      break;
    case AFS_8G:
      aRes = 8.0 / 32768.0;
 800230e:	4b3b      	ldr	r3, [pc, #236]	; (80023fc <ICM20602_init+0x1d0>)
 8002310:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8002314:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	2110      	movs	r1, #16
 800231a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800231e:	f005 fd77 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002322:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
  send_data[0] = reg & 0x7F;
 8002326:	221c      	movs	r2, #28
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002328:	2301      	movs	r3, #1
  send_data[0] = reg & 0x7F;
 800232a:	f88d 2008 	strb.w	r2, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800232e:	a902      	add	r1, sp, #8
 8002330:	aa03      	add	r2, sp, #12
 8002332:	4830      	ldr	r0, [pc, #192]	; (80023f4 <ICM20602_init+0x1c8>)
 8002334:	9500      	str	r5, [sp, #0]
 8002336:	f006 fcbf 	bl	8008cb8 <HAL_SPI_TransmitReceive>
    case AFS_16G:
      aRes = 16.0 / 32768.0;
      break;
  }

  ICM20602_writeByte(ICM20602_ACCEL_CONFIG, Ascale << 3);  // bit[4:3] 0=+-2g,1=+-4g,2=+-8g,3=+-16g, ACC_HPF=On (5Hz)
 800233a:	00e4      	lsls	r4, r4, #3
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800233c:	2301      	movs	r3, #1
 800233e:	aa03      	add	r2, sp, #12
 8002340:	a902      	add	r1, sp, #8
 8002342:	482c      	ldr	r0, [pc, #176]	; (80023f4 <ICM20602_init+0x1c8>)
 8002344:	9500      	str	r5, [sp, #0]
  send_data[0] = data;
 8002346:	f88d 4008 	strb.w	r4, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800234a:	f006 fcb5 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800234e:	2201      	movs	r2, #1
 8002350:	2110      	movs	r1, #16
 8002352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002356:	f005 fd5b 	bl	8007e10 <HAL_GPIO_WritePin>
  ICM20602_setGyroRange(Gscale);
 800235a:	4b29      	ldr	r3, [pc, #164]	; (8002400 <ICM20602_init+0x1d4>)
 800235c:	681c      	ldr	r4, [r3, #0]
}

// Calculates Gyro resolution
float ICM20602_setGyroRange(int Gscale)
{
  switch (Gscale) {
 800235e:	2c03      	cmp	r4, #3
 8002360:	d806      	bhi.n	8002370 <ICM20602_init+0x144>
 8002362:	e8df f004 	tbb	[pc, r4]
 8002366:	2d31      	.short	0x2d31
 8002368:	2902      	.short	0x2902
      break;
    case GFS_500DPS:
      gRes = 500.0 / 32768.0;
      break;
    case GFS_1000DPS:
      gRes = 1000.0 / 32768.0;
 800236a:	4b26      	ldr	r3, [pc, #152]	; (8002404 <ICM20602_init+0x1d8>)
 800236c:	4a26      	ldr	r2, [pc, #152]	; (8002408 <ICM20602_init+0x1dc>)
 800236e:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002370:	2200      	movs	r2, #0
 8002372:	2110      	movs	r1, #16
 8002374:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002378:	f005 fd4a 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800237c:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
  send_data[0] = reg & 0x7F;
 8002380:	221b      	movs	r2, #27
 8002382:	f88d 2008 	strb.w	r2, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002386:	a902      	add	r1, sp, #8
 8002388:	aa03      	add	r2, sp, #12
 800238a:	2301      	movs	r3, #1
 800238c:	9500      	str	r5, [sp, #0]
 800238e:	4819      	ldr	r0, [pc, #100]	; (80023f4 <ICM20602_init+0x1c8>)
 8002390:	f006 fc92 	bl	8008cb8 <HAL_SPI_TransmitReceive>
    case GFS_2000DPS:
      gRes = 2000.0 / 32768.0;
      break;
  }

  ICM20602_writeByte(ICM20602_GYRO_CONFIG, Gscale << 3);  // bit[4:3] 0=+-250d/s,1=+-500d/s,2=+-1000d/s,3=+-2000d/s
 8002394:	00e4      	lsls	r4, r4, #3
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002396:	aa03      	add	r2, sp, #12
 8002398:	a902      	add	r1, sp, #8
 800239a:	2301      	movs	r3, #1
 800239c:	9500      	str	r5, [sp, #0]
 800239e:	4815      	ldr	r0, [pc, #84]	; (80023f4 <ICM20602_init+0x1c8>)
  send_data[0] = data;
 80023a0:	f88d 4008 	strb.w	r4, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80023a4:	f006 fc88 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80023a8:	2201      	movs	r2, #1
 80023aa:	2110      	movs	r1, #16
 80023ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023b0:	f005 fd2e 	bl	8007e10 <HAL_GPIO_WritePin>
}
 80023b4:	b005      	add	sp, #20
 80023b6:	bd30      	pop	{r4, r5, pc}
      gRes = 2000.0 / 32768.0;
 80023b8:	4b12      	ldr	r3, [pc, #72]	; (8002404 <ICM20602_init+0x1d8>)
 80023ba:	4a14      	ldr	r2, [pc, #80]	; (800240c <ICM20602_init+0x1e0>)
 80023bc:	601a      	str	r2, [r3, #0]
      break;
 80023be:	e7d7      	b.n	8002370 <ICM20602_init+0x144>
      gRes = 500.0 / 32768.0;
 80023c0:	4b10      	ldr	r3, [pc, #64]	; (8002404 <ICM20602_init+0x1d8>)
 80023c2:	4a13      	ldr	r2, [pc, #76]	; (8002410 <ICM20602_init+0x1e4>)
 80023c4:	601a      	str	r2, [r3, #0]
      break;
 80023c6:	e7d3      	b.n	8002370 <ICM20602_init+0x144>
      gRes = 250.0 / 32768.0;
 80023c8:	4b0e      	ldr	r3, [pc, #56]	; (8002404 <ICM20602_init+0x1d8>)
 80023ca:	4a12      	ldr	r2, [pc, #72]	; (8002414 <ICM20602_init+0x1e8>)
 80023cc:	601a      	str	r2, [r3, #0]
      break;
 80023ce:	e7cf      	b.n	8002370 <ICM20602_init+0x144>
      aRes = 16.0 / 32768.0;
 80023d0:	4b0a      	ldr	r3, [pc, #40]	; (80023fc <ICM20602_init+0x1d0>)
 80023d2:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 80023d6:	601a      	str	r2, [r3, #0]
      break;
 80023d8:	e79d      	b.n	8002316 <ICM20602_init+0xea>
      aRes = 4.0 / 32768.0;
 80023da:	4b08      	ldr	r3, [pc, #32]	; (80023fc <ICM20602_init+0x1d0>)
 80023dc:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 80023e0:	601a      	str	r2, [r3, #0]
      break;
 80023e2:	e798      	b.n	8002316 <ICM20602_init+0xea>
      aRes = 2.0 / 32768.0;
 80023e4:	4b05      	ldr	r3, [pc, #20]	; (80023fc <ICM20602_init+0x1d0>)
 80023e6:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 80023ea:	601a      	str	r2, [r3, #0]
      break;
 80023ec:	e793      	b.n	8002316 <ICM20602_init+0xea>
 80023ee:	bf00      	nop
 80023f0:	48000800 	.word	0x48000800
 80023f4:	20000b78 	.word	0x20000b78
 80023f8:	200005a4 	.word	0x200005a4
 80023fc:	200005a8 	.word	0x200005a8
 8002400:	20000000 	.word	0x20000000
 8002404:	200005f4 	.word	0x200005f4
 8002408:	3cfa0000 	.word	0x3cfa0000
 800240c:	3d7a0000 	.word	0x3d7a0000
 8002410:	3c7a0000 	.word	0x3c7a0000
 8002414:	3bfa0000 	.word	0x3bfa0000

08002418 <ICM20602_clearAngle>:
  return (val + val_prv) * dt / 2.0f;  // trapezoidal formula
}

void ICM20602_clearAngle(void)
{
  pitch_angle = 0.0f;
 8002418:	4803      	ldr	r0, [pc, #12]	; (8002428 <ICM20602_clearAngle+0x10>)
  roll_angle = 0.0f;
 800241a:	4904      	ldr	r1, [pc, #16]	; (800242c <ICM20602_clearAngle+0x14>)
  yaw_angle = 0.0f;
 800241c:	4a04      	ldr	r2, [pc, #16]	; (8002430 <ICM20602_clearAngle+0x18>)
  pitch_angle = 0.0f;
 800241e:	2300      	movs	r3, #0
 8002420:	6003      	str	r3, [r0, #0]
  roll_angle = 0.0f;
 8002422:	600b      	str	r3, [r1, #0]
  yaw_angle = 0.0f;
 8002424:	6013      	str	r3, [r2, #0]
}
 8002426:	4770      	bx	lr
 8002428:	20000650 	.word	0x20000650
 800242c:	20000654 	.word	0x20000654
 8002430:	20000658 	.word	0x20000658

08002434 <ICM20602_medianFilter>:

  float tmp;
  int8_t i, j, a, b;

  for (i = 0; i < 3; i++) {
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8002434:	4a79      	ldr	r2, [pc, #484]	; (800261c <ICM20602_medianFilter+0x1e8>)
    gyro_mdat[i][1] = gyro_mdat[i][0];
    gyro_mdat[i][0] = gyro[i];
 8002436:	487a      	ldr	r0, [pc, #488]	; (8002620 <ICM20602_medianFilter+0x1ec>)

    acc_mdat[i][2] = acc_mdat[i][1];
 8002438:	4b7a      	ldr	r3, [pc, #488]	; (8002624 <ICM20602_medianFilter+0x1f0>)
    gyro_mdat[i][2] = gyro_mdat[i][1];
 800243a:	ed92 6a01 	vldr	s12, [r2, #4]
    gyro_mdat[i][0] = gyro[i];
 800243e:	edd0 5a00 	vldr	s11, [r0]
    acc_mdat[i][1] = acc_mdat[i][0];
    acc_mdat[i][0] = acc[i];
 8002442:	4979      	ldr	r1, [pc, #484]	; (8002628 <ICM20602_medianFilter+0x1f4>)
    gyro_mdat[i][1] = gyro_mdat[i][0];
 8002444:	ed92 7a00 	vldr	s14, [r2]
    acc_mdat[i][2] = acc_mdat[i][1];
 8002448:	ed93 5a01 	vldr	s10, [r3, #4]
    acc_mdat[i][1] = acc_mdat[i][0];
 800244c:	edd3 7a00 	vldr	s15, [r3]
    acc_mdat[i][0] = acc[i];
 8002450:	edd1 6a00 	vldr	s13, [r1]
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8002454:	ed82 6a02 	vstr	s12, [r2, #8]

    a = 0;
    b = 2;

    for (j = 2; j >= 0; j--) {
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8002458:	eef4 5ac6 	vcmpe.f32	s11, s12
 800245c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    gyro_mdat[i][1] = gyro_mdat[i][0];
 8002460:	ed82 7a01 	vstr	s14, [r2, #4]
    gyro_mdat[i][0] = gyro[i];
 8002464:	edc2 5a00 	vstr	s11, [r2]
    acc_mdat[i][2] = acc_mdat[i][1];
 8002468:	ed83 5a02 	vstr	s10, [r3, #8]
    acc_mdat[i][1] = acc_mdat[i][0];
 800246c:	edc3 7a01 	vstr	s15, [r3, #4]
    acc_mdat[i][0] = acc[i];
 8002470:	edc3 6a00 	vstr	s13, [r3]
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8002474:	dc05      	bgt.n	8002482 <ICM20602_medianFilter+0x4e>
 8002476:	eef0 4a46 	vmov.f32	s9, s12
    gyro_mdat[i][0] = gyro[i];
 800247a:	eeb0 6a65 	vmov.f32	s12, s11
    gyro_mdat[i][2] = gyro_mdat[i][1];
 800247e:	eef0 5a64 	vmov.f32	s11, s9
        tmp = gyro_tmp[a];
        gyro_tmp[a] = gyro_tmp[b];
        gyro_tmp[b] = tmp;
      }
      if (acc_tmp[a] > acc_tmp[b]) {
 8002482:	eeb4 5ae6 	vcmpe.f32	s10, s13
 8002486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800248a:	d405      	bmi.n	8002498 <ICM20602_medianFilter+0x64>
 800248c:	eef0 4a45 	vmov.f32	s9, s10
    acc_mdat[i][0] = acc[i];
 8002490:	eeb0 5a66 	vmov.f32	s10, s13
    acc_mdat[i][2] = acc_mdat[i][1];
 8002494:	eef0 6a64 	vmov.f32	s13, s9
        acc_tmp[b] = tmp;
      }
      a = j - 1;
      b = j;
    }
    gyro[i] = gyro_tmp[1];
 8002498:	eeb4 7ae5 	vcmpe.f32	s14, s11
 800249c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a0:	bf88      	it	hi
 80024a2:	eeb0 7a65 	vmovhi.f32	s14, s11
 80024a6:	eeb4 7ac6 	vcmpe.f32	s14, s12
 80024aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 80024ae:	eef4 7ae6 	vcmpe.f32	s15, s13
    gyro[i] = gyro_tmp[1];
 80024b2:	bfa8      	it	ge
 80024b4:	eeb0 6a47 	vmovge.f32	s12, s14
    acc[i] = acc_tmp[1];
 80024b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024bc:	bf98      	it	ls
 80024be:	eef0 6a67 	vmovls.f32	s13, s15
    gyro_mdat[i][2] = gyro_mdat[i][1];
 80024c2:	edd2 5a04 	vldr	s11, [r2, #16]
    gyro_mdat[i][0] = gyro[i];
 80024c6:	ed90 7a01 	vldr	s14, [r0, #4]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 80024ca:	edd2 3a03 	vldr	s7, [r2, #12]
    acc_mdat[i][2] = acc_mdat[i][1];
 80024ce:	ed93 4a04 	vldr	s8, [r3, #16]
    acc_mdat[i][1] = acc_mdat[i][0];
 80024d2:	edd3 4a03 	vldr	s9, [r3, #12]
    acc_mdat[i][0] = acc[i];
 80024d6:	edd1 7a01 	vldr	s15, [r1, #4]
    gyro[i] = gyro_tmp[1];
 80024da:	ed80 6a00 	vstr	s12, [r0]
    acc[i] = acc_tmp[1];
 80024de:	eef4 6ac5 	vcmpe.f32	s13, s10
 80024e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (gyro_tmp[a] > gyro_tmp[b]) {
 80024e6:	eef4 5ac7 	vcmpe.f32	s11, s14
    acc[i] = acc_tmp[1];
 80024ea:	bfb8      	it	lt
 80024ec:	eef0 6a45 	vmovlt.f32	s13, s10
      if (gyro_tmp[a] > gyro_tmp[b]) {
 80024f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 80024f4:	edc1 6a00 	vstr	s13, [r1]
    gyro_mdat[i][2] = gyro_mdat[i][1];
 80024f8:	edc2 5a05 	vstr	s11, [r2, #20]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 80024fc:	edc2 3a04 	vstr	s7, [r2, #16]
    gyro_mdat[i][0] = gyro[i];
 8002500:	ed82 7a03 	vstr	s14, [r2, #12]
    acc_mdat[i][2] = acc_mdat[i][1];
 8002504:	ed83 4a05 	vstr	s8, [r3, #20]
    acc_mdat[i][1] = acc_mdat[i][0];
 8002508:	edc3 4a04 	vstr	s9, [r3, #16]
    acc_mdat[i][0] = acc[i];
 800250c:	edc3 7a03 	vstr	s15, [r3, #12]
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8002510:	d405      	bmi.n	800251e <ICM20602_medianFilter+0xea>
 8002512:	eef0 6a65 	vmov.f32	s13, s11
    gyro_mdat[i][0] = gyro[i];
 8002516:	eef0 5a47 	vmov.f32	s11, s14
    gyro_mdat[i][2] = gyro_mdat[i][1];
 800251a:	eeb0 7a66 	vmov.f32	s14, s13
      if (acc_tmp[a] > acc_tmp[b]) {
 800251e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8002522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002526:	dc05      	bgt.n	8002534 <ICM20602_medianFilter+0x100>
 8002528:	eef0 6a44 	vmov.f32	s13, s8
    acc_mdat[i][0] = acc[i];
 800252c:	eeb0 4a67 	vmov.f32	s8, s15
    acc_mdat[i][2] = acc_mdat[i][1];
 8002530:	eef0 7a66 	vmov.f32	s15, s13
    gyro[i] = gyro_tmp[1];
 8002534:	eeb4 7ae3 	vcmpe.f32	s14, s7
 8002538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800253c:	bf88      	it	hi
 800253e:	eeb0 7a63 	vmovhi.f32	s14, s7
 8002542:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8002546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 800254a:	eef4 7ae4 	vcmpe.f32	s15, s9
    gyro[i] = gyro_tmp[1];
 800254e:	bfb4      	ite	lt
 8002550:	eef0 6a65 	vmovlt.f32	s13, s11
 8002554:	eef0 6a47 	vmovge.f32	s13, s14
    acc[i] = acc_tmp[1];
 8002558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800255c:	bf8c      	ite	hi
 800255e:	eeb0 7a64 	vmovhi.f32	s14, s9
 8002562:	eeb0 7a67 	vmovls.f32	s14, s15
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8002566:	edd2 4a07 	vldr	s9, [r2, #28]
    gyro_mdat[i][0] = gyro[i];
 800256a:	edd0 7a02 	vldr	s15, [r0, #8]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 800256e:	edd2 3a06 	vldr	s7, [r2, #24]
    acc_mdat[i][2] = acc_mdat[i][1];
 8002572:	edd3 5a07 	vldr	s11, [r3, #28]
    acc_mdat[i][1] = acc_mdat[i][0];
 8002576:	ed93 6a06 	vldr	s12, [r3, #24]
    acc_mdat[i][0] = acc[i];
 800257a:	ed91 5a02 	vldr	s10, [r1, #8]
    gyro[i] = gyro_tmp[1];
 800257e:	edc0 6a01 	vstr	s13, [r0, #4]
    acc[i] = acc_tmp[1];
 8002582:	eeb4 7ac4 	vcmpe.f32	s14, s8
 8002586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (gyro_tmp[a] > gyro_tmp[b]) {
 800258a:	eef4 7ae4 	vcmpe.f32	s15, s9
    acc[i] = acc_tmp[1];
 800258e:	bfb8      	it	lt
 8002590:	eeb0 7a44 	vmovlt.f32	s14, s8
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8002594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 8002598:	ed81 7a01 	vstr	s14, [r1, #4]
    gyro_mdat[i][2] = gyro_mdat[i][1];
 800259c:	edc2 4a08 	vstr	s9, [r2, #32]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 80025a0:	edc2 3a07 	vstr	s7, [r2, #28]
    gyro_mdat[i][0] = gyro[i];
 80025a4:	edc2 7a06 	vstr	s15, [r2, #24]
    acc_mdat[i][2] = acc_mdat[i][1];
 80025a8:	edc3 5a08 	vstr	s11, [r3, #32]
    acc_mdat[i][1] = acc_mdat[i][0];
 80025ac:	ed83 6a07 	vstr	s12, [r3, #28]
    acc_mdat[i][0] = acc[i];
 80025b0:	ed83 5a06 	vstr	s10, [r3, #24]
      if (gyro_tmp[a] > gyro_tmp[b]) {
 80025b4:	dc05      	bgt.n	80025c2 <ICM20602_medianFilter+0x18e>
 80025b6:	eeb0 7a64 	vmov.f32	s14, s9
    gyro_mdat[i][0] = gyro[i];
 80025ba:	eef0 4a67 	vmov.f32	s9, s15
    gyro_mdat[i][2] = gyro_mdat[i][1];
 80025be:	eef0 7a47 	vmov.f32	s15, s14
      if (acc_tmp[a] > acc_tmp[b]) {
 80025c2:	eef4 5ac5 	vcmpe.f32	s11, s10
 80025c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ca:	d405      	bmi.n	80025d8 <ICM20602_medianFilter+0x1a4>
 80025cc:	eeb0 7a65 	vmov.f32	s14, s11
    acc_mdat[i][0] = acc[i];
 80025d0:	eef0 5a45 	vmov.f32	s11, s10
    acc_mdat[i][2] = acc_mdat[i][1];
 80025d4:	eeb0 5a47 	vmov.f32	s10, s14
    gyro[i] = gyro_tmp[1];
 80025d8:	eef4 7ae3 	vcmpe.f32	s15, s7
 80025dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e0:	bf88      	it	hi
 80025e2:	eef0 7a63 	vmovhi.f32	s15, s7
 80025e6:	eef4 7ae4 	vcmpe.f32	s15, s9
 80025ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 80025ee:	eeb4 6ac5 	vcmpe.f32	s12, s10
    gyro[i] = gyro_tmp[1];
 80025f2:	bfb8      	it	lt
 80025f4:	eef0 7a64 	vmovlt.f32	s15, s9
    acc[i] = acc_tmp[1];
 80025f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025fc:	bf88      	it	hi
 80025fe:	eeb0 6a45 	vmovhi.f32	s12, s10
 8002602:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8002606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260a:	bfb8      	it	lt
 800260c:	eeb0 6a65 	vmovlt.f32	s12, s11
    gyro[i] = gyro_tmp[1];
 8002610:	edc0 7a02 	vstr	s15, [r0, #8]
    acc[i] = acc_tmp[1];
 8002614:	ed81 6a02 	vstr	s12, [r1, #8]
  }
}
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	20000610 	.word	0x20000610
 8002620:	200005f8 	.word	0x200005f8
 8002624:	200005c4 	.word	0x200005c4
 8002628:	200005ac 	.word	0x200005ac

0800262c <ICM20602_read_IMU_data>:
{
 800262c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002630:	ed2d 8b02 	vpush	{d8}
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002634:	2200      	movs	r2, #0
{
 8002636:	b084      	sub	sp, #16
 8002638:	4606      	mov	r6, r0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800263a:	2110      	movs	r1, #16
 800263c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
{
 8002640:	eeb0 8a40 	vmov.f32	s16, s0
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002644:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002648:	f005 fbe2 	bl	8007e10 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 800264c:	23c8      	movs	r3, #200	; 0xc8
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800264e:	9500      	str	r5, [sp, #0]
  send_data[0] = reg | 0x80;
 8002650:	f88d 3008 	strb.w	r3, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002654:	aa03      	add	r2, sp, #12
 8002656:	2301      	movs	r3, #1
 8002658:	a902      	add	r1, sp, #8
 800265a:	4889      	ldr	r0, [pc, #548]	; (8002880 <ICM20602_read_IMU_data+0x254>)
 800265c:	f006 fb2c 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  send_data[0] = 0x00;
 8002660:	2700      	movs	r7, #0
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002662:	2301      	movs	r3, #1
 8002664:	9500      	str	r5, [sp, #0]
 8002666:	aa03      	add	r2, sp, #12
 8002668:	a902      	add	r1, sp, #8
 800266a:	4885      	ldr	r0, [pc, #532]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 800266c:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002670:	f006 fb22 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002674:	2110      	movs	r1, #16
 8002676:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800267a:	2201      	movs	r2, #1
  val = RxBuffer[0];
 800267c:	f89d 400c 	ldrb.w	r4, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002680:	f005 fbc6 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002684:	463a      	mov	r2, r7
 8002686:	2110      	movs	r1, #16
 8002688:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800268c:	f005 fbc0 	bl	8007e10 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 8002690:	f04f 0cc7 	mov.w	ip, #199	; 0xc7
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002694:	9500      	str	r5, [sp, #0]
 8002696:	2301      	movs	r3, #1
 8002698:	aa03      	add	r2, sp, #12
 800269a:	a902      	add	r1, sp, #8
 800269c:	4878      	ldr	r0, [pc, #480]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = reg | 0x80;
 800269e:	f88d c008 	strb.w	ip, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80026a2:	f006 fb09 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80026a6:	2301      	movs	r3, #1
 80026a8:	9500      	str	r5, [sp, #0]
 80026aa:	aa03      	add	r2, sp, #12
 80026ac:	a902      	add	r1, sp, #8
 80026ae:	4874      	ldr	r0, [pc, #464]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 80026b0:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80026b4:	f006 fb00 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  val = RxBuffer[0];
 80026b8:	f89d 800c 	ldrb.w	r8, [sp, #12]
  return ((HiByte << 8) | LoByte);
 80026bc:	ea44 2408 	orr.w	r4, r4, r8, lsl #8
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80026c0:	2110      	movs	r1, #16
 80026c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026c6:	2201      	movs	r2, #1
  gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80026c8:	b224      	sxth	r4, r4
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80026ca:	f005 fba1 	bl	8007e10 <HAL_GPIO_WritePin>
  gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80026ce:	4b6d      	ldr	r3, [pc, #436]	; (8002884 <ICM20602_read_IMU_data+0x258>)
 80026d0:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 80028bc <ICM20602_read_IMU_data+0x290>
 80026d4:	ed93 7a00 	vldr	s14, [r3]
 80026d8:	ee07 4a90 	vmov	s15, r4
 80026dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  send_data[0] = reg | 0x80;
 80026e0:	24c2      	movs	r4, #194	; 0xc2
  gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80026e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026e6:	edc8 7a02 	vstr	s15, [r8, #8]
  ICM20602_medianFilter();
 80026ea:	f7ff fea3 	bl	8002434 <ICM20602_medianFilter>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80026ee:	463a      	mov	r2, r7
 80026f0:	2110      	movs	r1, #16
 80026f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026f6:	f005 fb8b 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80026fa:	9500      	str	r5, [sp, #0]
 80026fc:	2301      	movs	r3, #1
 80026fe:	aa03      	add	r2, sp, #12
 8002700:	a902      	add	r1, sp, #8
 8002702:	485f      	ldr	r0, [pc, #380]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = reg | 0x80;
 8002704:	f88d 4008 	strb.w	r4, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002708:	f006 fad6 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800270c:	2301      	movs	r3, #1
 800270e:	9500      	str	r5, [sp, #0]
 8002710:	aa03      	add	r2, sp, #12
 8002712:	a902      	add	r1, sp, #8
 8002714:	485a      	ldr	r0, [pc, #360]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 8002716:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800271a:	f006 facd 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800271e:	2110      	movs	r1, #16
 8002720:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002724:	2201      	movs	r2, #1
  val = RxBuffer[0];
 8002726:	f89d 400c 	ldrb.w	r4, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800272a:	f005 fb71 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800272e:	463a      	mov	r2, r7
 8002730:	2110      	movs	r1, #16
 8002732:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002736:	f005 fb6b 	bl	8007e10 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 800273a:	f04f 0cc1 	mov.w	ip, #193	; 0xc1
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800273e:	9500      	str	r5, [sp, #0]
 8002740:	2301      	movs	r3, #1
 8002742:	aa03      	add	r2, sp, #12
 8002744:	a902      	add	r1, sp, #8
 8002746:	484e      	ldr	r0, [pc, #312]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = reg | 0x80;
 8002748:	f88d c008 	strb.w	ip, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800274c:	f006 fab4 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002750:	2301      	movs	r3, #1
 8002752:	9500      	str	r5, [sp, #0]
 8002754:	aa03      	add	r2, sp, #12
 8002756:	a902      	add	r1, sp, #8
 8002758:	4849      	ldr	r0, [pc, #292]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 800275a:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800275e:	f006 faab 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  val = RxBuffer[0];
 8002762:	f89d 500c 	ldrb.w	r5, [sp, #12]
  return ((HiByte << 8) | LoByte);
 8002766:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800276a:	2201      	movs	r2, #1
 800276c:	2110      	movs	r1, #16
 800276e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002772:	b224      	sxth	r4, r4
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002774:	f005 fb4c 	bl	8007e10 <HAL_GPIO_WritePin>
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002778:	ee07 4a90 	vmov	s15, r4

void ICM20602_IMU_compensate(void)
{
  int k;
  for (k = 0; k < 3; k++) {
    acc_comp[k] = acc[k] - acc_off[k];
 800277c:	4942      	ldr	r1, [pc, #264]	; (8002888 <ICM20602_read_IMU_data+0x25c>)
 800277e:	4b43      	ldr	r3, [pc, #268]	; (800288c <ICM20602_read_IMU_data+0x260>)
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002780:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002890 <ICM20602_read_IMU_data+0x264>
    acc_comp[k] = acc[k] - acc_off[k];
 8002784:	edd1 4a00 	vldr	s9, [r1]
 8002788:	edd1 5a02 	vldr	s11, [r1, #8]
 800278c:	ed91 5a01 	vldr	s10, [r1, #4]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 8002790:	4940      	ldr	r1, [pc, #256]	; (8002894 <ICM20602_read_IMU_data+0x268>)
    acc_comp[k] = acc[k] - acc_off[k];
 8002792:	ed93 2a01 	vldr	s4, [r3, #4]
 8002796:	ed93 3a02 	vldr	s6, [r3, #8]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 800279a:	edd8 6a02 	vldr	s13, [r8, #8]
  *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 800279e:	4a3e      	ldr	r2, [pc, #248]	; (8002898 <ICM20602_read_IMU_data+0x26c>)
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027a0:	edd1 1a00 	vldr	s3, [r1]
 80027a4:	edd1 2a01 	vldr	s5, [r1, #4]
 80027a8:	edd8 3a00 	vldr	s7, [r8]
 80027ac:	ed98 4a01 	vldr	s8, [r8, #4]
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80027b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027b4:	eeb3 6a09 	vmov.f32	s12, #57	; 0x41c80000  25.0
 80027b8:	eea7 6a87 	vfma.f32	s12, s15, s14
    acc_comp[k] = acc[k] - acc_off[k];
 80027bc:	edd3 7a00 	vldr	s15, [r3]
  return (val + val_prv) * dt / 2.0f;  // trapezoidal formula
 80027c0:	ed92 7a02 	vldr	s14, [r2, #8]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027c4:	4b35      	ldr	r3, [pc, #212]	; (800289c <ICM20602_read_IMU_data+0x270>)
    acc_comp[k] = acc[k] - acc_off[k];
 80027c6:	ee74 4ae7 	vsub.f32	s9, s9, s15
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027ca:	edd1 7a02 	vldr	s15, [r1, #8]
    acc_comp[k] = acc[k] - acc_off[k];
 80027ce:	4934      	ldr	r1, [pc, #208]	; (80028a0 <ICM20602_read_IMU_data+0x274>)
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027d0:	ee76 7ae7 	vsub.f32	s15, s13, s15
    acc_comp[k] = acc[k] - acc_off[k];
 80027d4:	ee35 5a42 	vsub.f32	s10, s10, s4
 80027d8:	ee75 6ac3 	vsub.f32	s13, s11, s6
 80027dc:	edc1 4a00 	vstr	s9, [r1]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027e0:	ee34 4a62 	vsub.f32	s8, s8, s5
    acc_comp[k] = acc[k] - acc_off[k];
 80027e4:	ed81 5a01 	vstr	s10, [r1, #4]
 80027e8:	edc1 6a02 	vstr	s13, [r1, #8]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027ec:	ee73 3ae1 	vsub.f32	s7, s7, s3
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80027f0:	492c      	ldr	r1, [pc, #176]	; (80028a4 <ICM20602_read_IMU_data+0x278>)
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027f2:	ed83 4a01 	vstr	s8, [r3, #4]
  return (val + val_prv) * dt / 2.0f;  // trapezoidal formula
 80027f6:	ee37 7a87 	vadd.f32	s14, s15, s14
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027fa:	edc3 3a00 	vstr	s7, [r3]
 80027fe:	edc3 7a02 	vstr	s15, [r3, #8]
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002802:	ed81 6a00 	vstr	s12, [r1]
  *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 8002806:	ee27 7a08 	vmul.f32	s14, s14, s16
 800280a:	edd6 7a00 	vldr	s15, [r6]
  while (deg < -180.0f) deg += 360.0f;
 800280e:	eddf 5a26 	vldr	s11, [pc, #152]	; 80028a8 <ICM20602_read_IMU_data+0x27c>
  *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 8002812:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8002816:	eee7 7a04 	vfma.f32	s15, s14, s8
  while (deg < -180.0f) deg += 360.0f;
 800281a:	eef4 7ae5 	vcmpe.f32	s15, s11
 800281e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002822:	d50c      	bpl.n	800283e <ICM20602_read_IMU_data+0x212>
 8002824:	ed9f 6a21 	vldr	s12, [pc, #132]	; 80028ac <ICM20602_read_IMU_data+0x280>
 8002828:	eddf 6a21 	vldr	s13, [pc, #132]	; 80028b0 <ICM20602_read_IMU_data+0x284>
 800282c:	eeb0 7a67 	vmov.f32	s14, s15
 8002830:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002838:	ee77 7a86 	vadd.f32	s15, s15, s12
 800283c:	d4f6      	bmi.n	800282c <ICM20602_read_IMU_data+0x200>
  while (deg >= 180.0f) deg -= 360.0f;
 800283e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80028b4 <ICM20602_read_IMU_data+0x288>
 8002842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284a:	db0c      	blt.n	8002866 <ICM20602_read_IMU_data+0x23a>
 800284c:	ed9f 6a17 	vldr	s12, [pc, #92]	; 80028ac <ICM20602_read_IMU_data+0x280>
 8002850:	eddf 6a19 	vldr	s13, [pc, #100]	; 80028b8 <ICM20602_read_IMU_data+0x28c>
 8002854:	eeb0 7a67 	vmov.f32	s14, s15
 8002858:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800285c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002860:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8002864:	daf6      	bge.n	8002854 <ICM20602_read_IMU_data+0x228>
  *yaw_input = ICM20602_normAngle(*yaw_input);
 8002866:	edc6 7a00 	vstr	s15, [r6]
  gyro_prv[0] = gyro_comp[0];
 800286a:	6818      	ldr	r0, [r3, #0]
  gyro_prv[1] = gyro_comp[1];
 800286c:	6859      	ldr	r1, [r3, #4]
  gyro_prv[2] = gyro_comp[2];
 800286e:	689b      	ldr	r3, [r3, #8]
  gyro_prv[0] = gyro_comp[0];
 8002870:	6010      	str	r0, [r2, #0]
  gyro_prv[1] = gyro_comp[1];
 8002872:	6051      	str	r1, [r2, #4]
  gyro_prv[2] = gyro_comp[2];
 8002874:	6093      	str	r3, [r2, #8]
}
 8002876:	b004      	add	sp, #16
 8002878:	ecbd 8b02 	vpop	{d8}
 800287c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002880:	20000b78 	.word	0x20000b78
 8002884:	200005f4 	.word	0x200005f4
 8002888:	200005ac 	.word	0x200005ac
 800288c:	200005e8 	.word	0x200005e8
 8002890:	3b4889df 	.word	0x3b4889df
 8002894:	20000634 	.word	0x20000634
 8002898:	20000640 	.word	0x20000640
 800289c:	20000604 	.word	0x20000604
 80028a0:	200005b8 	.word	0x200005b8
 80028a4:	2000064c 	.word	0x2000064c
 80028a8:	c3340000 	.word	0xc3340000
 80028ac:	43b40000 	.word	0x43b40000
 80028b0:	c4070000 	.word	0xc4070000
 80028b4:	43340000 	.word	0x43340000
 80028b8:	44070000 	.word	0x44070000
 80028bc:	200005f8 	.word	0x200005f8

080028c0 <ICM20602_IMU_calibration2>:
{
 80028c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028c4:	ed2d 8b02 	vpush	{d8}
 80028c8:	b0d3      	sub	sp, #332	; 0x14c
  double acc_sum[3] = {0};
 80028ca:	2100      	movs	r1, #0
  double gyro_ave[3][10] = {{0.0}};
 80028cc:	22f0      	movs	r2, #240	; 0xf0
 80028ce:	a816      	add	r0, sp, #88	; 0x58
  double acc_sum[3] = {0};
 80028d0:	e9cd 110a 	strd	r1, r1, [sp, #40]	; 0x28
 80028d4:	e9cd 110c 	strd	r1, r1, [sp, #48]	; 0x30
 80028d8:	e9cd 110e 	strd	r1, r1, [sp, #56]	; 0x38
  double gyro_sum[3] = {0};
 80028dc:	e9cd 1110 	strd	r1, r1, [sp, #64]	; 0x40
 80028e0:	e9cd 1112 	strd	r1, r1, [sp, #72]	; 0x48
 80028e4:	e9cd 1114 	strd	r1, r1, [sp, #80]	; 0x50
  int cal_len = 0;
 80028e8:	9105      	str	r1, [sp, #20]
  double gyro_ave[3][10] = {{0.0}};
 80028ea:	f009 fb01 	bl	800bef0 <memset>
  printf("put the IMU still!\n");
 80028ee:	48aa      	ldr	r0, [pc, #680]	; (8002b98 <ICM20602_IMU_calibration2+0x2d8>)
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80028f0:	4faa      	ldr	r7, [pc, #680]	; (8002b9c <ICM20602_IMU_calibration2+0x2dc>)
  printf("put the IMU still!\n");
 80028f2:	f009 f945 	bl	800bb80 <puts>
  HAL_Delay(200);
 80028f6:	20c8      	movs	r0, #200	; 0xc8
 80028f8:	f003 fdce 	bl	8006498 <HAL_Delay>
      acc_ave[j][0] = acc_sum[j] / cal_len;
 80028fc:	9805      	ldr	r0, [sp, #20]
 80028fe:	f8df b2c0 	ldr.w	fp, [pc, #704]	; 8002bc0 <ICM20602_IMU_calibration2+0x300>
 8002902:	f7fd fe37 	bl	8000574 <__aeabi_i2d>
 8002906:	460b      	mov	r3, r1
 8002908:	4602      	mov	r2, r0
 800290a:	49a5      	ldr	r1, [pc, #660]	; (8002ba0 <ICM20602_IMU_calibration2+0x2e0>)
 800290c:	2000      	movs	r0, #0
 800290e:	f7fd ffc5 	bl	800089c <__aeabi_ddiv>
 8002912:	4ba4      	ldr	r3, [pc, #656]	; (8002ba4 <ICM20602_IMU_calibration2+0x2e4>)
 8002914:	9304      	str	r3, [sp, #16]
 8002916:	ec41 0b18 	vmov	d8, r0, r1
 800291a:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800291e:	f10d 0940 	add.w	r9, sp, #64	; 0x40
 8002922:	ac16      	add	r4, sp, #88	; 0x58
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002924:	f04f 0a00 	mov.w	sl, #0
 8002928:	2200      	movs	r2, #0
 800292a:	2110      	movs	r1, #16
 800292c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002930:	f005 fa6e 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002934:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
  send_data[0] = reg | 0x80;
 8002938:	f06f 0337 	mvn.w	r3, #55	; 0x37
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800293c:	9600      	str	r6, [sp, #0]
  send_data[0] = reg | 0x80;
 800293e:	f88d 3020 	strb.w	r3, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002942:	aa09      	add	r2, sp, #36	; 0x24
 8002944:	2301      	movs	r3, #1
 8002946:	a908      	add	r1, sp, #32
 8002948:	4638      	mov	r0, r7
 800294a:	f006 f9b5 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800294e:	2301      	movs	r3, #1
 8002950:	9600      	str	r6, [sp, #0]
 8002952:	aa09      	add	r2, sp, #36	; 0x24
 8002954:	a908      	add	r1, sp, #32
 8002956:	4638      	mov	r0, r7
  send_data[0] = 0x00;
 8002958:	f88d a020 	strb.w	sl, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800295c:	f006 f9ac 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002960:	2201      	movs	r2, #1
 8002962:	2110      	movs	r1, #16
 8002964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  val = RxBuffer[0];
 8002968:	f89d 5024 	ldrb.w	r5, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800296c:	f005 fa50 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002970:	2200      	movs	r2, #0
 8002972:	2110      	movs	r1, #16
 8002974:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002978:	f005 fa4a 	bl	8007e10 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 800297c:	20c7      	movs	r0, #199	; 0xc7
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800297e:	9600      	str	r6, [sp, #0]
 8002980:	2301      	movs	r3, #1
 8002982:	aa09      	add	r2, sp, #36	; 0x24
 8002984:	a908      	add	r1, sp, #32
  send_data[0] = reg | 0x80;
 8002986:	f88d 0020 	strb.w	r0, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800298a:	4638      	mov	r0, r7
 800298c:	f006 f994 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002990:	2301      	movs	r3, #1
 8002992:	9600      	str	r6, [sp, #0]
 8002994:	aa09      	add	r2, sp, #36	; 0x24
 8002996:	a908      	add	r1, sp, #32
 8002998:	4638      	mov	r0, r7
  send_data[0] = 0x00;
 800299a:	f88d a020 	strb.w	sl, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800299e:	f006 f98b 	bl	8008cb8 <HAL_SPI_TransmitReceive>
  val = RxBuffer[0];
 80029a2:	f89d 6024 	ldrb.w	r6, [sp, #36]	; 0x24
  return ((HiByte << 8) | LoByte);
 80029a6:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80029aa:	2201      	movs	r2, #1
 80029ac:	2110      	movs	r1, #16
 80029ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80029b2:	b22d      	sxth	r5, r5
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80029b4:	f005 fa2c 	bl	8007e10 <HAL_GPIO_WritePin>
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80029b8:	4b7b      	ldr	r3, [pc, #492]	; (8002ba8 <ICM20602_IMU_calibration2+0x2e8>)
      acc_sum[j] += acc[j];
 80029ba:	f85b 0b04 	ldr.w	r0, [fp], #4
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80029be:	ed93 7a00 	vldr	s14, [r3]
 80029c2:	4b78      	ldr	r3, [pc, #480]	; (8002ba4 <ICM20602_IMU_calibration2+0x2e4>)
 80029c4:	ee07 5a90 	vmov	s15, r5
 80029c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (j = 0; j < 3; j++) {
 80029cc:	3450      	adds	r4, #80	; 0x50
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80029ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029d2:	edc3 7a02 	vstr	s15, [r3, #8]
      acc_sum[j] += acc[j];
 80029d6:	e9d8 2300 	ldrd	r2, r3, [r8]
 80029da:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80029de:	f7fd fddb 	bl	8000598 <__aeabi_f2d>
 80029e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80029e6:	f7fd fc79 	bl	80002dc <__adddf3>
      gyro_sum[j] += gyro[j];
 80029ea:	9b04      	ldr	r3, [sp, #16]
      acc_sum[j] += acc[j];
 80029ec:	e8e8 0102 	strd	r0, r1, [r8], #8
      gyro_sum[j] += gyro[j];
 80029f0:	f853 0b04 	ldr.w	r0, [r3], #4
 80029f4:	9304      	str	r3, [sp, #16]
 80029f6:	e9d9 2300 	ldrd	r2, r3, [r9]
 80029fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80029fe:	f7fd fdcb 	bl	8000598 <__aeabi_f2d>
 8002a02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002a06:	f7fd fc69 	bl	80002dc <__adddf3>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	e8e9 2302 	strd	r2, r3, [r9], #8
      gyro_ave[j][0] = gyro_sum[j] / cal_len;
 8002a12:	ec53 2b18 	vmov	r2, r3, d8
 8002a16:	f7fd fe17 	bl	8000648 <__aeabi_dmul>
        gyro_ave[j][i] = gyro_ave[j][i - 1];
 8002a1a:	e954 2304 	ldrd	r2, r3, [r4, #-16]
 8002a1e:	e944 2302 	strd	r2, r3, [r4, #-8]
 8002a22:	e954 2306 	ldrd	r2, r3, [r4, #-24]
 8002a26:	e944 2304 	strd	r2, r3, [r4, #-16]
 8002a2a:	e954 2308 	ldrd	r2, r3, [r4, #-32]
 8002a2e:	e944 2306 	strd	r2, r3, [r4, #-24]
 8002a32:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
 8002a36:	e944 2308 	strd	r2, r3, [r4, #-32]
 8002a3a:	e954 230c 	ldrd	r2, r3, [r4, #-48]	; 0x30
 8002a3e:	e944 230a 	strd	r2, r3, [r4, #-40]	; 0x28
 8002a42:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
 8002a46:	e944 230c 	strd	r2, r3, [r4, #-48]	; 0x30
 8002a4a:	e954 2310 	ldrd	r2, r3, [r4, #-64]	; 0x40
 8002a4e:	e944 230e 	strd	r2, r3, [r4, #-56]	; 0x38
 8002a52:	e954 2312 	ldrd	r2, r3, [r4, #-72]	; 0x48
 8002a56:	e944 2310 	strd	r2, r3, [r4, #-64]	; 0x40
    for (j = 0; j < 3; j++) {
 8002a5a:	ab10      	add	r3, sp, #64	; 0x40
 8002a5c:	4598      	cmp	r8, r3
      gyro_ave[j][0] = gyro_sum[j] / cal_len;
 8002a5e:	e944 0114 	strd	r0, r1, [r4, #-80]	; 0x50
        gyro_ave[j][i] = gyro_ave[j][i - 1];
 8002a62:	e944 0112 	strd	r0, r1, [r4, #-72]	; 0x48
    for (j = 0; j < 3; j++) {
 8002a66:	f47f af5f 	bne.w	8002928 <ICM20602_IMU_calibration2+0x68>
    cal_len++;
 8002a6a:	9c05      	ldr	r4, [sp, #20]
    if ((fabs(gyro_ave[2][9] - gyro_ave[2][0]) < SHRINK_ERROR) && cal_len > 1000) {
 8002a6c:	e9dd 233e 	ldrd	r2, r3, [sp, #248]	; 0xf8
 8002a70:	e9dd 0150 	ldrd	r0, r1, [sp, #320]	; 0x140
    cal_len++;
 8002a74:	3401      	adds	r4, #1
 8002a76:	9405      	str	r4, [sp, #20]
    if ((fabs(gyro_ave[2][9] - gyro_ave[2][0]) < SHRINK_ERROR) && cal_len > 1000) {
 8002a78:	f7fd fc2e 	bl	80002d8 <__aeabi_dsub>
 8002a7c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002a80:	9307      	str	r3, [sp, #28]
 8002a82:	9006      	str	r0, [sp, #24]
 8002a84:	a342      	add	r3, pc, #264	; (adr r3, 8002b90 <ICM20602_IMU_calibration2+0x2d0>)
 8002a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002a8e:	f7fe f84d 	bl	8000b2c <__aeabi_dcmplt>
 8002a92:	2800      	cmp	r0, #0
 8002a94:	d05f      	beq.n	8002b56 <ICM20602_IMU_calibration2+0x296>
 8002a96:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 8002a9a:	f77f af2f 	ble.w	80028fc <ICM20602_IMU_calibration2+0x3c>
  printf("length = %d\n", cal_len);
 8002a9e:	4621      	mov	r1, r4
 8002aa0:	4842      	ldr	r0, [pc, #264]	; (8002bac <ICM20602_IMU_calibration2+0x2ec>)
 8002aa2:	f009 f807 	bl	800bab4 <iprintf>
  printf("Gyro Yaw %+8.6f ", fabs(gyro_ave[2][9] - gyro_ave[2][0]));
 8002aa6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002aaa:	4841      	ldr	r0, [pc, #260]	; (8002bb0 <ICM20602_IMU_calibration2+0x2f0>)
 8002aac:	f009 f802 	bl	800bab4 <iprintf>
  if (cal_len == 5000 || cal_len == 1001) {
 8002ab0:	f241 3388 	movw	r3, #5000	; 0x1388
 8002ab4:	429c      	cmp	r4, r3
 8002ab6:	4646      	mov	r6, r8
 8002ab8:	d05b      	beq.n	8002b72 <ICM20602_IMU_calibration2+0x2b2>
 8002aba:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8002abe:	429c      	cmp	r4, r3
 8002ac0:	d057      	beq.n	8002b72 <ICM20602_IMU_calibration2+0x2b2>
    acc_off[j] = acc_sum[j] / cal_len;
 8002ac2:	9805      	ldr	r0, [sp, #20]
 8002ac4:	4f3b      	ldr	r7, [pc, #236]	; (8002bb4 <ICM20602_IMU_calibration2+0x2f4>)
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002ac6:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8002bc4 <ICM20602_IMU_calibration2+0x304>
    acc_off[j] = acc_sum[j] / cal_len;
 8002aca:	f7fd fd53 	bl	8000574 <__aeabi_i2d>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	4932      	ldr	r1, [pc, #200]	; (8002ba0 <ICM20602_IMU_calibration2+0x2e0>)
 8002ad6:	f7fd fee1 	bl	800089c <__aeabi_ddiv>
 8002ada:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002ade:	4604      	mov	r4, r0
 8002ae0:	460d      	mov	r5, r1
 8002ae2:	f7fd fdb1 	bl	8000648 <__aeabi_dmul>
 8002ae6:	f7fe f8a7 	bl	8000c38 <__aeabi_d2f>
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002aea:	e9d6 2300 	ldrd	r2, r3, [r6]
    acc_off[j] = acc_sum[j] / cal_len;
 8002aee:	6038      	str	r0, [r7, #0]
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002af0:	4629      	mov	r1, r5
 8002af2:	4620      	mov	r0, r4
 8002af4:	f7fd fda8 	bl	8000648 <__aeabi_dmul>
 8002af8:	f7fe f89e 	bl	8000c38 <__aeabi_d2f>
    acc_off[j] = acc_sum[j] / cal_len;
 8002afc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b00:	f8c8 0000 	str.w	r0, [r8]
    acc_off[j] = acc_sum[j] / cal_len;
 8002b04:	4629      	mov	r1, r5
 8002b06:	4620      	mov	r0, r4
 8002b08:	f7fd fd9e 	bl	8000648 <__aeabi_dmul>
 8002b0c:	f7fe f894 	bl	8000c38 <__aeabi_d2f>
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b10:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
    acc_off[j] = acc_sum[j] / cal_len;
 8002b14:	6078      	str	r0, [r7, #4]
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b16:	4629      	mov	r1, r5
 8002b18:	4620      	mov	r0, r4
 8002b1a:	f7fd fd95 	bl	8000648 <__aeabi_dmul>
 8002b1e:	f7fe f88b 	bl	8000c38 <__aeabi_d2f>
    acc_off[j] = acc_sum[j] / cal_len;
 8002b22:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b26:	f8c8 0004 	str.w	r0, [r8, #4]
    acc_off[j] = acc_sum[j] / cal_len;
 8002b2a:	4629      	mov	r1, r5
 8002b2c:	4620      	mov	r0, r4
 8002b2e:	f7fd fd8b 	bl	8000648 <__aeabi_dmul>
 8002b32:	f7fe f881 	bl	8000c38 <__aeabi_d2f>
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b36:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
    acc_off[j] = acc_sum[j] / cal_len;
 8002b3a:	60b8      	str	r0, [r7, #8]
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b3c:	4629      	mov	r1, r5
 8002b3e:	4620      	mov	r0, r4
 8002b40:	f7fd fd82 	bl	8000648 <__aeabi_dmul>
 8002b44:	f7fe f878 	bl	8000c38 <__aeabi_d2f>
 8002b48:	f8c8 0008 	str.w	r0, [r8, #8]
}
 8002b4c:	b053      	add	sp, #332	; 0x14c
 8002b4e:	ecbd 8b02 	vpop	{d8}
 8002b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (cal_len < 5000.0) {
 8002b56:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b5a:	429c      	cmp	r4, r3
 8002b5c:	f47f aece 	bne.w	80028fc <ICM20602_IMU_calibration2+0x3c>
  printf("length = %d\n", cal_len);
 8002b60:	9905      	ldr	r1, [sp, #20]
 8002b62:	4812      	ldr	r0, [pc, #72]	; (8002bac <ICM20602_IMU_calibration2+0x2ec>)
 8002b64:	f008 ffa6 	bl	800bab4 <iprintf>
  printf("Gyro Yaw %+8.6f ", fabs(gyro_ave[2][9] - gyro_ave[2][0]));
 8002b68:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002b6c:	4810      	ldr	r0, [pc, #64]	; (8002bb0 <ICM20602_IMU_calibration2+0x2f0>)
 8002b6e:	f008 ffa1 	bl	800bab4 <iprintf>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002b72:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002b76:	4910      	ldr	r1, [pc, #64]	; (8002bb8 <ICM20602_IMU_calibration2+0x2f8>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002b78:	4b10      	ldr	r3, [pc, #64]	; (8002bbc <ICM20602_IMU_calibration2+0x2fc>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002b7a:	68ca      	ldr	r2, [r1, #12]
 8002b7c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002b80:	4313      	orrs	r3, r2
 8002b82:	60cb      	str	r3, [r1, #12]
 8002b84:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002b88:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002b8a:	e7fd      	b.n	8002b88 <ICM20602_IMU_calibration2+0x2c8>
 8002b8c:	f3af 8000 	nop.w
 8002b90:	eb1c432d 	.word	0xeb1c432d
 8002b94:	3f1a36e2 	.word	0x3f1a36e2
 8002b98:	0800f1c0 	.word	0x0800f1c0
 8002b9c:	20000b78 	.word	0x20000b78
 8002ba0:	3ff00000 	.word	0x3ff00000
 8002ba4:	200005f8 	.word	0x200005f8
 8002ba8:	200005f4 	.word	0x200005f4
 8002bac:	0800f1d4 	.word	0x0800f1d4
 8002bb0:	0800f1e4 	.word	0x0800f1e4
 8002bb4:	200005e8 	.word	0x200005e8
 8002bb8:	e000ed00 	.word	0xe000ed00
 8002bbc:	05fa0004 	.word	0x05fa0004
 8002bc0:	200005ac 	.word	0x200005ac
 8002bc4:	20000634 	.word	0x20000634

08002bc8 <HAL_GetTick>:
void send_accutuator_cmd_run();
void send_can_error();
void yawFilter();
void resetLocalSpeedControl();
//void resetAiCmdData();
uint32_t HAL_GetTick(void) { return uwTick; }
 8002bc8:	4b01      	ldr	r3, [pc, #4]	; (8002bd0 <HAL_GetTick+0x8>)
 8002bca:	6818      	ldr	r0, [r3, #0]
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	20000fb0 	.word	0x20000fb0

08002bd4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void __io_putchar(uint8_t ch) { HAL_UART_Transmit(&hlpuart1, &ch, 1, 1); }
 8002bd4:	b500      	push	{lr}
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	b083      	sub	sp, #12
 8002bda:	4684      	mov	ip, r0
 8002bdc:	461a      	mov	r2, r3
 8002bde:	f10d 0107 	add.w	r1, sp, #7
 8002be2:	4804      	ldr	r0, [pc, #16]	; (8002bf4 <__io_putchar+0x20>)
 8002be4:	f88d c007 	strb.w	ip, [sp, #7]
 8002be8:	f007 ffc0 	bl	800ab6c <HAL_UART_Transmit>
 8002bec:	b003      	add	sp, #12
 8002bee:	f85d fb04 	ldr.w	pc, [sp], #4
 8002bf2:	bf00      	nop
 8002bf4:	20000e00 	.word	0x20000e00

08002bf8 <p>:

void p(const char * format, ...)
{
 8002bf8:	b40f      	push	{r0, r1, r2, r3}
 8002bfa:	b530      	push	{r4, r5, lr}
 8002bfc:	b085      	sub	sp, #20
 8002bfe:	ac08      	add	r4, sp, #32
  va_list args;
  va_start(args, format);
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002c00:	4d08      	ldr	r5, [pc, #32]	; (8002c24 <p+0x2c>)
{
 8002c02:	f854 1b04 	ldr.w	r1, [r4], #4
 8002c06:	9101      	str	r1, [sp, #4]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002c08:	4628      	mov	r0, r5
  va_start(args, format);
 8002c0a:	9403      	str	r4, [sp, #12]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002c0c:	f7fd fb58 	bl	80002c0 <strlen>
 8002c10:	9901      	ldr	r1, [sp, #4]
 8002c12:	4622      	mov	r2, r4
 8002c14:	4428      	add	r0, r5
 8002c16:	f009 f8cb 	bl	800bdb0 <vsiprintf>
  va_end(args);
}
 8002c1a:	b005      	add	sp, #20
 8002c1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002c20:	b004      	add	sp, #16
 8002c22:	4770      	bx	lr
 8002c24:	20000928 	.word	0x20000928

08002c28 <yawFilter>:
{
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
}

void yawFilter()
{
 8002c28:	b5f0      	push	{r4, r5, r6, r7, lr}
  // 静止中に一気にvision角度を合わせるやつ
  static uint32_t yaw_angle_update_cnt = 0;
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c2a:	4c75      	ldr	r4, [pc, #468]	; (8002e00 <yawFilter+0x1d8>)
  yaw_angle_update_cnt++;
 8002c2c:	4a75      	ldr	r2, [pc, #468]	; (8002e04 <yawFilter+0x1dc>)
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c2e:	ed94 0a00 	vldr	s0, [r4]
 8002c32:	edd4 7a01 	vldr	s15, [r4, #4]
 8002c36:	ed94 7a04 	vldr	s14, [r4, #16]
  yaw_angle_update_cnt++;
 8002c3a:	6813      	ldr	r3, [r2, #0]
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c3c:	ee77 7ac0 	vsub.f32	s15, s15, s0
{
 8002c40:	ed2d 8b02 	vpush	{d8}
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c44:	eef0 7ae7 	vabs.f32	s15, s15
  yaw_angle_update_cnt++;
 8002c48:	3301      	adds	r3, #1
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c4a:	ee77 7a87 	vadd.f32	s15, s15, s14
  if (yaw_angle_update_cnt > MAIN_LOOP_CYCLE / 2) {  // 2Hz
 8002c4e:	2bfa      	cmp	r3, #250	; 0xfa
{
 8002c50:	b083      	sub	sp, #12
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c52:	edc4 7a04 	vstr	s15, [r4, #16]
  yaw_angle_update_cnt++;
 8002c56:	6013      	str	r3, [r2, #0]
  if (yaw_angle_update_cnt > MAIN_LOOP_CYCLE / 2) {  // 2Hz
 8002c58:	d83a      	bhi.n	8002cd0 <yawFilter+0xa8>
    if (imu.yaw_angle_diff_integral < 1) {
      // 機体が旋回していないとき
      debug.theta_override_flag = true;

      // visionとの角度差があるときにアプデ
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002c5a:	4d6b      	ldr	r5, [pc, #428]	; (8002e08 <yawFilter+0x1e0>)
 8002c5c:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
      debug.theta_override_flag = false;
    }
    imu.yaw_angle_diff_integral = 0;
  }

  imu.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8002c60:	68a3      	ldr	r3, [r4, #8]
  imu.pre_yaw_angle = imu.yaw_angle;
 8002c62:	ed84 0a01 	vstr	s0, [r4, #4]
  imu.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8002c66:	60e3      	str	r3, [r4, #12]

  // vision更新されたときに強制更新するやつ
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002c68:	b916      	cbnz	r6, 8002c70 <yawFilter+0x48>
 8002c6a:	f895 304d 	ldrb.w	r3, [r5, #77]	; 0x4d
 8002c6e:	b9e3      	cbnz	r3, 8002caa <yawFilter+0x82>
    imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
  }
  ai_cmd.pre_vision_lost_flag = ai_cmd.vision_lost_flag;

  ICM20602_read_IMU_data((float)1.0 / MAIN_LOOP_CYCLE, &(imu.yaw_angle));
 8002c70:	4863      	ldr	r0, [pc, #396]	; (8002e00 <yawFilter+0x1d8>)
 8002c72:	ed9f 0a66 	vldr	s0, [pc, #408]	; 8002e0c <yawFilter+0x1e4>
  ai_cmd.pre_vision_lost_flag = ai_cmd.vision_lost_flag;
 8002c76:	f885 604d 	strb.w	r6, [r5, #77]	; 0x4d
  ICM20602_read_IMU_data((float)1.0 / MAIN_LOOP_CYCLE, &(imu.yaw_angle));
 8002c7a:	f7ff fcd7 	bl	800262c <ICM20602_read_IMU_data>

  if (sys.main_mode == MAIN_MODE_CMD_DEBUG_MODE) {
 8002c7e:	4b64      	ldr	r3, [pc, #400]	; (8002e10 <yawFilter+0x1e8>)
 8002c80:	7c1b      	ldrb	r3, [r3, #16]
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d07e      	beq.n	8002d84 <yawFilter+0x15c>
    // デバッグ用、targetへ補正する
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.target_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain

  } else if (ai_cmd.vision_lost_flag) {
 8002c86:	f895 3048 	ldrb.w	r3, [r5, #72]	; 0x48
 8002c8a:	b39b      	cbz	r3, 8002cf4 <yawFilter+0xcc>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.target_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 8002c8c:	6820      	ldr	r0, [r4, #0]

  } else {
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
  }

  imu.yaw_angle_rad = imu.yaw_angle * M_PI / 180;
 8002c8e:	f7fd fc83 	bl	8000598 <__aeabi_f2d>
 8002c92:	a353      	add	r3, pc, #332	; (adr r3, 8002de0 <yawFilter+0x1b8>)
 8002c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c98:	f7fd fcd6 	bl	8000648 <__aeabi_dmul>
 8002c9c:	f7fd ffcc 	bl	8000c38 <__aeabi_d2f>
 8002ca0:	60a0      	str	r0, [r4, #8]
}
 8002ca2:	b003      	add	sp, #12
 8002ca4:	ecbd 8b02 	vpop	{d8}
 8002ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
 8002caa:	ed95 7a01 	vldr	s14, [r5, #4]
 8002cae:	eddf 7a59 	vldr	s15, [pc, #356]	; 8002e14 <yawFilter+0x1ec>
 8002cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb6:	ee17 0a90 	vmov	r0, s15
 8002cba:	f7fd fc6d 	bl	8000598 <__aeabi_f2d>
 8002cbe:	a34a      	add	r3, pc, #296	; (adr r3, 8002de8 <yawFilter+0x1c0>)
 8002cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc4:	f7fd fcc0 	bl	8000648 <__aeabi_dmul>
 8002cc8:	f7fd ffb6 	bl	8000c38 <__aeabi_d2f>
 8002ccc:	6020      	str	r0, [r4, #0]
 8002cce:	e7cf      	b.n	8002c70 <yawFilter+0x48>
    if (imu.yaw_angle_diff_integral < 1) {
 8002cd0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002cd4:	eef4 7ac7 	vcmpe.f32	s15, s14
    yaw_angle_update_cnt = 0;
 8002cd8:	2300      	movs	r3, #0
    if (imu.yaw_angle_diff_integral < 1) {
 8002cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    yaw_angle_update_cnt = 0;
 8002cde:	6013      	str	r3, [r2, #0]
    if (imu.yaw_angle_diff_integral < 1) {
 8002ce0:	d43d      	bmi.n	8002d5e <yawFilter+0x136>
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002ce2:	4d49      	ldr	r5, [pc, #292]	; (8002e08 <yawFilter+0x1e0>)
      debug.theta_override_flag = false;
 8002ce4:	4a4c      	ldr	r2, [pc, #304]	; (8002e18 <yawFilter+0x1f0>)
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002ce6:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
      debug.theta_override_flag = false;
 8002cea:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
    imu.yaw_angle_diff_integral = 0;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	6123      	str	r3, [r4, #16]
 8002cf2:	e7b5      	b.n	8002c60 <yawFilter+0x38>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 8002cf4:	ed94 8a00 	vldr	s16, [r4]
 8002cf8:	eddf 7a48 	vldr	s15, [pc, #288]	; 8002e1c <yawFilter+0x1f4>
 8002cfc:	edd5 0a01 	vldr	s1, [r5, #4]
 8002d00:	edcd 0a01 	vstr	s1, [sp, #4]
 8002d04:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002d08:	ee17 0a90 	vmov	r0, s15
 8002d0c:	f7fd fc44 	bl	8000598 <__aeabi_f2d>
 8002d10:	a337      	add	r3, pc, #220	; (adr r3, 8002df0 <yawFilter+0x1c8>)
 8002d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d16:	f7fd fc97 	bl	8000648 <__aeabi_dmul>
 8002d1a:	f7fd ff8d 	bl	8000c38 <__aeabi_d2f>
 8002d1e:	eddd 0a01 	vldr	s1, [sp, #4]
 8002d22:	ee00 0a10 	vmov	s0, r0
 8002d26:	f003 fa13 	bl	8006150 <getAngleDiff>
 8002d2a:	ee18 0a10 	vmov	r0, s16
 8002d2e:	ee10 5a10 	vmov	r5, s0
 8002d32:	f7fd fc31 	bl	8000598 <__aeabi_f2d>
 8002d36:	4606      	mov	r6, r0
 8002d38:	4628      	mov	r0, r5
 8002d3a:	460f      	mov	r7, r1
 8002d3c:	f7fd fc2c 	bl	8000598 <__aeabi_f2d>
 8002d40:	a32d      	add	r3, pc, #180	; (adr r3, 8002df8 <yawFilter+0x1d0>)
 8002d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d46:	f7fd fc7f 	bl	8000648 <__aeabi_dmul>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4630      	mov	r0, r6
 8002d50:	4639      	mov	r1, r7
 8002d52:	f7fd fac1 	bl	80002d8 <__aeabi_dsub>
 8002d56:	f7fd ff6f 	bl	8000c38 <__aeabi_d2f>
 8002d5a:	6020      	str	r0, [r4, #0]
 8002d5c:	e797      	b.n	8002c8e <yawFilter+0x66>
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002d5e:	4b30      	ldr	r3, [pc, #192]	; (8002e20 <yawFilter+0x1f8>)
      debug.theta_override_flag = true;
 8002d60:	4a2d      	ldr	r2, [pc, #180]	; (8002e18 <yawFilter+0x1f0>)
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002d62:	4d29      	ldr	r5, [pc, #164]	; (8002e08 <yawFilter+0x1e0>)
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
      debug.theta_override_flag = true;
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	f882 1032 	strb.w	r1, [r2, #50]	; 0x32
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0bc      	beq.n	8002cee <yawFilter+0xc6>
 8002d74:	b16e      	cbz	r6, 8002d92 <yawFilter+0x16a>
  imu.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8002d76:	68a3      	ldr	r3, [r4, #8]
 8002d78:	60e3      	str	r3, [r4, #12]
    imu.yaw_angle_diff_integral = 0;
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	6122      	str	r2, [r4, #16]
  imu.pre_yaw_angle = imu.yaw_angle;
 8002d7e:	ed84 0a01 	vstr	s0, [r4, #4]
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002d82:	e775      	b.n	8002c70 <yawFilter+0x48>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.target_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 8002d84:	ed94 8a00 	vldr	s16, [r4]
 8002d88:	eddf 7a24 	vldr	s15, [pc, #144]	; 8002e1c <yawFilter+0x1f4>
 8002d8c:	edd5 0a00 	vldr	s1, [r5]
 8002d90:	e7b6      	b.n	8002d00 <yawFilter+0xd8>
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002d92:	edd5 0a01 	vldr	s1, [r5, #4]
 8002d96:	f003 f9db 	bl	8006150 <getAngleDiff>
 8002d9a:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8002d9e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da6:	dc04      	bgt.n	8002db2 <yawFilter+0x18a>
  imu.pre_yaw_angle = imu.yaw_angle;
 8002da8:	ed94 0a00 	vldr	s0, [r4]
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002dac:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
 8002db0:	e79d      	b.n	8002cee <yawFilter+0xc6>
        imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
 8002db2:	ed95 7a01 	vldr	s14, [r5, #4]
 8002db6:	eddf 7a17 	vldr	s15, [pc, #92]	; 8002e14 <yawFilter+0x1ec>
 8002dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dbe:	ee17 0a90 	vmov	r0, s15
 8002dc2:	f7fd fbe9 	bl	8000598 <__aeabi_f2d>
 8002dc6:	a308      	add	r3, pc, #32	; (adr r3, 8002de8 <yawFilter+0x1c0>)
 8002dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dcc:	f7fd fc3c 	bl	8000648 <__aeabi_dmul>
 8002dd0:	f7fd ff32 	bl	8000c38 <__aeabi_d2f>
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002dd4:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
        imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
 8002dd8:	6020      	str	r0, [r4, #0]
 8002dda:	ee00 0a10 	vmov	s0, r0
 8002dde:	e786      	b.n	8002cee <yawFilter+0xc6>
 8002de0:	a2529d39 	.word	0xa2529d39
 8002de4:	3f91df46 	.word	0x3f91df46
 8002de8:	6dc9c883 	.word	0x6dc9c883
 8002dec:	3fd45f30 	.word	0x3fd45f30
 8002df0:	16c16c17 	.word	0x16c16c17
 8002df4:	3f76c16c 	.word	0x3f76c16c
 8002df8:	48b81fe5 	.word	0x48b81fe5
 8002dfc:	3fad55df 	.word	0x3fad55df
 8002e00:	200007d0 	.word	0x200007d0
 8002e04:	20000b74 	.word	0x20000b74
 8002e08:	2000065c 	.word	0x2000065c
 8002e0c:	3b03126f 	.word	0x3b03126f
 8002e10:	20000b20 	.word	0x20000b20
 8002e14:	43340000 	.word	0x43340000
 8002e18:	20000794 	.word	0x20000794
 8002e1c:	40490fdb 	.word	0x40490fdb
 8002e20:	2000073c 	.word	0x2000073c
 8002e24:	00000000 	.word	0x00000000

08002e28 <speed_control>:
  }
  //output.omega = 0;
}

void speed_control()
{
 8002e28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  target.local_vel[0] = target.velocity[0];
 8002e2c:	4ce4      	ldr	r4, [pc, #912]	; (80031c0 <speed_control+0x398>)
  target.local_vel[1] = target.velocity[1];

  // 500Hz, m/s -> m / cycle
  for (int i = 0; i < 2; i++) {
    // 加速度制限
    output.accel_limit[i] = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
 8002e2e:	4de5      	ldr	r5, [pc, #916]	; (80031c4 <speed_control+0x39c>)
 8002e30:	4be5      	ldr	r3, [pc, #916]	; (80031c8 <speed_control+0x3a0>)
 8002e32:	616b      	str	r3, [r5, #20]
{
 8002e34:	ed2d 8b0c 	vpush	{d8-d13}
  target.local_vel[0] = target.velocity[0];
 8002e38:	ed94 8a02 	vldr	s16, [r4, #8]
    if (target.local_vel[i] < target.local_vel_now[i] && i == 0) {  // バック時だけ加速度制限変更
 8002e3c:	ed94 9a06 	vldr	s18, [r4, #24]
  target.local_vel[1] = target.velocity[1];
 8002e40:	edd4 8a03 	vldr	s17, [r4, #12]
  target.local_vel[0] = target.velocity[0];
 8002e44:	ed84 8a04 	vstr	s16, [r4, #16]
    if (target.local_vel[i] < target.local_vel_now[i] && i == 0) {  // バック時だけ加速度制限変更
 8002e48:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8002e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      output.accel_limit[i] = ACCEL_LIMIT_BACK / MAIN_LOOP_CYCLE;
    }

    // 減速方向は摩擦を使えるので制動力上げる
    if (fabs(target.local_vel[i]) < fabs(target.local_vel_now[i]) || target.local_vel[i] * target.local_vel_now[i] < 0) {
 8002e50:	eef0 7ac9 	vabs.f32	s15, s18
 8002e54:	eeb0 7ac8 	vabs.f32	s14, s16
      output.accel_limit[i] = ACCEL_LIMIT_BACK / MAIN_LOOP_CYCLE;
 8002e58:	bf44      	itt	mi
 8002e5a:	4bdc      	ldrmi	r3, [pc, #880]	; (80031cc <speed_control+0x3a4>)
 8002e5c:	616b      	strmi	r3, [r5, #20]
    if (fabs(target.local_vel[i]) < fabs(target.local_vel_now[i]) || target.local_vel[i] * target.local_vel_now[i] < 0) {
 8002e5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  target.local_vel[1] = target.velocity[1];
 8002e66:	edc4 8a05 	vstr	s17, [r4, #20]
    if (fabs(target.local_vel[i]) < fabs(target.local_vel_now[i]) || target.local_vel[i] * target.local_vel_now[i] < 0) {
 8002e6a:	f300 81c8 	bgt.w	80031fe <speed_control+0x3d6>
 8002e6e:	ee68 7a09 	vmul.f32	s15, s16, s18
 8002e72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e7a:	f100 81c0 	bmi.w	80031fe <speed_control+0x3d6>
      output.accel_limit[i] = 0;
      //output.global_vel_now[i] = 0;
    }*/

    // 加速度→速度変換
    if (target.local_vel[i] > target.local_vel_now[i]) {
 8002e7e:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8002e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e86:	f300 81cb 	bgt.w	8003220 <speed_control+0x3f8>
        output.accel[i] = 0;
      } else {
        target.local_vel_now[i] += output.accel_limit[i];
        output.accel[i] = +output.accel_limit[i];
      }
    } else if (target.local_vel[i] < target.local_vel_now[i]) {
 8002e8a:	f100 8232 	bmi.w	80032f2 <speed_control+0x4ca>
        target.local_vel_now[i] -= output.accel_limit[i];
        output.accel[i] = -output.accel_limit[i];
      }
    } else {
      //target.local_vel_now[i] == target.local_vel[i]
      output.accel[i] = 0;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	4ecf      	ldr	r6, [pc, #828]	; (80031d0 <speed_control+0x3a8>)
 8002e92:	61eb      	str	r3, [r5, #28]
    if (target.local_vel[i] < target.local_vel_now[i] && i == 0) {  // バック時だけ加速度制限変更
 8002e94:	ed94 9a07 	vldr	s18, [r4, #28]
    output.accel_limit[i] = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
 8002e98:	4bcb      	ldr	r3, [pc, #812]	; (80031c8 <speed_control+0x3a0>)
 8002e9a:	61ab      	str	r3, [r5, #24]
    if (fabs(target.local_vel[i]) < fabs(target.local_vel_now[i]) || target.local_vel[i] * target.local_vel_now[i] < 0) {
 8002e9c:	eef0 7ae8 	vabs.f32	s15, s17
 8002ea0:	eeb0 7ac9 	vabs.f32	s14, s18
 8002ea4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eac:	f100 81da 	bmi.w	8003264 <speed_control+0x43c>
 8002eb0:	ee68 7a89 	vmul.f32	s15, s17, s18
 8002eb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ebc:	f100 81d2 	bmi.w	8003264 <speed_control+0x43c>
    if (target.local_vel[i] > target.local_vel_now[i]) {
 8002ec0:	eef4 8ac9 	vcmpe.f32	s17, s18
 8002ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec8:	f340 81dd 	ble.w	8003286 <speed_control+0x45e>
      if (omni.robot_pos_diff[i] > 0) {  // 目標座標を追い越してしまっている場合、加速度上限を上げて追従
 8002ecc:	edd6 7a05 	vldr	s15, [r6, #20]
 8002ed0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed8:	dd07      	ble.n	8002eea <speed_control+0xc2>
        output.accel_limit[i] *= 3.0;
 8002eda:	edd5 7a06 	vldr	s15, [r5, #24]
 8002ede:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002ee2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ee6:	edc5 7a06 	vstr	s15, [r5, #24]
      if (target.local_vel_now[i] + output.accel_limit[i] > target.local_vel[i]) {
 8002eea:	edd5 7a06 	vldr	s15, [r5, #24]
 8002eee:	ee79 7a27 	vadd.f32	s15, s18, s15
 8002ef2:	eef4 8ae7 	vcmpe.f32	s17, s15
 8002ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efa:	f100 81d5 	bmi.w	80032a8 <speed_control+0x480>
        target.local_vel_now[i] += output.accel_limit[i];
 8002efe:	edd5 7a06 	vldr	s15, [r5, #24]
        output.accel[i] = +output.accel_limit[i];
 8002f02:	69ab      	ldr	r3, [r5, #24]
 8002f04:	622b      	str	r3, [r5, #32]
        target.local_vel_now[i] += output.accel_limit[i];
 8002f06:	ee39 9a27 	vadd.f32	s18, s18, s15
 8002f0a:	ed84 9a07 	vstr	s18, [r4, #28]
      output.accel[i] *= 2;
    }*/
  }

  // ローカル→グローバル座標系
  output.global_vel_now[0] = (target.local_vel_now[0]) * cos(imu.yaw_angle_rad) - (target.local_vel_now[1]) * sin(imu.yaw_angle_rad);
 8002f0e:	69a0      	ldr	r0, [r4, #24]
 8002f10:	f7fd fb42 	bl	8000598 <__aeabi_f2d>
 8002f14:	4baf      	ldr	r3, [pc, #700]	; (80031d4 <speed_control+0x3ac>)
 8002f16:	689f      	ldr	r7, [r3, #8]
 8002f18:	ec41 0b1b 	vmov	d11, r0, r1
 8002f1c:	4638      	mov	r0, r7
 8002f1e:	f7fd fb3b 	bl	8000598 <__aeabi_f2d>
 8002f22:	ec41 0b10 	vmov	d0, r0, r1
 8002f26:	ec41 0b19 	vmov	d9, r0, r1
 8002f2a:	f00a ffbd 	bl	800dea8 <cos>
 8002f2e:	69e0      	ldr	r0, [r4, #28]
 8002f30:	ec5b ab10 	vmov	sl, fp, d0
 8002f34:	f7fd fb30 	bl	8000598 <__aeabi_f2d>
 8002f38:	eeb0 0a49 	vmov.f32	s0, s18
 8002f3c:	eef0 0a69 	vmov.f32	s1, s19
 8002f40:	ec41 0b1c 	vmov	d12, r0, r1
 8002f44:	ec41 0b19 	vmov	d9, r0, r1
 8002f48:	f00b f802 	bl	800df50 <sin>
 8002f4c:	4652      	mov	r2, sl
 8002f4e:	465b      	mov	r3, fp
 8002f50:	ec51 0b1b 	vmov	r0, r1, d11
 8002f54:	eeb0 aa40 	vmov.f32	s20, s0
 8002f58:	eef0 aa60 	vmov.f32	s21, s1
 8002f5c:	eeb0 da40 	vmov.f32	s26, s0
 8002f60:	eef0 da60 	vmov.f32	s27, s1
 8002f64:	f7fd fb70 	bl	8000648 <__aeabi_dmul>
 8002f68:	ec53 2b1a 	vmov	r2, r3, d10
 8002f6c:	4680      	mov	r8, r0
 8002f6e:	4689      	mov	r9, r1
 8002f70:	ec51 0b19 	vmov	r0, r1, d9
 8002f74:	f7fd fb68 	bl	8000648 <__aeabi_dmul>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	4640      	mov	r0, r8
 8002f7e:	4649      	mov	r1, r9
 8002f80:	f7fd f9aa 	bl	80002d8 <__aeabi_dsub>
 8002f84:	f7fd fe58 	bl	8000c38 <__aeabi_d2f>
  output.global_vel_now[1] = (target.local_vel_now[0]) * sin(imu.yaw_angle_rad) + (target.local_vel_now[1]) * cos(imu.yaw_angle_rad);
 8002f88:	ec53 2b1a 	vmov	r2, r3, d10
  output.global_vel_now[0] = (target.local_vel_now[0]) * cos(imu.yaw_angle_rad) - (target.local_vel_now[1]) * sin(imu.yaw_angle_rad);
 8002f8c:	60a8      	str	r0, [r5, #8]
  output.global_vel_now[1] = (target.local_vel_now[0]) * sin(imu.yaw_angle_rad) + (target.local_vel_now[1]) * cos(imu.yaw_angle_rad);
 8002f8e:	ec51 0b1b 	vmov	r0, r1, d11
 8002f92:	f7fd fb59 	bl	8000648 <__aeabi_dmul>
 8002f96:	ec53 2b19 	vmov	r2, r3, d9
 8002f9a:	4680      	mov	r8, r0
 8002f9c:	4689      	mov	r9, r1
 8002f9e:	4650      	mov	r0, sl
 8002fa0:	4659      	mov	r1, fp
 8002fa2:	f7fd fb51 	bl	8000648 <__aeabi_dmul>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	460b      	mov	r3, r1
 8002faa:	4640      	mov	r0, r8
 8002fac:	4649      	mov	r1, r9
 8002fae:	f7fd f995 	bl	80002dc <__adddf3>
 8002fb2:	f7fd fe41 	bl	8000c38 <__aeabi_d2f>
 8002fb6:	60e8      	str	r0, [r5, #12]
  target.global_pos[0] += output.global_vel_now[0] / MAIN_LOOP_CYCLE;  // speed to position
 8002fb8:	eddf 7a87 	vldr	s15, [pc, #540]	; 80031d8 <speed_control+0x3b0>
 8002fbc:	ed95 7a02 	vldr	s14, [r5, #8]
 8002fc0:	edd4 6a00 	vldr	s13, [r4]
  target.global_pos[1] += output.global_vel_now[1] / MAIN_LOOP_CYCLE;  // speed to position
 8002fc4:	edd5 5a03 	vldr	s11, [r5, #12]
  // ここから位置制御
  for (int i = 0; i < 2; i++) {
    // targetとodomの差分に上限をつける(吹っ飛び対策)
    // 出力が上限に張り付いたら、出力制限でそれ以上の加速度は出しようがないのでそれに合わせる
    float odom_diff_max = (float)OUTPUT_XY_LIMIT / OMNI_OUTPUT_GAIN_KP;
    if (target.global_pos[i] - omni.odom[i] > odom_diff_max) {
 8002fc8:	ed96 6a06 	vldr	s12, [r6, #24]
  target.global_pos[0] += output.global_vel_now[0] / MAIN_LOOP_CYCLE;  // speed to position
 8002fcc:	eee7 6a27 	vfma.f32	s13, s14, s15
  target.global_pos[1] += output.global_vel_now[1] / MAIN_LOOP_CYCLE;  // speed to position
 8002fd0:	ed94 7a01 	vldr	s14, [r4, #4]
  target.global_pos[0] += output.global_vel_now[0] / MAIN_LOOP_CYCLE;  // speed to position
 8002fd4:	edc4 6a00 	vstr	s13, [r4]
  target.global_pos[1] += output.global_vel_now[1] / MAIN_LOOP_CYCLE;  // speed to position
 8002fd8:	eea5 7aa7 	vfma.f32	s14, s11, s15
    if (target.global_pos[i] - omni.odom[i] > odom_diff_max) {
 8002fdc:	ee76 5ac6 	vsub.f32	s11, s13, s12
 8002fe0:	eddf 7a7e 	vldr	s15, [pc, #504]	; 80031dc <speed_control+0x3b4>
  target.global_pos[1] += output.global_vel_now[1] / MAIN_LOOP_CYCLE;  // speed to position
 8002fe4:	ed84 7a01 	vstr	s14, [r4, #4]
    if (target.global_pos[i] - omni.odom[i] > odom_diff_max) {
 8002fe8:	eef4 5ae7 	vcmpe.f32	s11, s15
 8002fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff0:	f300 816d 	bgt.w	80032ce <speed_control+0x4a6>
      target.global_pos[i] = omni.odom[i] + odom_diff_max;
    } else if (target.global_pos[i] - omni.odom[i] < -odom_diff_max) {
 8002ff4:	ed9f 5a7a 	vldr	s10, [pc, #488]	; 80031e0 <speed_control+0x3b8>
 8002ff8:	eef4 5ac5 	vcmpe.f32	s11, s10
 8002ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      target.global_pos[i] = omni.odom[i] - odom_diff_max;
    }

    // odom基準の絶対座標系
    omni.global_odom_diff[i] = omni.odom[i] - target.global_pos[i];
 8003000:	bf54      	ite	pl
 8003002:	ee76 7a66 	vsubpl.f32	s15, s12, s13
      target.global_pos[i] = omni.odom[i] - odom_diff_max;
 8003006:	ee36 6a67 	vsubmi.f32	s12, s12, s15
    omni.global_odom_diff[i] = omni.odom[i] - target.global_pos[i];
 800300a:	ee17 0a90 	vmov	r0, s15
      target.global_pos[i] = omni.odom[i] - odom_diff_max;
 800300e:	bf48      	it	mi
 8003010:	ed84 6a00 	vstrmi	s12, [r4]
    if (target.global_pos[i] - omni.odom[i] > odom_diff_max) {
 8003014:	edd6 7a07 	vldr	s15, [r6, #28]
 8003018:	eddf 6a70 	vldr	s13, [pc, #448]	; 80031dc <speed_control+0x3b4>
    omni.global_odom_diff[i] = omni.odom[i] - target.global_pos[i];
 800301c:	60b0      	str	r0, [r6, #8]
    if (target.global_pos[i] - omni.odom[i] > odom_diff_max) {
 800301e:	ee37 6a67 	vsub.f32	s12, s14, s15
 8003022:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8003026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800302a:	f340 8142 	ble.w	80032b2 <speed_control+0x48a>
      target.global_pos[i] = omni.odom[i] + odom_diff_max;
 800302e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003032:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 80031e8 <speed_control+0x3c0>
 8003036:	edc4 7a01 	vstr	s15, [r4, #4]

    // 速度に対する応答性を稼ぐ
    target.local_vel_ff_factor[i] = target.local_vel[i] - omni.local_odom_speed_mvf[i];
 800303a:	ed96 7a12 	vldr	s14, [r6, #72]	; 0x48
    omni.global_odom_diff[i] = omni.odom[i] - target.global_pos[i];
 800303e:	f8c6 800c 	str.w	r8, [r6, #12]
    target.local_vel_ff_factor[i] = target.local_vel[i] - omni.local_odom_speed_mvf[i];
 8003042:	ee38 8a47 	vsub.f32	s16, s16, s14
    if (target.local_vel_ff_factor[i] > FF_TARGET_FINAL_DIFF_LIMIT) {
 8003046:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800304a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800304e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003052:	dc08      	bgt.n	8003066 <speed_control+0x23e>
      target.local_vel_ff_factor[i] = FF_TARGET_FINAL_DIFF_LIMIT;
    } else if (target.local_vel_ff_factor[i] < -FF_TARGET_FINAL_DIFF_LIMIT) {
 8003054:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
    target.local_vel_ff_factor[i] = target.local_vel[i] - omni.local_odom_speed_mvf[i];
 8003058:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003060:	bf58      	it	pl
 8003062:	eef0 7a48 	vmovpl.f32	s15, s16
 8003066:	ed96 7a13 	vldr	s14, [r6, #76]	; 0x4c
 800306a:	edc4 7a08 	vstr	s15, [r4, #32]
 800306e:	ee78 8ac7 	vsub.f32	s17, s17, s14
    if (target.local_vel_ff_factor[i] > FF_TARGET_FINAL_DIFF_LIMIT) {
 8003072:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003076:	eef4 8ae7 	vcmpe.f32	s17, s15
 800307a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800307e:	f340 812c 	ble.w	80032da <speed_control+0x4b2>
      target.local_vel_ff_factor[i] = FF_TARGET_FINAL_DIFF_LIMIT;
 8003082:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
      target.local_vel_ff_factor[i] = -FF_TARGET_FINAL_DIFF_LIMIT;
    }
  }

  // グローバル→ローカル座標系
  omni.robot_pos_diff[0] = omni.global_odom_diff[0] * cos(-imu.yaw_angle_rad) - omni.global_odom_diff[1] * sin(-imu.yaw_angle_rad);
 8003086:	f7fd fa87 	bl	8000598 <__aeabi_f2d>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	f087 4000 	eor.w	r0, r7, #2147483648	; 0x80000000
 8003092:	ec43 2b19 	vmov	d9, r2, r3
 8003096:	f7fd fa7f 	bl	8000598 <__aeabi_f2d>
 800309a:	ec41 0b10 	vmov	d0, r0, r1
 800309e:	ec41 0b18 	vmov	d8, r0, r1
 80030a2:	f00a ff01 	bl	800dea8 <cos>
 80030a6:	4640      	mov	r0, r8
 80030a8:	eeb0 aa40 	vmov.f32	s20, s0
 80030ac:	eef0 aa60 	vmov.f32	s21, s1
 80030b0:	f7fd fa72 	bl	8000598 <__aeabi_f2d>
 80030b4:	ec53 2b1a 	vmov	r2, r3, d10
 80030b8:	4682      	mov	sl, r0
 80030ba:	468b      	mov	fp, r1
 80030bc:	ec51 0b19 	vmov	r0, r1, d9
 80030c0:	f7fd fac2 	bl	8000648 <__aeabi_dmul>
 80030c4:	4652      	mov	r2, sl
 80030c6:	4680      	mov	r8, r0
 80030c8:	4689      	mov	r9, r1
 80030ca:	465b      	mov	r3, fp
 80030cc:	ec51 0b1d 	vmov	r0, r1, d13
 80030d0:	f7fd faba 	bl	8000648 <__aeabi_dmul>
 80030d4:	4602      	mov	r2, r0
 80030d6:	460b      	mov	r3, r1
 80030d8:	4640      	mov	r0, r8
 80030da:	4649      	mov	r1, r9
 80030dc:	f7fd f8fe 	bl	80002dc <__adddf3>
 80030e0:	f7fd fdaa 	bl	8000c38 <__aeabi_d2f>
  omni.robot_pos_diff[1] = omni.global_odom_diff[0] * sin(-imu.yaw_angle_rad) + omni.global_odom_diff[1] * cos(-imu.yaw_angle_rad);
 80030e4:	eeb0 0a48 	vmov.f32	s0, s16
 80030e8:	eef0 0a68 	vmov.f32	s1, s17
  omni.robot_pos_diff[0] = omni.global_odom_diff[0] * cos(-imu.yaw_angle_rad) - omni.global_odom_diff[1] * sin(-imu.yaw_angle_rad);
 80030ec:	6130      	str	r0, [r6, #16]
 80030ee:	4607      	mov	r7, r0
  omni.robot_pos_diff[1] = omni.global_odom_diff[0] * sin(-imu.yaw_angle_rad) + omni.global_odom_diff[1] * cos(-imu.yaw_angle_rad);
 80030f0:	f00a ff2e 	bl	800df50 <sin>
 80030f4:	ec51 0b19 	vmov	r0, r1, d9
 80030f8:	ec53 2b10 	vmov	r2, r3, d0
 80030fc:	f7fd faa4 	bl	8000648 <__aeabi_dmul>
 8003100:	4652      	mov	r2, sl
 8003102:	4680      	mov	r8, r0
 8003104:	4689      	mov	r9, r1
 8003106:	465b      	mov	r3, fp
 8003108:	ec51 0b1a 	vmov	r0, r1, d10
 800310c:	f7fd fa9c 	bl	8000648 <__aeabi_dmul>
 8003110:	4602      	mov	r2, r0
 8003112:	460b      	mov	r3, r1
 8003114:	4640      	mov	r0, r8
 8003116:	4649      	mov	r1, r9
 8003118:	f7fd f8e0 	bl	80002dc <__adddf3>
 800311c:	f7fd fd8c 	bl	8000c38 <__aeabi_d2f>
 8003120:	4682      	mov	sl, r0

  // local_vel_ff_factorに含まれるので要らなくなった
  /*- omni.local_odom_speed[0] * OMNI_OUTPUT_GAIN_KD */
  /*- omni.local_odom_speed[1] * OMNI_OUTPUT_GAIN_KD */

  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP + target.local_vel_now[0] * OMNI_OUTPUT_GAIN_FF_TARGET_NOW + target.local_vel_ff_factor[0] * OMNI_OUTPUT_GAIN_FF_TARGET_FINAL_DIFF;
 8003122:	4b30      	ldr	r3, [pc, #192]	; (80031e4 <speed_control+0x3bc>)
  omni.robot_pos_diff[1] = omni.global_odom_diff[0] * sin(-imu.yaw_angle_rad) + omni.global_odom_diff[1] * cos(-imu.yaw_angle_rad);
 8003124:	f8c6 a014 	str.w	sl, [r6, #20]
  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP + target.local_vel_now[0] * OMNI_OUTPUT_GAIN_FF_TARGET_NOW + target.local_vel_ff_factor[0] * OMNI_OUTPUT_GAIN_FF_TARGET_FINAL_DIFF;
 8003128:	2200      	movs	r2, #0
 800312a:	ec51 0b1b 	vmov	r0, r1, d11
 800312e:	f7fd fa8b 	bl	8000648 <__aeabi_dmul>
 8003132:	4680      	mov	r8, r0
 8003134:	6a20      	ldr	r0, [r4, #32]
 8003136:	4689      	mov	r9, r1
 8003138:	f7fd fa2e 	bl	8000598 <__aeabi_f2d>
 800313c:	460b      	mov	r3, r1
 800313e:	4602      	mov	r2, r0
 8003140:	4649      	mov	r1, r9
 8003142:	4640      	mov	r0, r8
 8003144:	f7fd f8ca 	bl	80002dc <__adddf3>
 8003148:	4602      	mov	r2, r0
 800314a:	f087 4000 	eor.w	r0, r7, #2147483648	; 0x80000000
 800314e:	4616      	mov	r6, r2
 8003150:	460f      	mov	r7, r1
 8003152:	f7fd fa21 	bl	8000598 <__aeabi_f2d>
 8003156:	a318      	add	r3, pc, #96	; (adr r3, 80031b8 <speed_control+0x390>)
 8003158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315c:	f7fd fa74 	bl	8000648 <__aeabi_dmul>
 8003160:	4602      	mov	r2, r0
 8003162:	460b      	mov	r3, r1
 8003164:	4630      	mov	r0, r6
 8003166:	4639      	mov	r1, r7
 8003168:	f7fd f8b8 	bl	80002dc <__adddf3>
 800316c:	f7fd fd64 	bl	8000c38 <__aeabi_d2f>
 8003170:	4603      	mov	r3, r0
  output.velocity[1] = -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP + target.local_vel_now[1] * OMNI_OUTPUT_GAIN_FF_TARGET_NOW + target.local_vel_ff_factor[1] * OMNI_OUTPUT_GAIN_FF_TARGET_FINAL_DIFF;
 8003172:	2200      	movs	r2, #0
 8003174:	ec51 0b1c 	vmov	r0, r1, d12
  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP + target.local_vel_now[0] * OMNI_OUTPUT_GAIN_FF_TARGET_NOW + target.local_vel_ff_factor[0] * OMNI_OUTPUT_GAIN_FF_TARGET_FINAL_DIFF;
 8003178:	602b      	str	r3, [r5, #0]
  output.velocity[1] = -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP + target.local_vel_now[1] * OMNI_OUTPUT_GAIN_FF_TARGET_NOW + target.local_vel_ff_factor[1] * OMNI_OUTPUT_GAIN_FF_TARGET_FINAL_DIFF;
 800317a:	4b1a      	ldr	r3, [pc, #104]	; (80031e4 <speed_control+0x3bc>)
 800317c:	f7fd fa64 	bl	8000648 <__aeabi_dmul>
 8003180:	4606      	mov	r6, r0
 8003182:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003184:	460f      	mov	r7, r1
 8003186:	f7fd fa07 	bl	8000598 <__aeabi_f2d>
 800318a:	4602      	mov	r2, r0
 800318c:	460b      	mov	r3, r1
 800318e:	4630      	mov	r0, r6
 8003190:	4639      	mov	r1, r7
 8003192:	f7fd f8a3 	bl	80002dc <__adddf3>
 8003196:	4606      	mov	r6, r0
 8003198:	f08a 4000 	eor.w	r0, sl, #2147483648	; 0x80000000
 800319c:	460f      	mov	r7, r1
 800319e:	f7fd f9fb 	bl	8000598 <__aeabi_f2d>
 80031a2:	a305      	add	r3, pc, #20	; (adr r3, 80031b8 <speed_control+0x390>)
 80031a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a8:	f7fd fa4e 	bl	8000648 <__aeabi_dmul>
 80031ac:	4602      	mov	r2, r0
 80031ae:	460b      	mov	r3, r1
 80031b0:	4630      	mov	r0, r6
 80031b2:	4639      	mov	r1, r7
 80031b4:	e01a      	b.n	80031ec <speed_control+0x3c4>
 80031b6:	bf00      	nop
 80031b8:	00000000 	.word	0x00000000
 80031bc:	4052c000 	.word	0x4052c000
 80031c0:	20000b44 	.word	0x20000b44
 80031c4:	200008f0 	.word	0x200008f0
 80031c8:	3c23d70a 	.word	0x3c23d70a
 80031cc:	3bc49ba6 	.word	0x3bc49ba6
 80031d0:	200008a0 	.word	0x200008a0
 80031d4:	200007d0 	.word	0x200007d0
 80031d8:	3b03126f 	.word	0x3b03126f
 80031dc:	3e088889 	.word	0x3e088889
 80031e0:	be088889 	.word	0xbe088889
 80031e4:	3fe00000 	.word	0x3fe00000
 80031e8:	be088889 	.word	0xbe088889
 80031ec:	f7fd f876 	bl	80002dc <__adddf3>
 80031f0:	f7fd fd22 	bl	8000c38 <__aeabi_d2f>
 80031f4:	6068      	str	r0, [r5, #4]
}
 80031f6:	ecbd 8b0c 	vpop	{d8-d13}
 80031fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      output.accel_limit[i] *= 1.2;
 80031fe:	6968      	ldr	r0, [r5, #20]
 8003200:	f7fd f9ca 	bl	8000598 <__aeabi_f2d>
 8003204:	4b60      	ldr	r3, [pc, #384]	; (8003388 <speed_control+0x560>)
 8003206:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 800320a:	f7fd fa1d 	bl	8000648 <__aeabi_dmul>
 800320e:	f7fd fd13 	bl	8000c38 <__aeabi_d2f>
    if (target.local_vel[i] > target.local_vel_now[i]) {
 8003212:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8003216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      output.accel_limit[i] *= 1.2;
 800321a:	6168      	str	r0, [r5, #20]
    if (target.local_vel[i] > target.local_vel_now[i]) {
 800321c:	f77f ae35 	ble.w	8002e8a <speed_control+0x62>
      if (omni.robot_pos_diff[i] > 0) {  // 目標座標を追い越してしまっている場合、加速度上限を上げて追従
 8003220:	4e5a      	ldr	r6, [pc, #360]	; (800338c <speed_control+0x564>)
 8003222:	edd6 7a04 	vldr	s15, [r6, #16]
 8003226:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800322a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800322e:	dd07      	ble.n	8003240 <speed_control+0x418>
        output.accel_limit[i] *= 3.0;
 8003230:	edd5 7a05 	vldr	s15, [r5, #20]
 8003234:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003238:	ee67 7a87 	vmul.f32	s15, s15, s14
 800323c:	edc5 7a05 	vstr	s15, [r5, #20]
      if (target.local_vel_now[i] + output.accel_limit[i] > target.local_vel[i]) {
 8003240:	edd5 7a05 	vldr	s15, [r5, #20]
 8003244:	ee77 7a89 	vadd.f32	s15, s15, s18
 8003248:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800324c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003250:	d460      	bmi.n	8003314 <speed_control+0x4ec>
        target.local_vel_now[i] += output.accel_limit[i];
 8003252:	edd5 7a05 	vldr	s15, [r5, #20]
        output.accel[i] = +output.accel_limit[i];
 8003256:	696b      	ldr	r3, [r5, #20]
 8003258:	61eb      	str	r3, [r5, #28]
        target.local_vel_now[i] += output.accel_limit[i];
 800325a:	ee77 7a89 	vadd.f32	s15, s15, s18
 800325e:	edc4 7a06 	vstr	s15, [r4, #24]
        output.accel[i] = +output.accel_limit[i];
 8003262:	e617      	b.n	8002e94 <speed_control+0x6c>
      output.accel_limit[i] *= 1.2;
 8003264:	69a8      	ldr	r0, [r5, #24]
 8003266:	f7fd f997 	bl	8000598 <__aeabi_f2d>
 800326a:	4b47      	ldr	r3, [pc, #284]	; (8003388 <speed_control+0x560>)
 800326c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8003270:	f7fd f9ea 	bl	8000648 <__aeabi_dmul>
 8003274:	f7fd fce0 	bl	8000c38 <__aeabi_d2f>
    if (target.local_vel[i] > target.local_vel_now[i]) {
 8003278:	eef4 8ac9 	vcmpe.f32	s17, s18
 800327c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      output.accel_limit[i] *= 1.2;
 8003280:	61a8      	str	r0, [r5, #24]
    if (target.local_vel[i] > target.local_vel_now[i]) {
 8003282:	f73f ae23 	bgt.w	8002ecc <speed_control+0xa4>
    } else if (target.local_vel[i] < target.local_vel_now[i]) {
 8003286:	d54a      	bpl.n	800331e <speed_control+0x4f6>
      if (omni.robot_pos_diff[i] < 0) {  // 目標座標を追い越してしまっている場合、加速度上限を上げて追従
 8003288:	edd6 7a05 	vldr	s15, [r6, #20]
 800328c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003294:	d46e      	bmi.n	8003374 <speed_control+0x54c>
      if (target.local_vel_now[i] - output.accel_limit[i] < target.local_vel[i]) {
 8003296:	edd5 7a06 	vldr	s15, [r5, #24]
 800329a:	ee79 7a67 	vsub.f32	s15, s18, s15
 800329e:	eef4 8ae7 	vcmpe.f32	s17, s15
 80032a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a6:	dd4f      	ble.n	8003348 <speed_control+0x520>
        output.accel[i] = 0;
 80032a8:	2300      	movs	r3, #0
        target.local_vel_now[i] = target.local_vel[i];
 80032aa:	edc4 8a07 	vstr	s17, [r4, #28]
        output.accel[i] = 0;
 80032ae:	622b      	str	r3, [r5, #32]
 80032b0:	e62d      	b.n	8002f0e <speed_control+0xe6>
    } else if (target.global_pos[i] - omni.odom[i] < -odom_diff_max) {
 80032b2:	eddf 5a37 	vldr	s11, [pc, #220]	; 8003390 <speed_control+0x568>
 80032b6:	eeb4 6ae5 	vcmpe.f32	s12, s11
 80032ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032be:	d531      	bpl.n	8003324 <speed_control+0x4fc>
      target.global_pos[i] = omni.odom[i] - odom_diff_max;
 80032c0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80032c4:	ee16 8a90 	vmov	r8, s13
 80032c8:	edc4 7a01 	vstr	s15, [r4, #4]
 80032cc:	e6b5      	b.n	800303a <speed_control+0x212>
      target.global_pos[i] = omni.odom[i] + odom_diff_max;
 80032ce:	ee36 6a27 	vadd.f32	s12, s12, s15
 80032d2:	4830      	ldr	r0, [pc, #192]	; (8003394 <speed_control+0x56c>)
 80032d4:	ed84 6a00 	vstr	s12, [r4]
 80032d8:	e69c      	b.n	8003014 <speed_control+0x1ec>
    } else if (target.local_vel_ff_factor[i] < -FF_TARGET_FINAL_DIFF_LIMIT) {
 80032da:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
    target.local_vel_ff_factor[i] = target.local_vel[i] - omni.local_odom_speed_mvf[i];
 80032de:	eef4 8ae7 	vcmpe.f32	s17, s15
 80032e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e6:	bf58      	it	pl
 80032e8:	eef0 7a68 	vmovpl.f32	s15, s17
 80032ec:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
 80032f0:	e6c9      	b.n	8003086 <speed_control+0x25e>
      if (omni.robot_pos_diff[i] < 0) {  // 目標座標を追い越してしまっている場合、加速度上限を上げて追従
 80032f2:	4e26      	ldr	r6, [pc, #152]	; (800338c <speed_control+0x564>)
 80032f4:	edd6 7a04 	vldr	s15, [r6, #16]
 80032f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003300:	d42f      	bmi.n	8003362 <speed_control+0x53a>
      if (target.local_vel_now[i] - output.accel_limit[i] < target.local_vel[i]) {
 8003302:	edd5 7a05 	vldr	s15, [r5, #20]
 8003306:	ee79 7a67 	vsub.f32	s15, s18, s15
 800330a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800330e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003312:	dd0c      	ble.n	800332e <speed_control+0x506>
        output.accel[i] = 0;
 8003314:	2300      	movs	r3, #0
        target.local_vel_now[i] = target.local_vel[i];
 8003316:	ed84 8a06 	vstr	s16, [r4, #24]
        output.accel[i] = 0;
 800331a:	61eb      	str	r3, [r5, #28]
 800331c:	e5ba      	b.n	8002e94 <speed_control+0x6c>
      output.accel[i] = 0;
 800331e:	2300      	movs	r3, #0
 8003320:	622b      	str	r3, [r5, #32]
 8003322:	e5f4      	b.n	8002f0e <speed_control+0xe6>
    omni.global_odom_diff[i] = omni.odom[i] - target.global_pos[i];
 8003324:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003328:	ee17 8a90 	vmov	r8, s15
 800332c:	e685      	b.n	800303a <speed_control+0x212>
        target.local_vel_now[i] -= output.accel_limit[i];
 800332e:	ed95 7a05 	vldr	s14, [r5, #20]
        output.accel[i] = -output.accel_limit[i];
 8003332:	edd5 7a05 	vldr	s15, [r5, #20]
        target.local_vel_now[i] -= output.accel_limit[i];
 8003336:	ee39 9a47 	vsub.f32	s18, s18, s14
        output.accel[i] = -output.accel_limit[i];
 800333a:	eef1 7a67 	vneg.f32	s15, s15
        target.local_vel_now[i] -= output.accel_limit[i];
 800333e:	ed84 9a06 	vstr	s18, [r4, #24]
        output.accel[i] = -output.accel_limit[i];
 8003342:	edc5 7a07 	vstr	s15, [r5, #28]
 8003346:	e5a5      	b.n	8002e94 <speed_control+0x6c>
        target.local_vel_now[i] -= output.accel_limit[i];
 8003348:	ed95 7a06 	vldr	s14, [r5, #24]
        output.accel[i] = -output.accel_limit[i];
 800334c:	edd5 7a06 	vldr	s15, [r5, #24]
        target.local_vel_now[i] -= output.accel_limit[i];
 8003350:	ee39 9a47 	vsub.f32	s18, s18, s14
        output.accel[i] = -output.accel_limit[i];
 8003354:	eef1 7a67 	vneg.f32	s15, s15
        target.local_vel_now[i] -= output.accel_limit[i];
 8003358:	ed84 9a07 	vstr	s18, [r4, #28]
        output.accel[i] = -output.accel_limit[i];
 800335c:	edc5 7a08 	vstr	s15, [r5, #32]
 8003360:	e5d5      	b.n	8002f0e <speed_control+0xe6>
        output.accel_limit[i] *= 3.0;
 8003362:	edd5 7a05 	vldr	s15, [r5, #20]
 8003366:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800336a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800336e:	edc5 7a05 	vstr	s15, [r5, #20]
 8003372:	e7c6      	b.n	8003302 <speed_control+0x4da>
 8003374:	edd5 7a06 	vldr	s15, [r5, #24]
 8003378:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800337c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003380:	edc5 7a06 	vstr	s15, [r5, #24]
 8003384:	e787      	b.n	8003296 <speed_control+0x46e>
 8003386:	bf00      	nop
 8003388:	3ff33333 	.word	0x3ff33333
 800338c:	200008a0 	.word	0x200008a0
 8003390:	be088889 	.word	0xbe088889
 8003394:	be088889 	.word	0xbe088889

08003398 <output_limit>:

void output_limit()
{
  if (debug.acc_step_down_flag) {
 8003398:	4a3c      	ldr	r2, [pc, #240]	; (800348c <output_limit+0xf4>)
 800339a:	f892 3031 	ldrb.w	r3, [r2, #49]	; 0x31
 800339e:	b38b      	cbz	r3, 8003404 <output_limit+0x6c>
    debug.limited_output = 0;  //スリップしてたら移動出力を0にする(仮)
 80033a0:	2300      	movs	r3, #0
 80033a2:	62d3      	str	r3, [r2, #44]	; 0x2c
  } else {
    debug.limited_output = OUTPUT_XY_LIMIT;
  }

  float limit_gain = 0;
  if (output.velocity[0] > debug.limited_output) {
 80033a4:	4b3a      	ldr	r3, [pc, #232]	; (8003490 <output_limit+0xf8>)
 80033a6:	ed93 7a00 	vldr	s14, [r3]
 80033aa:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 80033ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b6:	dd48      	ble.n	800344a <output_limit+0xb2>
    limit_gain = output.velocity[0] / debug.limited_output;
 80033b8:	edd3 6a00 	vldr	s13, [r3]
 80033bc:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
    output.velocity[0] = debug.limited_output;
 80033c0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80033c2:	6019      	str	r1, [r3, #0]
    output.velocity[1] /= limit_gain;
 80033c4:	ed93 6a01 	vldr	s12, [r3, #4]
 80033c8:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80033cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033d0:	edc3 7a01 	vstr	s15, [r3, #4]
    limit_gain = -output.velocity[0] / debug.limited_output;
    output.velocity[0] = -debug.limited_output;
    output.velocity[1] /= limit_gain;
  }

  if (output.velocity[1] > debug.limited_output) {
 80033d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80033d8:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 80033dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e4:	dd11      	ble.n	800340a <output_limit+0x72>
    limit_gain = output.velocity[1] / debug.limited_output;
 80033e6:	edd3 6a01 	vldr	s13, [r3, #4]
 80033ea:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
    output.velocity[1] = debug.limited_output;
 80033ee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80033f0:	605a      	str	r2, [r3, #4]
    output.velocity[0] /= limit_gain;
 80033f2:	ed93 6a00 	vldr	s12, [r3]
 80033f6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80033fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033fe:	edc3 7a00 	vstr	s15, [r3]
 8003402:	4770      	bx	lr
    debug.limited_output = OUTPUT_XY_LIMIT;
 8003404:	4b23      	ldr	r3, [pc, #140]	; (8003494 <output_limit+0xfc>)
 8003406:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003408:	e7cc      	b.n	80033a4 <output_limit+0xc>
  } else if (output.velocity[1] < -debug.limited_output) {
 800340a:	ed93 7a01 	vldr	s14, [r3, #4]
 800340e:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8003412:	eef1 7a67 	vneg.f32	s15, s15
 8003416:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800341a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800341e:	d513      	bpl.n	8003448 <output_limit+0xb0>
    limit_gain = -output.velocity[1] / debug.limited_output;
 8003420:	ed93 6a01 	vldr	s12, [r3, #4]
 8003424:	edd2 6a0b 	vldr	s13, [r2, #44]	; 0x2c
    output.velocity[1] = -debug.limited_output;
 8003428:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 800342c:	eef1 7a67 	vneg.f32	s15, s15
 8003430:	edc3 7a01 	vstr	s15, [r3, #4]
    output.velocity[0] /= limit_gain;
 8003434:	ed93 7a00 	vldr	s14, [r3]
 8003438:	eeb1 7a47 	vneg.f32	s14, s14
 800343c:	eec7 7a06 	vdiv.f32	s15, s14, s12
 8003440:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003444:	edc3 7a00 	vstr	s15, [r3]
  }
}
 8003448:	4770      	bx	lr
  } else if (output.velocity[0] < -debug.limited_output) {
 800344a:	ed93 7a00 	vldr	s14, [r3]
 800344e:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8003452:	eef1 7a67 	vneg.f32	s15, s15
 8003456:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800345a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800345e:	d5b9      	bpl.n	80033d4 <output_limit+0x3c>
    limit_gain = -output.velocity[0] / debug.limited_output;
 8003460:	ed93 6a00 	vldr	s12, [r3]
 8003464:	edd2 6a0b 	vldr	s13, [r2, #44]	; 0x2c
    output.velocity[0] = -debug.limited_output;
 8003468:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 800346c:	eef1 7a67 	vneg.f32	s15, s15
 8003470:	edc3 7a00 	vstr	s15, [r3]
    output.velocity[1] /= limit_gain;
 8003474:	ed93 7a01 	vldr	s14, [r3, #4]
 8003478:	eeb1 7a47 	vneg.f32	s14, s14
 800347c:	eec7 7a06 	vdiv.f32	s15, s14, s12
 8003480:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003484:	edc3 7a01 	vstr	s15, [r3, #4]
 8003488:	e7a4      	b.n	80033d4 <output_limit+0x3c>
 800348a:	bf00      	nop
 800348c:	20000794 	.word	0x20000794
 8003490:	200008f0 	.word	0x200008f0
 8003494:	41200000 	.word	0x41200000

08003498 <send_accutuator_cmd_run>:

  send_accutuator_cmd_run();
}

void send_accutuator_cmd_run()
{
 8003498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (ai_cmd.kick_power > 0) {
 800349a:	4c3d      	ldr	r4, [pc, #244]	; (8003590 <send_accutuator_cmd_run+0xf8>)
 800349c:	edd4 7a03 	vldr	s15, [r4, #12]
 80034a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a8:	dd07      	ble.n	80034ba <send_accutuator_cmd_run+0x22>
    if (sys.kick_state == 0) {
 80034aa:	4d3a      	ldr	r5, [pc, #232]	; (8003594 <send_accutuator_cmd_run+0xfc>)
 80034ac:	8bab      	ldrh	r3, [r5, #28]
 80034ae:	b98b      	cbnz	r3, 80034d4 <send_accutuator_cmd_run+0x3c>
      if (can_raw.ball_detection[0] == 1) {
 80034b0:	4b39      	ldr	r3, [pc, #228]	; (8003598 <send_accutuator_cmd_run+0x100>)
 80034b2:	f893 607c 	ldrb.w	r6, [r3, #124]	; 0x7c
 80034b6:	2e01      	cmp	r6, #1
 80034b8:	d038      	beq.n	800352c <send_accutuator_cmd_run+0x94>
    }
  }

  static uint8_t can_sending_index = 0;

  can_sending_index++;
 80034ba:	4a38      	ldr	r2, [pc, #224]	; (800359c <send_accutuator_cmd_run+0x104>)
 80034bc:	7813      	ldrb	r3, [r2, #0]
 80034be:	3301      	adds	r3, #1
 80034c0:	b2db      	uxtb	r3, r3
  switch (can_sending_index) {
 80034c2:	1e59      	subs	r1, r3, #1
  can_sending_index++;
 80034c4:	7013      	strb	r3, [r2, #0]
  switch (can_sending_index) {
 80034c6:	2904      	cmp	r1, #4
 80034c8:	d809      	bhi.n	80034de <send_accutuator_cmd_run+0x46>
 80034ca:	e8df f001 	tbb	[pc, r1]
 80034ce:	130a      	.short	0x130a
 80034d0:	231d      	.short	0x231d
 80034d2:	0b          	.byte	0x0b
 80034d3:	00          	.byte	0x00
      if (sys.kick_state > MAIN_LOOP_CYCLE / 2) {
 80034d4:	2bfa      	cmp	r3, #250	; 0xfa
 80034d6:	d823      	bhi.n	8003520 <send_accutuator_cmd_run+0x88>
        sys.kick_state++;
 80034d8:	3301      	adds	r3, #1
 80034da:	83ab      	strh	r3, [r5, #28]
 80034dc:	e7ed      	b.n	80034ba <send_accutuator_cmd_run+0x22>
    case 5:
      actuator_motor5(ai_cmd.drible_power, 1.0);
      break;

    default:
      can_sending_index = 0;
 80034de:	2300      	movs	r3, #0
 80034e0:	7013      	strb	r3, [r2, #0]
      break;
  }
}
 80034e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      actuator_motor5(ai_cmd.drible_power, 1.0);
 80034e4:	ed94 0a02 	vldr	s0, [r4, #8]
 80034e8:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
}
 80034ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      actuator_motor5(ai_cmd.drible_power, 1.0);
 80034f0:	f7fd bdf0 	b.w	80010d4 <actuator_motor5>
      if (ai_cmd.chip_en == true || ai_cmd.dribbler_up_flag) {
 80034f4:	7c23      	ldrb	r3, [r4, #16]
 80034f6:	b91b      	cbnz	r3, 8003500 <send_accutuator_cmd_run+0x68>
 80034f8:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d03f      	beq.n	8003580 <send_accutuator_cmd_run+0xe8>
}
 8003500:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        actuator_dribbler_up();
 8003504:	f7fd be06 	b.w	8001114 <actuator_dribbler_up>
      actuator_kicker(1, 1);
 8003508:	2101      	movs	r1, #1
}
 800350a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      actuator_kicker(1, 1);
 800350e:	4608      	mov	r0, r1
 8003510:	f7fd be34 	b.w	800117c <actuator_kicker>
}
 8003514:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      actuator_kicker_voltage(300.0);
 8003518:	ed9f 0a21 	vldr	s0, [pc, #132]	; 80035a0 <send_accutuator_cmd_run+0x108>
 800351c:	f7fd be1e 	b.w	800115c <actuator_kicker_voltage>
        if (can_raw.ball_detection[0] == 0) {
 8003520:	4b1d      	ldr	r3, [pc, #116]	; (8003598 <send_accutuator_cmd_run+0x100>)
 8003522:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1c7      	bne.n	80034ba <send_accutuator_cmd_run+0x22>
 800352a:	e7d6      	b.n	80034da <send_accutuator_cmd_run+0x42>
        uint8_t kick_power_param = (float)ai_cmd.kick_power * 255.0;
 800352c:	ee17 0a90 	vmov	r0, s15
 8003530:	f7fd f832 	bl	8000598 <__aeabi_f2d>
 8003534:	a314      	add	r3, pc, #80	; (adr r3, 8003588 <send_accutuator_cmd_run+0xf0>)
 8003536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800353a:	f7fd f885 	bl	8000648 <__aeabi_dmul>
 800353e:	f7fd fb5b 	bl	8000bf8 <__aeabi_d2uiz>
 8003542:	b2c7      	uxtb	r7, r0
        printf(" kick=%d\r\n", kick_power_param);
 8003544:	4639      	mov	r1, r7
 8003546:	4817      	ldr	r0, [pc, #92]	; (80035a4 <send_accutuator_cmd_run+0x10c>)
 8003548:	f008 fab4 	bl	800bab4 <iprintf>
        if (ai_cmd.chip_en == true) {
 800354c:	7c21      	ldrb	r1, [r4, #16]
 800354e:	b991      	cbnz	r1, 8003576 <send_accutuator_cmd_run+0xde>
          actuator_kicker(2, 0);
 8003550:	2002      	movs	r0, #2
 8003552:	f7fd fe13 	bl	800117c <actuator_kicker>
        actuator_kicker(3, (uint8_t)kick_power_param);
 8003556:	4639      	mov	r1, r7
 8003558:	2003      	movs	r0, #3
 800355a:	f7fd fe0f 	bl	800117c <actuator_kicker>
    target.global_pos[i] = omni.odom[i];
 800355e:	4a12      	ldr	r2, [pc, #72]	; (80035a8 <send_accutuator_cmd_run+0x110>)
 8003560:	4b12      	ldr	r3, [pc, #72]	; (80035ac <send_accutuator_cmd_run+0x114>)
 8003562:	6991      	ldr	r1, [r2, #24]
 8003564:	69d2      	ldr	r2, [r2, #28]
 8003566:	605a      	str	r2, [r3, #4]
 8003568:	6019      	str	r1, [r3, #0]
        sys.kick_state = 1;
 800356a:	2201      	movs	r2, #1
    ai_cmd.local_target_speed[i] = 0;
 800356c:	2300      	movs	r3, #0
        sys.kick_state = 1;
 800356e:	83aa      	strh	r2, [r5, #28]
    ai_cmd.local_target_speed[i] = 0;
 8003570:	6163      	str	r3, [r4, #20]
 8003572:	61a3      	str	r3, [r4, #24]
        sys.kick_state = 1;
 8003574:	e7a1      	b.n	80034ba <send_accutuator_cmd_run+0x22>
          actuator_kicker(2, 1);
 8003576:	4631      	mov	r1, r6
 8003578:	2002      	movs	r0, #2
 800357a:	f7fd fdff 	bl	800117c <actuator_kicker>
 800357e:	e7ea      	b.n	8003556 <send_accutuator_cmd_run+0xbe>
}
 8003580:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        actuator_dribbler_down();
 8003584:	f7fd bdd8 	b.w	8001138 <actuator_dribbler_down>
 8003588:	00000000 	.word	0x00000000
 800358c:	406fe000 	.word	0x406fe000
 8003590:	2000065c 	.word	0x2000065c
 8003594:	20000b20 	.word	0x20000b20
 8003598:	200006b8 	.word	0x200006b8
 800359c:	20000738 	.word	0x20000738
 80035a0:	43960000 	.word	0x43960000
 80035a4:	0800f1f8 	.word	0x0800f1f8
 80035a8:	200008a0 	.word	0x200008a0
 80035ac:	20000b44 	.word	0x20000b44

080035b0 <maintask_run>:
{
 80035b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (debug.latency_check_mode == false) {
 80035b4:	4cd6      	ldr	r4, [pc, #856]	; (8003910 <maintask_run+0x360>)
{
 80035b6:	ed2d 8b08 	vpush	{d8-d11}
  if (debug.latency_check_mode == false) {
 80035ba:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
{
 80035be:	b083      	sub	sp, #12
  if (debug.latency_check_mode == false) {
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 818b 	beq.w	80038dc <maintask_run+0x32c>
 80035c6:	4bd3      	ldr	r3, [pc, #844]	; (8003914 <maintask_run+0x364>)
 80035c8:	4ed3      	ldr	r6, [pc, #844]	; (8003918 <maintask_run+0x368>)
 80035ca:	9301      	str	r3, [sp, #4]
  if (ai_cmd.local_vision_en_flag == false /* && ai_cmd.stop_request_flag == false*/) {
 80035cc:	4dd3      	ldr	r5, [pc, #844]	; (800391c <maintask_run+0x36c>)
 80035ce:	f895 3049 	ldrb.w	r3, [r5, #73]	; 0x49
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f000 80a4 	beq.w	8003720 <maintask_run+0x170>
    target.global_pos[i] = omni.odom[i];
 80035d8:	f8df a36c 	ldr.w	sl, [pc, #876]	; 8003948 <maintask_run+0x398>
 80035dc:	4ad0      	ldr	r2, [pc, #832]	; (8003920 <maintask_run+0x370>)
    integ.local_target_diff[0] = integ.position_diff[0] * cos(-imu.yaw_angle_rad) - integ.position_diff[1] * sin(-imu.yaw_angle_rad);
 80035de:	ed96 9a02 	vldr	s18, [r6, #8]
    ai_cmd.local_target_speed[i] = 0;
 80035e2:	2300      	movs	r3, #0
 80035e4:	616b      	str	r3, [r5, #20]
 80035e6:	61ab      	str	r3, [r5, #24]
    target.velocity[0] = 0;
 80035e8:	f8ca 3008 	str.w	r3, [sl, #8]
    target.velocity[1] = 0;
 80035ec:	f8ca 300c 	str.w	r3, [sl, #12]
    target.global_pos[i] = omni.odom[i];
 80035f0:	6993      	ldr	r3, [r2, #24]
 80035f2:	f8ca 3000 	str.w	r3, [sl]
 80035f6:	69d3      	ldr	r3, [r2, #28]
 80035f8:	f8ca 3004 	str.w	r3, [sl, #4]
  speed_control();
 80035fc:	f7ff fc14 	bl	8002e28 <speed_control>
  output_limit();
 8003600:	f7ff feca 	bl	8003398 <output_limit>
  if (debug.latency_check_mode) {
 8003604:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 8162 	beq.w	80038d2 <maintask_run+0x322>
    if (debug.latency_check_mode_cnt > 0) {
 800360e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003610:	2b00      	cmp	r3, #0
 8003612:	dd70      	ble.n	80036f6 <maintask_run+0x146>
      debug.latency_check_mode_cnt--;
 8003614:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003616:	3b01      	subs	r3, #1
 8003618:	6363      	str	r3, [r4, #52]	; 0x34
    debug.rotation_target_theta += (float)1 / MAIN_LOOP_CYCLE;  // 1 rad/s
 800361a:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 800361e:	ed9f 7ac1 	vldr	s14, [pc, #772]	; 8003924 <maintask_run+0x374>
 8003622:	ee77 7a87 	vadd.f32	s15, s15, s14
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 8003626:	eef0 0a49 	vmov.f32	s1, s18
    debug.rotation_target_theta += (float)1 / MAIN_LOOP_CYCLE;  // 1 rad/s
 800362a:	edc4 7a0e 	vstr	s15, [r4, #56]	; 0x38
    theta_control(debug.rotation_target_theta);
 800362e:	ed94 0a0e 	vldr	s0, [r4, #56]	; 0x38
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 8003632:	f002 fd8d 	bl	8006150 <getAngleDiff>
 8003636:	edd6 0a03 	vldr	s1, [r6, #12]
 800363a:	ee10 4a10 	vmov	r4, s0
 800363e:	ed96 0a02 	vldr	s0, [r6, #8]
 8003642:	f002 fd85 	bl	8006150 <getAngleDiff>
 8003646:	4620      	mov	r0, r4
 8003648:	ee10 4a10 	vmov	r4, s0
 800364c:	f7fc ffa4 	bl	8000598 <__aeabi_f2d>
 8003650:	4bb5      	ldr	r3, [pc, #724]	; (8003928 <maintask_run+0x378>)
 8003652:	2200      	movs	r2, #0
 8003654:	f7fc fff8 	bl	8000648 <__aeabi_dmul>
 8003658:	4606      	mov	r6, r0
 800365a:	4620      	mov	r0, r4
 800365c:	460f      	mov	r7, r1
 800365e:	f7fc ff9b 	bl	8000598 <__aeabi_f2d>
 8003662:	4bb2      	ldr	r3, [pc, #712]	; (800392c <maintask_run+0x37c>)
 8003664:	2200      	movs	r2, #0
 8003666:	f7fc ffef 	bl	8000648 <__aeabi_dmul>
 800366a:	4602      	mov	r2, r0
 800366c:	460b      	mov	r3, r1
 800366e:	4630      	mov	r0, r6
 8003670:	4639      	mov	r1, r7
 8003672:	f7fc fe31 	bl	80002d8 <__aeabi_dsub>
 8003676:	f7fd fadf 	bl	8000c38 <__aeabi_d2f>
 800367a:	4bad      	ldr	r3, [pc, #692]	; (8003930 <maintask_run+0x380>)
  if (sys.main_mode != MAIN_MODE_CMD_DEBUG_MODE && (ai_cmd.stop_request_flag || ai_cmd.vision_lost_flag)) {
 800367c:	9a01      	ldr	r2, [sp, #4]
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 800367e:	6118      	str	r0, [r3, #16]
  if (output.omega > OMEGA_LIMIT) {
 8003680:	ed93 7a04 	vldr	s14, [r3, #16]
 8003684:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8003688:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800368c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output.omega = OMEGA_LIMIT;
 8003690:	bfc8      	it	gt
 8003692:	edc3 7a04 	vstrgt	s15, [r3, #16]
  if (output.omega < -OMEGA_LIMIT) {
 8003696:	ed93 7a04 	vldr	s14, [r3, #16]
 800369a:	eefb 7a04 	vmov.f32	s15, #180	; 0xc1a00000 -20.0
 800369e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output.omega = -OMEGA_LIMIT;
 80036a6:	bf48      	it	mi
 80036a8:	edc3 7a04 	vstrmi	s15, [r3, #16]
  if (sys.main_mode != MAIN_MODE_CMD_DEBUG_MODE && (ai_cmd.stop_request_flag || ai_cmd.vision_lost_flag)) {
 80036ac:	7c12      	ldrb	r2, [r2, #16]
 80036ae:	2a02      	cmp	r2, #2
 80036b0:	d025      	beq.n	80036fe <maintask_run+0x14e>
 80036b2:	6caa      	ldr	r2, [r5, #72]	; 0x48
 80036b4:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 80036b8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80036bc:	b1fa      	cbz	r2, 80036fe <maintask_run+0x14e>
    target.global_pos[i] = omni.odom[i];
 80036be:	4b98      	ldr	r3, [pc, #608]	; (8003920 <maintask_run+0x370>)
    ai_cmd.local_target_speed[i] = 0;
 80036c0:	eddf 1a9c 	vldr	s3, [pc, #624]	; 8003934 <maintask_run+0x384>
    target.global_pos[i] = omni.odom[i];
 80036c4:	699a      	ldr	r2, [r3, #24]
 80036c6:	69db      	ldr	r3, [r3, #28]
 80036c8:	f8ca 2000 	str.w	r2, [sl]
    omni_move(0.0, 0.0, 0.0, 0.0);
 80036cc:	eeb0 1a61 	vmov.f32	s2, s3
 80036d0:	eef0 0a61 	vmov.f32	s1, s3
 80036d4:	eeb0 0a61 	vmov.f32	s0, s3
    target.global_pos[i] = omni.odom[i];
 80036d8:	f8ca 3004 	str.w	r3, [sl, #4]
    ai_cmd.local_target_speed[i] = 0;
 80036dc:	edc5 1a05 	vstr	s3, [r5, #20]
 80036e0:	edc5 1a06 	vstr	s3, [r5, #24]
    omni_move(0.0, 0.0, 0.0, 0.0);
 80036e4:	f001 feac 	bl	8005440 <omni_move>
}
 80036e8:	b003      	add	sp, #12
 80036ea:	ecbd 8b08 	vpop	{d8-d11}
 80036ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  send_accutuator_cmd_run();
 80036f2:	f7ff bed1 	b.w	8003498 <send_accutuator_cmd_run>
      debug.latency_check_mode = false;
 80036f6:	2300      	movs	r3, #0
 80036f8:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
 80036fc:	e78d      	b.n	800361a <maintask_run+0x6a>
    omni_move(output.velocity[0], output.velocity[1], output.omega, OMNI_OUTPUT_LIMIT);
 80036fe:	ed93 0a00 	vldr	s0, [r3]
 8003702:	edd3 0a01 	vldr	s1, [r3, #4]
 8003706:	ed93 1a04 	vldr	s2, [r3, #16]
 800370a:	eef3 1a04 	vmov.f32	s3, #52	; 0x41a00000  20.0
 800370e:	f001 fe97 	bl	8005440 <omni_move>
}
 8003712:	b003      	add	sp, #12
 8003714:	ecbd 8b08 	vpop	{d8-d11}
 8003718:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  send_accutuator_cmd_run();
 800371c:	f7ff bebc 	b.w	8003498 <send_accutuator_cmd_run>
    integ.local_target_diff[0] = integ.position_diff[0] * cos(-imu.yaw_angle_rad) - integ.position_diff[1] * sin(-imu.yaw_angle_rad);
 8003720:	4f85      	ldr	r7, [pc, #532]	; (8003938 <maintask_run+0x388>)
 8003722:	69b8      	ldr	r0, [r7, #24]
 8003724:	f7fc ff38 	bl	8000598 <__aeabi_f2d>
 8003728:	ed96 9a02 	vldr	s18, [r6, #8]
 800372c:	eef1 7a49 	vneg.f32	s15, s18
 8003730:	4682      	mov	sl, r0
 8003732:	ee17 0a90 	vmov	r0, s15
 8003736:	468b      	mov	fp, r1
 8003738:	f7fc ff2e 	bl	8000598 <__aeabi_f2d>
 800373c:	ec41 0b10 	vmov	d0, r0, r1
 8003740:	ec41 0b18 	vmov	d8, r0, r1
 8003744:	f00a fbb0 	bl	800dea8 <cos>
 8003748:	69f8      	ldr	r0, [r7, #28]
 800374a:	eeb0 ba40 	vmov.f32	s22, s0
 800374e:	eef0 ba60 	vmov.f32	s23, s1
 8003752:	f7fc ff21 	bl	8000598 <__aeabi_f2d>
 8003756:	ec41 0b1a 	vmov	d10, r0, r1
 800375a:	ee19 0a10 	vmov	r0, s18
 800375e:	f7fc ff1b 	bl	8000598 <__aeabi_f2d>
 8003762:	ec41 0b10 	vmov	d0, r0, r1
 8003766:	f00a fbf3 	bl	800df50 <sin>
 800376a:	ec53 2b1b 	vmov	r2, r3, d11
 800376e:	4659      	mov	r1, fp
 8003770:	4650      	mov	r0, sl
 8003772:	ec59 8b10 	vmov	r8, r9, d0
 8003776:	f7fc ff67 	bl	8000648 <__aeabi_dmul>
 800377a:	4642      	mov	r2, r8
 800377c:	464b      	mov	r3, r9
 800377e:	4680      	mov	r8, r0
 8003780:	4689      	mov	r9, r1
 8003782:	ec51 0b1a 	vmov	r0, r1, d10
 8003786:	f7fc ff5f 	bl	8000648 <__aeabi_dmul>
 800378a:	4602      	mov	r2, r0
 800378c:	460b      	mov	r3, r1
 800378e:	4640      	mov	r0, r8
 8003790:	4649      	mov	r1, r9
 8003792:	f7fc fda3 	bl	80002dc <__adddf3>
 8003796:	f7fd fa4f 	bl	8000c38 <__aeabi_d2f>
    integ.local_target_diff[1] = integ.position_diff[0] * sin(-imu.yaw_angle_rad) + integ.position_diff[1] * cos(-imu.yaw_angle_rad);
 800379a:	eeb0 0a48 	vmov.f32	s0, s16
 800379e:	eef0 0a68 	vmov.f32	s1, s17
    integ.local_target_diff[0] = integ.position_diff[0] * cos(-imu.yaw_angle_rad) - integ.position_diff[1] * sin(-imu.yaw_angle_rad);
 80037a2:	63b8      	str	r0, [r7, #56]	; 0x38
 80037a4:	ee08 0a90 	vmov	s17, r0
    integ.local_target_diff[1] = integ.position_diff[0] * sin(-imu.yaw_angle_rad) + integ.position_diff[1] * cos(-imu.yaw_angle_rad);
 80037a8:	f00a fbd2 	bl	800df50 <sin>
 80037ac:	4659      	mov	r1, fp
 80037ae:	ec53 2b10 	vmov	r2, r3, d0
 80037b2:	4650      	mov	r0, sl
 80037b4:	f7fc ff48 	bl	8000648 <__aeabi_dmul>
 80037b8:	ec53 2b1a 	vmov	r2, r3, d10
 80037bc:	4680      	mov	r8, r0
 80037be:	4689      	mov	r9, r1
 80037c0:	ec51 0b1b 	vmov	r0, r1, d11
 80037c4:	f7fc ff40 	bl	8000648 <__aeabi_dmul>
 80037c8:	460b      	mov	r3, r1
 80037ca:	4602      	mov	r2, r0
 80037cc:	4649      	mov	r1, r9
 80037ce:	4640      	mov	r0, r8
 80037d0:	f7fc fd84 	bl	80002dc <__adddf3>
 80037d4:	f7fd fa30 	bl	8000c38 <__aeabi_d2f>
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 80037d8:	eddf 7a58 	vldr	s15, [pc, #352]	; 800393c <maintask_run+0x38c>
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 80037dc:	9b01      	ldr	r3, [sp, #4]
    integ.local_target_diff[1] = integ.position_diff[0] * sin(-imu.yaw_angle_rad) + integ.position_diff[1] * cos(-imu.yaw_angle_rad);
 80037de:	63f8      	str	r0, [r7, #60]	; 0x3c
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 80037e0:	eef4 8ae7 	vcmpe.f32	s17, s15
 80037e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    integ.local_target_diff[1] = integ.position_diff[0] * sin(-imu.yaw_angle_rad) + integ.position_diff[1] * cos(-imu.yaw_angle_rad);
 80037e8:	ee08 0a10 	vmov	s16, r0
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 80037ec:	f893 b010 	ldrb.w	fp, [r3, #16]
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 80037f0:	d507      	bpl.n	8003802 <maintask_run+0x252>
 80037f2:	eddf 7a53 	vldr	s15, [pc, #332]	; 8003940 <maintask_run+0x390>
 80037f6:	eef4 8ae7 	vcmpe.f32	s17, s15
 80037fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037fe:	f300 80cf 	bgt.w	80039a0 <maintask_run+0x3f0>
      if (integ.local_target_diff[i] < -CMB_CTRL_DIFF_LIMIT) {
 8003802:	eddf 7a4f 	vldr	s15, [pc, #316]	; 8003940 <maintask_run+0x390>
 8003806:	eef4 8ae7 	vcmpe.f32	s17, s15
 800380a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800380e:	f140 80d7 	bpl.w	80039c0 <maintask_run+0x410>
        integ.local_target_diff[i] = -CMB_CTRL_DIFF_LIMIT;
 8003812:	eef0 8a67 	vmov.f32	s17, s15
 8003816:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 800381a:	f1bb 0f00 	cmp.w	fp, #0
 800381e:	f000 8095 	beq.w	800394c <maintask_run+0x39c>
        if (ai_cmd.local_target_speed[i] * integ.local_target_diff[i] < 0) {                                       // 位置フィードバック項が制動方向の場合
 8003822:	edd5 9a05 	vldr	s19, [r5, #20]
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 8003826:	eddf 7a45 	vldr	s15, [pc, #276]	; 800393c <maintask_run+0x38c>
          target.velocity[i] = ai_cmd.local_target_speed[i];  // ローカル統合制御なし
 800382a:	f8df a11c 	ldr.w	sl, [pc, #284]	; 8003948 <maintask_run+0x398>
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 800382e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
          target.velocity[i] = ai_cmd.local_target_speed[i];  // ローカル統合制御なし
 8003836:	edca 9a02 	vstr	s19, [sl, #8]
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 800383a:	d506      	bpl.n	800384a <maintask_run+0x29a>
 800383c:	eddf 7a40 	vldr	s15, [pc, #256]	; 8003940 <maintask_run+0x390>
 8003840:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003848:	dc34      	bgt.n	80038b4 <maintask_run+0x304>
      if (integ.local_target_diff[i] < -CMB_CTRL_DIFF_LIMIT) {
 800384a:	eddf 7a3d 	vldr	s15, [pc, #244]	; 8003940 <maintask_run+0x390>
 800384e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003856:	f140 80a6 	bpl.w	80039a6 <maintask_run+0x3f6>
        integ.local_target_diff[i] = CMB_CTRL_DIFF_LIMIT;
 800385a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
 800385e:	eeb0 8a67 	vmov.f32	s16, s15
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 8003862:	f1bb 0f00 	cmp.w	fp, #0
 8003866:	d127      	bne.n	80038b8 <maintask_run+0x308>
        if (ai_cmd.local_target_speed[i] * integ.local_target_diff[i] < 0) {                                       // 位置フィードバック項が制動方向の場合
 8003868:	edd5 8a06 	vldr	s17, [r5, #24]
 800386c:	ee68 7a88 	vmul.f32	s15, s17, s16
 8003870:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003878:	d520      	bpl.n	80038bc <maintask_run+0x30c>
          target.velocity[i] = ai_cmd.local_target_speed[i] + (integ.local_target_diff[i] * CMB_CTRL_GAIN) * 0.5;  //ローカル統合制御あり
 800387a:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 800387e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003882:	ee17 0a90 	vmov	r0, s15
 8003886:	f7fc fe87 	bl	8000598 <__aeabi_f2d>
 800388a:	4b2e      	ldr	r3, [pc, #184]	; (8003944 <maintask_run+0x394>)
 800388c:	2200      	movs	r2, #0
 800388e:	f7fc fedb 	bl	8000648 <__aeabi_dmul>
 8003892:	4680      	mov	r8, r0
 8003894:	ee18 0a90 	vmov	r0, s17
 8003898:	4689      	mov	r9, r1
 800389a:	f7fc fe7d 	bl	8000598 <__aeabi_f2d>
 800389e:	4602      	mov	r2, r0
 80038a0:	460b      	mov	r3, r1
 80038a2:	4640      	mov	r0, r8
 80038a4:	4649      	mov	r1, r9
 80038a6:	f7fc fd19 	bl	80002dc <__adddf3>
 80038aa:	f7fd f9c5 	bl	8000c38 <__aeabi_d2f>
 80038ae:	ee08 0a90 	vmov	s17, r0
 80038b2:	e003      	b.n	80038bc <maintask_run+0x30c>
        integ.local_target_diff[i] = 0;
 80038b4:	2300      	movs	r3, #0
 80038b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        target.velocity[i] = ai_cmd.local_target_speed[i];  // ローカル統合制御なし
 80038b8:	edd5 8a06 	vldr	s17, [r5, #24]
          target.velocity[i] = ai_cmd.local_target_speed[i];  // ローカル統合制御なし
 80038bc:	edca 8a03 	vstr	s17, [sl, #12]
  speed_control();
 80038c0:	f7ff fab2 	bl	8002e28 <speed_control>
  output_limit();
 80038c4:	f7ff fd68 	bl	8003398 <output_limit>
  if (debug.latency_check_mode) {
 80038c8:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	f47f ae9e 	bne.w	800360e <maintask_run+0x5e>
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 80038d2:	ed95 0a00 	vldr	s0, [r5]
 80038d6:	eef0 0a49 	vmov.f32	s1, s18
 80038da:	e6aa      	b.n	8003632 <maintask_run+0x82>
    if (decode_SW(sys.sw_data) & 0b00000001) {
 80038dc:	4b0d      	ldr	r3, [pc, #52]	; (8003914 <maintask_run+0x364>)
 80038de:	9301      	str	r3, [sp, #4]
 80038e0:	8c18      	ldrh	r0, [r3, #32]
 80038e2:	f002 fd0d 	bl	8006300 <decode_SW>
 80038e6:	f010 0001 	ands.w	r0, r0, #1
 80038ea:	d056      	beq.n	800399a <maintask_run+0x3ea>
      debug.latency_check_mode_cnt++;
 80038ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
        debug.rotation_target_theta = imu.yaw_angle;
 80038ee:	4e0a      	ldr	r6, [pc, #40]	; (8003918 <maintask_run+0x368>)
      debug.latency_check_mode_cnt++;
 80038f0:	3301      	adds	r3, #1
 80038f2:	6363      	str	r3, [r4, #52]	; 0x34
      if (debug.latency_check_mode_cnt > 1000) {
 80038f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80038f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038fa:	f77f ae67 	ble.w	80035cc <maintask_run+0x1c>
        debug.rotation_target_theta = imu.yaw_angle;
 80038fe:	6833      	ldr	r3, [r6, #0]
        debug.latency_check_mode = true;
 8003900:	2101      	movs	r1, #1
        debug.latency_check_mode_cnt = MAIN_LOOP_CYCLE * 10;
 8003902:	f241 3288 	movw	r2, #5000	; 0x1388
        debug.latency_check_mode = true;
 8003906:	f884 1033 	strb.w	r1, [r4, #51]	; 0x33
        debug.latency_check_mode_cnt = MAIN_LOOP_CYCLE * 10;
 800390a:	6362      	str	r2, [r4, #52]	; 0x34
        debug.rotation_target_theta = imu.yaw_angle;
 800390c:	63a3      	str	r3, [r4, #56]	; 0x38
 800390e:	e65d      	b.n	80035cc <maintask_run+0x1c>
 8003910:	20000794 	.word	0x20000794
 8003914:	20000b20 	.word	0x20000b20
 8003918:	200007d0 	.word	0x200007d0
 800391c:	2000065c 	.word	0x2000065c
 8003920:	200008a0 	.word	0x200008a0
 8003924:	3b03126f 	.word	0x3b03126f
 8003928:	40640000 	.word	0x40640000
 800392c:	40af4000 	.word	0x40af4000
 8003930:	200008f0 	.word	0x200008f0
 8003934:	00000000 	.word	0x00000000
 8003938:	200007e4 	.word	0x200007e4
 800393c:	3e99999a 	.word	0x3e99999a
 8003940:	be99999a 	.word	0xbe99999a
 8003944:	3fe00000 	.word	0x3fe00000
 8003948:	20000b44 	.word	0x20000b44
        if (ai_cmd.local_target_speed[i] * integ.local_target_diff[i] < 0) {                                       // 位置フィードバック項が制動方向の場合
 800394c:	edd5 9a05 	vldr	s19, [r5, #20]
 8003950:	ee69 7aa8 	vmul.f32	s15, s19, s17
 8003954:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800395c:	f57f af63 	bpl.w	8003826 <maintask_run+0x276>
          target.velocity[i] = ai_cmd.local_target_speed[i] + (integ.local_target_diff[i] * CMB_CTRL_GAIN) * 0.5;  //ローカル統合制御あり
 8003960:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8003964:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003968:	ee17 0a90 	vmov	r0, s15
 800396c:	f7fc fe14 	bl	8000598 <__aeabi_f2d>
 8003970:	4b19      	ldr	r3, [pc, #100]	; (80039d8 <maintask_run+0x428>)
 8003972:	2200      	movs	r2, #0
 8003974:	f7fc fe68 	bl	8000648 <__aeabi_dmul>
 8003978:	4680      	mov	r8, r0
 800397a:	ee19 0a90 	vmov	r0, s19
 800397e:	4689      	mov	r9, r1
 8003980:	f7fc fe0a 	bl	8000598 <__aeabi_f2d>
 8003984:	4602      	mov	r2, r0
 8003986:	460b      	mov	r3, r1
 8003988:	4640      	mov	r0, r8
 800398a:	4649      	mov	r1, r9
 800398c:	f7fc fca6 	bl	80002dc <__adddf3>
 8003990:	f7fd f952 	bl	8000c38 <__aeabi_d2f>
 8003994:	ee09 0a90 	vmov	s19, r0
 8003998:	e745      	b.n	8003826 <maintask_run+0x276>
      debug.latency_check_mode_cnt = 0;
 800399a:	4e10      	ldr	r6, [pc, #64]	; (80039dc <maintask_run+0x42c>)
 800399c:	6360      	str	r0, [r4, #52]	; 0x34
 800399e:	e615      	b.n	80035cc <maintask_run+0x1c>
        integ.local_target_diff[i] = 0;
 80039a0:	2300      	movs	r3, #0
 80039a2:	63bb      	str	r3, [r7, #56]	; 0x38
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 80039a4:	e73d      	b.n	8003822 <maintask_run+0x272>
      } else if (integ.local_target_diff[i] > CMB_CTRL_DIFF_LIMIT) {
 80039a6:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80039e0 <maintask_run+0x430>
 80039aa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80039ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b2:	f73f af52 	bgt.w	800385a <maintask_run+0x2aa>
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 80039b6:	f1bb 0f00 	cmp.w	fp, #0
 80039ba:	f47f af7d 	bne.w	80038b8 <maintask_run+0x308>
 80039be:	e753      	b.n	8003868 <maintask_run+0x2b8>
      } else if (integ.local_target_diff[i] > CMB_CTRL_DIFF_LIMIT) {
 80039c0:	eddf 7a07 	vldr	s15, [pc, #28]	; 80039e0 <maintask_run+0x430>
 80039c4:	eef4 8ae7 	vcmpe.f32	s17, s15
 80039c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039cc:	f73f af21 	bgt.w	8003812 <maintask_run+0x262>
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 80039d0:	f1bb 0f00 	cmp.w	fp, #0
 80039d4:	d0ba      	beq.n	800394c <maintask_run+0x39c>
 80039d6:	e724      	b.n	8003822 <maintask_run+0x272>
 80039d8:	3fe00000 	.word	0x3fe00000
 80039dc:	200007d0 	.word	0x200007d0
 80039e0:	3e99999a 	.word	0x3e99999a

080039e4 <HAL_TIM_PeriodElapsedCallback>:
{
 80039e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  mouse.integral_loop_cnt++;
 80039e8:	49b5      	ldr	r1, [pc, #724]	; (8003cc0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 80039ea:	4db6      	ldr	r5, [pc, #728]	; (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
  mouse.integral_loop_cnt++;
 80039ec:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 80039ee:	696a      	ldr	r2, [r5, #20]
  pre_sw_mode = sw_mode;
 80039f0:	4eb5      	ldr	r6, [pc, #724]	; (8003cc8 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80039f2:	4fb6      	ldr	r7, [pc, #728]	; (8003ccc <HAL_TIM_PeriodElapsedCallback+0x2e8>)
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 80039f4:	48b6      	ldr	r0, [pc, #728]	; (8003cd0 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
  mouse.integral_loop_cnt++;
 80039f6:	3301      	adds	r3, #1
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 80039f8:	3202      	adds	r2, #2
{
 80039fa:	b082      	sub	sp, #8
  mouse.integral_loop_cnt++;
 80039fc:	630b      	str	r3, [r1, #48]	; 0x30
  pre_sw_mode = sw_mode;
 80039fe:	7833      	ldrb	r3, [r6, #0]
 8003a00:	703b      	strb	r3, [r7, #0]
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003a02:	2120      	movs	r1, #32
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 8003a04:	616a      	str	r2, [r5, #20]
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003a06:	f004 f9fd 	bl	8007e04 <HAL_GPIO_ReadPin>
 8003a0a:	2140      	movs	r1, #64	; 0x40
 8003a0c:	4604      	mov	r4, r0
 8003a0e:	48b0      	ldr	r0, [pc, #704]	; (8003cd0 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8003a10:	f004 f9f8 	bl	8007e04 <HAL_GPIO_ReadPin>
 8003a14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a18:	4680      	mov	r8, r0
 8003a1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003a1e:	f004 f9f1 	bl	8007e04 <HAL_GPIO_ReadPin>
 8003a22:	f1c4 040f 	rsb	r4, r4, #15
 8003a26:	eba4 0448 	sub.w	r4, r4, r8, lsl #1
 8003a2a:	2104      	movs	r1, #4
 8003a2c:	4680      	mov	r8, r0
 8003a2e:	48a9      	ldr	r0, [pc, #676]	; (8003cd4 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003a30:	f004 f9e8 	bl	8007e04 <HAL_GPIO_ReadPin>
 8003a34:	b2e4      	uxtb	r4, r4
 8003a36:	eba4 04c8 	sub.w	r4, r4, r8, lsl #3
 8003a3a:	eba4 0080 	sub.w	r0, r4, r0, lsl #2
  if (sys.error_flag) {
 8003a3e:	782b      	ldrb	r3, [r5, #0]
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003a40:	b2c0      	uxtb	r0, r0
  sw_mode = getModeSwitch();
 8003a42:	7030      	strb	r0, [r6, #0]
  if (sys.error_flag) {
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d074      	beq.n	8003b32 <HAL_TIM_PeriodElapsedCallback+0x14e>
    if (sys.error_id < 4 && sys.error_info == BLDC_ERROR_OVER_CURRENT && sys.error_resume_cnt < 10) {
 8003a48:	886b      	ldrh	r3, [r5, #2]
 8003a4a:	2b03      	cmp	r3, #3
 8003a4c:	d95d      	bls.n	8003b0a <HAL_TIM_PeriodElapsedCallback+0x126>
    target.global_pos[i] = omni.odom[i];
 8003a4e:	48a2      	ldr	r0, [pc, #648]	; (8003cd8 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003a50:	49a2      	ldr	r1, [pc, #648]	; (8003cdc <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003a52:	6984      	ldr	r4, [r0, #24]
    ai_cmd.local_target_speed[i] = 0;
 8003a54:	4ba2      	ldr	r3, [pc, #648]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
    target.global_pos[i] = omni.odom[i];
 8003a56:	69c0      	ldr	r0, [r0, #28]
 8003a58:	600c      	str	r4, [r1, #0]
    ai_cmd.local_target_speed[i] = 0;
 8003a5a:	2200      	movs	r2, #0
      sys.main_mode = MAIN_MODE_ERROR;
 8003a5c:	2409      	movs	r4, #9
 8003a5e:	742c      	strb	r4, [r5, #16]
    ai_cmd.local_target_speed[i] = 0;
 8003a60:	615a      	str	r2, [r3, #20]
    target.global_pos[i] = omni.odom[i];
 8003a62:	6048      	str	r0, [r1, #4]
    ai_cmd.local_target_speed[i] = 0;
 8003a64:	619a      	str	r2, [r3, #24]
  if (sys.system_time_ms < sys.stop_flag_request_time) {
 8003a66:	e9d5 2305 	ldrd	r2, r3, [r5, #20]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d275      	bcs.n	8003b5a <HAL_TIM_PeriodElapsedCallback+0x176>
    target.global_pos[i] = omni.odom[i];
 8003a6e:	489a      	ldr	r0, [pc, #616]	; (8003cd8 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
    ai_cmd.local_target_speed[i] = 0;
 8003a70:	4b9b      	ldr	r3, [pc, #620]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
    target.global_pos[i] = omni.odom[i];
 8003a72:	499a      	ldr	r1, [pc, #616]	; (8003cdc <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003a74:	6984      	ldr	r4, [r0, #24]
 8003a76:	69c0      	ldr	r0, [r0, #28]
 8003a78:	600c      	str	r4, [r1, #0]
    ai_cmd.local_target_speed[i] = 0;
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	615a      	str	r2, [r3, #20]
 8003a7e:	619a      	str	r2, [r3, #24]
    target.global_pos[i] = omni.odom[i];
 8003a80:	6048      	str	r0, [r1, #4]
    sys.stop_flag = true;
 8003a82:	2301      	movs	r3, #1
 8003a84:	706b      	strb	r3, [r5, #1]
  yawFilter();
 8003a86:	f7ff f8cf 	bl	8002c28 <yawFilter>
  omniOdometory();
 8003a8a:	f001 fa6d 	bl	8004f68 <omniOdometory>
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003a8e:	4b95      	ldr	r3, [pc, #596]	; (8003ce4 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8003a90:	4c95      	ldr	r4, [pc, #596]	; (8003ce8 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8003a92:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003a96:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8003a9a:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 8003a9e:	4f93      	ldr	r7, [pc, #588]	; (8003cec <HAL_TIM_PeriodElapsedCallback+0x308>)
  switch (sys.main_mode) {
 8003aa0:	7c2a      	ldrb	r2, [r5, #16]
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003aa6:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8003aaa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003aae:	ed94 7a08 	vldr	s14, [r4, #32]
 8003ab2:	ee77 7aa6 	vadd.f32	s15, s15, s13
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 8003ab6:	edd7 6a02 	vldr	s13, [r7, #8]
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003aba:	ee77 7a87 	vadd.f32	s15, s15, s14
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 8003abe:	ed97 7a03 	vldr	s14, [r7, #12]
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003ac2:	edc4 7a08 	vstr	s15, [r4, #32]
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 8003ac6:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 8003aca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ace:	edd7 6a04 	vldr	s13, [r7, #16]
 8003ad2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ad6:	ed97 7a05 	vldr	s14, [r7, #20]
 8003ada:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ade:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ae2:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  debug.true_cycle_cnt++;
 8003ae6:	68a3      	ldr	r3, [r4, #8]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	60a3      	str	r3, [r4, #8]
  switch (sys.main_mode) {
 8003aec:	2a09      	cmp	r2, #9
 8003aee:	f200 8113 	bhi.w	8003d18 <HAL_TIM_PeriodElapsedCallback+0x334>
 8003af2:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003af6:	0034      	.short	0x0034
 8003af8:	01090034 	.word	0x01090034
 8003afc:	00ce00df 	.word	0x00ce00df
 8003b00:	00d800c7 	.word	0x00d800c7
 8003b04:	00d30111 	.word	0x00d30111
 8003b08:	0056      	.short	0x0056
    if (sys.error_id < 4 && sys.error_info == BLDC_ERROR_OVER_CURRENT && sys.error_resume_cnt < 10) {
 8003b0a:	88ab      	ldrh	r3, [r5, #4]
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d19e      	bne.n	8003a4e <HAL_TIM_PeriodElapsedCallback+0x6a>
 8003b10:	68eb      	ldr	r3, [r5, #12]
 8003b12:	2b09      	cmp	r3, #9
 8003b14:	d89b      	bhi.n	8003a4e <HAL_TIM_PeriodElapsedCallback+0x6a>
      sys.stop_flag_request_time = sys.system_time_ms + 3000;
 8003b16:	696a      	ldr	r2, [r5, #20]
      sys.error_flag = 0;
 8003b18:	2000      	movs	r0, #0
      sys.error_value = 0;
 8003b1a:	2100      	movs	r1, #0
      sys.error_resume_cnt++;
 8003b1c:	3301      	adds	r3, #1
      sys.stop_flag_request_time = sys.system_time_ms + 3000;
 8003b1e:	f602 32b8 	addw	r2, r2, #3000	; 0xbb8
      sys.error_flag = 0;
 8003b22:	7028      	strb	r0, [r5, #0]
      sys.error_info = 0;
 8003b24:	80a8      	strh	r0, [r5, #4]
      sys.error_value = 0;
 8003b26:	60a9      	str	r1, [r5, #8]
      sys.error_resume_cnt++;
 8003b28:	60eb      	str	r3, [r5, #12]
      sys.stop_flag_request_time = sys.system_time_ms + 3000;
 8003b2a:	61aa      	str	r2, [r5, #24]
      actuator_power_ONOFF(0);
 8003b2c:	f7fd fb3c 	bl	80011a8 <actuator_power_ONOFF>
 8003b30:	e799      	b.n	8003a66 <HAL_TIM_PeriodElapsedCallback+0x82>
  } else if (sw_mode != pre_sw_mode) {  // reset
 8003b32:	783b      	ldrb	r3, [r7, #0]
 8003b34:	4283      	cmp	r3, r0
 8003b36:	f000 814f 	beq.w	8003dd8 <HAL_TIM_PeriodElapsedCallback+0x3f4>
    ai_cmd.local_target_speed[i] = 0;
 8003b3a:	4b69      	ldr	r3, [pc, #420]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
    target.global_pos[i] = omni.odom[i];
 8003b3c:	4866      	ldr	r0, [pc, #408]	; (8003cd8 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003b3e:	4967      	ldr	r1, [pc, #412]	; (8003cdc <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003b40:	6984      	ldr	r4, [r0, #24]
 8003b42:	600c      	str	r4, [r1, #0]
    ai_cmd.local_target_speed[i] = 0;
 8003b44:	2200      	movs	r2, #0
 8003b46:	615a      	str	r2, [r3, #20]
 8003b48:	619a      	str	r2, [r3, #24]
  if (sys.system_time_ms < sys.stop_flag_request_time) {
 8003b4a:	e9d5 2305 	ldrd	r2, r3, [r5, #20]
    target.global_pos[i] = omni.odom[i];
 8003b4e:	69c0      	ldr	r0, [r0, #28]
 8003b50:	6048      	str	r0, [r1, #4]
    sys.main_mode = MAIN_MODE_NONE;
 8003b52:	2407      	movs	r4, #7
  if (sys.system_time_ms < sys.stop_flag_request_time) {
 8003b54:	429a      	cmp	r2, r3
    sys.main_mode = MAIN_MODE_NONE;
 8003b56:	742c      	strb	r4, [r5, #16]
  if (sys.system_time_ms < sys.stop_flag_request_time) {
 8003b58:	d389      	bcc.n	8003a6e <HAL_TIM_PeriodElapsedCallback+0x8a>
    sys.stop_flag = false;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	e792      	b.n	8003a84 <HAL_TIM_PeriodElapsedCallback+0xa0>
      if (connection.connected_ai == false || sys.stop_flag) {
 8003b5e:	4e64      	ldr	r6, [pc, #400]	; (8003cf0 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003b60:	7833      	ldrb	r3, [r6, #0]
 8003b62:	b11b      	cbz	r3, 8003b6c <HAL_TIM_PeriodElapsedCallback+0x188>
 8003b64:	786b      	ldrb	r3, [r5, #1]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f000 80d3 	beq.w	8003d12 <HAL_TIM_PeriodElapsedCallback+0x32e>

void maintask_stop()
{
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003b6c:	eddf 1a61 	vldr	s3, [pc, #388]	; 8003cf4 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003b70:	eef0 0a61 	vmov.f32	s1, s3
 8003b74:	eeb0 0a61 	vmov.f32	s0, s3
 8003b78:	eeb0 1a61 	vmov.f32	s2, s3
 8003b7c:	f001 fc60 	bl	8005440 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003b80:	eddf 0a5c 	vldr	s1, [pc, #368]	; 8003cf4 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003b84:	eeb0 0a60 	vmov.f32	s0, s1
 8003b88:	f7fd faa4 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	2001      	movs	r0, #1
 8003b90:	f7fd faf4 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003b94:	ed9f 0a57 	vldr	s0, [pc, #348]	; 8003cf4 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003b98:	f7fd fae0 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 8003b9c:	f7fd facc 	bl	8001138 <actuator_dribbler_down>
}
 8003ba0:	e028      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x210>
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003ba2:	eddf 1a54 	vldr	s3, [pc, #336]	; 8003cf4 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003ba6:	4e52      	ldr	r6, [pc, #328]	; (8003cf0 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003ba8:	eef0 0a61 	vmov.f32	s1, s3
 8003bac:	eeb0 0a61 	vmov.f32	s0, s3
 8003bb0:	eeb0 1a61 	vmov.f32	s2, s3
 8003bb4:	f001 fc44 	bl	8005440 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003bb8:	eddf 0a4e 	vldr	s1, [pc, #312]	; 8003cf4 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003bbc:	eeb0 0a60 	vmov.f32	s0, s1
 8003bc0:	f7fd fa88 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	2001      	movs	r0, #1
 8003bc8:	f7fd fad8 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003bcc:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8003cf4 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003bd0:	f7fd fac4 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 8003bd4:	f7fd fab0 	bl	8001138 <actuator_dribbler_down>

void send_can_error()
{
  uint8_t senddata_error[8];
  can1_send(0x000, senddata_error);
 8003bd8:	4669      	mov	r1, sp
 8003bda:	2000      	movs	r0, #0
 8003bdc:	f7fd ffe6 	bl	8001bac <can1_send>
  can2_send(0x000, senddata_error);
 8003be0:	4669      	mov	r1, sp
 8003be2:	2000      	movs	r0, #0
 8003be4:	f7fe f832 	bl	8001c4c <can2_send>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003be8:	4839      	ldr	r0, [pc, #228]	; (8003cd0 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8003bea:	2201      	movs	r2, #1
 8003bec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003bf0:	f004 f90e 	bl	8007e10 <HAL_GPIO_WritePin>
  if (can_raw.power_voltage[5] < LOW_VOLTAGE_LIMIT && can_raw.power_voltage[5] != 0.0) {
 8003bf4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003bf8:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 8003bfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c04:	f140 80a4 	bpl.w	8003d50 <HAL_TIM_PeriodElapsedCallback+0x36c>
 8003c08:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c10:	f000 809e 	beq.w	8003d50 <HAL_TIM_PeriodElapsedCallback+0x36c>
    buzzer_cnt++;
 8003c14:	4a38      	ldr	r2, [pc, #224]	; (8003cf8 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8003c16:	6813      	ldr	r3, [r2, #0]
 8003c18:	3301      	adds	r3, #1
    if (buzzer_cnt > 100) {
 8003c1a:	2b64      	cmp	r3, #100	; 0x64
 8003c1c:	f240 80a0 	bls.w	8003d60 <HAL_TIM_PeriodElapsedCallback+0x37c>
      buzzer_cnt = 0;
 8003c20:	2300      	movs	r3, #0
 8003c22:	6013      	str	r3, [r2, #0]
      if (buzzer_state == false) {
 8003c24:	4b35      	ldr	r3, [pc, #212]	; (8003cfc <HAL_TIM_PeriodElapsedCallback+0x318>)
 8003c26:	781a      	ldrb	r2, [r3, #0]
 8003c28:	2a00      	cmp	r2, #0
 8003c2a:	f040 80c2 	bne.w	8003db2 <HAL_TIM_PeriodElapsedCallback+0x3ce>
        buzzer_state = true;
 8003c2e:	2201      	movs	r2, #1
 8003c30:	701a      	strb	r2, [r3, #0]
        actuator_buzzer_on();
 8003c32:	f7fd faef 	bl	8001214 <actuator_buzzer_on>
  if (sys.system_time_ms - connection.latest_ai_cmd_update_time < MAIN_LOOP_CYCLE * 0.5) {  // AI コマンドタイムアウト
 8003c36:	696b      	ldr	r3, [r5, #20]
 8003c38:	6932      	ldr	r2, [r6, #16]
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	2bf9      	cmp	r3, #249	; 0xf9
 8003c3e:	f200 8096 	bhi.w	8003d6e <HAL_TIM_PeriodElapsedCallback+0x38a>
    connection.connected_ai = true;
 8003c42:	2201      	movs	r2, #1
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8003c44:	482e      	ldr	r0, [pc, #184]	; (8003d00 <HAL_TIM_PeriodElapsedCallback+0x31c>)
    connection.connected_ai = true;
 8003c46:	7032      	strb	r2, [r6, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8003c48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c4c:	f004 f8e0 	bl	8007e10 <HAL_GPIO_WritePin>
    if (connection.vision_update_cycle_cnt < MAIN_LOOP_CYCLE * 2) {
 8003c50:	68b2      	ldr	r2, [r6, #8]
 8003c52:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
      connection.vision_update_cycle_cnt++;
 8003c56:	bf37      	itett	cc
 8003c58:	3201      	addcc	r2, #1
  if (sys.system_time_ms - connection.latest_cm4_cmd_update_time < MAIN_LOOP_CYCLE * 0.2) {  // CM4 コマンドタイムアウト
 8003c5a:	696b      	ldrcs	r3, [r5, #20]
 8003c5c:	696b      	ldrcc	r3, [r5, #20]
      connection.vision_update_cycle_cnt++;
 8003c5e:	60b2      	strcc	r2, [r6, #8]
  if (sys.system_time_ms - connection.latest_cm4_cmd_update_time < MAIN_LOOP_CYCLE * 0.2) {  // CM4 コマンドタイムアウト
 8003c60:	6972      	ldr	r2, [r6, #20]
 8003c62:	1a9b      	subs	r3, r3, r2
 8003c64:	2b63      	cmp	r3, #99	; 0x63
 8003c66:	f200 8099 	bhi.w	8003d9c <HAL_TIM_PeriodElapsedCallback+0x3b8>
    connection.connected_cm4 = true;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	7073      	strb	r3, [r6, #1]
  cnt_time_50Hz++;
 8003c6e:	4a25      	ldr	r2, [pc, #148]	; (8003d04 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8003c70:	8813      	ldrh	r3, [r2, #0]
 8003c72:	3301      	adds	r3, #1
 8003c74:	b29b      	uxth	r3, r3
  if (cnt_time_50Hz >= 10) {
 8003c76:	2b09      	cmp	r3, #9
 8003c78:	f200 80a0 	bhi.w	8003dbc <HAL_TIM_PeriodElapsedCallback+0x3d8>
  cnt_time_50Hz++;
 8003c7c:	8013      	strh	r3, [r2, #0]
}
 8003c7e:	b002      	add	sp, #8
 8003c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      kicker_test(&sys, &can_raw, false);
 8003c84:	4919      	ldr	r1, [pc, #100]	; (8003cec <HAL_TIM_PeriodElapsedCallback+0x308>)
 8003c86:	480f      	ldr	r0, [pc, #60]	; (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003c88:	4e19      	ldr	r6, [pc, #100]	; (8003cf0 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f001 fe7c 	bl	8005988 <kicker_test>
      break;
 8003c90:	e7b0      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x210>
      dribbler_test(&sys);
 8003c92:	480c      	ldr	r0, [pc, #48]	; (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003c94:	4e16      	ldr	r6, [pc, #88]	; (8003cf0 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003c96:	f001 fe47 	bl	8005928 <dribbler_test>
      break;
 8003c9a:	e7ab      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x210>
      motor_calibration(&sys);
 8003c9c:	4809      	ldr	r0, [pc, #36]	; (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003c9e:	4e14      	ldr	r6, [pc, #80]	; (8003cf0 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003ca0:	f001 ff24 	bl	8005aec <motor_calibration>
      break;
 8003ca4:	e7a6      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x210>
      kicker_test(&sys, &can_raw, true);
 8003ca6:	4911      	ldr	r1, [pc, #68]	; (8003cec <HAL_TIM_PeriodElapsedCallback+0x308>)
 8003ca8:	4806      	ldr	r0, [pc, #24]	; (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003caa:	4e11      	ldr	r6, [pc, #68]	; (8003cf0 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003cac:	2201      	movs	r2, #1
 8003cae:	f001 fe6b 	bl	8005988 <kicker_test>
      break;
 8003cb2:	e79f      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x210>
      motor_test(&sys);
 8003cb4:	4803      	ldr	r0, [pc, #12]	; (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003cb6:	4e0e      	ldr	r6, [pc, #56]	; (8003cf0 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003cb8:	f001 fdc8 	bl	800584c <motor_test>
      break;
 8003cbc:	e79a      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x210>
 8003cbe:	bf00      	nop
 8003cc0:	20000860 	.word	0x20000860
 8003cc4:	20000b20 	.word	0x20000b20
 8003cc8:	20000b1c 	.word	0x20000b1c
 8003ccc:	20000924 	.word	0x20000924
 8003cd0:	48000400 	.word	0x48000400
 8003cd4:	48000c00 	.word	0x48000c00
 8003cd8:	200008a0 	.word	0x200008a0
 8003cdc:	20000b44 	.word	0x20000b44
 8003ce0:	2000065c 	.word	0x2000065c
 8003ce4:	200008f0 	.word	0x200008f0
 8003ce8:	20000794 	.word	0x20000794
 8003cec:	200006b8 	.word	0x200006b8
 8003cf0:	2000073c 	.word	0x2000073c
 8003cf4:	00000000 	.word	0x00000000
 8003cf8:	200006b0 	.word	0x200006b0
 8003cfc:	200006b4 	.word	0x200006b4
 8003d00:	48000800 	.word	0x48000800
 8003d04:	2000073a 	.word	0x2000073a
      if (sys.stop_flag) {
 8003d08:	786b      	ldrb	r3, [r5, #1]
 8003d0a:	4e34      	ldr	r6, [pc, #208]	; (8003ddc <HAL_TIM_PeriodElapsedCallback+0x3f8>)
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f47f af2d 	bne.w	8003b6c <HAL_TIM_PeriodElapsedCallback+0x188>
        maintask_run();
 8003d12:	f7ff fc4d 	bl	80035b0 <maintask_run>
 8003d16:	e76d      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x210>
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003d18:	eddf 1a31 	vldr	s3, [pc, #196]	; 8003de0 <HAL_TIM_PeriodElapsedCallback+0x3fc>
 8003d1c:	4e2f      	ldr	r6, [pc, #188]	; (8003ddc <HAL_TIM_PeriodElapsedCallback+0x3f8>)
 8003d1e:	eef0 0a61 	vmov.f32	s1, s3
 8003d22:	eeb0 0a61 	vmov.f32	s0, s3
 8003d26:	eeb0 1a61 	vmov.f32	s2, s3
 8003d2a:	f001 fb89 	bl	8005440 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003d2e:	eddf 0a2c 	vldr	s1, [pc, #176]	; 8003de0 <HAL_TIM_PeriodElapsedCallback+0x3fc>
 8003d32:	eeb0 0a60 	vmov.f32	s0, s1
 8003d36:	f7fd f9cd 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	2001      	movs	r0, #1
 8003d3e:	f7fd fa1d 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003d42:	ed9f 0a27 	vldr	s0, [pc, #156]	; 8003de0 <HAL_TIM_PeriodElapsedCallback+0x3fc>
 8003d46:	f7fd fa09 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 8003d4a:	f7fd f9f5 	bl	8001138 <actuator_dribbler_down>
}
 8003d4e:	e751      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x210>
  } else if (sys.error_flag) {
 8003d50:	782b      	ldrb	r3, [r5, #0]
 8003d52:	b34b      	cbz	r3, 8003da8 <HAL_TIM_PeriodElapsedCallback+0x3c4>
    buzzer_cnt++;
 8003d54:	4a23      	ldr	r2, [pc, #140]	; (8003de4 <HAL_TIM_PeriodElapsedCallback+0x400>)
 8003d56:	6813      	ldr	r3, [r2, #0]
 8003d58:	3301      	adds	r3, #1
    if (buzzer_cnt > 20) {
 8003d5a:	2b14      	cmp	r3, #20
 8003d5c:	f63f af60 	bhi.w	8003c20 <HAL_TIM_PeriodElapsedCallback+0x23c>
    buzzer_cnt++;
 8003d60:	6013      	str	r3, [r2, #0]
  if (sys.system_time_ms - connection.latest_ai_cmd_update_time < MAIN_LOOP_CYCLE * 0.5) {  // AI コマンドタイムアウト
 8003d62:	696b      	ldr	r3, [r5, #20]
 8003d64:	6932      	ldr	r2, [r6, #16]
 8003d66:	1a9b      	subs	r3, r3, r2
 8003d68:	2bf9      	cmp	r3, #249	; 0xf9
 8003d6a:	f67f af6a 	bls.w	8003c42 <HAL_TIM_PeriodElapsedCallback+0x25e>
    connection.connected_ai = false;
 8003d6e:	2700      	movs	r7, #0
    connection.cmd_rx_frq = 0;
 8003d70:	2300      	movs	r3, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003d72:	463a      	mov	r2, r7
 8003d74:	481c      	ldr	r0, [pc, #112]	; (8003de8 <HAL_TIM_PeriodElapsedCallback+0x404>)
    connection.cmd_rx_frq = 0;
 8003d76:	6073      	str	r3, [r6, #4]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003d78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    connection.connected_ai = false;
 8003d7c:	7037      	strb	r7, [r6, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003d7e:	f004 f847 	bl	8007e10 <HAL_GPIO_WritePin>
    resetAiCmdData(&ai_cmd);
 8003d82:	481a      	ldr	r0, [pc, #104]	; (8003dec <HAL_TIM_PeriodElapsedCallback+0x408>)
 8003d84:	f7fd fc6a 	bl	800165c <resetAiCmdData>
    sys.stop_flag_request_time = sys.system_time_ms + MAIN_LOOP_CYCLE;  // 前回のタイムアウト時から1.0s間は動かさない
 8003d88:	696b      	ldr	r3, [r5, #20]
    connection.vision_update_cycle_cnt = 0;
 8003d8a:	60b7      	str	r7, [r6, #8]
    sys.stop_flag_request_time = sys.system_time_ms + MAIN_LOOP_CYCLE;  // 前回のタイムアウト時から1.0s間は動かさない
 8003d8c:	f503 72fa 	add.w	r2, r3, #500	; 0x1f4
 8003d90:	61aa      	str	r2, [r5, #24]
  if (sys.system_time_ms - connection.latest_cm4_cmd_update_time < MAIN_LOOP_CYCLE * 0.2) {  // CM4 コマンドタイムアウト
 8003d92:	6972      	ldr	r2, [r6, #20]
 8003d94:	1a9b      	subs	r3, r3, r2
 8003d96:	2b63      	cmp	r3, #99	; 0x63
 8003d98:	f67f af67 	bls.w	8003c6a <HAL_TIM_PeriodElapsedCallback+0x286>
    connection.connected_ai = false;
 8003d9c:	2300      	movs	r3, #0
    resetAiCmdData(&ai_cmd);
 8003d9e:	4813      	ldr	r0, [pc, #76]	; (8003dec <HAL_TIM_PeriodElapsedCallback+0x408>)
    connection.connected_ai = false;
 8003da0:	8033      	strh	r3, [r6, #0]
    resetAiCmdData(&ai_cmd);
 8003da2:	f7fd fc5b 	bl	800165c <resetAiCmdData>
 8003da6:	e762      	b.n	8003c6e <HAL_TIM_PeriodElapsedCallback+0x28a>
  } else if (buzzer_state) {
 8003da8:	4b11      	ldr	r3, [pc, #68]	; (8003df0 <HAL_TIM_PeriodElapsedCallback+0x40c>)
 8003daa:	781a      	ldrb	r2, [r3, #0]
 8003dac:	2a00      	cmp	r2, #0
 8003dae:	f43f af42 	beq.w	8003c36 <HAL_TIM_PeriodElapsedCallback+0x252>
        buzzer_state = false;
 8003db2:	2200      	movs	r2, #0
 8003db4:	701a      	strb	r2, [r3, #0]
        actuator_buzzer_off();
 8003db6:	f7fd fa37 	bl	8001228 <actuator_buzzer_off>
 8003dba:	e73c      	b.n	8003c36 <HAL_TIM_PeriodElapsedCallback+0x252>
    debug.print_flag = true;
 8003dbc:	2001      	movs	r0, #1
    cnt_time_50Hz = 0;
 8003dbe:	2300      	movs	r3, #0
    debug.print_flag = true;
 8003dc0:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
    cnt_time_50Hz = 0;
 8003dc4:	8013      	strh	r3, [r2, #0]
    actuator_power_ONOFF(1);
 8003dc6:	f7fd f9ef 	bl	80011a8 <actuator_power_ONOFF>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8003dca:	480a      	ldr	r0, [pc, #40]	; (8003df4 <HAL_TIM_PeriodElapsedCallback+0x410>)
 8003dcc:	2180      	movs	r1, #128	; 0x80
}
 8003dce:	b002      	add	sp, #8
 8003dd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8003dd4:	f004 b822 	b.w	8007e1c <HAL_GPIO_TogglePin>
    sys.main_mode = sw_mode;
 8003dd8:	742b      	strb	r3, [r5, #16]
 8003dda:	e644      	b.n	8003a66 <HAL_TIM_PeriodElapsedCallback+0x82>
 8003ddc:	2000073c 	.word	0x2000073c
 8003de0:	00000000 	.word	0x00000000
 8003de4:	200006b0 	.word	0x200006b0
 8003de8:	48000800 	.word	0x48000800
 8003dec:	2000065c 	.word	0x2000065c
 8003df0:	200006b4 	.word	0x200006b4
 8003df4:	48000400 	.word	0x48000400

08003df8 <HAL_UART_RxCpltCallback>:
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
 8003df8:	b570      	push	{r4, r5, r6, lr}
  static int32_t uart_rx_cmd_idx = 0;
  uint8_t rx_data_tmp;

  if (huart->Instance == USART2) {
 8003dfa:	4a27      	ldr	r2, [pc, #156]	; (8003e98 <HAL_UART_RxCpltCallback+0xa0>)
 8003dfc:	6803      	ldr	r3, [r0, #0]
 8003dfe:	4293      	cmp	r3, r2
{
 8003e00:	b084      	sub	sp, #16
  if (huart->Instance == USART2) {
 8003e02:	d005      	beq.n	8003e10 <HAL_UART_RxCpltCallback+0x18>
      parseRxCmd(&connection, &sys, &ai_cmd, &integ, data_from_cm4);
      sendRobotInfo(&can_raw, &sys, &imu, &omni, &mouse, &ai_cmd, &connection);
    }
  }

  if (huart->Instance == hlpuart1.Instance) {
 8003e04:	4825      	ldr	r0, [pc, #148]	; (8003e9c <HAL_UART_RxCpltCallback+0xa4>)
 8003e06:	6802      	ldr	r2, [r0, #0]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d02e      	beq.n	8003e6a <HAL_UART_RxCpltCallback+0x72>
    debug.print_idx++;
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
  }
}
 8003e0c:	b004      	add	sp, #16
 8003e0e:	bd70      	pop	{r4, r5, r6, pc}
    rx_data_tmp = uart2_rx_it_buffer;
 8003e10:	4923      	ldr	r1, [pc, #140]	; (8003ea0 <HAL_UART_RxCpltCallback+0xa8>)
 8003e12:	4604      	mov	r4, r0
    HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 8003e14:	2201      	movs	r2, #1
 8003e16:	4823      	ldr	r0, [pc, #140]	; (8003ea4 <HAL_UART_RxCpltCallback+0xac>)
    rx_data_tmp = uart2_rx_it_buffer;
 8003e18:	780d      	ldrb	r5, [r1, #0]
    HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 8003e1a:	f005 fea5 	bl	8009b68 <HAL_UART_Receive_IT>
    if (uart_rx_cmd_idx >= 0 && uart_rx_cmd_idx < RX_BUF_SIZE_ETHER) {
 8003e1e:	4922      	ldr	r1, [pc, #136]	; (8003ea8 <HAL_UART_RxCpltCallback+0xb0>)
 8003e20:	680b      	ldr	r3, [r1, #0]
 8003e22:	2b3f      	cmp	r3, #63	; 0x3f
 8003e24:	d82c      	bhi.n	8003e80 <HAL_UART_RxCpltCallback+0x88>
      data_from_cm4[uart_rx_cmd_idx] = rx_data_tmp;
 8003e26:	4a21      	ldr	r2, [pc, #132]	; (8003eac <HAL_UART_RxCpltCallback+0xb4>)
 8003e28:	54d5      	strb	r5, [r2, r3]
      uart_rx_cmd_idx++;
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	600b      	str	r3, [r1, #0]
    if (uart_rx_cmd_idx == RX_BUF_SIZE_ETHER) {
 8003e2e:	2b40      	cmp	r3, #64	; 0x40
 8003e30:	d116      	bne.n	8003e60 <HAL_UART_RxCpltCallback+0x68>
      parseRxCmd(&connection, &sys, &ai_cmd, &integ, data_from_cm4);
 8003e32:	4d1f      	ldr	r5, [pc, #124]	; (8003eb0 <HAL_UART_RxCpltCallback+0xb8>)
 8003e34:	4e1f      	ldr	r6, [pc, #124]	; (8003eb4 <HAL_UART_RxCpltCallback+0xbc>)
 8003e36:	4a1d      	ldr	r2, [pc, #116]	; (8003eac <HAL_UART_RxCpltCallback+0xb4>)
 8003e38:	9200      	str	r2, [sp, #0]
      uart_rx_cmd_idx = -1;
 8003e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e3e:	600b      	str	r3, [r1, #0]
      parseRxCmd(&connection, &sys, &ai_cmd, &integ, data_from_cm4);
 8003e40:	462a      	mov	r2, r5
 8003e42:	4b1d      	ldr	r3, [pc, #116]	; (8003eb8 <HAL_UART_RxCpltCallback+0xc0>)
 8003e44:	491d      	ldr	r1, [pc, #116]	; (8003ebc <HAL_UART_RxCpltCallback+0xc4>)
 8003e46:	4630      	mov	r0, r6
 8003e48:	f7fd fc1e 	bl	8001688 <parseRxCmd>
      sendRobotInfo(&can_raw, &sys, &imu, &omni, &mouse, &ai_cmd, &connection);
 8003e4c:	481c      	ldr	r0, [pc, #112]	; (8003ec0 <HAL_UART_RxCpltCallback+0xc8>)
 8003e4e:	9000      	str	r0, [sp, #0]
 8003e50:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003e54:	4b1b      	ldr	r3, [pc, #108]	; (8003ec4 <HAL_UART_RxCpltCallback+0xcc>)
 8003e56:	4a1c      	ldr	r2, [pc, #112]	; (8003ec8 <HAL_UART_RxCpltCallback+0xd0>)
 8003e58:	4918      	ldr	r1, [pc, #96]	; (8003ebc <HAL_UART_RxCpltCallback+0xc4>)
 8003e5a:	481c      	ldr	r0, [pc, #112]	; (8003ecc <HAL_UART_RxCpltCallback+0xd4>)
 8003e5c:	f7fd fd60 	bl	8001920 <sendRobotInfo>
  if (huart->Instance == hlpuart1.Instance) {
 8003e60:	480e      	ldr	r0, [pc, #56]	; (8003e9c <HAL_UART_RxCpltCallback+0xa4>)
 8003e62:	6823      	ldr	r3, [r4, #0]
 8003e64:	6802      	ldr	r2, [r0, #0]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d1d0      	bne.n	8003e0c <HAL_UART_RxCpltCallback+0x14>
    debug.print_idx++;
 8003e6a:	4c19      	ldr	r4, [pc, #100]	; (8003ed0 <HAL_UART_RxCpltCallback+0xd8>)
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8003e6c:	4919      	ldr	r1, [pc, #100]	; (8003ed4 <HAL_UART_RxCpltCallback+0xdc>)
    debug.print_idx++;
 8003e6e:	6823      	ldr	r3, [r4, #0]
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8003e70:	2201      	movs	r2, #1
    debug.print_idx++;
 8003e72:	4413      	add	r3, r2
 8003e74:	6023      	str	r3, [r4, #0]
}
 8003e76:	b004      	add	sp, #16
 8003e78:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8003e7c:	f005 be74 	b.w	8009b68 <HAL_UART_Receive_IT>
    if (uart_rx_cmd_idx == -1 && rx_data_tmp == 254) {
 8003e80:	1c5a      	adds	r2, r3, #1
 8003e82:	d104      	bne.n	8003e8e <HAL_UART_RxCpltCallback+0x96>
 8003e84:	2dfe      	cmp	r5, #254	; 0xfe
      uart_rx_cmd_idx++;
 8003e86:	bf04      	itt	eq
 8003e88:	2301      	moveq	r3, #1
 8003e8a:	600b      	streq	r3, [r1, #0]
    if (uart_rx_cmd_idx == RX_BUF_SIZE_ETHER) {
 8003e8c:	e7e8      	b.n	8003e60 <HAL_UART_RxCpltCallback+0x68>
    if (uart_rx_cmd_idx != -1 && uart_rx_cmd_idx < RX_BUF_SIZE_ETHER) {
 8003e8e:	2b3f      	cmp	r3, #63	; 0x3f
 8003e90:	dccd      	bgt.n	8003e2e <HAL_UART_RxCpltCallback+0x36>
      uart_rx_cmd_idx++;
 8003e92:	3301      	adds	r3, #1
 8003e94:	e7ca      	b.n	8003e2c <HAL_UART_RxCpltCallback+0x34>
 8003e96:	bf00      	nop
 8003e98:	40004400 	.word	0x40004400
 8003e9c:	20000e00 	.word	0x20000e00
 8003ea0:	20000b6c 	.word	0x20000b6c
 8003ea4:	20000e90 	.word	0x20000e90
 8003ea8:	20000b70 	.word	0x20000b70
 8003eac:	20000754 	.word	0x20000754
 8003eb0:	2000065c 	.word	0x2000065c
 8003eb4:	2000073c 	.word	0x2000073c
 8003eb8:	200007e4 	.word	0x200007e4
 8003ebc:	20000b20 	.word	0x20000b20
 8003ec0:	20000860 	.word	0x20000860
 8003ec4:	200008a0 	.word	0x200008a0
 8003ec8:	200007d0 	.word	0x200007d0
 8003ecc:	200006b8 	.word	0x200006b8
 8003ed0:	20000794 	.word	0x20000794
 8003ed4:	20000824 	.word	0x20000824

08003ed8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ed8:	b508      	push	{r3, lr}
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003eda:	ed9f 8a14 	vldr	s16, [pc, #80]	; 8003f2c <Error_Handler+0x54>
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1) {
    maintask_stop(255, 0);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003ede:	4c14      	ldr	r4, [pc, #80]	; (8003f30 <Error_Handler+0x58>)
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003ee0:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8003f2c <Error_Handler+0x54>
 8003ee4:	eef0 1a48 	vmov.f32	s3, s16
 8003ee8:	eeb0 0a41 	vmov.f32	s0, s2
 8003eec:	eef0 0a41 	vmov.f32	s1, s2
 8003ef0:	f001 faa6 	bl	8005440 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003ef4:	eef0 0a48 	vmov.f32	s1, s16
 8003ef8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8003f2c <Error_Handler+0x54>
 8003efc:	f7fd f8ea 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003f00:	2100      	movs	r1, #0
 8003f02:	2001      	movs	r0, #1
 8003f04:	f7fd f93a 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003f08:	eeb0 0a48 	vmov.f32	s0, s16
 8003f0c:	f7fd f926 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 8003f10:	f7fd f912 	bl	8001138 <actuator_dribbler_down>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003f14:	4620      	mov	r0, r4
 8003f16:	2201      	movs	r2, #1
 8003f18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003f1c:	f003 ff78 	bl	8007e10 <HAL_GPIO_WritePin>
    actuator_buzzer(200, 200);
 8003f20:	21c8      	movs	r1, #200	; 0xc8
 8003f22:	4608      	mov	r0, r1
 8003f24:	f7fd f964 	bl	80011f0 <actuator_buzzer>
  while (1) {
 8003f28:	e7da      	b.n	8003ee0 <Error_Handler+0x8>
 8003f2a:	bf00      	nop
 8003f2c:	00000000 	.word	0x00000000
 8003f30:	48000400 	.word	0x48000400

08003f34 <SystemClock_Config>:
{
 8003f34:	b510      	push	{r4, lr}
 8003f36:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f38:	2238      	movs	r2, #56	; 0x38
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	a806      	add	r0, sp, #24
 8003f3e:	f007 ffd7 	bl	800bef0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f42:	2000      	movs	r0, #0
 8003f44:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8003f48:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8003f4c:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003f4e:	f003 ff6f 	bl	8007e30 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003f52:	2001      	movs	r0, #1
 8003f54:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f58:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003f5a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003f5e:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003f60:	2255      	movs	r2, #85	; 0x55
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003f62:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003f64:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003f68:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003f6c:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003f70:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003f72:	f003 ffdb 	bl	8007f2c <HAL_RCC_OscConfig>
 8003f76:	b970      	cbnz	r0, 8003f96 <SystemClock_Config+0x62>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003f78:	2104      	movs	r1, #4
 8003f7a:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f7c:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003f7e:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f82:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003f86:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003f8a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003f8c:	f004 fa52 	bl	8008434 <HAL_RCC_ClockConfig>
 8003f90:	b908      	cbnz	r0, 8003f96 <SystemClock_Config+0x62>
}
 8003f92:	b014      	add	sp, #80	; 0x50
 8003f94:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003f96:	f7ff ff9f 	bl	8003ed8 <Error_Handler>
 8003f9a:	bf00      	nop
 8003f9c:	0000      	movs	r0, r0
	...

08003fa0 <main>:
{
 8003fa0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8003fa4:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 8003fa6:	f002 fa5b 	bl	8006460 <HAL_Init>
  SystemClock_Config();
 8003faa:	f7ff ffc3 	bl	8003f34 <SystemClock_Config>
  MX_GPIO_Init();
 8003fae:	f7fe f8a1 	bl	80020f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8003fb2:	f7fd ff41 	bl	8001e38 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8003fb6:	f7fd ff91 	bl	8001edc <MX_FDCAN1_Init>
  MX_LPUART1_UART_Init();
 8003fba:	f001 fe95 	bl	8005ce8 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8003fbe:	f001 fee1 	bl	8005d84 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003fc2:	f001 ff27 	bl	8005e14 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8003fc6:	f001 fb17 	bl	80055f8 <MX_SPI1_Init>
  MX_TIM5_Init();
 8003fca:	f001 fdbd 	bl	8005b48 <MX_TIM5_Init>
  MX_TIM7_Init();
 8003fce:	f001 fe29 	bl	8005c24 <MX_TIM7_Init>
  MX_ADC5_Init();
 8003fd2:	f7fd fa13 	bl	80013fc <MX_ADC5_Init>
  MX_ADC3_Init();
 8003fd6:	f7fd f9b9 	bl	800134c <MX_ADC3_Init>
  MX_FDCAN2_Init();
 8003fda:	f7fd ffa5 	bl	8001f28 <MX_FDCAN2_Init>
  MX_ADC1_Init();
 8003fde:	f7fd f95f 	bl	80012a0 <MX_ADC1_Init>
  integ.odom_log[0] = initRingBuffer(SPEED_LOG_BUF_SIZE);
 8003fe2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003fe6:	f001 faa5 	bl	8005534 <initRingBuffer>
 8003fea:	4cd5      	ldr	r4, [pc, #852]	; (8004340 <main+0x3a0>)
  omni.local_speed_log[0] = initRingBuffer(SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE);
 8003fec:	4dd5      	ldr	r5, [pc, #852]	; (8004344 <main+0x3a4>)
  sys.kick_state = 0;
 8003fee:	4ed6      	ldr	r6, [pc, #856]	; (8004348 <main+0x3a8>)
  ai_cmd.latency_time_ms = 100;
 8003ff0:	4fd6      	ldr	r7, [pc, #856]	; (800434c <main+0x3ac>)
  integ.odom_log[0] = initRingBuffer(SPEED_LOG_BUF_SIZE);
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	6023      	str	r3, [r4, #0]
  integ.odom_log[1] = initRingBuffer(SPEED_LOG_BUF_SIZE);
 8003ff6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ffa:	f001 fa9b 	bl	8005534 <initRingBuffer>
 8003ffe:	4603      	mov	r3, r0
 8004000:	6063      	str	r3, [r4, #4]
  omni.local_speed_log[0] = initRingBuffer(SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE);
 8004002:	200a      	movs	r0, #10
 8004004:	f001 fa96 	bl	8005534 <initRingBuffer>
 8004008:	4603      	mov	r3, r0
 800400a:	642b      	str	r3, [r5, #64]	; 0x40
  omni.local_speed_log[1] = initRingBuffer(SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE);
 800400c:	200a      	movs	r0, #10
 800400e:	f001 fa91 	bl	8005534 <initRingBuffer>
  sys.kick_state = 0;
 8004012:	2400      	movs	r4, #0
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8004014:	2104      	movs	r1, #4
  omni.local_speed_log[1] = initRingBuffer(SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE);
 8004016:	6468      	str	r0, [r5, #68]	; 0x44
  ai_cmd.latency_time_ms = 100;
 8004018:	f04f 0864 	mov.w	r8, #100	; 0x64
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 800401c:	48cc      	ldr	r0, [pc, #816]	; (8004350 <main+0x3b0>)
  ai_cmd.latency_time_ms = 100;
 800401e:	f8c7 8050 	str.w	r8, [r7, #80]	; 0x50
  sys.kick_state = 0;
 8004022:	83b4      	strh	r4, [r6, #28]
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8004024:	f005 fa26 	bl	8009474 <HAL_TIM_PWM_Start>
  actuator_buzzer_frq(1046, 50);  //C5
 8004028:	ed9f 0aca 	vldr	s0, [pc, #808]	; 8004354 <main+0x3b4>
  setbuf(stdin, NULL);
 800402c:	4dca      	ldr	r5, [pc, #808]	; (8004358 <main+0x3b8>)
  actuator_buzzer_frq(1046, 50);  //C5
 800402e:	2032      	movs	r0, #50	; 0x32
 8004030:	f7fd f902 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1174, 50);  //D5
 8004034:	ed9f 0ac9 	vldr	s0, [pc, #804]	; 800435c <main+0x3bc>
 8004038:	2032      	movs	r0, #50	; 0x32
 800403a:	f7fd f8fd 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1318, 50);  //E5
 800403e:	ed9f 0ac8 	vldr	s0, [pc, #800]	; 8004360 <main+0x3c0>
 8004042:	2032      	movs	r0, #50	; 0x32
 8004044:	f7fd f8f8 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1396, 50);  //F5
 8004048:	ed9f 0ac6 	vldr	s0, [pc, #792]	; 8004364 <main+0x3c4>
 800404c:	2032      	movs	r0, #50	; 0x32
 800404e:	f7fd f8f3 	bl	8001238 <actuator_buzzer_frq>
  setbuf(stdin, NULL);
 8004052:	682b      	ldr	r3, [r5, #0]
 8004054:	4621      	mov	r1, r4
 8004056:	6858      	ldr	r0, [r3, #4]
 8004058:	f007 fd9a 	bl	800bb90 <setbuf>
  setbuf(stdout, NULL);
 800405c:	682b      	ldr	r3, [r5, #0]
 800405e:	4621      	mov	r1, r4
 8004060:	6898      	ldr	r0, [r3, #8]
 8004062:	f007 fd95 	bl	800bb90 <setbuf>
  setbuf(stderr, NULL);
 8004066:	682b      	ldr	r3, [r5, #0]
 8004068:	4621      	mov	r1, r4
 800406a:	68d8      	ldr	r0, [r3, #12]
 800406c:	f007 fd90 	bl	800bb90 <setbuf>
  HAL_UART_Init(&hlpuart1);
 8004070:	48bd      	ldr	r0, [pc, #756]	; (8004368 <main+0x3c8>)
 8004072:	f006 fe41 	bl	800acf8 <HAL_UART_Init>
  HAL_UART_Init(&huart2);
 8004076:	48bd      	ldr	r0, [pc, #756]	; (800436c <main+0x3cc>)
 8004078:	f006 fe3e 	bl	800acf8 <HAL_UART_Init>
  printf("orion main start %s %s\r\n", __DATE__, __TIME__);
 800407c:	4abc      	ldr	r2, [pc, #752]	; (8004370 <main+0x3d0>)
 800407e:	49bd      	ldr	r1, [pc, #756]	; (8004374 <main+0x3d4>)
 8004080:	48bd      	ldr	r0, [pc, #756]	; (8004378 <main+0x3d8>)
 8004082:	f007 fd17 	bl	800bab4 <iprintf>
  HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 8004086:	49bd      	ldr	r1, [pc, #756]	; (800437c <main+0x3dc>)
 8004088:	48b8      	ldr	r0, [pc, #736]	; (800436c <main+0x3cc>)
 800408a:	2201      	movs	r2, #1
 800408c:	f005 fd6c 	bl	8009b68 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8004090:	49bb      	ldr	r1, [pc, #748]	; (8004380 <main+0x3e0>)
 8004092:	48b5      	ldr	r0, [pc, #724]	; (8004368 <main+0x3c8>)
 8004094:	2201      	movs	r2, #1
 8004096:	f005 fd67 	bl	8009b68 <HAL_UART_Receive_IT>
  HAL_ADC_Start_DMA(&hadc5, &sys.sw_data, 1);
 800409a:	2201      	movs	r2, #1
 800409c:	f106 0120 	add.w	r1, r6, #32
 80040a0:	48b8      	ldr	r0, [pc, #736]	; (8004384 <main+0x3e4>)
 80040a2:	f002 fe49 	bl	8006d38 <HAL_ADC_Start_DMA>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 80040a6:	48b8      	ldr	r0, [pc, #736]	; (8004388 <main+0x3e8>)
 80040a8:	2201      	movs	r2, #1
 80040aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80040ae:	f003 feaf 	bl	8007e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 80040b2:	2201      	movs	r2, #1
 80040b4:	4611      	mov	r1, r2
 80040b6:	48b4      	ldr	r0, [pc, #720]	; (8004388 <main+0x3e8>)
 80040b8:	f003 feaa 	bl	8007e10 <HAL_GPIO_WritePin>
  ICM20602_init();
 80040bc:	f7fe f8b6 	bl	800222c <ICM20602_init>
  ICM20602_init();
 80040c0:	f7fe f8b4 	bl	800222c <ICM20602_init>
  ICM20602_IMU_calibration2();
 80040c4:	f7fe fbfc 	bl	80028c0 <ICM20602_IMU_calibration2>
  ICM20602_clearAngle();
 80040c8:	f7fe f9a6 	bl	8002418 <ICM20602_clearAngle>
  printf("\n\rcomplete imu init\r\n");
 80040cc:	48af      	ldr	r0, [pc, #700]	; (800438c <main+0x3ec>)
 80040ce:	f007 fd57 	bl	800bb80 <puts>
  can1_init_ibis(&hfdcan1);
 80040d2:	48af      	ldr	r0, [pc, #700]	; (8004390 <main+0x3f0>)
 80040d4:	f7fd fd3c 	bl	8001b50 <can1_init_ibis>
  can2_init_ibis(&hfdcan2);
 80040d8:	48ae      	ldr	r0, [pc, #696]	; (8004394 <main+0x3f4>)
 80040da:	f7fd fd89 	bl	8001bf0 <can2_init_ibis>
  printf("\n\rstart can1\r\n");
 80040de:	48ae      	ldr	r0, [pc, #696]	; (8004398 <main+0x3f8>)
 80040e0:	f007 fd4e 	bl	800bb80 <puts>
  HAL_FDCAN_Start(&hfdcan1);
 80040e4:	48aa      	ldr	r0, [pc, #680]	; (8004390 <main+0x3f0>)
 80040e6:	f003 fb3f 	bl	8007768 <HAL_FDCAN_Start>
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80040ea:	48a9      	ldr	r0, [pc, #676]	; (8004390 <main+0x3f0>)
 80040ec:	4622      	mov	r2, r4
 80040ee:	2101      	movs	r1, #1
 80040f0:	f003 fc42 	bl	8007978 <HAL_FDCAN_ActivateNotification>
 80040f4:	2800      	cmp	r0, #0
 80040f6:	f040 817f 	bne.w	80043f8 <main+0x458>
  printf("\n\rstart can2\r\n");
 80040fa:	4604      	mov	r4, r0
 80040fc:	48a7      	ldr	r0, [pc, #668]	; (800439c <main+0x3fc>)
 80040fe:	f007 fd3f 	bl	800bb80 <puts>
  HAL_FDCAN_Start(&hfdcan2);
 8004102:	48a4      	ldr	r0, [pc, #656]	; (8004394 <main+0x3f4>)
 8004104:	f003 fb30 	bl	8007768 <HAL_FDCAN_Start>
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8004108:	4622      	mov	r2, r4
 800410a:	48a2      	ldr	r0, [pc, #648]	; (8004394 <main+0x3f4>)
 800410c:	2101      	movs	r1, #1
 800410e:	f003 fc33 	bl	8007978 <HAL_FDCAN_ActivateNotification>
 8004112:	4604      	mov	r4, r0
 8004114:	2800      	cmp	r0, #0
 8004116:	f040 816f 	bne.w	80043f8 <main+0x458>
  actuator_power_ONOFF(0);
 800411a:	f7fd f845 	bl	80011a8 <actuator_power_ONOFF>
  HAL_Delay(20);
 800411e:	2014      	movs	r0, #20
 8004120:	f002 f9ba 	bl	8006498 <HAL_Delay>
  actuator_motor1(0.0, 0.0);
 8004124:	eddf 0a9e 	vldr	s1, [pc, #632]	; 80043a0 <main+0x400>
 8004128:	f8df a2a0 	ldr.w	sl, [pc, #672]	; 80043cc <main+0x42c>
 800412c:	4d9d      	ldr	r5, [pc, #628]	; (80043a4 <main+0x404>)
 800412e:	f8df b2a0 	ldr.w	fp, [pc, #672]	; 80043d0 <main+0x430>
 8004132:	f8df 92a0 	ldr.w	r9, [pc, #672]	; 80043d4 <main+0x434>
 8004136:	eeb0 0a60 	vmov.f32	s0, s1
 800413a:	f7fc ff4b 	bl	8000fd4 <actuator_motor1>
  actuator_motor2(0.0, 0.0);
 800413e:	eddf 0a98 	vldr	s1, [pc, #608]	; 80043a0 <main+0x400>
 8004142:	eeb0 0a60 	vmov.f32	s0, s1
 8004146:	f7fc ff65 	bl	8001014 <actuator_motor2>
  actuator_motor3(0.0, 0.0);
 800414a:	eddf 0a95 	vldr	s1, [pc, #596]	; 80043a0 <main+0x400>
 800414e:	eeb0 0a60 	vmov.f32	s0, s1
 8004152:	f7fc ff7f 	bl	8001054 <actuator_motor3>
  actuator_motor4(0.0, 0.0);
 8004156:	eddf 0a92 	vldr	s1, [pc, #584]	; 80043a0 <main+0x400>
 800415a:	eeb0 0a60 	vmov.f32	s0, s1
 800415e:	f7fc ff99 	bl	8001094 <actuator_motor4>
  actuator_motor5(0.0, 0.0);
 8004162:	eddf 0a8f 	vldr	s1, [pc, #572]	; 80043a0 <main+0x400>
 8004166:	eeb0 0a60 	vmov.f32	s0, s1
 800416a:	f7fc ffb3 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 1);
 800416e:	2101      	movs	r1, #1
 8004170:	4608      	mov	r0, r1
 8004172:	f7fd f803 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8004176:	ed9f 0a8a 	vldr	s0, [pc, #552]	; 80043a0 <main+0x400>
 800417a:	f7fc ffef 	bl	800115c <actuator_kicker_voltage>
  actuator_power_param(1, 15.0);  // min voltage
 800417e:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 8004182:	2001      	movs	r0, #1
 8004184:	f7fd f824 	bl	80011d0 <actuator_power_param>
  actuator_power_param(2, 35.0);  // max voltage
 8004188:	ed9f 0a87 	vldr	s0, [pc, #540]	; 80043a8 <main+0x408>
 800418c:	2002      	movs	r0, #2
 800418e:	f7fd f81f 	bl	80011d0 <actuator_power_param>
  actuator_power_param(3, 50.0);  // max can_raw.current
 8004192:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80043ac <main+0x40c>
 8004196:	2003      	movs	r0, #3
 8004198:	f7fd f81a 	bl	80011d0 <actuator_power_param>
  actuator_power_param(4, 90.0);  // max temp(fet)
 800419c:	ed9f 0a84 	vldr	s0, [pc, #528]	; 80043b0 <main+0x410>
 80041a0:	2004      	movs	r0, #4
 80041a2:	f7fd f815 	bl	80011d0 <actuator_power_param>
  actuator_power_param(5, 90.0);  // max temp(solenoid)
 80041a6:	ed9f 0a82 	vldr	s0, [pc, #520]	; 80043b0 <main+0x410>
 80041aa:	2005      	movs	r0, #5
 80041ac:	f7fd f810 	bl	80011d0 <actuator_power_param>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80041b0:	4622      	mov	r2, r4
 80041b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80041b6:	4874      	ldr	r0, [pc, #464]	; (8004388 <main+0x3e8>)
 80041b8:	f003 fe2a 	bl	8007e10 <HAL_GPIO_WritePin>
  actuator_power_ONOFF(1);
 80041bc:	2001      	movs	r0, #1
 80041be:	f7fc fff3 	bl	80011a8 <actuator_power_ONOFF>
  actuator_buzzer_frq(1046, 50);  //C5
 80041c2:	ed9f 0a64 	vldr	s0, [pc, #400]	; 8004354 <main+0x3b4>
 80041c6:	2032      	movs	r0, #50	; 0x32
 80041c8:	f7fd f836 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1174, 50);  //D5
 80041cc:	ed9f 0a63 	vldr	s0, [pc, #396]	; 800435c <main+0x3bc>
 80041d0:	2032      	movs	r0, #50	; 0x32
 80041d2:	f7fd f831 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1046, 50);  //C5
 80041d6:	ed9f 0a5f 	vldr	s0, [pc, #380]	; 8004354 <main+0x3b4>
 80041da:	2032      	movs	r0, #50	; 0x32
 80041dc:	f7fd f82c 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1174, 50);  //D5
 80041e0:	ed9f 0a5e 	vldr	s0, [pc, #376]	; 800435c <main+0x3bc>
 80041e4:	2032      	movs	r0, #50	; 0x32
 80041e6:	f7fd f827 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1318, 50);  //E5
 80041ea:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 8004360 <main+0x3c0>
 80041ee:	2032      	movs	r0, #50	; 0x32
 80041f0:	f7fd f822 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1396, 50);  //F5
 80041f4:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 8004364 <main+0x3c4>
 80041f8:	2032      	movs	r0, #50	; 0x32
 80041fa:	f7fd f81d 	bl	8001238 <actuator_buzzer_frq>
  actuator_power_ONOFF(1);
 80041fe:	2001      	movs	r0, #1
 8004200:	f7fc ffd2 	bl	80011a8 <actuator_power_ONOFF>
  sys.stop_flag_request_time = 1000;  // !!注意!! TIM7の割り込みがはじまってから1000ms間停止
 8004204:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  HAL_Delay(100);
 8004208:	4640      	mov	r0, r8
  sys.stop_flag_request_time = 1000;  // !!注意!! TIM7の割り込みがはじまってから1000ms間停止
 800420a:	61b3      	str	r3, [r6, #24]
  sys.system_time_ms = 0;
 800420c:	6174      	str	r4, [r6, #20]
  HAL_Delay(100);
 800420e:	f002 f943 	bl	8006498 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim7);
 8004212:	4868      	ldr	r0, [pc, #416]	; (80043b4 <main+0x414>)
  debug.print_idx = 5;
 8004214:	4c68      	ldr	r4, [pc, #416]	; (80043b8 <main+0x418>)
 8004216:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80043d8 <main+0x438>
  HAL_TIM_Base_Start_IT(&htim7);
 800421a:	f005 f84f 	bl	80092bc <HAL_TIM_Base_Start_IT>
  HAL_Delay(500);
 800421e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004222:	f002 f939 	bl	8006498 <HAL_Delay>
  debug.print_idx = 5;
 8004226:	2305      	movs	r3, #5
 8004228:	6023      	str	r3, [r4, #0]
    debug.main_loop_cnt++;
 800422a:	6863      	ldr	r3, [r4, #4]
 800422c:	3301      	adds	r3, #1
 800422e:	6063      	str	r3, [r4, #4]
    if (debug.print_flag) {
 8004230:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8004234:	2b00      	cmp	r3, #0
 8004236:	d0f8      	beq.n	800422a <main+0x28a>
      debug.print_flag = false;
 8004238:	2300      	movs	r3, #0
      p("\e[0m");
 800423a:	4860      	ldr	r0, [pc, #384]	; (80043bc <main+0x41c>)
      debug.print_flag = false;
 800423c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
      printf_buffer[0] = 0;
 8004240:	f88a 3000 	strb.w	r3, [sl]
      p("\e[0m");
 8004244:	f7fe fcd8 	bl	8002bf8 <p>
      p("yaw=%+6.1f ", imu.yaw_angle);
 8004248:	f8d8 0000 	ldr.w	r0, [r8]
 800424c:	f7fc f9a4 	bl	8000598 <__aeabi_f2d>
 8004250:	4602      	mov	r2, r0
 8004252:	460b      	mov	r3, r1
 8004254:	485a      	ldr	r0, [pc, #360]	; (80043c0 <main+0x420>)
 8004256:	f7fe fccf 	bl	8002bf8 <p>
      if (can_raw.power_voltage[5] < LOW_VOLTAGE_LIMIT) {
 800425a:	edd5 7a11 	vldr	s15, [r5, #68]	; 0x44
 800425e:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 8004262:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        p("\e[33mBatt=%3.1f\e[37m ", can_raw.power_voltage[5]);
 800426a:	ee17 0a90 	vmov	r0, s15
      if (can_raw.power_voltage[5] < LOW_VOLTAGE_LIMIT) {
 800426e:	f140 84ce 	bpl.w	8004c0e <main+0xc6e>
        p("\e[33mBatt=%3.1f\e[37m ", can_raw.power_voltage[5]);
 8004272:	f7fc f991 	bl	8000598 <__aeabi_f2d>
 8004276:	4602      	mov	r2, r0
 8004278:	460b      	mov	r3, r1
 800427a:	4852      	ldr	r0, [pc, #328]	; (80043c4 <main+0x424>)
 800427c:	f7fe fcbc 	bl	8002bf8 <p>
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004280:	eddb 7a09 	vldr	s15, [fp, #36]	; 0x24
 8004284:	ed9b 6a0a 	vldr	s12, [fp, #40]	; 0x28
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 8004288:	edd5 6a03 	vldr	s13, [r5, #12]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 800428c:	eddb 5a0b 	vldr	s11, [fp, #44]	; 0x2c
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 8004290:	ed95 7a02 	vldr	s14, [r5, #8]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004294:	ee77 7a86 	vadd.f32	s15, s15, s12
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 8004298:	ee37 7a26 	vadd.f32	s14, s14, s13
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 800429c:	ed9b 6a0c 	vldr	s12, [fp, #48]	; 0x30
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 80042a0:	edd5 6a04 	vldr	s13, [r5, #16]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 80042a4:	ee77 7aa5 	vadd.f32	s15, s15, s11
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 80042a8:	ee37 7a26 	vadd.f32	s14, s14, s13
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 80042ac:	ee77 7a86 	vadd.f32	s15, s15, s12
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 80042b0:	edd5 6a05 	vldr	s13, [r5, #20]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 80042b4:	edc4 7a05 	vstr	s15, [r4, #20]
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 80042b8:	ee77 7a26 	vadd.f32	s15, s14, s13
 80042bc:	ee17 0a90 	vmov	r0, s15
 80042c0:	f7fc f96a 	bl	8000598 <__aeabi_f2d>
 80042c4:	a31c      	add	r3, pc, #112	; (adr r3, 8004338 <main+0x398>)
 80042c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ca:	f7fc f9bd 	bl	8000648 <__aeabi_dmul>
 80042ce:	f7fc fcb3 	bl	8000c38 <__aeabi_d2f>
 80042d2:	61a0      	str	r0, [r4, #24]
      debug.true_yaw_speed = imu.yaw_angle - debug.pre_yaw_angle;
 80042d4:	edd4 7a07 	vldr	s15, [r4, #28]
 80042d8:	ed98 7a00 	vldr	s14, [r8]
      if (fabs(debug.true_yaw_speed - debug.true_fb_toral_spin) > 100 && fabs(ai_cmd.target_theta - imu.yaw_angle) > 5) {
 80042dc:	eddf 6a3a 	vldr	s13, [pc, #232]	; 80043c8 <main+0x428>
      debug.true_yaw_speed = imu.yaw_angle - debug.pre_yaw_angle;
 80042e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042e4:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
      if (fabs(debug.true_yaw_speed - debug.true_fb_toral_spin) > 100 && fabs(ai_cmd.target_theta - imu.yaw_angle) > 5) {
 80042e8:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 80042ec:	ed94 6a09 	vldr	s12, [r4, #36]	; 0x24
 80042f0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80042f4:	eef0 7ae7 	vabs.f32	s15, s15
 80042f8:	eef4 7ae6 	vcmpe.f32	s15, s13
 80042fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004300:	dd0c      	ble.n	800431c <main+0x37c>
 8004302:	edd7 7a00 	vldr	s15, [r7]
 8004306:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800430a:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800430e:	eef0 7ae7 	vabs.f32	s15, s15
 8004312:	eef4 7ae6 	vcmpe.f32	s15, s13
 8004316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800431a:	dc02      	bgt.n	8004322 <main+0x382>
        debug.acc_step_down_flag = false;
 800431c:	2300      	movs	r3, #0
 800431e:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
      if (sys.main_mode == MAIN_MODE_ERROR) {
 8004322:	7c33      	ldrb	r3, [r6, #16]
 8004324:	2b09      	cmp	r3, #9
 8004326:	f000 8480 	beq.w	8004c2a <main+0xc8a>
      if (sys.system_time_ms < sys.stop_flag_request_time) {
 800432a:	e9d6 2305 	ldrd	r2, r3, [r6, #20]
 800432e:	429a      	cmp	r2, r3
 8004330:	f0c0 8476 	bcc.w	8004c20 <main+0xc80>
 8004334:	e052      	b.n	80043dc <main+0x43c>
 8004336:	bf00      	nop
 8004338:	55555555 	.word	0x55555555
 800433c:	3fe55555 	.word	0x3fe55555
 8004340:	200007e4 	.word	0x200007e4
 8004344:	200008a0 	.word	0x200008a0
 8004348:	20000b20 	.word	0x20000b20
 800434c:	2000065c 	.word	0x2000065c
 8004350:	20000be4 	.word	0x20000be4
 8004354:	4482c000 	.word	0x4482c000
 8004358:	2000006c 	.word	0x2000006c
 800435c:	4492c000 	.word	0x4492c000
 8004360:	44a4c000 	.word	0x44a4c000
 8004364:	44ae8000 	.word	0x44ae8000
 8004368:	20000e00 	.word	0x20000e00
 800436c:	20000e90 	.word	0x20000e90
 8004370:	0800f204 	.word	0x0800f204
 8004374:	0800f210 	.word	0x0800f210
 8004378:	0800f21c 	.word	0x0800f21c
 800437c:	20000b6c 	.word	0x20000b6c
 8004380:	20000824 	.word	0x20000824
 8004384:	200002e8 	.word	0x200002e8
 8004388:	48000800 	.word	0x48000800
 800438c:	0800f238 	.word	0x0800f238
 8004390:	200004dc 	.word	0x200004dc
 8004394:	20000540 	.word	0x20000540
 8004398:	0800f250 	.word	0x0800f250
 800439c:	0800f260 	.word	0x0800f260
 80043a0:	00000000 	.word	0x00000000
 80043a4:	200006b8 	.word	0x200006b8
 80043a8:	420c0000 	.word	0x420c0000
 80043ac:	42480000 	.word	0x42480000
 80043b0:	42b40000 	.word	0x42b40000
 80043b4:	20000c30 	.word	0x20000c30
 80043b8:	20000794 	.word	0x20000794
 80043bc:	0800f270 	.word	0x0800f270
 80043c0:	0800f278 	.word	0x0800f278
 80043c4:	0800f284 	.word	0x0800f284
 80043c8:	42c80000 	.word	0x42c80000
 80043cc:	20000928 	.word	0x20000928
 80043d0:	200008f0 	.word	0x200008f0
 80043d4:	20000860 	.word	0x20000860
 80043d8:	200007d0 	.word	0x200007d0
      switch (debug.print_idx) {
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	2b07      	cmp	r3, #7
 80043e0:	f200 84ae 	bhi.w	8004d40 <main+0xda0>
 80043e4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80043e8:	02c0036a 	.word	0x02c0036a
 80043ec:	025f02a0 	.word	0x025f02a0
 80043f0:	00c901b6 	.word	0x00c901b6
 80043f4:	000a0054 	.word	0x000a0054
    Error_Handler();
 80043f8:	f7ff fd6e 	bl	8003ed8 <Error_Handler>
          p("LATENCY ");
 80043fc:	48bc      	ldr	r0, [pc, #752]	; (80046f0 <main+0x750>)
 80043fe:	f7fe fbfb 	bl	8002bf8 <p>
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(sys.sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 8004402:	8c30      	ldrh	r0, [r6, #32]
 8004404:	f001 ff7c 	bl	8006300 <decode_SW>
 8004408:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
            getAngleDiff(debug.rotation_target_theta, imu.yaw_angle_rad));
 800440c:	edd8 0a02 	vldr	s1, [r8, #8]
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(sys.sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 8004410:	b2da      	uxtb	r2, r3
 8004412:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004414:	ed94 8a0e 	vldr	s16, [r4, #56]	; 0x38
            getAngleDiff(debug.rotation_target_theta, imu.yaw_angle_rad));
 8004418:	ed94 0a0e 	vldr	s0, [r4, #56]	; 0x38
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(sys.sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 800441c:	920b      	str	r2, [sp, #44]	; 0x2c
 800441e:	9308      	str	r3, [sp, #32]
 8004420:	ee08 0a90 	vmov	s17, r0
            getAngleDiff(debug.rotation_target_theta, imu.yaw_angle_rad));
 8004424:	f001 fe94 	bl	8006150 <getAngleDiff>
 8004428:	ee10 0a10 	vmov	r0, s0
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(sys.sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 800442c:	f7fc f8b4 	bl	8000598 <__aeabi_f2d>
 8004430:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004434:	ee18 0a10 	vmov	r0, s16
 8004438:	f7fc f8ae 	bl	8000598 <__aeabi_f2d>
 800443c:	9b08      	ldr	r3, [sp, #32]
 800443e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004440:	e9cd 0100 	strd	r0, r1, [sp]
 8004444:	ee18 1a90 	vmov	r1, s17
 8004448:	48aa      	ldr	r0, [pc, #680]	; (80046f4 <main+0x754>)
 800444a:	f7fe fbd5 	bl	8002bf8 <p>
      if (debug.main_loop_cnt < 100000) {
 800444e:	6862      	ldr	r2, [r4, #4]
 8004450:	4ba9      	ldr	r3, [pc, #676]	; (80046f8 <main+0x758>)
 8004452:	429a      	cmp	r2, r3
 8004454:	d807      	bhi.n	8004466 <main+0x4c6>
        p("loop %6d", debug.main_loop_cnt / 10);
 8004456:	6861      	ldr	r1, [r4, #4]
 8004458:	4ba8      	ldr	r3, [pc, #672]	; (80046fc <main+0x75c>)
 800445a:	48a9      	ldr	r0, [pc, #676]	; (8004700 <main+0x760>)
 800445c:	fba3 3101 	umull	r3, r1, r3, r1
 8004460:	08c9      	lsrs	r1, r1, #3
 8004462:	f7fe fbc9 	bl	8002bf8 <p>
      p("\n");
 8004466:	48a7      	ldr	r0, [pc, #668]	; (8004704 <main+0x764>)
 8004468:	f7fe fbc6 	bl	8002bf8 <p>
      HAL_UART_Transmit_DMA(&hlpuart1, (uint8_t *)printf_buffer, strlen(printf_buffer));
 800446c:	4650      	mov	r0, sl
 800446e:	f7fb ff27 	bl	80002c0 <strlen>
 8004472:	4651      	mov	r1, sl
 8004474:	b282      	uxth	r2, r0
 8004476:	48a4      	ldr	r0, [pc, #656]	; (8004708 <main+0x768>)
 8004478:	f005 fc42 	bl	8009d00 <HAL_UART_Transmit_DMA>
      debug.true_fb_toral_spin = 0;
 800447c:	2300      	movs	r3, #0
      debug.main_loop_cnt = 0;
 800447e:	2200      	movs	r2, #0
      debug.pre_yaw_angle = imu.yaw_angle;
 8004480:	f8d8 1000 	ldr.w	r1, [r8]
      debug.main_loop_cnt = 0;
 8004484:	6062      	str	r2, [r4, #4]
      debug.pre_yaw_angle = imu.yaw_angle;
 8004486:	61e1      	str	r1, [r4, #28]
      debug.true_cycle_cnt = 0;
 8004488:	60a2      	str	r2, [r4, #8]
      debug.true_fb_toral_spin = 0;
 800448a:	6263      	str	r3, [r4, #36]	; 0x24
      debug.true_out_total_spi = 0;
 800448c:	6223      	str	r3, [r4, #32]
 800448e:	e6cc      	b.n	800422a <main+0x28a>
          p("CMD-ALL ");
 8004490:	489e      	ldr	r0, [pc, #632]	; (800470c <main+0x76c>)
 8004492:	f7fe fbb1 	bl	8002bf8 <p>
          p("AIcmd Vx %+4.1f Vy %+4.1f ", ai_cmd.local_target_speed[0], ai_cmd.local_target_speed[1]);
 8004496:	6978      	ldr	r0, [r7, #20]
 8004498:	f7fc f87e 	bl	8000598 <__aeabi_f2d>
 800449c:	4602      	mov	r2, r0
 800449e:	460b      	mov	r3, r1
 80044a0:	69b8      	ldr	r0, [r7, #24]
 80044a2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80044a6:	f7fc f877 	bl	8000598 <__aeabi_f2d>
 80044aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80044ae:	e9cd 0100 	strd	r0, r1, [sp]
 80044b2:	4897      	ldr	r0, [pc, #604]	; (8004710 <main+0x770>)
 80044b4:	f7fe fba0 	bl	8002bf8 <p>
          p("TPx %+4.1f TPy %+4.1f TW %+6.1f ", ai_cmd.global_target_position[0], ai_cmd.global_target_position[1], ai_cmd.target_theta * 180 / M_PI);
 80044b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80044ba:	f7fc f86d 	bl	8000598 <__aeabi_f2d>
 80044be:	ed97 7a00 	vldr	s14, [r7]
 80044c2:	eddf 7a94 	vldr	s15, [pc, #592]	; 8004714 <main+0x774>
 80044c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ca:	ec41 0b18 	vmov	d8, r0, r1
 80044ce:	ee17 0a90 	vmov	r0, s15
 80044d2:	f7fc f861 	bl	8000598 <__aeabi_f2d>
 80044d6:	a382      	add	r3, pc, #520	; (adr r3, 80046e0 <main+0x740>)
 80044d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044dc:	f7fc f8b4 	bl	8000648 <__aeabi_dmul>
 80044e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80044e6:	f7fc f857 	bl	8000598 <__aeabi_f2d>
 80044ea:	ec53 2b18 	vmov	r2, r3, d8
 80044ee:	e9cd 0100 	strd	r0, r1, [sp]
 80044f2:	4889      	ldr	r0, [pc, #548]	; (8004718 <main+0x778>)
 80044f4:	f7fe fb80 	bl	8002bf8 <p>
          p("Vision Gbrl-robot X %+6.2f Y %+6.2f Theta %+6.1f ", ai_cmd.global_robot_position[0], ai_cmd.global_robot_position[1], ai_cmd.global_vision_theta);
 80044f8:	69f8      	ldr	r0, [r7, #28]
 80044fa:	f7fc f84d 	bl	8000598 <__aeabi_f2d>
 80044fe:	4602      	mov	r2, r0
 8004500:	460b      	mov	r3, r1
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004508:	f7fc f846 	bl	8000598 <__aeabi_f2d>
 800450c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004510:	6a38      	ldr	r0, [r7, #32]
 8004512:	f7fc f841 	bl	8000598 <__aeabi_f2d>
 8004516:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800451a:	e9cd 0100 	strd	r0, r1, [sp]
 800451e:	487f      	ldr	r0, [pc, #508]	; (800471c <main+0x77c>)
 8004520:	f7fe fb6a 	bl	8002bf8 <p>
          p("Gbrl-ball X %+6.2f Y %+6.2f ", ai_cmd.global_ball_position[0], ai_cmd.global_ball_position[1]);
 8004524:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004526:	f7fc f837 	bl	8000598 <__aeabi_f2d>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004530:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004534:	f7fc f830 	bl	8000598 <__aeabi_f2d>
 8004538:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800453c:	e9cd 0100 	strd	r0, r1, [sp]
 8004540:	4877      	ldr	r0, [pc, #476]	; (8004720 <main+0x780>)
 8004542:	f7fe fb59 	bl	8002bf8 <p>
          p("lost %d stop %d kic %3.2f chp %d dri %3.2f kpr %d lcl %d ", ai_cmd.vision_lost_flag, ai_cmd.stop_request_flag, ai_cmd.kick_power, ai_cmd.chip_en, ai_cmd.drible_power,
 8004546:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800454a:	9307      	str	r3, [sp, #28]
 800454c:	68b8      	ldr	r0, [r7, #8]
 800454e:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8004552:	9306      	str	r3, [sp, #24]
 8004554:	f7fc f820 	bl	8000598 <__aeabi_f2d>
 8004558:	7c3b      	ldrb	r3, [r7, #16]
 800455a:	9302      	str	r3, [sp, #8]
 800455c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f7fc f819 	bl	8000598 <__aeabi_f2d>
 8004566:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 800456a:	e9cd 0100 	strd	r0, r1, [sp]
 800456e:	f897 1048 	ldrb.w	r1, [r7, #72]	; 0x48
 8004572:	486c      	ldr	r0, [pc, #432]	; (8004724 <main+0x784>)
 8004574:	f7fe fb40 	bl	8002bf8 <p>
          break;
 8004578:	e769      	b.n	800444e <main+0x4ae>
          p("ODOM ");
 800457a:	486b      	ldr	r0, [pc, #428]	; (8004728 <main+0x788>)
          p("pos-diff X %+5.1f, Y %+5.1f, ", omni.robot_pos_diff[0] * 1000, omni.robot_pos_diff[1] * 1000);
 800457c:	ed9f 8a6b 	vldr	s16, [pc, #428]	; 800472c <main+0x78c>
          p("ODOM ");
 8004580:	f7fe fb3a 	bl	8002bf8 <p>
          p("pos-diff X %+5.1f, Y %+5.1f, ", omni.robot_pos_diff[0] * 1000, omni.robot_pos_diff[1] * 1000);
 8004584:	4b6a      	ldr	r3, [pc, #424]	; (8004730 <main+0x790>)
 8004586:	edd3 7a04 	vldr	s15, [r3, #16]
 800458a:	ee67 7a88 	vmul.f32	s15, s15, s16
 800458e:	ee17 0a90 	vmov	r0, s15
 8004592:	f7fc f801 	bl	8000598 <__aeabi_f2d>
 8004596:	4b66      	ldr	r3, [pc, #408]	; (8004730 <main+0x790>)
 8004598:	edd3 7a05 	vldr	s15, [r3, #20]
 800459c:	ee67 7a88 	vmul.f32	s15, s15, s16
 80045a0:	4602      	mov	r2, r0
 80045a2:	460b      	mov	r3, r1
 80045a4:	ee17 0a90 	vmov	r0, s15
 80045a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80045ac:	f7fb fff4 	bl	8000598 <__aeabi_f2d>
 80045b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80045b4:	e9cd 0100 	strd	r0, r1, [sp]
 80045b8:	485e      	ldr	r0, [pc, #376]	; (8004734 <main+0x794>)
 80045ba:	f7fe fb1d 	bl	8002bf8 <p>
          p("acc X %+8.2f, Y %+8.2f, ", output.accel[0] * 1000, output.accel[1] * 1000);
 80045be:	eddb 7a07 	vldr	s15, [fp, #28]
 80045c2:	eddb 8a08 	vldr	s17, [fp, #32]
 80045c6:	ee67 7a88 	vmul.f32	s15, s15, s16
 80045ca:	ee17 0a90 	vmov	r0, s15
 80045ce:	f7fb ffe3 	bl	8000598 <__aeabi_f2d>
 80045d2:	ee68 7a88 	vmul.f32	s15, s17, s16
 80045d6:	4602      	mov	r2, r0
 80045d8:	460b      	mov	r3, r1
 80045da:	ee17 0a90 	vmov	r0, s15
 80045de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80045e2:	f7fb ffd9 	bl	8000598 <__aeabi_f2d>
 80045e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80045ea:	e9cd 0100 	strd	r0, r1, [sp]
 80045ee:	4852      	ldr	r0, [pc, #328]	; (8004738 <main+0x798>)
 80045f0:	f7fe fb02 	bl	8002bf8 <p>
          p("tar-vel X %+8.1f, Y %+8.1f, ", target.local_vel_now[0] * 1000, target.local_vel_now[1] * 1000);
 80045f4:	4a51      	ldr	r2, [pc, #324]	; (800473c <main+0x79c>)
 80045f6:	edd2 7a06 	vldr	s15, [r2, #24]
 80045fa:	ee67 7a88 	vmul.f32	s15, s15, s16
 80045fe:	ee17 0a90 	vmov	r0, s15
 8004602:	f7fb ffc9 	bl	8000598 <__aeabi_f2d>
 8004606:	4a4d      	ldr	r2, [pc, #308]	; (800473c <main+0x79c>)
 8004608:	edd2 7a07 	vldr	s15, [r2, #28]
 800460c:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004610:	4602      	mov	r2, r0
 8004612:	460b      	mov	r3, r1
 8004614:	ee17 0a90 	vmov	r0, s15
 8004618:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800461c:	f7fb ffbc 	bl	8000598 <__aeabi_f2d>
 8004620:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004624:	e9cd 0100 	strd	r0, r1, [sp]
 8004628:	4845      	ldr	r0, [pc, #276]	; (8004740 <main+0x7a0>)
 800462a:	f7fe fae5 	bl	8002bf8 <p>
          p("real-vel X %+8.1f, Y %+8.1f, ", omni.local_odom_speed[0] * 1000, omni.local_odom_speed[1] * 1000);
 800462e:	4b40      	ldr	r3, [pc, #256]	; (8004730 <main+0x790>)
 8004630:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004634:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004638:	ee17 0a90 	vmov	r0, s15
 800463c:	f7fb ffac 	bl	8000598 <__aeabi_f2d>
 8004640:	4b3b      	ldr	r3, [pc, #236]	; (8004730 <main+0x790>)
 8004642:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004646:	ee67 7a88 	vmul.f32	s15, s15, s16
 800464a:	4602      	mov	r2, r0
 800464c:	460b      	mov	r3, r1
 800464e:	ee17 0a90 	vmov	r0, s15
 8004652:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004656:	f7fb ff9f 	bl	8000598 <__aeabi_f2d>
 800465a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800465e:	e9cd 0100 	strd	r0, r1, [sp]
 8004662:	4838      	ldr	r0, [pc, #224]	; (8004744 <main+0x7a4>)
 8004664:	f7fe fac8 	bl	8002bf8 <p>
          p("out-vel %+5.2f, %+5.2f, ", output.velocity[0], output.velocity[1]);
 8004668:	f8db 0000 	ldr.w	r0, [fp]
 800466c:	f8db 3004 	ldr.w	r3, [fp, #4]
 8004670:	9308      	str	r3, [sp, #32]
 8004672:	f7fb ff91 	bl	8000598 <__aeabi_f2d>
 8004676:	9b08      	ldr	r3, [sp, #32]
 8004678:	460a      	mov	r2, r1
 800467a:	4601      	mov	r1, r0
 800467c:	4618      	mov	r0, r3
 800467e:	4613      	mov	r3, r2
 8004680:	460a      	mov	r2, r1
 8004682:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004686:	f7fb ff87 	bl	8000598 <__aeabi_f2d>
 800468a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800468e:	e9cd 0100 	strd	r0, r1, [sp]
 8004692:	482d      	ldr	r0, [pc, #180]	; (8004748 <main+0x7a8>)
 8004694:	f7fe fab0 	bl	8002bf8 <p>
          p("POS %+5.1f FF-N %+5.1f FF-T %+5.1f", -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP, target.local_vel_now[1] * OMNI_OUTPUT_GAIN_FF_TARGET_NOW,
 8004698:	4b25      	ldr	r3, [pc, #148]	; (8004730 <main+0x790>)
 800469a:	6958      	ldr	r0, [r3, #20]
 800469c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80046a0:	f7fb ff7a 	bl	8000598 <__aeabi_f2d>
 80046a4:	a310      	add	r3, pc, #64	; (adr r3, 80046e8 <main+0x748>)
 80046a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046aa:	f7fb ffcd 	bl	8000648 <__aeabi_dmul>
 80046ae:	4b23      	ldr	r3, [pc, #140]	; (800473c <main+0x79c>)
 80046b0:	ec41 0b18 	vmov	d8, r0, r1
 80046b4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80046b6:	f7fb ff6f 	bl	8000598 <__aeabi_f2d>
 80046ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046be:	4b1f      	ldr	r3, [pc, #124]	; (800473c <main+0x79c>)
 80046c0:	69d8      	ldr	r0, [r3, #28]
 80046c2:	f7fb ff69 	bl	8000598 <__aeabi_f2d>
 80046c6:	4b21      	ldr	r3, [pc, #132]	; (800474c <main+0x7ac>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	f7fb ffbd 	bl	8000648 <__aeabi_dmul>
 80046ce:	ec53 2b18 	vmov	r2, r3, d8
 80046d2:	e9cd 0100 	strd	r0, r1, [sp]
 80046d6:	481e      	ldr	r0, [pc, #120]	; (8004750 <main+0x7b0>)
 80046d8:	f7fe fa8e 	bl	8002bf8 <p>
          break;
 80046dc:	e6b7      	b.n	800444e <main+0x4ae>
 80046de:	bf00      	nop
 80046e0:	6dc9c883 	.word	0x6dc9c883
 80046e4:	3fd45f30 	.word	0x3fd45f30
 80046e8:	00000000 	.word	0x00000000
 80046ec:	4052c000 	.word	0x4052c000
 80046f0:	0800f82c 	.word	0x0800f82c
 80046f4:	0800f838 	.word	0x0800f838
 80046f8:	0001869f 	.word	0x0001869f
 80046fc:	cccccccd 	.word	0xcccccccd
 8004700:	0800f868 	.word	0x0800f868
 8004704:	0800f874 	.word	0x0800f874
 8004708:	20000e00 	.word	0x20000e00
 800470c:	0800f750 	.word	0x0800f750
 8004710:	0800f75c 	.word	0x0800f75c
 8004714:	43340000 	.word	0x43340000
 8004718:	0800f778 	.word	0x0800f778
 800471c:	0800f79c 	.word	0x0800f79c
 8004720:	0800f7d0 	.word	0x0800f7d0
 8004724:	0800f7f0 	.word	0x0800f7f0
 8004728:	0800f68c 	.word	0x0800f68c
 800472c:	447a0000 	.word	0x447a0000
 8004730:	200008a0 	.word	0x200008a0
 8004734:	0800f694 	.word	0x0800f694
 8004738:	0800f6b4 	.word	0x0800f6b4
 800473c:	20000b44 	.word	0x20000b44
 8004740:	0800f6d0 	.word	0x0800f6d0
 8004744:	0800f6f0 	.word	0x0800f6f0
 8004748:	0800f710 	.word	0x0800f710
 800474c:	3fe00000 	.word	0x3fe00000
 8004750:	0800f72c 	.word	0x0800f72c
          p("MOUSE ");
 8004754:	48c0      	ldr	r0, [pc, #768]	; (8004a58 <main+0xab8>)
          p("raw_odom X %+8.3f Y %+8.3f ", -mouse.raw_odom[0] * 1000, -mouse.raw_odom[1] * 1000);
 8004756:	ed9f 8ac1 	vldr	s16, [pc, #772]	; 8004a5c <main+0xabc>
          p("Error X %+8.2f Y %+8.2f ", (omni.odom[0] + mouse.odom[0]) * 1000, (omni.odom[1] + mouse.odom[1]) * 1000);
 800475a:	eddf 8ac1 	vldr	s17, [pc, #772]	; 8004a60 <main+0xac0>
          p("MOUSE ");
 800475e:	f7fe fa4b 	bl	8002bf8 <p>
          p("raw_odom X %+8.3f Y %+8.3f ", -mouse.raw_odom[0] * 1000, -mouse.raw_odom[1] * 1000);
 8004762:	edd9 7a02 	vldr	s15, [r9, #8]
 8004766:	ee67 7a88 	vmul.f32	s15, s15, s16
 800476a:	ee17 0a90 	vmov	r0, s15
 800476e:	f7fb ff13 	bl	8000598 <__aeabi_f2d>
 8004772:	edd9 7a03 	vldr	s15, [r9, #12]
 8004776:	ee67 7a88 	vmul.f32	s15, s15, s16
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	ee17 0a90 	vmov	r0, s15
 8004782:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004786:	f7fb ff07 	bl	8000598 <__aeabi_f2d>
 800478a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800478e:	e9cd 0100 	strd	r0, r1, [sp]
 8004792:	48b4      	ldr	r0, [pc, #720]	; (8004a64 <main+0xac4>)
 8004794:	f7fe fa30 	bl	8002bf8 <p>
          p("mouse floor X %+8.3f Y %+8.3f ", -mouse.floor_odom[0] * 1000, -mouse.floor_odom[1] * 1000);
 8004798:	edd9 7a04 	vldr	s15, [r9, #16]
 800479c:	ee67 7a88 	vmul.f32	s15, s15, s16
 80047a0:	ee17 0a90 	vmov	r0, s15
 80047a4:	f7fb fef8 	bl	8000598 <__aeabi_f2d>
 80047a8:	edd9 7a05 	vldr	s15, [r9, #20]
 80047ac:	ee67 7a88 	vmul.f32	s15, s15, s16
 80047b0:	4602      	mov	r2, r0
 80047b2:	460b      	mov	r3, r1
 80047b4:	ee17 0a90 	vmov	r0, s15
 80047b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80047bc:	f7fb feec 	bl	8000598 <__aeabi_f2d>
 80047c0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80047c4:	e9cd 0100 	strd	r0, r1, [sp]
 80047c8:	48a7      	ldr	r0, [pc, #668]	; (8004a68 <main+0xac8>)
 80047ca:	f7fe fa15 	bl	8002bf8 <p>
          p("mouse X %+8.2f Y %+8.2f ", -mouse.odom[0] * 1000, -mouse.odom[1] * 1000);
 80047ce:	edd9 7a06 	vldr	s15, [r9, #24]
 80047d2:	ee67 7a88 	vmul.f32	s15, s15, s16
 80047d6:	ee17 0a90 	vmov	r0, s15
 80047da:	f7fb fedd 	bl	8000598 <__aeabi_f2d>
 80047de:	edd9 7a07 	vldr	s15, [r9, #28]
 80047e2:	ee67 7a88 	vmul.f32	s15, s15, s16
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	ee17 0a90 	vmov	r0, s15
 80047ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80047f2:	f7fb fed1 	bl	8000598 <__aeabi_f2d>
 80047f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80047fa:	e9cd 0100 	strd	r0, r1, [sp]
 80047fe:	489b      	ldr	r0, [pc, #620]	; (8004a6c <main+0xacc>)
 8004800:	f7fe f9fa 	bl	8002bf8 <p>
          p("Error X %+8.2f Y %+8.2f ", (omni.odom[0] + mouse.odom[0]) * 1000, (omni.odom[1] + mouse.odom[1]) * 1000);
 8004804:	4b9a      	ldr	r3, [pc, #616]	; (8004a70 <main+0xad0>)
 8004806:	ed99 7a06 	vldr	s14, [r9, #24]
 800480a:	edd3 7a06 	vldr	s15, [r3, #24]
 800480e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004812:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8004816:	ee17 0a90 	vmov	r0, s15
 800481a:	f7fb febd 	bl	8000598 <__aeabi_f2d>
 800481e:	4b94      	ldr	r3, [pc, #592]	; (8004a70 <main+0xad0>)
 8004820:	ed99 7a07 	vldr	s14, [r9, #28]
 8004824:	edd3 7a07 	vldr	s15, [r3, #28]
 8004828:	ee77 7a87 	vadd.f32	s15, s15, s14
 800482c:	4602      	mov	r2, r0
 800482e:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8004832:	460b      	mov	r3, r1
 8004834:	ee17 0a90 	vmov	r0, s15
 8004838:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800483c:	f7fb feac 	bl	8000598 <__aeabi_f2d>
 8004840:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004844:	e9cd 0100 	strd	r0, r1, [sp]
 8004848:	488a      	ldr	r0, [pc, #552]	; (8004a74 <main+0xad4>)
 800484a:	f7fe f9d5 	bl	8002bf8 <p>
          p("diff X %+8.2f Y %+8.2f ", mouse.raw_diff[0] * 1000, mouse.raw_diff[1] * 1000);
 800484e:	edd9 7a09 	vldr	s15, [r9, #36]	; 0x24
 8004852:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8004856:	ee17 0a90 	vmov	r0, s15
 800485a:	f7fb fe9d 	bl	8000598 <__aeabi_f2d>
 800485e:	edd9 7a0a 	vldr	s15, [r9, #40]	; 0x28
 8004862:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8004866:	4602      	mov	r2, r0
 8004868:	460b      	mov	r3, r1
 800486a:	ee17 0a90 	vmov	r0, s15
 800486e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004872:	f7fb fe91 	bl	8000598 <__aeabi_f2d>
 8004876:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800487a:	e9cd 0100 	strd	r0, r1, [sp]
 800487e:	487e      	ldr	r0, [pc, #504]	; (8004a78 <main+0xad8>)
 8004880:	f7fe f9ba 	bl	8002bf8 <p>
          p("mouseRaw X %+8.1f Y %+8.1f ", mouse.raw[0], mouse.raw[1]);
 8004884:	f9b9 2022 	ldrsh.w	r2, [r9, #34]	; 0x22
 8004888:	f9b9 1020 	ldrsh.w	r1, [r9, #32]
 800488c:	487b      	ldr	r0, [pc, #492]	; (8004a7c <main+0xadc>)
 800488e:	f7fe f9b3 	bl	8002bf8 <p>
          p("raw X %+4d Y %+4d Q %6d", mouse.raw[0], mouse.raw[1], mouse.quality);
 8004892:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 8004896:	f9b9 2022 	ldrsh.w	r2, [r9, #34]	; 0x22
 800489a:	f9b9 1020 	ldrsh.w	r1, [r9, #32]
 800489e:	4878      	ldr	r0, [pc, #480]	; (8004a80 <main+0xae0>)
 80048a0:	f7fe f9aa 	bl	8002bf8 <p>
          break;
 80048a4:	e5d3      	b.n	800444e <main+0x4ae>
          p("KICKER ");
 80048a6:	4877      	ldr	r0, [pc, #476]	; (8004a84 <main+0xae4>)
 80048a8:	f7fe f9a6 	bl	8002bf8 <p>
          p("Batt(Pw) %3.1f Cap=%3.0f BattC %+6.1f Batt(Sub) %3.1f / ", can_raw.power_voltage[5], can_raw.power_voltage[6], can_raw.current[4], can_raw.power_voltage[4]);
 80048ac:	6c68      	ldr	r0, [r5, #68]	; 0x44
 80048ae:	f7fb fe73 	bl	8000598 <__aeabi_f2d>
 80048b2:	4602      	mov	r2, r0
 80048b4:	460b      	mov	r3, r1
 80048b6:	6c28      	ldr	r0, [r5, #64]	; 0x40
 80048b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80048bc:	f7fb fe6c 	bl	8000598 <__aeabi_f2d>
 80048c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048c4:	6fa8      	ldr	r0, [r5, #120]	; 0x78
 80048c6:	f7fb fe67 	bl	8000598 <__aeabi_f2d>
 80048ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048ce:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 80048d0:	f7fb fe62 	bl	8000598 <__aeabi_f2d>
 80048d4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80048d8:	e9cd 0100 	strd	r0, r1, [sp]
 80048dc:	486a      	ldr	r0, [pc, #424]	; (8004a88 <main+0xae8>)
 80048de:	f7fe f98b 	bl	8002bf8 <p>
          p("FET=%5.1f L1=%5.1f L2=%5.1f / ", can_raw.temperature[4], can_raw.temperature[5], can_raw.temperature[6]);
 80048e2:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 80048e4:	f7fb fe58 	bl	8000598 <__aeabi_f2d>
 80048e8:	4602      	mov	r2, r0
 80048ea:	460b      	mov	r3, r1
 80048ec:	6e68      	ldr	r0, [r5, #100]	; 0x64
 80048ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80048f2:	f7fb fe51 	bl	8000598 <__aeabi_f2d>
 80048f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048fa:	6e28      	ldr	r0, [r5, #96]	; 0x60
 80048fc:	f7fb fe4c 	bl	8000598 <__aeabi_f2d>
 8004900:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004904:	e9cd 0100 	strd	r0, r1, [sp]
 8004908:	4860      	ldr	r0, [pc, #384]	; (8004a8c <main+0xaec>)
 800490a:	f7fe f975 	bl	8002bf8 <p>
          p("ball_sensor %d %d / ESC Spd %+5.0f ", can_raw.ball_detection[0], can_raw.ball_detection[1], can_raw.motor_feedback_velocity[4]);
 800490e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8004910:	f7fb fe42 	bl	8000598 <__aeabi_f2d>
 8004914:	e9cd 0100 	strd	r0, r1, [sp]
 8004918:	485d      	ldr	r0, [pc, #372]	; (8004a90 <main+0xaf0>)
 800491a:	f895 207d 	ldrb.w	r2, [r5, #125]	; 0x7d
 800491e:	f895 107c 	ldrb.w	r1, [r5, #124]	; 0x7c
 8004922:	f7fe f969 	bl	8002bf8 <p>
          break;
 8004926:	e592      	b.n	800444e <main+0x4ae>
          p("DRIBBLER ");
 8004928:	485a      	ldr	r0, [pc, #360]	; (8004a94 <main+0xaf4>)
 800492a:	f7fe f965 	bl	8002bf8 <p>
          p("Batt(Sub) %3.1f / ", can_raw.power_voltage[4]);
 800492e:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8004930:	f7fb fe32 	bl	8000598 <__aeabi_f2d>
 8004934:	4602      	mov	r2, r0
 8004936:	460b      	mov	r3, r1
 8004938:	4857      	ldr	r0, [pc, #348]	; (8004a98 <main+0xaf8>)
 800493a:	f7fe f95d 	bl	8002bf8 <p>
          p("ball_sensor %d %d / ESC Spd %+5.0f / ", can_raw.ball_detection[0], can_raw.ball_detection[1], can_raw.motor_feedback_velocity[4]);
 800493e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8004940:	f7fb fe2a 	bl	8000598 <__aeabi_f2d>
 8004944:	e9cd 0100 	strd	r0, r1, [sp]
 8004948:	4854      	ldr	r0, [pc, #336]	; (8004a9c <main+0xafc>)
 800494a:	f895 207d 	ldrb.w	r2, [r5, #125]	; 0x7d
 800494e:	f895 107c 	ldrb.w	r1, [r5, #124]	; 0x7c
 8004952:	f7fe f951 	bl	8002bf8 <p>
          p("local_vision x=%3d y=%3d radius=%3d FPS=%3d ", ai_cmd.ball_local_x, ai_cmd.ball_local_y, ai_cmd.ball_local_radius, ai_cmd.ball_local_FPS);
 8004956:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004958:	9300      	str	r3, [sp, #0]
 800495a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800495c:	4850      	ldr	r0, [pc, #320]	; (8004aa0 <main+0xb00>)
 800495e:	e9d7 230f 	ldrd	r2, r3, [r7, #60]	; 0x3c
 8004962:	f7fe f949 	bl	8002bf8 <p>
          break;
 8004966:	e572      	b.n	800444e <main+0x4ae>
          p("MOTOR ");
 8004968:	484e      	ldr	r0, [pc, #312]	; (8004aa4 <main+0xb04>)
 800496a:	f7fe f945 	bl	8002bf8 <p>
          p("SW %2d ", decode_SW(sys.sw_data));
 800496e:	8c30      	ldrh	r0, [r6, #32]
 8004970:	f001 fcc6 	bl	8006300 <decode_SW>
 8004974:	4601      	mov	r1, r0
 8004976:	484c      	ldr	r0, [pc, #304]	; (8004aa8 <main+0xb08>)
 8004978:	f7fe f93e 	bl	8002bf8 <p>
          p("Spd M0=%+6.1f M1=%+6.1f M2=%+6.1f M3=%+6.1f / ", can_raw.motor_feedback[0], can_raw.motor_feedback[1], can_raw.motor_feedback[2], can_raw.motor_feedback[3]);
 800497c:	68a8      	ldr	r0, [r5, #8]
 800497e:	f7fb fe0b 	bl	8000598 <__aeabi_f2d>
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	6968      	ldr	r0, [r5, #20]
 8004988:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800498c:	f7fb fe04 	bl	8000598 <__aeabi_f2d>
 8004990:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004994:	6928      	ldr	r0, [r5, #16]
 8004996:	f7fb fdff 	bl	8000598 <__aeabi_f2d>
 800499a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800499e:	68e8      	ldr	r0, [r5, #12]
 80049a0:	f7fb fdfa 	bl	8000598 <__aeabi_f2d>
 80049a4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049a8:	e9cd 0100 	strd	r0, r1, [sp]
 80049ac:	483f      	ldr	r0, [pc, #252]	; (8004aac <main+0xb0c>)
 80049ae:	f7fe f923 	bl	8002bf8 <p>
          p("Pw v0=%5.1f v1=%5.1f v2=%5.1f v3=%5.1f / ", can_raw.power_voltage[0], can_raw.power_voltage[1], can_raw.power_voltage[2], can_raw.power_voltage[3]);
 80049b2:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80049b4:	f7fb fdf0 	bl	8000598 <__aeabi_f2d>
 80049b8:	4602      	mov	r2, r0
 80049ba:	460b      	mov	r3, r1
 80049bc:	6be8      	ldr	r0, [r5, #60]	; 0x3c
 80049be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80049c2:	f7fb fde9 	bl	8000598 <__aeabi_f2d>
 80049c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049ca:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 80049cc:	f7fb fde4 	bl	8000598 <__aeabi_f2d>
 80049d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80049d4:	6b68      	ldr	r0, [r5, #52]	; 0x34
 80049d6:	f7fb fddf 	bl	8000598 <__aeabi_f2d>
 80049da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049de:	e9cd 0100 	strd	r0, r1, [sp]
 80049e2:	4833      	ldr	r0, [pc, #204]	; (8004ab0 <main+0xb10>)
 80049e4:	f7fe f908 	bl	8002bf8 <p>
          p("Im i0=%+5.1f i1=%+5.1f i2=%+5.1f i3=%+5.1f / ", can_raw.current[0], can_raw.current[1], can_raw.current[2], can_raw.current[3]);
 80049e8:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 80049ea:	f7fb fdd5 	bl	8000598 <__aeabi_f2d>
 80049ee:	4602      	mov	r2, r0
 80049f0:	460b      	mov	r3, r1
 80049f2:	6f68      	ldr	r0, [r5, #116]	; 0x74
 80049f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80049f8:	f7fb fdce 	bl	8000598 <__aeabi_f2d>
 80049fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a00:	6f28      	ldr	r0, [r5, #112]	; 0x70
 8004a02:	f7fb fdc9 	bl	8000598 <__aeabi_f2d>
 8004a06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a0a:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 8004a0c:	f7fb fdc4 	bl	8000598 <__aeabi_f2d>
 8004a10:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a14:	e9cd 0100 	strd	r0, r1, [sp]
 8004a18:	4826      	ldr	r0, [pc, #152]	; (8004ab4 <main+0xb14>)
 8004a1a:	f7fe f8ed 	bl	8002bf8 <p>
          p("Temp m0=%3.0f m1=%3.0f m2=%3.0f m3=%3.0f ", can_raw.temperature[0], can_raw.temperature[1], can_raw.temperature[2], can_raw.temperature[3]);
 8004a1e:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8004a20:	f7fb fdba 	bl	8000598 <__aeabi_f2d>
 8004a24:	4602      	mov	r2, r0
 8004a26:	460b      	mov	r3, r1
 8004a28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004a2a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004a2e:	f7fb fdb3 	bl	8000598 <__aeabi_f2d>
 8004a32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a36:	6d68      	ldr	r0, [r5, #84]	; 0x54
 8004a38:	f7fb fdae 	bl	8000598 <__aeabi_f2d>
 8004a3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a40:	6d28      	ldr	r0, [r5, #80]	; 0x50
 8004a42:	f7fb fda9 	bl	8000598 <__aeabi_f2d>
 8004a46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a4a:	e9cd 0100 	strd	r0, r1, [sp]
 8004a4e:	481a      	ldr	r0, [pc, #104]	; (8004ab8 <main+0xb18>)
 8004a50:	f7fe f8d2 	bl	8002bf8 <p>
          break;
 8004a54:	e4fb      	b.n	800444e <main+0x4ae>
 8004a56:	bf00      	nop
 8004a58:	0800f5c4 	.word	0x0800f5c4
 8004a5c:	c47a0000 	.word	0xc47a0000
 8004a60:	447a0000 	.word	0x447a0000
 8004a64:	0800f5cc 	.word	0x0800f5cc
 8004a68:	0800f5e8 	.word	0x0800f5e8
 8004a6c:	0800f608 	.word	0x0800f608
 8004a70:	200008a0 	.word	0x200008a0
 8004a74:	0800f624 	.word	0x0800f624
 8004a78:	0800f640 	.word	0x0800f640
 8004a7c:	0800f658 	.word	0x0800f658
 8004a80:	0800f674 	.word	0x0800f674
 8004a84:	0800f53c 	.word	0x0800f53c
 8004a88:	0800f544 	.word	0x0800f544
 8004a8c:	0800f580 	.word	0x0800f580
 8004a90:	0800f5a0 	.word	0x0800f5a0
 8004a94:	0800f4c4 	.word	0x0800f4c4
 8004a98:	0800f4d0 	.word	0x0800f4d0
 8004a9c:	0800f4e4 	.word	0x0800f4e4
 8004aa0:	0800f50c 	.word	0x0800f50c
 8004aa4:	0800f3fc 	.word	0x0800f3fc
 8004aa8:	0800f404 	.word	0x0800f404
 8004aac:	0800f40c 	.word	0x0800f40c
 8004ab0:	0800f43c 	.word	0x0800f43c
 8004ab4:	0800f468 	.word	0x0800f468
 8004ab8:	0800f498 	.word	0x0800f498
          p("CMD ");
 8004abc:	48a6      	ldr	r0, [pc, #664]	; (8004d58 <main+0xdb8>)
 8004abe:	f7fe f89b 	bl	8002bf8 <p>
          if (connection.connected_ai) {
 8004ac2:	4ba6      	ldr	r3, [pc, #664]	; (8004d5c <main+0xdbc>)
 8004ac4:	781b      	ldrb	r3, [r3, #0]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f040 80c7 	bne.w	8004c5a <main+0xcba>
          } else if (connection.connected_cm4) {
 8004acc:	4aa3      	ldr	r2, [pc, #652]	; (8004d5c <main+0xdbc>)
 8004ace:	7853      	ldrb	r3, [r2, #1]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 80b6 	beq.w	8004c42 <main+0xca2>
            p("\e[33m%3d,%3.0f\e[37m ", connection.check_ver, connection.cmd_rx_frq);
 8004ad6:	6850      	ldr	r0, [r2, #4]
 8004ad8:	f7fb fd5e 	bl	8000598 <__aeabi_f2d>
 8004adc:	460b      	mov	r3, r1
 8004ade:	499f      	ldr	r1, [pc, #636]	; (8004d5c <main+0xdbc>)
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	78c9      	ldrb	r1, [r1, #3]
 8004ae4:	489e      	ldr	r0, [pc, #632]	; (8004d60 <main+0xdc0>)
 8004ae6:	f7fe f887 	bl	8002bf8 <p>
          p("AIcmd Vx %+4.1f Vy %+4.1f Tw %+6.1f ", ai_cmd.local_target_speed[0], ai_cmd.local_target_speed[1], ai_cmd.target_theta * 180 / M_PI);
 8004aea:	6978      	ldr	r0, [r7, #20]
 8004aec:	ed9f 8a9d 	vldr	s16, [pc, #628]	; 8004d64 <main+0xdc4>
 8004af0:	f7fb fd52 	bl	8000598 <__aeabi_f2d>
 8004af4:	edd7 7a00 	vldr	s15, [r7]
 8004af8:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004afc:	ec41 0b19 	vmov	d9, r0, r1
 8004b00:	ee17 0a90 	vmov	r0, s15
 8004b04:	f7fb fd48 	bl	8000598 <__aeabi_f2d>
 8004b08:	a38f      	add	r3, pc, #572	; (adr r3, 8004d48 <main+0xda8>)
 8004b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b0e:	f7fb fd9b 	bl	8000648 <__aeabi_dmul>
 8004b12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b16:	69b8      	ldr	r0, [r7, #24]
 8004b18:	f7fb fd3e 	bl	8000598 <__aeabi_f2d>
 8004b1c:	ec53 2b19 	vmov	r2, r3, d9
 8004b20:	e9cd 0100 	strd	r0, r1, [sp]
 8004b24:	4890      	ldr	r0, [pc, #576]	; (8004d68 <main+0xdc8>)
 8004b26:	f7fe f867 	bl	8002bf8 <p>
          if (sys.main_mode != MAIN_MODE_CMD_DEBUG_MODE) {
 8004b2a:	7c33      	ldrb	r3, [r6, #16]
 8004b2c:	2b02      	cmp	r3, #2
 8004b2e:	f000 80a4 	beq.w	8004c7a <main+0xcda>
            if (ai_cmd.vision_lost_flag) {  // SSL-Vision (Robot)
 8004b32:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	f040 809b 	bne.w	8004c72 <main+0xcd2>
            p("Vision X %+6.1f Y %+6.1f W %+4.1f ", ai_cmd.global_robot_position[0] * 1000, ai_cmd.global_robot_position[1] * 1000, ai_cmd.global_vision_theta);
 8004b3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b40:	ed9f 8a8a 	vldr	s16, [pc, #552]	; 8004d6c <main+0xdcc>
 8004b44:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004b48:	ee17 0a90 	vmov	r0, s15
 8004b4c:	f7fb fd24 	bl	8000598 <__aeabi_f2d>
 8004b50:	4602      	mov	r2, r0
 8004b52:	460b      	mov	r3, r1
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004b5a:	f7fb fd1d 	bl	8000598 <__aeabi_f2d>
 8004b5e:	edd7 7a08 	vldr	s15, [r7, #32]
 8004b62:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004b66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b6a:	ee17 0a90 	vmov	r0, s15
 8004b6e:	f7fb fd13 	bl	8000598 <__aeabi_f2d>
 8004b72:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b76:	e9cd 0100 	strd	r0, r1, [sp]
 8004b7a:	487d      	ldr	r0, [pc, #500]	; (8004d70 <main+0xdd0>)
 8004b7c:	f7fe f83c 	bl	8002bf8 <p>
            p("AIcmd X %+6.2f Y %+6.2f ", ai_cmd.global_target_position[0], ai_cmd.global_target_position[1]);
 8004b80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004b82:	f7fb fd09 	bl	8000598 <__aeabi_f2d>
 8004b86:	4602      	mov	r2, r0
 8004b88:	460b      	mov	r3, r1
 8004b8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b8c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004b90:	f7fb fd02 	bl	8000598 <__aeabi_f2d>
 8004b94:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b98:	e9cd 0100 	strd	r0, r1, [sp]
 8004b9c:	4875      	ldr	r0, [pc, #468]	; (8004d74 <main+0xdd4>)
 8004b9e:	f7fe f82b 	bl	8002bf8 <p>
            p("Wdidd %+5.1f", (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180 / M_PI));
 8004ba2:	ed98 7a00 	vldr	s14, [r8]
 8004ba6:	eddf 7a74 	vldr	s15, [pc, #464]	; 8004d78 <main+0xdd8>
 8004baa:	edd7 0a01 	vldr	s1, [r7, #4]
 8004bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bb2:	edcd 0a08 	vstr	s1, [sp, #32]
 8004bb6:	ee17 0a90 	vmov	r0, s15
 8004bba:	f7fb fced 	bl	8000598 <__aeabi_f2d>
 8004bbe:	a364      	add	r3, pc, #400	; (adr r3, 8004d50 <main+0xdb0>)
 8004bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc4:	f7fb fd40 	bl	8000648 <__aeabi_dmul>
 8004bc8:	f7fc f836 	bl	8000c38 <__aeabi_d2f>
 8004bcc:	eddd 0a08 	vldr	s1, [sp, #32]
 8004bd0:	ee00 0a10 	vmov	s0, r0
 8004bd4:	f001 fabc 	bl	8006150 <getAngleDiff>
 8004bd8:	eddf 7a62 	vldr	s15, [pc, #392]	; 8004d64 <main+0xdc4>
 8004bdc:	ee60 7a27 	vmul.f32	s15, s0, s15
 8004be0:	ee17 0a90 	vmov	r0, s15
 8004be4:	f7fb fcd8 	bl	8000598 <__aeabi_f2d>
 8004be8:	a357      	add	r3, pc, #348	; (adr r3, 8004d48 <main+0xda8>)
 8004bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bee:	f7fb fd2b 	bl	8000648 <__aeabi_dmul>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	4861      	ldr	r0, [pc, #388]	; (8004d7c <main+0xddc>)
 8004bf8:	f7fd fffe 	bl	8002bf8 <p>
            p("\e[37m ");  // end color
 8004bfc:	4860      	ldr	r0, [pc, #384]	; (8004d80 <main+0xde0>)
 8004bfe:	f7fd fffb 	bl	8002bf8 <p>
            p("update %d ", debug.theta_override_flag);
 8004c02:	f894 1032 	ldrb.w	r1, [r4, #50]	; 0x32
 8004c06:	485f      	ldr	r0, [pc, #380]	; (8004d84 <main+0xde4>)
 8004c08:	f7fd fff6 	bl	8002bf8 <p>
 8004c0c:	e41f      	b.n	800444e <main+0x4ae>
        p("Batt=%3.1f ", can_raw.power_voltage[5]);
 8004c0e:	f7fb fcc3 	bl	8000598 <__aeabi_f2d>
 8004c12:	4602      	mov	r2, r0
 8004c14:	460b      	mov	r3, r1
 8004c16:	485c      	ldr	r0, [pc, #368]	; (8004d88 <main+0xde8>)
 8004c18:	f7fd ffee 	bl	8002bf8 <p>
 8004c1c:	f7ff bb30 	b.w	8004280 <main+0x2e0>
        p("\e[33m");
 8004c20:	485a      	ldr	r0, [pc, #360]	; (8004d8c <main+0xdec>)
 8004c22:	f7fd ffe9 	bl	8002bf8 <p>
 8004c26:	f7ff bbd9 	b.w	80043dc <main+0x43c>
        p("\e[31m error : ID %5d / Info %5d / Value %+8.3f \e[31m", sys.error_id, sys.error_info, sys.error_value);
 8004c2a:	68b0      	ldr	r0, [r6, #8]
 8004c2c:	f7fb fcb4 	bl	8000598 <__aeabi_f2d>
 8004c30:	88b2      	ldrh	r2, [r6, #4]
 8004c32:	e9cd 0100 	strd	r0, r1, [sp]
 8004c36:	8871      	ldrh	r1, [r6, #2]
 8004c38:	4855      	ldr	r0, [pc, #340]	; (8004d90 <main+0xdf0>)
 8004c3a:	f7fd ffdd 	bl	8002bf8 <p>
 8004c3e:	f7ff bb74 	b.w	800432a <main+0x38a>
            p("\e[31m%3d,%3.0f\e[37m ", connection.check_ver, connection.cmd_rx_frq);
 8004c42:	4b46      	ldr	r3, [pc, #280]	; (8004d5c <main+0xdbc>)
 8004c44:	6858      	ldr	r0, [r3, #4]
 8004c46:	f7fb fca7 	bl	8000598 <__aeabi_f2d>
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4943      	ldr	r1, [pc, #268]	; (8004d5c <main+0xdbc>)
 8004c4e:	4602      	mov	r2, r0
 8004c50:	78c9      	ldrb	r1, [r1, #3]
 8004c52:	4850      	ldr	r0, [pc, #320]	; (8004d94 <main+0xdf4>)
 8004c54:	f7fd ffd0 	bl	8002bf8 <p>
 8004c58:	e747      	b.n	8004aea <main+0xb4a>
            p("\e[32m%3d,%3.0f\e[37m ", connection.check_ver, connection.cmd_rx_frq);
 8004c5a:	4b40      	ldr	r3, [pc, #256]	; (8004d5c <main+0xdbc>)
 8004c5c:	6858      	ldr	r0, [r3, #4]
 8004c5e:	f7fb fc9b 	bl	8000598 <__aeabi_f2d>
 8004c62:	460b      	mov	r3, r1
 8004c64:	493d      	ldr	r1, [pc, #244]	; (8004d5c <main+0xdbc>)
 8004c66:	4602      	mov	r2, r0
 8004c68:	78c9      	ldrb	r1, [r1, #3]
 8004c6a:	484b      	ldr	r0, [pc, #300]	; (8004d98 <main+0xdf8>)
 8004c6c:	f7fd ffc4 	bl	8002bf8 <p>
 8004c70:	e73b      	b.n	8004aea <main+0xb4a>
              p("\e[33m");
 8004c72:	4846      	ldr	r0, [pc, #280]	; (8004d8c <main+0xdec>)
 8004c74:	f7fd ffc0 	bl	8002bf8 <p>
 8004c78:	e760      	b.n	8004b3c <main+0xb9c>
            p("omni X %+8.3f Y %+8.3f ", omni.odom[0] * 1000, omni.odom[1] * 1000);
 8004c7a:	4b48      	ldr	r3, [pc, #288]	; (8004d9c <main+0xdfc>)
 8004c7c:	eddf 8a3b 	vldr	s17, [pc, #236]	; 8004d6c <main+0xdcc>
 8004c80:	edd3 7a06 	vldr	s15, [r3, #24]
 8004c84:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8004c88:	ee17 0a90 	vmov	r0, s15
 8004c8c:	f7fb fc84 	bl	8000598 <__aeabi_f2d>
 8004c90:	4b42      	ldr	r3, [pc, #264]	; (8004d9c <main+0xdfc>)
 8004c92:	edd3 7a07 	vldr	s15, [r3, #28]
 8004c96:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	ee17 0a90 	vmov	r0, s15
 8004ca2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004ca6:	f7fb fc77 	bl	8000598 <__aeabi_f2d>
 8004caa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004cae:	e9cd 0100 	strd	r0, r1, [sp]
 8004cb2:	483b      	ldr	r0, [pc, #236]	; (8004da0 <main+0xe00>)
 8004cb4:	f7fd ffa0 	bl	8002bf8 <p>
            p("Wdidd %+5.1f", (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180 / M_PI));
 8004cb8:	ed98 7a00 	vldr	s14, [r8]
 8004cbc:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8004d78 <main+0xdd8>
 8004cc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cc4:	ee17 0a90 	vmov	r0, s15
 8004cc8:	f7fb fc66 	bl	8000598 <__aeabi_f2d>
 8004ccc:	a320      	add	r3, pc, #128	; (adr r3, 8004d50 <main+0xdb0>)
 8004cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd2:	f7fb fcb9 	bl	8000648 <__aeabi_dmul>
 8004cd6:	f7fb ffaf 	bl	8000c38 <__aeabi_d2f>
 8004cda:	edd7 0a01 	vldr	s1, [r7, #4]
 8004cde:	ee00 0a10 	vmov	s0, r0
 8004ce2:	f001 fa35 	bl	8006150 <getAngleDiff>
 8004ce6:	ee60 7a08 	vmul.f32	s15, s0, s16
 8004cea:	ee17 0a90 	vmov	r0, s15
 8004cee:	f7fb fc53 	bl	8000598 <__aeabi_f2d>
 8004cf2:	a315      	add	r3, pc, #84	; (adr r3, 8004d48 <main+0xda8>)
 8004cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf8:	f7fb fca6 	bl	8000648 <__aeabi_dmul>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	481e      	ldr	r0, [pc, #120]	; (8004d7c <main+0xddc>)
 8004d02:	f7fd ff79 	bl	8002bf8 <p>
            p("Temp %3.0f %3.0f %3.0f %3.0f", can_raw.temperature[0], can_raw.temperature[1], can_raw.temperature[2], can_raw.temperature[3]);
 8004d06:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8004d08:	f7fb fc46 	bl	8000598 <__aeabi_f2d>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	460b      	mov	r3, r1
 8004d10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d12:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004d16:	f7fb fc3f 	bl	8000598 <__aeabi_f2d>
 8004d1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d1e:	6d68      	ldr	r0, [r5, #84]	; 0x54
 8004d20:	f7fb fc3a 	bl	8000598 <__aeabi_f2d>
 8004d24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d28:	6d28      	ldr	r0, [r5, #80]	; 0x50
 8004d2a:	f7fb fc35 	bl	8000598 <__aeabi_f2d>
 8004d2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d32:	e9cd 0100 	strd	r0, r1, [sp]
 8004d36:	481b      	ldr	r0, [pc, #108]	; (8004da4 <main+0xe04>)
 8004d38:	f7fd ff5e 	bl	8002bf8 <p>
 8004d3c:	f7ff bb87 	b.w	800444e <main+0x4ae>
          debug.print_idx = 0;
 8004d40:	2300      	movs	r3, #0
 8004d42:	6023      	str	r3, [r4, #0]
          break;
 8004d44:	f7ff bb83 	b.w	800444e <main+0x4ae>
 8004d48:	6dc9c883 	.word	0x6dc9c883
 8004d4c:	3fd45f30 	.word	0x3fd45f30
 8004d50:	16c16c17 	.word	0x16c16c17
 8004d54:	3f76c16c 	.word	0x3f76c16c
 8004d58:	0800f2e8 	.word	0x0800f2e8
 8004d5c:	2000073c 	.word	0x2000073c
 8004d60:	0800f308 	.word	0x0800f308
 8004d64:	43340000 	.word	0x43340000
 8004d68:	0800f338 	.word	0x0800f338
 8004d6c:	447a0000 	.word	0x447a0000
 8004d70:	0800f360 	.word	0x0800f360
 8004d74:	0800f384 	.word	0x0800f384
 8004d78:	40490fdb 	.word	0x40490fdb
 8004d7c:	0800f3a0 	.word	0x0800f3a0
 8004d80:	0800f3b0 	.word	0x0800f3b0
 8004d84:	0800f3b8 	.word	0x0800f3b8
 8004d88:	0800f29c 	.word	0x0800f29c
 8004d8c:	0800f2e0 	.word	0x0800f2e0
 8004d90:	0800f2a8 	.word	0x0800f2a8
 8004d94:	0800f320 	.word	0x0800f320
 8004d98:	0800f2f0 	.word	0x0800f2f0
 8004d9c:	200008a0 	.word	0x200008a0
 8004da0:	0800f3c4 	.word	0x0800f3c4
 8004da4:	0800f3dc 	.word	0x0800f3dc

08004da8 <mouseOdometory>:

#include "management.h"
#include "ring_buffer.h"

void mouseOdometory()
{
 8004da8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004dac:	4c68      	ldr	r4, [pc, #416]	; (8004f50 <mouseOdometory+0x1a8>)
 8004dae:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8004f54 <mouseOdometory+0x1ac>
 8004db2:	f9b4 3020 	ldrsh.w	r3, [r4, #32]
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;

  mouse.raw_odom[0] += mouse.raw_diff[0];
 8004db6:	edd4 6a02 	vldr	s13, [r4, #8]
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004dba:	ee07 3a90 	vmov	s15, r3
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004dbe:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
{
 8004dc2:	ed2d 8b04 	vpush	{d8-d9}
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004dc6:	ee08 3a10 	vmov	s16, r3
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004dca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004dce:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004dd2:	ee67 7a87 	vmul.f32	s15, s15, s14
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004dd6:	ee28 8a07 	vmul.f32	s16, s16, s14
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8004dda:	ed94 7a03 	vldr	s14, [r4, #12]
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004dde:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8004de2:	ee37 7a08 	vadd.f32	s14, s14, s16
  mouse.raw_odom[0] += mouse.raw_diff[0];
 8004de6:	ee76 6aa7 	vadd.f32	s13, s13, s15

  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8004dea:	ee17 0a90 	vmov	r0, s15
  mouse.raw_odom[0] += mouse.raw_diff[0];
 8004dee:	edc4 6a02 	vstr	s13, [r4, #8]
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8004df2:	ed84 7a03 	vstr	s14, [r4, #12]
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004df6:	ed84 8a0a 	vstr	s16, [r4, #40]	; 0x28
  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8004dfa:	f7fb fbcd 	bl	8000598 <__aeabi_f2d>
 8004dfe:	4b56      	ldr	r3, [pc, #344]	; (8004f58 <mouseOdometory+0x1b0>)
 8004e00:	689d      	ldr	r5, [r3, #8]
 8004e02:	4606      	mov	r6, r0
 8004e04:	4628      	mov	r0, r5
 8004e06:	460f      	mov	r7, r1
 8004e08:	f7fb fbc6 	bl	8000598 <__aeabi_f2d>
 8004e0c:	ec41 0b10 	vmov	d0, r0, r1
 8004e10:	ec41 0b19 	vmov	d9, r0, r1
 8004e14:	f009 f848 	bl	800dea8 <cos>
 8004e18:	ee18 0a10 	vmov	r0, s16
 8004e1c:	ec5b ab10 	vmov	sl, fp, d0
 8004e20:	f7fb fbba 	bl	8000598 <__aeabi_f2d>
 8004e24:	eeb0 0a49 	vmov.f32	s0, s18
 8004e28:	eef0 0a69 	vmov.f32	s1, s19
 8004e2c:	ec41 0b18 	vmov	d8, r0, r1
 8004e30:	f009 f88e 	bl	800df50 <sin>
 8004e34:	4652      	mov	r2, sl
 8004e36:	465b      	mov	r3, fp
 8004e38:	4630      	mov	r0, r6
 8004e3a:	4639      	mov	r1, r7
 8004e3c:	eeb0 9a40 	vmov.f32	s18, s0
 8004e40:	eef0 9a60 	vmov.f32	s19, s1
 8004e44:	f7fb fc00 	bl	8000648 <__aeabi_dmul>
 8004e48:	ec53 2b19 	vmov	r2, r3, d9
 8004e4c:	4680      	mov	r8, r0
 8004e4e:	4689      	mov	r9, r1
 8004e50:	ec51 0b18 	vmov	r0, r1, d8
 8004e54:	f7fb fbf8 	bl	8000648 <__aeabi_dmul>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	4640      	mov	r0, r8
 8004e5e:	4649      	mov	r1, r9
 8004e60:	f7fb fa3a 	bl	80002d8 <__aeabi_dsub>
 8004e64:	4b3d      	ldr	r3, [pc, #244]	; (8004f5c <mouseOdometory+0x1b4>)
 8004e66:	2200      	movs	r2, #0
 8004e68:	f7fb fbee 	bl	8000648 <__aeabi_dmul>
 8004e6c:	4680      	mov	r8, r0
 8004e6e:	6920      	ldr	r0, [r4, #16]
 8004e70:	4689      	mov	r9, r1
 8004e72:	f7fb fb91 	bl	8000598 <__aeabi_f2d>
 8004e76:	4602      	mov	r2, r0
 8004e78:	460b      	mov	r3, r1
 8004e7a:	4640      	mov	r0, r8
 8004e7c:	4649      	mov	r1, r9
 8004e7e:	f7fb fa2d 	bl	80002dc <__adddf3>
 8004e82:	f7fb fed9 	bl	8000c38 <__aeabi_d2f>
 8004e86:	4603      	mov	r3, r0
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8004e88:	4639      	mov	r1, r7
 8004e8a:	4630      	mov	r0, r6
  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8004e8c:	6123      	str	r3, [r4, #16]
 8004e8e:	461e      	mov	r6, r3
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8004e90:	ec53 2b19 	vmov	r2, r3, d9
 8004e94:	f7fb fbd8 	bl	8000648 <__aeabi_dmul>
 8004e98:	ec53 2b18 	vmov	r2, r3, d8
 8004e9c:	4680      	mov	r8, r0
 8004e9e:	4689      	mov	r9, r1
 8004ea0:	4650      	mov	r0, sl
 8004ea2:	4659      	mov	r1, fp
 8004ea4:	f7fb fbd0 	bl	8000648 <__aeabi_dmul>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	4640      	mov	r0, r8
 8004eae:	4649      	mov	r1, r9
 8004eb0:	f7fb fa14 	bl	80002dc <__adddf3>
 8004eb4:	4b29      	ldr	r3, [pc, #164]	; (8004f5c <mouseOdometory+0x1b4>)
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f7fb fbc6 	bl	8000648 <__aeabi_dmul>
 8004ebc:	4680      	mov	r8, r0
 8004ebe:	6960      	ldr	r0, [r4, #20]
 8004ec0:	4689      	mov	r9, r1
 8004ec2:	f7fb fb69 	bl	8000598 <__aeabi_f2d>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	460b      	mov	r3, r1
 8004eca:	4640      	mov	r0, r8
 8004ecc:	4649      	mov	r1, r9
 8004ece:	f7fb fa05 	bl	80002dc <__adddf3>
 8004ed2:	f7fb feb1 	bl	8000c38 <__aeabi_d2f>

  // 旋回ぶん補正 X方向は誤差に埋もれてしまう。パラメーター調整を省略するために無効化
  mouse.odom[0] = mouse.floor_odom[0] - (0.066 * cos(imu.yaw_angle_rad) - 0.066);
 8004ed6:	4652      	mov	r2, sl
 8004ed8:	465b      	mov	r3, fp
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8004eda:	4680      	mov	r8, r0
 8004edc:	6160      	str	r0, [r4, #20]
  mouse.odom[0] = mouse.floor_odom[0] - (0.066 * cos(imu.yaw_angle_rad) - 0.066);
 8004ede:	4920      	ldr	r1, [pc, #128]	; (8004f60 <mouseOdometory+0x1b8>)
 8004ee0:	2000      	movs	r0, #0
 8004ee2:	f7fb f9f9 	bl	80002d8 <__aeabi_dsub>
 8004ee6:	a318      	add	r3, pc, #96	; (adr r3, 8004f48 <mouseOdometory+0x1a0>)
 8004ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eec:	f7fb fbac 	bl	8000648 <__aeabi_dmul>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	4630      	mov	r0, r6
 8004ef4:	460f      	mov	r7, r1
 8004ef6:	4616      	mov	r6, r2
 8004ef8:	f7fb fb4e 	bl	8000598 <__aeabi_f2d>
 8004efc:	4602      	mov	r2, r0
 8004efe:	460b      	mov	r3, r1
 8004f00:	4630      	mov	r0, r6
 8004f02:	4639      	mov	r1, r7
 8004f04:	f7fb f9ea 	bl	80002dc <__adddf3>
 8004f08:	f7fb fe96 	bl	8000c38 <__aeabi_d2f>
 8004f0c:	61a0      	str	r0, [r4, #24]
  //  +(0.009 * sin(imu.yaw_angle_rad));
  mouse.odom[1] = mouse.floor_odom[1] - (0.066 * sin(imu.yaw_angle_rad));
 8004f0e:	4640      	mov	r0, r8
 8004f10:	f7fb fb42 	bl	8000598 <__aeabi_f2d>
 8004f14:	a30c      	add	r3, pc, #48	; (adr r3, 8004f48 <mouseOdometory+0x1a0>)
 8004f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1a:	4606      	mov	r6, r0
 8004f1c:	460f      	mov	r7, r1
 8004f1e:	ec51 0b19 	vmov	r0, r1, d9
 8004f22:	f7fb fb91 	bl	8000648 <__aeabi_dmul>
 8004f26:	4602      	mov	r2, r0
 8004f28:	460b      	mov	r3, r1
 8004f2a:	4630      	mov	r0, r6
 8004f2c:	4639      	mov	r1, r7
 8004f2e:	f7fb f9d3 	bl	80002d8 <__aeabi_dsub>
 8004f32:	f7fb fe81 	bl	8000c38 <__aeabi_d2f>
  //  +(0.009 * cos(imu.yaw_angle_rad) - 0.009);

  mouse.pre_yaw_angle_rad = imu.yaw_angle_rad;
}
 8004f36:	ecbd 8b04 	vpop	{d8-d9}
  mouse.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8004f3a:	63a5      	str	r5, [r4, #56]	; 0x38
  mouse.odom[1] = mouse.floor_odom[1] - (0.066 * sin(imu.yaw_angle_rad));
 8004f3c:	61e0      	str	r0, [r4, #28]
}
 8004f3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f42:	bf00      	nop
 8004f44:	f3af 8000 	nop.w
 8004f48:	4189374c 	.word	0x4189374c
 8004f4c:	3fb0e560 	.word	0x3fb0e560
 8004f50:	20000860 	.word	0x20000860
 8004f54:	3b03126f 	.word	0x3b03126f
 8004f58:	200007d0 	.word	0x200007d0
 8004f5c:	3fe00000 	.word	0x3fe00000
 8004f60:	3ff00000 	.word	0x3ff00000
 8004f64:	00000000 	.word	0x00000000

08004f68 <omniOdometory>:

void omniOdometory()
{
 8004f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f6c:	ed2d 8b0a 	vpush	{d8-d12}
 8004f70:	4eeb      	ldr	r6, [pc, #940]	; (8005320 <omniOdometory+0x3b8>)
 8004f72:	b087      	sub	sp, #28
 8004f74:	4634      	mov	r4, r6
 8004f76:	f106 0510 	add.w	r5, r6, #16

  for (int i = 0; i < 4; i++) {
    if (isnan(motor.enc_angle[i])) {
      motor.enc_angle[i] = 0;
    }
    motor.angle_diff[i] = getAngleDiff(motor.enc_angle[i], motor.pre_enc_angle[i]);
 8004f7a:	ecb4 0a01 	vldmia	r4!, {s0}
 8004f7e:	edd4 0a04 	vldr	s1, [r4, #16]
 8004f82:	f001 f8e5 	bl	8006150 <getAngleDiff>
    motor.pre_enc_angle[i] = motor.enc_angle[i];
 8004f86:	f854 3c04 	ldr.w	r3, [r4, #-4]
    motor.angle_diff[i] = getAngleDiff(motor.enc_angle[i], motor.pre_enc_angle[i]);
 8004f8a:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
  for (int i = 0; i < 4; i++) {
 8004f8e:	42ac      	cmp	r4, r5
    motor.pre_enc_angle[i] = motor.enc_angle[i];
 8004f90:	6123      	str	r3, [r4, #16]
  for (int i = 0; i < 4; i++) {
 8004f92:	d1f2      	bne.n	8004f7a <omniOdometory+0x12>
  }

  // float robot_rotation_adj;
  // robot_rotation_adj = normalizeAngle(imu.yaw_angle_rad - imu.pre_yaw_angle_rad) * OMNI_ROTATION_LENGTH;  // mm

  omni.travel_distance[0] = motor.angle_diff[1] * OMNI_DIAMETER;
 8004f94:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8004f96:	f8df a3b0 	ldr.w	sl, [pc, #944]	; 8005348 <omniOdometory+0x3e0>
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);

  for (int i = 0; i < 2; i++) {
    enqueue(omni.local_speed_log[i], omni.local_odom_speed[i]);
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 8004f9a:	eddf 9ae2 	vldr	s19, [pc, #904]	; 8005324 <omniOdometory+0x3bc>
  // vision座標だけ更新されているが、vision_update_cycle_cntが0になっていない場合に、1cycleだけpositionが飛ぶ

  float latency_cycle = ai_cmd.latency_time_ms / (1000 / MAIN_LOOP_CYCLE);
  for (int i = 0; i < 2; i++) {
    enqueue(integ.odom_log[i], omni.odom_speed[i]);
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 8004f9e:	ed9f 9ae2 	vldr	s18, [pc, #904]	; 8005328 <omniOdometory+0x3c0>
 8004fa2:	f8df b3a8 	ldr.w	fp, [pc, #936]	; 800534c <omniOdometory+0x3e4>
  omni.travel_distance[0] = motor.angle_diff[1] * OMNI_DIAMETER;
 8004fa6:	f7fb faf7 	bl	8000598 <__aeabi_f2d>
 8004faa:	a3d5      	add	r3, pc, #852	; (adr r3, 8005300 <omniOdometory+0x398>)
 8004fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb0:	f7fb fb4a 	bl	8000648 <__aeabi_dmul>
 8004fb4:	f7fb fe40 	bl	8000c38 <__aeabi_d2f>
 8004fb8:	4605      	mov	r5, r0
  omni.travel_distance[1] = motor.angle_diff[2] * OMNI_DIAMETER;
 8004fba:	6b30      	ldr	r0, [r6, #48]	; 0x30
  omni.travel_distance[0] = motor.angle_diff[1] * OMNI_DIAMETER;
 8004fbc:	f8ca 5000 	str.w	r5, [sl]
  omni.travel_distance[1] = motor.angle_diff[2] * OMNI_DIAMETER;
 8004fc0:	f7fb faea 	bl	8000598 <__aeabi_f2d>
 8004fc4:	a3ce      	add	r3, pc, #824	; (adr r3, 8005300 <omniOdometory+0x398>)
 8004fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fca:	f7fb fb3d 	bl	8000648 <__aeabi_dmul>
 8004fce:	f7fb fe33 	bl	8000c38 <__aeabi_d2f>
 8004fd2:	4604      	mov	r4, r0
  omni.odom_raw[0] += omni.travel_distance[0] * cos(imu.yaw_angle_rad) + omni.travel_distance[1] * sin(imu.yaw_angle_rad);
 8004fd4:	4628      	mov	r0, r5
  omni.travel_distance[1] = motor.angle_diff[2] * OMNI_DIAMETER;
 8004fd6:	f8ca 4004 	str.w	r4, [sl, #4]
  omni.odom_raw[0] += omni.travel_distance[0] * cos(imu.yaw_angle_rad) + omni.travel_distance[1] * sin(imu.yaw_angle_rad);
 8004fda:	f7fb fadd 	bl	8000598 <__aeabi_f2d>
 8004fde:	4bd3      	ldr	r3, [pc, #844]	; (800532c <omniOdometory+0x3c4>)
 8004fe0:	edd3 7a02 	vldr	s15, [r3, #8]
 8004fe4:	4680      	mov	r8, r0
 8004fe6:	ee17 0a90 	vmov	r0, s15
 8004fea:	edcd 7a00 	vstr	s15, [sp]
 8004fee:	4689      	mov	r9, r1
 8004ff0:	f7fb fad2 	bl	8000598 <__aeabi_f2d>
 8004ff4:	ec41 0b10 	vmov	d0, r0, r1
 8004ff8:	ec41 0b18 	vmov	d8, r0, r1
 8004ffc:	f008 ff54 	bl	800dea8 <cos>
 8005000:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 8005004:	9304      	str	r3, [sp, #16]
 8005006:	4bca      	ldr	r3, [pc, #808]	; (8005330 <omniOdometory+0x3c8>)
 8005008:	eeb0 ca40 	vmov.f32	s24, s0
 800500c:	eef0 ca60 	vmov.f32	s25, s1
 8005010:	f103 021c 	add.w	r2, r3, #28
 8005014:	4620      	mov	r0, r4
 8005016:	9205      	str	r2, [sp, #20]
 8005018:	f7fb fabe 	bl	8000598 <__aeabi_f2d>
 800501c:	eeb0 0a48 	vmov.f32	s0, s16
 8005020:	eef0 0a68 	vmov.f32	s1, s17
 8005024:	4606      	mov	r6, r0
 8005026:	460f      	mov	r7, r1
 8005028:	f008 ff92 	bl	800df50 <sin>
 800502c:	ec53 2b1c 	vmov	r2, r3, d12
 8005030:	eeb0 ba40 	vmov.f32	s22, s0
 8005034:	eef0 ba60 	vmov.f32	s23, s1
 8005038:	4640      	mov	r0, r8
 800503a:	4649      	mov	r1, r9
 800503c:	f7fb fb04 	bl	8000648 <__aeabi_dmul>
 8005040:	ec53 2b1b 	vmov	r2, r3, d11
 8005044:	4604      	mov	r4, r0
 8005046:	460d      	mov	r5, r1
 8005048:	4630      	mov	r0, r6
 800504a:	4639      	mov	r1, r7
 800504c:	f7fb fafc 	bl	8000648 <__aeabi_dmul>
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	4620      	mov	r0, r4
 8005056:	4629      	mov	r1, r5
 8005058:	f7fb f940 	bl	80002dc <__adddf3>
 800505c:	4604      	mov	r4, r0
 800505e:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 8005062:	460d      	mov	r5, r1
 8005064:	f7fb fa98 	bl	8000598 <__aeabi_f2d>
 8005068:	4602      	mov	r2, r0
 800506a:	460b      	mov	r3, r1
 800506c:	4620      	mov	r0, r4
 800506e:	4629      	mov	r1, r5
 8005070:	f7fb f934 	bl	80002dc <__adddf3>
 8005074:	f7fb fde0 	bl	8000c38 <__aeabi_d2f>
 8005078:	9003      	str	r0, [sp, #12]
 800507a:	f8ca 0028 	str.w	r0, [sl, #40]	; 0x28
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 800507e:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 8005082:	f7fb fa89 	bl	8000598 <__aeabi_f2d>
 8005086:	ec53 2b1b 	vmov	r2, r3, d11
 800508a:	4604      	mov	r4, r0
 800508c:	460d      	mov	r5, r1
 800508e:	4640      	mov	r0, r8
 8005090:	4649      	mov	r1, r9
 8005092:	f7fb fad9 	bl	8000648 <__aeabi_dmul>
 8005096:	4602      	mov	r2, r0
 8005098:	460b      	mov	r3, r1
 800509a:	4620      	mov	r0, r4
 800509c:	4629      	mov	r1, r5
 800509e:	f7fb f91d 	bl	80002dc <__adddf3>
 80050a2:	4632      	mov	r2, r6
 80050a4:	463b      	mov	r3, r7
 80050a6:	4604      	mov	r4, r0
 80050a8:	460d      	mov	r5, r1
 80050aa:	ec51 0b1c 	vmov	r0, r1, d12
 80050ae:	f7fb facb 	bl	8000648 <__aeabi_dmul>
 80050b2:	4602      	mov	r2, r0
 80050b4:	460b      	mov	r3, r1
 80050b6:	4620      	mov	r0, r4
 80050b8:	4629      	mov	r1, r5
 80050ba:	f7fb f90d 	bl	80002d8 <__aeabi_dsub>
 80050be:	f7fb fdbb 	bl	8000c38 <__aeabi_d2f>
  omni.pre_odom[0] = omni.odom[0];
 80050c2:	ed9a aa06 	vldr	s20, [sl, #24]
  omni.pre_odom[1] = omni.odom[1];
 80050c6:	edda 8a07 	vldr	s17, [sl, #28]
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 80050ca:	4604      	mov	r4, r0
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 80050cc:	9803      	ldr	r0, [sp, #12]
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 80050ce:	f8ca 402c 	str.w	r4, [sl, #44]	; 0x2c
  omni.pre_odom[0] = omni.odom[0];
 80050d2:	ed8a aa08 	vstr	s20, [sl, #32]
  omni.pre_odom[1] = omni.odom[1];
 80050d6:	edca 8a09 	vstr	s17, [sl, #36]	; 0x24
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 80050da:	f7fb fa5d 	bl	8000598 <__aeabi_f2d>
 80050de:	4606      	mov	r6, r0
 80050e0:	4620      	mov	r0, r4
 80050e2:	460f      	mov	r7, r1
 80050e4:	f7fb fa58 	bl	8000598 <__aeabi_f2d>
 80050e8:	a387      	add	r3, pc, #540	; (adr r3, 8005308 <omniOdometory+0x3a0>)
 80050ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ee:	4680      	mov	r8, r0
 80050f0:	4689      	mov	r9, r1
 80050f2:	4630      	mov	r0, r6
 80050f4:	4639      	mov	r1, r7
 80050f6:	f7fb faa7 	bl	8000648 <__aeabi_dmul>
 80050fa:	a385      	add	r3, pc, #532	; (adr r3, 8005310 <omniOdometory+0x3a8>)
 80050fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005100:	4604      	mov	r4, r0
 8005102:	460d      	mov	r5, r1
 8005104:	4640      	mov	r0, r8
 8005106:	4649      	mov	r1, r9
 8005108:	f7fb fa9e 	bl	8000648 <__aeabi_dmul>
 800510c:	4602      	mov	r2, r0
 800510e:	460b      	mov	r3, r1
 8005110:	4620      	mov	r0, r4
 8005112:	4629      	mov	r1, r5
 8005114:	f7fb f8e0 	bl	80002d8 <__aeabi_dsub>
 8005118:	4b86      	ldr	r3, [pc, #536]	; (8005334 <omniOdometory+0x3cc>)
 800511a:	2200      	movs	r2, #0
 800511c:	f7fb fa94 	bl	8000648 <__aeabi_dmul>
 8005120:	4b85      	ldr	r3, [pc, #532]	; (8005338 <omniOdometory+0x3d0>)
 8005122:	4604      	mov	r4, r0
 8005124:	460d      	mov	r5, r1
 8005126:	2200      	movs	r2, #0
 8005128:	ec51 0b1c 	vmov	r0, r1, d12
 800512c:	f7fb f8d4 	bl	80002d8 <__aeabi_dsub>
 8005130:	a379      	add	r3, pc, #484	; (adr r3, 8005318 <omniOdometory+0x3b0>)
 8005132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005136:	f7fb fa87 	bl	8000648 <__aeabi_dmul>
 800513a:	4602      	mov	r2, r0
 800513c:	460b      	mov	r3, r1
 800513e:	4620      	mov	r0, r4
 8005140:	4629      	mov	r1, r5
 8005142:	f7fb f8cb 	bl	80002dc <__adddf3>
 8005146:	f7fb fd77 	bl	8000c38 <__aeabi_d2f>
 800514a:	ee08 0a10 	vmov	s16, r0
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 800514e:	a370      	add	r3, pc, #448	; (adr r3, 8005310 <omniOdometory+0x3a8>)
 8005150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005154:	4630      	mov	r0, r6
 8005156:	4639      	mov	r1, r7
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 8005158:	ed8a 8a06 	vstr	s16, [sl, #24]
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 800515c:	f7fb fa74 	bl	8000648 <__aeabi_dmul>
 8005160:	a369      	add	r3, pc, #420	; (adr r3, 8005308 <omniOdometory+0x3a0>)
 8005162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005166:	4604      	mov	r4, r0
 8005168:	460d      	mov	r5, r1
 800516a:	4640      	mov	r0, r8
 800516c:	4649      	mov	r1, r9
 800516e:	f7fb fa6b 	bl	8000648 <__aeabi_dmul>
 8005172:	4602      	mov	r2, r0
 8005174:	460b      	mov	r3, r1
 8005176:	4620      	mov	r0, r4
 8005178:	4629      	mov	r1, r5
 800517a:	f7fb f8af 	bl	80002dc <__adddf3>
 800517e:	4b6d      	ldr	r3, [pc, #436]	; (8005334 <omniOdometory+0x3cc>)
 8005180:	2200      	movs	r2, #0
 8005182:	f7fb fa61 	bl	8000648 <__aeabi_dmul>
 8005186:	a364      	add	r3, pc, #400	; (adr r3, 8005318 <omniOdometory+0x3b0>)
 8005188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518c:	4604      	mov	r4, r0
 800518e:	460d      	mov	r5, r1
 8005190:	ec51 0b1b 	vmov	r0, r1, d11
 8005194:	f7fb fa58 	bl	8000648 <__aeabi_dmul>
 8005198:	4602      	mov	r2, r0
 800519a:	460b      	mov	r3, r1
 800519c:	4620      	mov	r0, r4
 800519e:	4629      	mov	r1, r5
 80051a0:	f7fb f89c 	bl	80002dc <__adddf3>
 80051a4:	f7fb fd48 	bl	8000c38 <__aeabi_d2f>
 80051a8:	ee07 0a10 	vmov	s14, r0
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 80051ac:	eddf 6a63 	vldr	s13, [pc, #396]	; 800533c <omniOdometory+0x3d4>
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 80051b0:	f8ca 001c 	str.w	r0, [sl, #28]
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 80051b4:	ee78 7a4a 	vsub.f32	s15, s16, s20
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 80051b8:	ee37 8a68 	vsub.f32	s16, s14, s17
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 80051bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 80051c0:	ee28 8a26 	vmul.f32	s16, s16, s13
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
 80051c4:	ee17 0a90 	vmov	r0, s15
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 80051c8:	edca 7a0c 	vstr	s15, [sl, #48]	; 0x30
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 80051cc:	ed8a 8a0d 	vstr	s16, [sl, #52]	; 0x34
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
 80051d0:	f7fb f9e2 	bl	8000598 <__aeabi_f2d>
 80051d4:	460f      	mov	r7, r1
 80051d6:	9900      	ldr	r1, [sp, #0]
 80051d8:	4606      	mov	r6, r0
 80051da:	f081 4000 	eor.w	r0, r1, #2147483648	; 0x80000000
 80051de:	f7fb f9db 	bl	8000598 <__aeabi_f2d>
 80051e2:	ec41 0b10 	vmov	d0, r0, r1
 80051e6:	ec41 0b1a 	vmov	d10, r0, r1
 80051ea:	f008 fe5d 	bl	800dea8 <cos>
 80051ee:	ee18 0a10 	vmov	r0, s16
 80051f2:	eeb0 ca40 	vmov.f32	s24, s0
 80051f6:	eef0 ca60 	vmov.f32	s25, s1
 80051fa:	f7fb f9cd 	bl	8000598 <__aeabi_f2d>
 80051fe:	ec53 2b1c 	vmov	r2, r3, d12
 8005202:	4604      	mov	r4, r0
 8005204:	460d      	mov	r5, r1
 8005206:	4630      	mov	r0, r6
 8005208:	4639      	mov	r1, r7
 800520a:	f7fb fa1d 	bl	8000648 <__aeabi_dmul>
 800520e:	4622      	mov	r2, r4
 8005210:	462b      	mov	r3, r5
 8005212:	4680      	mov	r8, r0
 8005214:	4689      	mov	r9, r1
 8005216:	ec51 0b1b 	vmov	r0, r1, d11
 800521a:	f7fb fa15 	bl	8000648 <__aeabi_dmul>
 800521e:	4602      	mov	r2, r0
 8005220:	460b      	mov	r3, r1
 8005222:	4640      	mov	r0, r8
 8005224:	4649      	mov	r1, r9
 8005226:	f7fb f859 	bl	80002dc <__adddf3>
 800522a:	f7fb fd05 	bl	8000c38 <__aeabi_d2f>
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);
 800522e:	eeb0 0a4a 	vmov.f32	s0, s20
 8005232:	eef0 0a6a 	vmov.f32	s1, s21
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
 8005236:	ee08 0a10 	vmov	s16, r0
 800523a:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);
 800523e:	f008 fe87 	bl	800df50 <sin>
 8005242:	4630      	mov	r0, r6
 8005244:	ec53 2b10 	vmov	r2, r3, d0
 8005248:	4639      	mov	r1, r7
 800524a:	f7fb f9fd 	bl	8000648 <__aeabi_dmul>
 800524e:	4622      	mov	r2, r4
 8005250:	462b      	mov	r3, r5
 8005252:	4604      	mov	r4, r0
 8005254:	460d      	mov	r5, r1
 8005256:	ec51 0b1c 	vmov	r0, r1, d12
 800525a:	f7fb f9f5 	bl	8000648 <__aeabi_dmul>
 800525e:	460b      	mov	r3, r1
 8005260:	4602      	mov	r2, r0
 8005262:	4629      	mov	r1, r5
 8005264:	4620      	mov	r0, r4
 8005266:	f7fb f839 	bl	80002dc <__adddf3>
 800526a:	f7fb fce5 	bl	8000c38 <__aeabi_d2f>
    enqueue(omni.local_speed_log[i], omni.local_odom_speed[i]);
 800526e:	eeb0 0a48 	vmov.f32	s0, s16
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);
 8005272:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
    enqueue(omni.local_speed_log[i], omni.local_odom_speed[i]);
 8005276:	f8da 0040 	ldr.w	r0, [sl, #64]	; 0x40
 800527a:	f000 f96f 	bl	800555c <enqueue>
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 800527e:	210a      	movs	r1, #10
 8005280:	f8da 0040 	ldr.w	r0, [sl, #64]	; 0x40
 8005284:	f000 f994 	bl	80055b0 <sumNewestN>
 8005288:	ee60 7a29 	vmul.f32	s15, s0, s19
    enqueue(omni.local_speed_log[i], omni.local_odom_speed[i]);
 800528c:	f8da 0044 	ldr.w	r0, [sl, #68]	; 0x44
 8005290:	ed9a 0a0f 	vldr	s0, [sl, #60]	; 0x3c
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 8005294:	edca 7a12 	vstr	s15, [sl, #72]	; 0x48
    enqueue(omni.local_speed_log[i], omni.local_odom_speed[i]);
 8005298:	f000 f960 	bl	800555c <enqueue>
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 800529c:	f8da 0044 	ldr.w	r0, [sl, #68]	; 0x44
 80052a0:	210a      	movs	r1, #10
 80052a2:	f000 f985 	bl	80055b0 <sumNewestN>
  float latency_cycle = ai_cmd.latency_time_ms / (1000 / MAIN_LOOP_CYCLE);
 80052a6:	4b22      	ldr	r3, [pc, #136]	; (8005330 <omniOdometory+0x3c8>)
 80052a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052aa:	085b      	lsrs	r3, r3, #1
 80052ac:	ee07 3a90 	vmov	s15, r3
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 80052b0:	ee20 0a29 	vmul.f32	s0, s0, s19
  float latency_cycle = ai_cmd.latency_time_ms / (1000 / MAIN_LOOP_CYCLE);
 80052b4:	e9dd 5404 	ldrd	r5, r4, [sp, #16]
 80052b8:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 80052bc:	ed8a 0a13 	vstr	s0, [sl, #76]	; 0x4c
    enqueue(integ.odom_log[i], omni.odom_speed[i]);
 80052c0:	ecb5 0a01 	vldmia	r5!, {s0}
 80052c4:	f8db 0000 	ldr.w	r0, [fp]
 80052c8:	f000 f948 	bl	800555c <enqueue>
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 80052cc:	4b1c      	ldr	r3, [pc, #112]	; (8005340 <omniOdometory+0x3d8>)
 80052ce:	f85b 0b04 	ldr.w	r0, [fp], #4
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	9300      	str	r3, [sp, #0]
 80052d6:	ee07 3a90 	vmov	s15, r3
 80052da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052de:	ee77 7a88 	vadd.f32	s15, s15, s16
 80052e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052e6:	ee17 1a90 	vmov	r1, s15
 80052ea:	f000 f961 	bl	80055b0 <sumNewestN>
    integ.vision_based_position[i] = ai_cmd.global_robot_position[i] + integ.global_odom_vision_diff[i];
 80052ee:	ecf4 7a01 	vldmia	r4!, {s15}
  for (int i = 0; i < 2; i++) {
 80052f2:	4b14      	ldr	r3, [pc, #80]	; (8005344 <omniOdometory+0x3dc>)
    integ.position_diff[i] = ai_cmd.global_target_position[i] - integ.vision_based_position[i];
 80052f4:	ed94 7a01 	vldr	s14, [r4, #4]
 80052f8:	e02a      	b.n	8005350 <omniOdometory+0x3e8>
 80052fa:	bf00      	nop
 80052fc:	f3af 8000 	nop.w
 8005300:	3126e979 	.word	0x3126e979
 8005304:	3facac08 	.word	0x3facac08
 8005308:	667f3bcc 	.word	0x667f3bcc
 800530c:	bfe6a09e 	.word	0xbfe6a09e
 8005310:	667f3bcd 	.word	0x667f3bcd
 8005314:	3fe6a09e 	.word	0x3fe6a09e
 8005318:	1cac0831 	.word	0x1cac0831
 800531c:	3fbb645a 	.word	0x3fbb645a
 8005320:	20000828 	.word	0x20000828
 8005324:	3dcccccd 	.word	0x3dcccccd
 8005328:	3b03126f 	.word	0x3b03126f
 800532c:	200007d0 	.word	0x200007d0
 8005330:	2000065c 	.word	0x2000065c
 8005334:	3fe00000 	.word	0x3fe00000
 8005338:	3ff00000 	.word	0x3ff00000
 800533c:	43fa0000 	.word	0x43fa0000
 8005340:	2000073c 	.word	0x2000073c
 8005344:	200007ec 	.word	0x200007ec
 8005348:	200008a0 	.word	0x200008a0
 800534c:	200007e4 	.word	0x200007e4
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 8005350:	ee20 0a09 	vmul.f32	s0, s0, s18
  for (int i = 0; i < 2; i++) {
 8005354:	459b      	cmp	fp, r3
    integ.vision_based_position[i] = ai_cmd.global_robot_position[i] + integ.global_odom_vision_diff[i];
 8005356:	ee70 7a27 	vadd.f32	s15, s0, s15
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 800535a:	ed8b 0a01 	vstr	s0, [fp, #4]
    integ.position_diff[i] = ai_cmd.global_target_position[i] - integ.vision_based_position[i];
 800535e:	ee37 7a67 	vsub.f32	s14, s14, s15
    integ.vision_based_position[i] = ai_cmd.global_robot_position[i] + integ.global_odom_vision_diff[i];
 8005362:	edcb 7a03 	vstr	s15, [fp, #12]
    integ.position_diff[i] = ai_cmd.global_target_position[i] - integ.vision_based_position[i];
 8005366:	ed8b 7a05 	vstr	s14, [fp, #20]
  for (int i = 0; i < 2; i++) {
 800536a:	d1a9      	bne.n	80052c0 <omniOdometory+0x358>
  }

  float target_diff[2], move_diff[2];
  for (int i = 0; i < 2; i++) {
    target_diff[i] = ai_cmd.global_robot_position[i] - ai_cmd.global_target_position[i];  // Visionが更新された時点での現在地とtargetの距離
 800536c:	4c31      	ldr	r4, [pc, #196]	; (8005434 <omniOdometory+0x4cc>)
 800536e:	ed94 7a07 	vldr	s14, [r4, #28]
 8005372:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
    move_diff[i] = ai_cmd.global_robot_position[i] - integ.vision_based_position[i];      // Visionとtargetが更新されてからの移動量
  }

  integ.targed_dist_diff = sqrt(pow(target_diff[0], 2) + pow(target_diff[1], 2));
 8005376:	ee77 7a67 	vsub.f32	s15, s14, s15
 800537a:	ee17 0a90 	vmov	r0, s15
 800537e:	f7fb f90b 	bl	8000598 <__aeabi_f2d>
    target_diff[i] = ai_cmd.global_robot_position[i] - ai_cmd.global_target_position[i];  // Visionが更新された時点での現在地とtargetの距離
 8005382:	ed94 7a08 	vldr	s14, [r4, #32]
 8005386:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
  integ.targed_dist_diff = sqrt(pow(target_diff[0], 2) + pow(target_diff[1], 2));
 800538a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800538e:	4602      	mov	r2, r0
 8005390:	460b      	mov	r3, r1
 8005392:	ee17 0a90 	vmov	r0, s15
 8005396:	e9cd 2300 	strd	r2, r3, [sp]
 800539a:	f7fb f8fd 	bl	8000598 <__aeabi_f2d>
 800539e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80053a2:	4606      	mov	r6, r0
 80053a4:	460f      	mov	r7, r1
 80053a6:	4610      	mov	r0, r2
 80053a8:	4619      	mov	r1, r3
 80053aa:	f7fb f94d 	bl	8000648 <__aeabi_dmul>
 80053ae:	4632      	mov	r2, r6
 80053b0:	4604      	mov	r4, r0
 80053b2:	460d      	mov	r5, r1
 80053b4:	463b      	mov	r3, r7
 80053b6:	4630      	mov	r0, r6
 80053b8:	4639      	mov	r1, r7
 80053ba:	f7fb f945 	bl	8000648 <__aeabi_dmul>
 80053be:	4602      	mov	r2, r0
 80053c0:	460b      	mov	r3, r1
 80053c2:	4620      	mov	r0, r4
 80053c4:	4629      	mov	r1, r5
 80053c6:	f7fa ff89 	bl	80002dc <__adddf3>
 80053ca:	ec41 0b10 	vmov	d0, r0, r1
 80053ce:	f008 fd3f 	bl	800de50 <sqrt>
 80053d2:	ec51 0b10 	vmov	r0, r1, d0
 80053d6:	f7fb fc2f 	bl	8000c38 <__aeabi_d2f>
  integ.move_dist = sqrt(pow(integ.position_diff[0], 2) + pow(integ.position_diff[1], 2));
 80053da:	4c17      	ldr	r4, [pc, #92]	; (8005438 <omniOdometory+0x4d0>)
  integ.targed_dist_diff = sqrt(pow(target_diff[0], 2) + pow(target_diff[1], 2));
 80053dc:	4603      	mov	r3, r0
 80053de:	6363      	str	r3, [r4, #52]	; 0x34
  integ.move_dist = sqrt(pow(integ.position_diff[0], 2) + pow(integ.position_diff[1], 2));
 80053e0:	69a0      	ldr	r0, [r4, #24]
 80053e2:	f7fb f8d9 	bl	8000598 <__aeabi_f2d>
 80053e6:	4606      	mov	r6, r0
 80053e8:	69e0      	ldr	r0, [r4, #28]
 80053ea:	460f      	mov	r7, r1
 80053ec:	f7fb f8d4 	bl	8000598 <__aeabi_f2d>
 80053f0:	4602      	mov	r2, r0
 80053f2:	460b      	mov	r3, r1
 80053f4:	f7fb f928 	bl	8000648 <__aeabi_dmul>
 80053f8:	4632      	mov	r2, r6
 80053fa:	4604      	mov	r4, r0
 80053fc:	460d      	mov	r5, r1
 80053fe:	463b      	mov	r3, r7
 8005400:	4630      	mov	r0, r6
 8005402:	4639      	mov	r1, r7
 8005404:	f7fb f920 	bl	8000648 <__aeabi_dmul>
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	4620      	mov	r0, r4
 800540e:	4629      	mov	r1, r5
 8005410:	f7fa ff64 	bl	80002dc <__adddf3>
 8005414:	ec41 0b10 	vmov	d0, r0, r1
 8005418:	f008 fd1a 	bl	800de50 <sqrt>
 800541c:	ec51 0b10 	vmov	r0, r1, d0
 8005420:	f7fb fc0a 	bl	8000c38 <__aeabi_d2f>
 8005424:	4c04      	ldr	r4, [pc, #16]	; (8005438 <omniOdometory+0x4d0>)
 8005426:	6320      	str	r0, [r4, #48]	; 0x30
 8005428:	b007      	add	sp, #28
 800542a:	ecbd 8b0a 	vpop	{d8-d12}
 800542e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005432:	bf00      	nop
 8005434:	2000065c 	.word	0x2000065c
 8005438:	200007e4 	.word	0x200007e4
 800543c:	00000000 	.word	0x00000000

08005440 <omni_move>:

const float sinM4 = sin(150 * M_PI / 180);
const float cosM4 = cos(150 * M_PI / 180);

void omni_move(float vel_y_robot, float vel_x_robot, float omega_roboot, float duty_limit)
{
 8005440:	b510      	push	{r4, lr}
 8005442:	ee11 0a10 	vmov	r0, s2
 8005446:	ed2d 8b04 	vpush	{d8-d9}
 800544a:	eef0 8a61 	vmov.f32	s17, s3
 800544e:	eeb0 8a60 	vmov.f32	s16, s1
 8005452:	eeb0 9a40 	vmov.f32	s18, s0
  float rotation_omega_motor;

  rotation_omega_motor = ROBOT_RADIUS * omega_roboot;
 8005456:	f7fb f89f 	bl	8000598 <__aeabi_f2d>
 800545a:	a334      	add	r3, pc, #208	; (adr r3, 800552c <omni_move+0xec>)
 800545c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005460:	f7fb f8f2 	bl	8000648 <__aeabi_dmul>
 8005464:	f7fb fbe8 	bl	8000c38 <__aeabi_d2f>

  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 8005468:	4b2b      	ldr	r3, [pc, #172]	; (8005518 <omni_move+0xd8>)
 800546a:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800551c <omni_move+0xdc>
 800546e:	ed93 7a00 	vldr	s14, [r3]
 8005472:	eddf 4a2b 	vldr	s9, [pc, #172]	; 8005520 <omni_move+0xe0>
 8005476:	4c2b      	ldr	r4, [pc, #172]	; (8005524 <omni_move+0xe4>)
 8005478:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800547c:	eec6 5a87 	vdiv.f32	s11, s13, s14
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 8005480:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8005528 <omni_move+0xe8>
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 8005484:	ee69 7a27 	vmul.f32	s15, s18, s15
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 8005488:	ee29 7a07 	vmul.f32	s14, s18, s14
 800548c:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 8005490:	eeb0 6a67 	vmov.f32	s12, s15
 8005494:	eea8 7a24 	vfma.f32	s14, s16, s9
 8005498:	eea8 6a05 	vfma.f32	s12, s16, s10
 800549c:	eed8 7a05 	vfnms.f32	s15, s16, s10
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 80054a0:	ee38 0a09 	vadd.f32	s0, s16, s18
 80054a4:	ee05 0a10 	vmov	s10, r0
  rotation_omega_motor = ROBOT_RADIUS * omega_roboot;
 80054a8:	ee06 0a90 	vmov	s13, r0
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 80054ac:	eea0 5a24 	vfma.f32	s10, s0, s9
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 80054b0:	ee36 6a86 	vadd.f32	s12, s13, s12
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80054b4:	ee36 7a87 	vadd.f32	s14, s13, s14
  output.motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 80054b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80054bc:	ee27 7a25 	vmul.f32	s14, s14, s11
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 80054c0:	ee66 6a25 	vmul.f32	s13, s12, s11
  output.motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 80054c4:	ee67 7aa5 	vmul.f32	s15, s15, s11
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 80054c8:	ee25 6a25 	vmul.f32	s12, s10, s11
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 80054cc:	edc4 6a09 	vstr	s13, [r4, #36]	; 0x24
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80054d0:	ed84 7a0a 	vstr	s14, [r4, #40]	; 0x28
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 80054d4:	ed84 6a0b 	vstr	s12, [r4, #44]	; 0x2c
  output.motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 80054d8:	edc4 7a0c 	vstr	s15, [r4, #48]	; 0x30

  actuator_motor1(output.motor_voltage[0], duty_limit);
 80054dc:	ed94 0a09 	vldr	s0, [r4, #36]	; 0x24
 80054e0:	eef0 0a68 	vmov.f32	s1, s17
 80054e4:	f7fb fd76 	bl	8000fd4 <actuator_motor1>
  actuator_motor2(output.motor_voltage[1], duty_limit);
 80054e8:	ed94 0a0a 	vldr	s0, [r4, #40]	; 0x28
 80054ec:	eef0 0a68 	vmov.f32	s1, s17
 80054f0:	f7fb fd90 	bl	8001014 <actuator_motor2>
  actuator_motor3(output.motor_voltage[2], duty_limit);
 80054f4:	ed94 0a0b 	vldr	s0, [r4, #44]	; 0x2c
 80054f8:	eef0 0a68 	vmov.f32	s1, s17
 80054fc:	f7fb fdaa 	bl	8001054 <actuator_motor3>
  actuator_motor4(output.motor_voltage[3], duty_limit);
 8005500:	eef0 0a68 	vmov.f32	s1, s17
}
 8005504:	ecbd 8b04 	vpop	{d8-d9}
  actuator_motor4(output.motor_voltage[3], duty_limit);
 8005508:	ed94 0a0c 	vldr	s0, [r4, #48]	; 0x30
}
 800550c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  actuator_motor4(output.motor_voltage[3], duty_limit);
 8005510:	f7fb bdc0 	b.w	8001094 <actuator_motor4>
 8005514:	f3af 8000 	nop.w
 8005518:	20000004 	.word	0x20000004
 800551c:	3f5db3d7 	.word	0x3f5db3d7
 8005520:	bf3504f3 	.word	0xbf3504f3
 8005524:	200008f0 	.word	0x200008f0
 8005528:	3f3504f3 	.word	0x3f3504f3
 800552c:	47ae147b 	.word	0x47ae147b
 8005530:	3fb47ae1 	.word	0x3fb47ae1

08005534 <initRingBuffer>:



// リングバッファの初期化
RingBuffer * initRingBuffer(int size)
{
 8005534:	b538      	push	{r3, r4, r5, lr}
 8005536:	4605      	mov	r5, r0
  RingBuffer * rb = (RingBuffer *)malloc(sizeof(RingBuffer));
 8005538:	2014      	movs	r0, #20
 800553a:	f005 fcf1 	bl	800af20 <malloc>
 800553e:	4604      	mov	r4, r0
  rb->buffer = (float *)malloc(size * sizeof(float));
 8005540:	00a8      	lsls	r0, r5, #2
 8005542:	f005 fced 	bl	800af20 <malloc>
  rb->size = size;
  rb->front = 0;
 8005546:	2300      	movs	r3, #0
  rb->rear = -1;
 8005548:	f04f 32ff 	mov.w	r2, #4294967295
  rb->size = size;
 800554c:	e9c4 0500 	strd	r0, r5, [r4]
  rb->rear = -1;
 8005550:	e9c4 3202 	strd	r3, r2, [r4, #8]
  rb->count = 0;
 8005554:	6123      	str	r3, [r4, #16]
  return rb;
}
 8005556:	4620      	mov	r0, r4
 8005558:	bd38      	pop	{r3, r4, r5, pc}
 800555a:	bf00      	nop

0800555c <enqueue>:

// リングバッファに要素を追加
void enqueue(RingBuffer * rb, float data)
{
  if (rb->count < rb->size) {
 800555c:	6901      	ldr	r1, [r0, #16]
 800555e:	6843      	ldr	r3, [r0, #4]
 8005560:	4299      	cmp	r1, r3
 8005562:	da0e      	bge.n	8005582 <enqueue+0x26>
    rb->rear = (rb->rear + 1) % rb->size;
 8005564:	68c2      	ldr	r2, [r0, #12]
 8005566:	3201      	adds	r2, #1
 8005568:	fb92 fcf3 	sdiv	ip, r2, r3
 800556c:	fb03 231c 	mls	r3, r3, ip, r2
    rb->buffer[rb->rear] = data;
 8005570:	6802      	ldr	r2, [r0, #0]
    rb->rear = (rb->rear + 1) % rb->size;
 8005572:	60c3      	str	r3, [r0, #12]
    rb->count++;
 8005574:	3101      	adds	r1, #1
    rb->buffer[rb->rear] = data;
 8005576:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800557a:	ed82 0a00 	vstr	s0, [r2]
    rb->count++;
 800557e:	6101      	str	r1, [r0, #16]
 8005580:	4770      	bx	lr
  } else {
    // バッファがいっぱいの場合は古いデータを上書き
    rb->rear = (rb->rear + 1) % rb->size;
    rb->front = (rb->front + 1) % rb->size;
 8005582:	e9d0 1202 	ldrd	r1, r2, [r0, #8]
{
 8005586:	b410      	push	{r4}
    rb->rear = (rb->rear + 1) % rb->size;
 8005588:	3201      	adds	r2, #1
    rb->buffer[rb->rear] = data;
 800558a:	6804      	ldr	r4, [r0, #0]
    rb->rear = (rb->rear + 1) % rb->size;
 800558c:	fb92 fcf3 	sdiv	ip, r2, r3
    rb->front = (rb->front + 1) % rb->size;
 8005590:	3101      	adds	r1, #1
    rb->rear = (rb->rear + 1) % rb->size;
 8005592:	fb03 221c 	mls	r2, r3, ip, r2
 8005596:	60c2      	str	r2, [r0, #12]
    rb->front = (rb->front + 1) % rb->size;
 8005598:	fb91 fcf3 	sdiv	ip, r1, r3
    rb->buffer[rb->rear] = data;
 800559c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    rb->front = (rb->front + 1) % rb->size;
 80055a0:	fb03 111c 	mls	r1, r3, ip, r1
 80055a4:	6081      	str	r1, [r0, #8]
  }
}
 80055a6:	f85d 4b04 	ldr.w	r4, [sp], #4
    rb->buffer[rb->rear] = data;
 80055aa:	ed82 0a00 	vstr	s0, [r2]
}
 80055ae:	4770      	bx	lr

080055b0 <sumNewestN>:
}

// リングバッファ上のデータを新しい順にn個加算した結果を取得
float sumNewestN(RingBuffer * rb, int n)
{
  if (n <= 0 || n > rb->count) {
 80055b0:	2900      	cmp	r1, #0
 80055b2:	dd1b      	ble.n	80055ec <sumNewestN+0x3c>
 80055b4:	6903      	ldr	r3, [r0, #16]
 80055b6:	428b      	cmp	r3, r1
 80055b8:	db18      	blt.n	80055ec <sumNewestN+0x3c>
{
 80055ba:	b410      	push	{r4}
    // 無効なnの値の場合はエラーとして0.0を返す
    return 0.0;
  }

  int index = rb->rear;
 80055bc:	68c3      	ldr	r3, [r0, #12]
  float sum = 0.0;
 80055be:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80055f4 <sumNewestN+0x44>
  for (int i = 0; i < n; i++) {
    sum += rb->buffer[index];
    index = (index - 1 + rb->size) % rb->size;
 80055c2:	e9d0 4000 	ldrd	r4, r0, [r0]
  for (int i = 0; i < n; i++) {
 80055c6:	2200      	movs	r2, #0
    sum += rb->buffer[index];
 80055c8:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
 80055cc:	eddc 7a00 	vldr	s15, [ip]
    index = (index - 1 + rb->size) % rb->size;
 80055d0:	3b01      	subs	r3, #1
  for (int i = 0; i < n; i++) {
 80055d2:	3201      	adds	r2, #1
    index = (index - 1 + rb->size) % rb->size;
 80055d4:	4403      	add	r3, r0
  for (int i = 0; i < n; i++) {
 80055d6:	4291      	cmp	r1, r2
    index = (index - 1 + rb->size) % rb->size;
 80055d8:	fb93 fcf0 	sdiv	ip, r3, r0
    sum += rb->buffer[index];
 80055dc:	ee30 0a27 	vadd.f32	s0, s0, s15
    index = (index - 1 + rb->size) % rb->size;
 80055e0:	fb00 331c 	mls	r3, r0, ip, r3
  for (int i = 0; i < n; i++) {
 80055e4:	d1f0      	bne.n	80055c8 <sumNewestN+0x18>
  }
  return sum;
}
 80055e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055ea:	4770      	bx	lr
    return 0.0;
 80055ec:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80055f4 <sumNewestN+0x44>
}
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	00000000 	.word	0x00000000

080055f8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80055f8:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80055fa:	4811      	ldr	r0, [pc, #68]	; (8005640 <MX_SPI1_Init+0x48>)
 80055fc:	4c11      	ldr	r4, [pc, #68]	; (8005644 <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80055fe:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005602:	2300      	movs	r3, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005604:	e9c0 4200 	strd	r4, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005608:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800560c:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005610:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005614:	2420      	movs	r4, #32
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005616:	6182      	str	r2, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8005618:	2107      	movs	r1, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800561a:	2208      	movs	r2, #8
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800561c:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005620:	e9c0 4307 	strd	r4, r3, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005624:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005628:	e9c0 130b 	strd	r1, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800562c:	6342      	str	r2, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800562e:	f003 fac5 	bl	8008bbc <HAL_SPI_Init>
 8005632:	b900      	cbnz	r0, 8005636 <MX_SPI1_Init+0x3e>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005634:	bd10      	pop	{r4, pc}
 8005636:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800563a:	f7fe bc4d 	b.w	8003ed8 <Error_Handler>
 800563e:	bf00      	nop
 8005640:	20000b78 	.word	0x20000b78
 8005644:	40013000 	.word	0x40013000

08005648 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005648:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 800564a:	4a1b      	ldr	r2, [pc, #108]	; (80056b8 <HAL_SPI_MspInit+0x70>)
 800564c:	6801      	ldr	r1, [r0, #0]
{
 800564e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005650:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 8005652:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005654:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005658:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800565c:	9306      	str	r3, [sp, #24]
  if(spiHandle->Instance==SPI1)
 800565e:	d002      	beq.n	8005666 <HAL_SPI_MspInit+0x1e>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005660:	b009      	add	sp, #36	; 0x24
 8005662:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005666:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800566a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800566e:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80056b0 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005672:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005674:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005678:	661a      	str	r2, [r3, #96]	; 0x60
 800567a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800567c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005680:	9200      	str	r2, [sp, #0]
 8005682:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005684:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005686:	f042 0201 	orr.w	r2, r2, #1
 800568a:	64da      	str	r2, [r3, #76]	; 0x4c
 800568c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800568e:	f003 0301 	and.w	r3, r3, #1
 8005692:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005694:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005696:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005698:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800569c:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056a0:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80056a2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056a4:	f002 fab4 	bl	8007c10 <HAL_GPIO_Init>
}
 80056a8:	b009      	add	sp, #36	; 0x24
 80056aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80056ae:	bf00      	nop
 80056b0:	000000e0 	.word	0x000000e0
 80056b4:	00000002 	.word	0x00000002
 80056b8:	40013000 	.word	0x40013000

080056bc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056bc:	4b0b      	ldr	r3, [pc, #44]	; (80056ec <HAL_MspInit+0x30>)
 80056be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056c0:	f042 0201 	orr.w	r2, r2, #1
 80056c4:	661a      	str	r2, [r3, #96]	; 0x60
 80056c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 80056c8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056ca:	f002 0201 	and.w	r2, r2, #1
 80056ce:	9200      	str	r2, [sp, #0]
 80056d0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80056d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80056d4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80056d8:	659a      	str	r2, [r3, #88]	; 0x58
 80056da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056e0:	9301      	str	r3, [sp, #4]
 80056e2:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80056e4:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 80056e6:	f002 bc19 	b.w	8007f1c <HAL_PWREx_DisableUCPDDeadBattery>
 80056ea:	bf00      	nop
 80056ec:	40021000 	.word	0x40021000

080056f0 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop

080056f4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80056f4:	e7fe      	b.n	80056f4 <HardFault_Handler>
 80056f6:	bf00      	nop

080056f8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80056f8:	e7fe      	b.n	80056f8 <MemManage_Handler>
 80056fa:	bf00      	nop

080056fc <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80056fc:	e7fe      	b.n	80056fc <BusFault_Handler>
 80056fe:	bf00      	nop

08005700 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005700:	e7fe      	b.n	8005700 <UsageFault_Handler>
 8005702:	bf00      	nop

08005704 <SVC_Handler>:
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop

08005708 <DebugMon_Handler>:
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop

0800570c <PendSV_Handler>:
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop

08005710 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005710:	f000 beb6 	b.w	8006480 <HAL_IncTick>

08005714 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8005714:	4801      	ldr	r0, [pc, #4]	; (800571c <DMA1_Channel2_IRQHandler+0x8>)
 8005716:	f001 be29 	b.w	800736c <HAL_DMA_IRQHandler>
 800571a:	bf00      	nop
 800571c:	20000d9c 	.word	0x20000d9c

08005720 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8005720:	4801      	ldr	r0, [pc, #4]	; (8005728 <DMA1_Channel3_IRQHandler+0x8>)
 8005722:	f001 be23 	b.w	800736c <HAL_DMA_IRQHandler>
 8005726:	bf00      	nop
 8005728:	200003b4 	.word	0x200003b4

0800572c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 800572c:	4801      	ldr	r0, [pc, #4]	; (8005734 <DMA1_Channel4_IRQHandler+0x8>)
 800572e:	f001 be1d 	b.w	800736c <HAL_DMA_IRQHandler>
 8005732:	bf00      	nop
 8005734:	20000414 	.word	0x20000414

08005738 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005738:	4801      	ldr	r0, [pc, #4]	; (8005740 <DMA1_Channel5_IRQHandler+0x8>)
 800573a:	f001 be17 	b.w	800736c <HAL_DMA_IRQHandler>
 800573e:	bf00      	nop
 8005740:	20000354 	.word	0x20000354

08005744 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8005744:	4801      	ldr	r0, [pc, #4]	; (800574c <DMA1_Channel6_IRQHandler+0x8>)
 8005746:	f001 be11 	b.w	800736c <HAL_DMA_IRQHandler>
 800574a:	bf00      	nop
 800574c:	20000c7c 	.word	0x20000c7c

08005750 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8005750:	4801      	ldr	r0, [pc, #4]	; (8005758 <DMA1_Channel7_IRQHandler+0x8>)
 8005752:	f001 be0b 	b.w	800736c <HAL_DMA_IRQHandler>
 8005756:	bf00      	nop
 8005758:	20000cdc 	.word	0x20000cdc

0800575c <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800575c:	4801      	ldr	r0, [pc, #4]	; (8005764 <FDCAN1_IT0_IRQHandler+0x8>)
 800575e:	f002 b993 	b.w	8007a88 <HAL_FDCAN_IRQHandler>
 8005762:	bf00      	nop
 8005764:	200004dc 	.word	0x200004dc

08005768 <FDCAN1_IT1_IRQHandler>:
 8005768:	4801      	ldr	r0, [pc, #4]	; (8005770 <FDCAN1_IT1_IRQHandler+0x8>)
 800576a:	f002 b98d 	b.w	8007a88 <HAL_FDCAN_IRQHandler>
 800576e:	bf00      	nop
 8005770:	200004dc 	.word	0x200004dc

08005774 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005774:	4801      	ldr	r0, [pc, #4]	; (800577c <USART2_IRQHandler+0x8>)
 8005776:	f004 bbbf 	b.w	8009ef8 <HAL_UART_IRQHandler>
 800577a:	bf00      	nop
 800577c:	20000e90 	.word	0x20000e90

08005780 <TIM7_DAC_IRQHandler>:
void TIM7_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005780:	4801      	ldr	r0, [pc, #4]	; (8005788 <TIM7_DAC_IRQHandler+0x8>)
 8005782:	f003 bf31 	b.w	80095e8 <HAL_TIM_IRQHandler>
 8005786:	bf00      	nop
 8005788:	20000c30 	.word	0x20000c30

0800578c <FDCAN2_IT0_IRQHandler>:
void FDCAN2_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800578c:	4801      	ldr	r0, [pc, #4]	; (8005794 <FDCAN2_IT0_IRQHandler+0x8>)
 800578e:	f002 b97b 	b.w	8007a88 <HAL_FDCAN_IRQHandler>
 8005792:	bf00      	nop
 8005794:	20000540 	.word	0x20000540

08005798 <FDCAN2_IT1_IRQHandler>:
 8005798:	4801      	ldr	r0, [pc, #4]	; (80057a0 <FDCAN2_IT1_IRQHandler+0x8>)
 800579a:	f002 b975 	b.w	8007a88 <HAL_FDCAN_IRQHandler>
 800579e:	bf00      	nop
 80057a0:	20000540 	.word	0x20000540

080057a4 <LPUART1_IRQHandler>:
void LPUART1_IRQHandler(void)
{
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80057a4:	4801      	ldr	r0, [pc, #4]	; (80057ac <LPUART1_IRQHandler+0x8>)
 80057a6:	f004 bba7 	b.w	8009ef8 <HAL_UART_IRQHandler>
 80057aa:	bf00      	nop
 80057ac:	20000e00 	.word	0x20000e00

080057b0 <DMA1_Channel8_IRQHandler>:
void DMA1_Channel8_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel8_IRQn 0 */

  /* USER CODE END DMA1_Channel8_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80057b0:	4801      	ldr	r0, [pc, #4]	; (80057b8 <DMA1_Channel8_IRQHandler+0x8>)
 80057b2:	f001 bddb 	b.w	800736c <HAL_DMA_IRQHandler>
 80057b6:	bf00      	nop
 80057b8:	20000d3c 	.word	0x20000d3c

080057bc <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80057bc:	2001      	movs	r0, #1
 80057be:	4770      	bx	lr

080057c0 <_kill>:

int _kill(int pid, int sig)
{
 80057c0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80057c2:	f006 fbf7 	bl	800bfb4 <__errno>
 80057c6:	2316      	movs	r3, #22
 80057c8:	6003      	str	r3, [r0, #0]
	return -1;
}
 80057ca:	f04f 30ff 	mov.w	r0, #4294967295
 80057ce:	bd08      	pop	{r3, pc}

080057d0 <_exit>:

void _exit (int status)
{
 80057d0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80057d2:	f006 fbef 	bl	800bfb4 <__errno>
 80057d6:	2316      	movs	r3, #22
 80057d8:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80057da:	e7fe      	b.n	80057da <_exit+0xa>

080057dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80057dc:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80057de:	1e16      	subs	r6, r2, #0
 80057e0:	dd07      	ble.n	80057f2 <_read+0x16>
 80057e2:	460c      	mov	r4, r1
 80057e4:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80057e6:	f3af 8000 	nop.w
 80057ea:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80057ee:	42a5      	cmp	r5, r4
 80057f0:	d1f9      	bne.n	80057e6 <_read+0xa>
	}

return len;
}
 80057f2:	4630      	mov	r0, r6
 80057f4:	bd70      	pop	{r4, r5, r6, pc}
 80057f6:	bf00      	nop

080057f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80057f8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80057fa:	1e16      	subs	r6, r2, #0
 80057fc:	dd07      	ble.n	800580e <_write+0x16>
 80057fe:	460c      	mov	r4, r1
 8005800:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8005802:	f814 0b01 	ldrb.w	r0, [r4], #1
 8005806:	f7fd f9e5 	bl	8002bd4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800580a:	42ac      	cmp	r4, r5
 800580c:	d1f9      	bne.n	8005802 <_write+0xa>
	}
	return len;
}
 800580e:	4630      	mov	r0, r6
 8005810:	bd70      	pop	{r4, r5, r6, pc}
 8005812:	bf00      	nop

08005814 <_close>:

int _close(int file)
{
	return -1;
}
 8005814:	f04f 30ff 	mov.w	r0, #4294967295
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop

0800581c <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800581c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005820:	604b      	str	r3, [r1, #4]
	return 0;
}
 8005822:	2000      	movs	r0, #0
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop

08005828 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005828:	2001      	movs	r0, #1
 800582a:	4770      	bx	lr

0800582c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800582c:	2000      	movs	r0, #0
 800582e:	4770      	bx	lr

08005830 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005830:	4b05      	ldr	r3, [pc, #20]	; (8005848 <SystemInit+0x18>)
 8005832:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005836:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800583a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800583e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005842:	6099      	str	r1, [r3, #8]
#endif
}
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop
 8005848:	e000ed00 	.word	0xe000ed00

0800584c <motor_test>:
#include "test_func.h"

void motor_test(system_t * sys)
{
 800584c:	b510      	push	{r4, lr}
 800584e:	4604      	mov	r4, r0
  if (decode_SW(sys->sw_data) & 0b00000001) {
 8005850:	8c00      	ldrh	r0, [r0, #32]
 8005852:	f000 fd55 	bl	8006300 <decode_SW>
 8005856:	07c0      	lsls	r0, r0, #31
 8005858:	d517      	bpl.n	800588a <motor_test+0x3e>
    omni_move(4.0, 0.0, 0.0, 4.0);  // fwd
 800585a:	ed9f 1a31 	vldr	s2, [pc, #196]	; 8005920 <motor_test+0xd4>
 800585e:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 8005862:	eef0 0a41 	vmov.f32	s1, s2
 8005866:	eeb0 0a61 	vmov.f32	s0, s3
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
  } else if (decode_SW(sys->sw_data) & 0b00000010) {
    omni_move(-4.0, 0.0, 0.0, 4.0);  // back
 800586a:	f7ff fde9 	bl	8005440 <omni_move>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 800586e:	482d      	ldr	r0, [pc, #180]	; (8005924 <motor_test+0xd8>)
 8005870:	2201      	movs	r2, #1
 8005872:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005876:	f002 facb 	bl	8007e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
  } else {
    omni_move(0.0, 0.0, 0.0, 0.0);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
  }
  actuator_motor5(0.0, 0.0);
 800587a:	eddf 0a29 	vldr	s1, [pc, #164]	; 8005920 <motor_test+0xd4>
}
 800587e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  actuator_motor5(0.0, 0.0);
 8005882:	eeb0 0a60 	vmov.f32	s0, s1
 8005886:	f7fb bc25 	b.w	80010d4 <actuator_motor5>
  } else if (decode_SW(sys->sw_data) & 0b00000010) {
 800588a:	8c20      	ldrh	r0, [r4, #32]
 800588c:	f000 fd38 	bl	8006300 <decode_SW>
 8005890:	0781      	lsls	r1, r0, #30
 8005892:	d508      	bpl.n	80058a6 <motor_test+0x5a>
    omni_move(-4.0, 0.0, 0.0, 4.0);  // back
 8005894:	ed9f 1a22 	vldr	s2, [pc, #136]	; 8005920 <motor_test+0xd4>
 8005898:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 800589c:	eef0 0a41 	vmov.f32	s1, s2
 80058a0:	eeb9 0a00 	vmov.f32	s0, #144	; 0xc0800000 -4.0
 80058a4:	e7e1      	b.n	800586a <motor_test+0x1e>
  } else if (decode_SW(sys->sw_data) & 0b00000100) {
 80058a6:	8c20      	ldrh	r0, [r4, #32]
 80058a8:	f000 fd2a 	bl	8006300 <decode_SW>
 80058ac:	0742      	lsls	r2, r0, #29
 80058ae:	d40d      	bmi.n	80058cc <motor_test+0x80>
  } else if (decode_SW(sys->sw_data) & 0b00001000) {
 80058b0:	8c20      	ldrh	r0, [r4, #32]
 80058b2:	f000 fd25 	bl	8006300 <decode_SW>
 80058b6:	0703      	lsls	r3, r0, #28
 80058b8:	d511      	bpl.n	80058de <motor_test+0x92>
    omni_move(0.0, 4.0, 0.0, 4.0);  // right
 80058ba:	ed9f 1a19 	vldr	s2, [pc, #100]	; 8005920 <motor_test+0xd4>
 80058be:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 80058c2:	eef0 0a61 	vmov.f32	s1, s3
 80058c6:	eeb0 0a41 	vmov.f32	s0, s2
 80058ca:	e7ce      	b.n	800586a <motor_test+0x1e>
    omni_move(0.0, -4.0, 0.0, 4.0);  // left
 80058cc:	ed9f 1a14 	vldr	s2, [pc, #80]	; 8005920 <motor_test+0xd4>
 80058d0:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 80058d4:	eef9 0a00 	vmov.f32	s1, #144	; 0xc0800000 -4.0
 80058d8:	eeb0 0a41 	vmov.f32	s0, s2
 80058dc:	e7c5      	b.n	800586a <motor_test+0x1e>
  } else if (decode_SW(sys->sw_data) & 0b00010000) {
 80058de:	8c20      	ldrh	r0, [r4, #32]
 80058e0:	f000 fd0e 	bl	8006300 <decode_SW>
 80058e4:	f010 0410 	ands.w	r4, r0, #16
 80058e8:	d008      	beq.n	80058fc <motor_test+0xb0>
    omni_move(0.0, 0.0, 20.0, 4.0);  // spin
 80058ea:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8005920 <motor_test+0xd4>
 80058ee:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 80058f2:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 80058f6:	eeb0 0a60 	vmov.f32	s0, s1
 80058fa:	e7b6      	b.n	800586a <motor_test+0x1e>
    omni_move(0.0, 0.0, 0.0, 0.0);
 80058fc:	eddf 1a08 	vldr	s3, [pc, #32]	; 8005920 <motor_test+0xd4>
 8005900:	eeb0 1a61 	vmov.f32	s2, s3
 8005904:	eef0 0a61 	vmov.f32	s1, s3
 8005908:	eeb0 0a61 	vmov.f32	s0, s3
 800590c:	f7ff fd98 	bl	8005440 <omni_move>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8005910:	4804      	ldr	r0, [pc, #16]	; (8005924 <motor_test+0xd8>)
 8005912:	4622      	mov	r2, r4
 8005914:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005918:	f002 fa7a 	bl	8007e10 <HAL_GPIO_WritePin>
 800591c:	e7ad      	b.n	800587a <motor_test+0x2e>
 800591e:	bf00      	nop
 8005920:	00000000 	.word	0x00000000
 8005924:	48000800 	.word	0x48000800

08005928 <dribbler_test>:

void dribbler_test(system_t * sys)
{
 8005928:	b510      	push	{r4, lr}
  if (decode_SW(sys->sw_data) & 0b00010000) {
 800592a:	8c00      	ldrh	r0, [r0, #32]
 800592c:	f000 fce8 	bl	8006300 <decode_SW>
 8005930:	f010 0410 	ands.w	r4, r0, #16
 8005934:	d017      	beq.n	8005966 <dribbler_test+0x3e>
    actuator_motor5(0.5, 1.0);
 8005936:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800593a:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800593e:	f7fb fbc9 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8005942:	480f      	ldr	r0, [pc, #60]	; (8005980 <dribbler_test+0x58>)
 8005944:	2201      	movs	r2, #1
 8005946:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800594a:	f002 fa61 	bl	8007e10 <HAL_GPIO_WritePin>
  } else {
    actuator_motor5(0.0, 0.0);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
  }
  omni_move(0.0, 0.0, 0.0, 0.0);
 800594e:	eddf 1a0d 	vldr	s3, [pc, #52]	; 8005984 <dribbler_test+0x5c>
}
 8005952:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  omni_move(0.0, 0.0, 0.0, 0.0);
 8005956:	eeb0 1a61 	vmov.f32	s2, s3
 800595a:	eef0 0a61 	vmov.f32	s1, s3
 800595e:	eeb0 0a61 	vmov.f32	s0, s3
 8005962:	f7ff bd6d 	b.w	8005440 <omni_move>
    actuator_motor5(0.0, 0.0);
 8005966:	eddf 0a07 	vldr	s1, [pc, #28]	; 8005984 <dribbler_test+0x5c>
 800596a:	eeb0 0a60 	vmov.f32	s0, s1
 800596e:	f7fb fbb1 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8005972:	4803      	ldr	r0, [pc, #12]	; (8005980 <dribbler_test+0x58>)
 8005974:	4622      	mov	r2, r4
 8005976:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800597a:	f002 fa49 	bl	8007e10 <HAL_GPIO_WritePin>
 800597e:	e7e6      	b.n	800594e <dribbler_test+0x26>
 8005980:	48000800 	.word	0x48000800
 8005984:	00000000 	.word	0x00000000

08005988 <kicker_test>:

void kicker_test(system_t * sys, can_raw_t * can_raw, bool manual_mode)
{
 8005988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  static bool dribbler_up = false;

  if (sys->kick_state != 0) {
 800598a:	8b83      	ldrh	r3, [r0, #28]
{
 800598c:	4604      	mov	r4, r0
 800598e:	460e      	mov	r6, r1
 8005990:	4617      	mov	r7, r2
  if (sys->kick_state != 0) {
 8005992:	b11b      	cbz	r3, 800599c <kicker_test+0x14>
    if (sys->kick_state > MAIN_LOOP_CYCLE / 2) {
 8005994:	2bfa      	cmp	r3, #250	; 0xfa
 8005996:	d825      	bhi.n	80059e4 <kicker_test+0x5c>
      if (can_raw->ball_detection[0] == 0) {
        sys->kick_state = 0;
      }
    } else {
      sys->kick_state++;
 8005998:	3301      	adds	r3, #1
 800599a:	83a3      	strh	r3, [r4, #28]
    }
  }

  if (dribbler_up == false && decode_SW(sys->sw_data) & 0b00000100) {
 800599c:	4d4f      	ldr	r5, [pc, #316]	; (8005adc <kicker_test+0x154>)
 800599e:	782b      	ldrb	r3, [r5, #0]
 80059a0:	b343      	cbz	r3, 80059f4 <kicker_test+0x6c>
    dribbler_up = true;
    actuator_dribbler_down();
  } else if (dribbler_up == true && decode_SW(sys->sw_data) & 0b00001000) {
 80059a2:	8c20      	ldrh	r0, [r4, #32]
 80059a4:	f000 fcac 	bl	8006300 <decode_SW>
 80059a8:	0701      	lsls	r1, r0, #28
 80059aa:	d45c      	bmi.n	8005a66 <kicker_test+0xde>
    dribbler_up = false;
    actuator_dribbler_up();
  }

  if (decode_SW(sys->sw_data) & 0b00010000) {
 80059ac:	8c20      	ldrh	r0, [r4, #32]
 80059ae:	f000 fca7 	bl	8006300 <decode_SW>
 80059b2:	06c3      	lsls	r3, r0, #27
 80059b4:	d52b      	bpl.n	8005a0e <kicker_test+0x86>
    if (!manual_mode) {
 80059b6:	2f00      	cmp	r7, #0
 80059b8:	d044      	beq.n	8005a44 <kicker_test+0xbc>
      actuator_motor5(0.5, 1.0);
    }
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80059ba:	4849      	ldr	r0, [pc, #292]	; (8005ae0 <kicker_test+0x158>)
 80059bc:	2201      	movs	r2, #1
 80059be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80059c2:	f002 fa25 	bl	8007e10 <HAL_GPIO_WritePin>
    if (can_raw->ball_detection[0] == 1 || manual_mode) {
      if (sys->kick_state == 0) {
 80059c6:	8ba1      	ldrh	r1, [r4, #28]
 80059c8:	2900      	cmp	r1, #0
 80059ca:	d062      	beq.n	8005a92 <kicker_test+0x10a>
    actuator_motor5(0.0, 0.0);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
    actuator_kicker(1, 1);  // charge enable
    actuator_kicker_voltage(300.0);
  }
  omni_move(0.0, 0.0, 0.0, 0.0);
 80059cc:	eddf 1a45 	vldr	s3, [pc, #276]	; 8005ae4 <kicker_test+0x15c>
}
 80059d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  omni_move(0.0, 0.0, 0.0, 0.0);
 80059d4:	eeb0 1a61 	vmov.f32	s2, s3
 80059d8:	eef0 0a61 	vmov.f32	s1, s3
 80059dc:	eeb0 0a61 	vmov.f32	s0, s3
 80059e0:	f7ff bd2e 	b.w	8005440 <omni_move>
      if (can_raw->ball_detection[0] == 0) {
 80059e4:	f891 307c 	ldrb.w	r3, [r1, #124]	; 0x7c
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d0d6      	beq.n	800599a <kicker_test+0x12>
  if (dribbler_up == false && decode_SW(sys->sw_data) & 0b00000100) {
 80059ec:	4d3b      	ldr	r5, [pc, #236]	; (8005adc <kicker_test+0x154>)
 80059ee:	782b      	ldrb	r3, [r5, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1d6      	bne.n	80059a2 <kicker_test+0x1a>
 80059f4:	8c20      	ldrh	r0, [r4, #32]
 80059f6:	f000 fc83 	bl	8006300 <decode_SW>
 80059fa:	0742      	lsls	r2, r0, #29
 80059fc:	d468      	bmi.n	8005ad0 <kicker_test+0x148>
  } else if (dribbler_up == true && decode_SW(sys->sw_data) & 0b00001000) {
 80059fe:	782b      	ldrb	r3, [r5, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1ce      	bne.n	80059a2 <kicker_test+0x1a>
  if (decode_SW(sys->sw_data) & 0b00010000) {
 8005a04:	8c20      	ldrh	r0, [r4, #32]
 8005a06:	f000 fc7b 	bl	8006300 <decode_SW>
 8005a0a:	06c3      	lsls	r3, r0, #27
 8005a0c:	d4d3      	bmi.n	80059b6 <kicker_test+0x2e>
  } else if (decode_SW(sys->sw_data) & 0b00000010) {
 8005a0e:	8c20      	ldrh	r0, [r4, #32]
 8005a10:	f000 fc76 	bl	8006300 <decode_SW>
 8005a14:	f010 0502 	ands.w	r5, r0, #2
 8005a18:	d045      	beq.n	8005aa6 <kicker_test+0x11e>
    if (!manual_mode) {
 8005a1a:	b34f      	cbz	r7, 8005a70 <kicker_test+0xe8>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8005a1c:	4830      	ldr	r0, [pc, #192]	; (8005ae0 <kicker_test+0x158>)
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005a24:	f002 f9f4 	bl	8007e10 <HAL_GPIO_WritePin>
      if (sys->kick_state == 0) {
 8005a28:	8ba3      	ldrh	r3, [r4, #28]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1ce      	bne.n	80059cc <kicker_test+0x44>
        actuator_kicker(2, 1);  // chip
 8005a2e:	2101      	movs	r1, #1
 8005a30:	2002      	movs	r0, #2
 8005a32:	f7fb fba3 	bl	800117c <actuator_kicker>
        actuator_kicker(3, 100);
 8005a36:	2164      	movs	r1, #100	; 0x64
 8005a38:	2003      	movs	r0, #3
 8005a3a:	f7fb fb9f 	bl	800117c <actuator_kicker>
        sys->kick_state = 1;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	83a3      	strh	r3, [r4, #28]
 8005a42:	e7c3      	b.n	80059cc <kicker_test+0x44>
      actuator_motor5(0.5, 1.0);
 8005a44:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8005a48:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8005a4c:	f7fb fb42 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8005a50:	4823      	ldr	r0, [pc, #140]	; (8005ae0 <kicker_test+0x158>)
 8005a52:	2201      	movs	r2, #1
 8005a54:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005a58:	f002 f9da 	bl	8007e10 <HAL_GPIO_WritePin>
    if (can_raw->ball_detection[0] == 1 || manual_mode) {
 8005a5c:	f896 307c 	ldrb.w	r3, [r6, #124]	; 0x7c
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d1b3      	bne.n	80059cc <kicker_test+0x44>
 8005a64:	e7af      	b.n	80059c6 <kicker_test+0x3e>
    dribbler_up = false;
 8005a66:	2300      	movs	r3, #0
 8005a68:	702b      	strb	r3, [r5, #0]
    actuator_dribbler_up();
 8005a6a:	f7fb fb53 	bl	8001114 <actuator_dribbler_up>
 8005a6e:	e79d      	b.n	80059ac <kicker_test+0x24>
      actuator_motor5(0.5, 1.0);
 8005a70:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8005a74:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8005a78:	f7fb fb2c 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8005a7c:	4818      	ldr	r0, [pc, #96]	; (8005ae0 <kicker_test+0x158>)
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005a84:	f002 f9c4 	bl	8007e10 <HAL_GPIO_WritePin>
    if (can_raw->ball_detection[0] == 1 || manual_mode) {
 8005a88:	f896 307c 	ldrb.w	r3, [r6, #124]	; 0x7c
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d19d      	bne.n	80059cc <kicker_test+0x44>
 8005a90:	e7ca      	b.n	8005a28 <kicker_test+0xa0>
        actuator_kicker(2, 0);  // straight
 8005a92:	2002      	movs	r0, #2
 8005a94:	f7fb fb72 	bl	800117c <actuator_kicker>
        actuator_kicker(3, 50);
 8005a98:	2132      	movs	r1, #50	; 0x32
 8005a9a:	2003      	movs	r0, #3
 8005a9c:	f7fb fb6e 	bl	800117c <actuator_kicker>
        sys->kick_state = 1;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	83a3      	strh	r3, [r4, #28]
 8005aa4:	e792      	b.n	80059cc <kicker_test+0x44>
    actuator_motor5(0.0, 0.0);
 8005aa6:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8005ae4 <kicker_test+0x15c>
 8005aaa:	eeb0 0a60 	vmov.f32	s0, s1
 8005aae:	f7fb fb11 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8005ab2:	462a      	mov	r2, r5
 8005ab4:	480a      	ldr	r0, [pc, #40]	; (8005ae0 <kicker_test+0x158>)
 8005ab6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005aba:	f002 f9a9 	bl	8007e10 <HAL_GPIO_WritePin>
    actuator_kicker(1, 1);  // charge enable
 8005abe:	2101      	movs	r1, #1
 8005ac0:	4608      	mov	r0, r1
 8005ac2:	f7fb fb5b 	bl	800117c <actuator_kicker>
    actuator_kicker_voltage(300.0);
 8005ac6:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8005ae8 <kicker_test+0x160>
 8005aca:	f7fb fb47 	bl	800115c <actuator_kicker_voltage>
 8005ace:	e77d      	b.n	80059cc <kicker_test+0x44>
    dribbler_up = true;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	702b      	strb	r3, [r5, #0]
    actuator_dribbler_down();
 8005ad4:	f7fb fb30 	bl	8001138 <actuator_dribbler_down>
 8005ad8:	e768      	b.n	80059ac <kicker_test+0x24>
 8005ada:	bf00      	nop
 8005adc:	20000be0 	.word	0x20000be0
 8005ae0:	48000800 	.word	0x48000800
 8005ae4:	00000000 	.word	0x00000000
 8005ae8:	43960000 	.word	0x43960000

08005aec <motor_calibration>:

void motor_calibration(system_t * sys)
{
 8005aec:	b510      	push	{r4, lr}
 8005aee:	4604      	mov	r4, r0
  static uint32_t calib_start_cnt = 0;
  if (decode_SW(sys->sw_data) & 0b00000100) {
 8005af0:	8c00      	ldrh	r0, [r0, #32]
 8005af2:	f000 fc05 	bl	8006300 <decode_SW>
 8005af6:	0743      	lsls	r3, r0, #29
 8005af8:	d50c      	bpl.n	8005b14 <motor_calibration+0x28>
    calib_start_cnt++;
 8005afa:	4a11      	ldr	r2, [pc, #68]	; (8005b40 <motor_calibration+0x54>)
 8005afc:	6813      	ldr	r3, [r2, #0]
 8005afe:	3301      	adds	r3, #1
    if (calib_start_cnt > 1000) {
 8005b00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    calib_start_cnt++;
 8005b04:	6013      	str	r3, [r2, #0]
    if (calib_start_cnt > 1000) {
 8005b06:	d800      	bhi.n	8005b0a <motor_calibration+0x1e>
      actuator_motor_calib(1);
    }
  } else {
    calib_start_cnt = 0;
  }
 8005b08:	bd10      	pop	{r4, pc}
 8005b0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      actuator_motor_calib(0);
 8005b0e:	2000      	movs	r0, #0
 8005b10:	f7fb bbaa 	b.w	8001268 <actuator_motor_calib>
  } else if (decode_SW(sys->sw_data) & 0b00001000) {
 8005b14:	8c20      	ldrh	r0, [r4, #32]
 8005b16:	f000 fbf3 	bl	8006300 <decode_SW>
 8005b1a:	f010 0008 	ands.w	r0, r0, #8
 8005b1e:	d00b      	beq.n	8005b38 <motor_calibration+0x4c>
    calib_start_cnt++;
 8005b20:	4a07      	ldr	r2, [pc, #28]	; (8005b40 <motor_calibration+0x54>)
 8005b22:	6813      	ldr	r3, [r2, #0]
 8005b24:	3301      	adds	r3, #1
    if (calib_start_cnt > 1000) {
 8005b26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    calib_start_cnt++;
 8005b2a:	6013      	str	r3, [r2, #0]
    if (calib_start_cnt > 1000) {
 8005b2c:	d9ec      	bls.n	8005b08 <motor_calibration+0x1c>
 8005b2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      actuator_motor_calib(1);
 8005b32:	2001      	movs	r0, #1
 8005b34:	f7fb bb98 	b.w	8001268 <actuator_motor_calib>
    calib_start_cnt = 0;
 8005b38:	4b01      	ldr	r3, [pc, #4]	; (8005b40 <motor_calibration+0x54>)
 8005b3a:	6018      	str	r0, [r3, #0]
 8005b3c:	bd10      	pop	{r4, pc}
 8005b3e:	bf00      	nop
 8005b40:	20000bdc 	.word	0x20000bdc
 8005b44:	00000000 	.word	0x00000000

08005b48 <MX_TIM5_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005b48:	b510      	push	{r4, lr}
  TIM_OC_InitTypeDef sConfigOC = {0};

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005b4a:	4c33      	ldr	r4, [pc, #204]	; (8005c18 <MX_TIM5_Init+0xd0>)
 8005b4c:	4a33      	ldr	r2, [pc, #204]	; (8005c1c <MX_TIM5_Init+0xd4>)
 8005b4e:	6022      	str	r2, [r4, #0]
{
 8005b50:	b092      	sub	sp, #72	; 0x48
  htim5.Init.Prescaler = 170;
 8005b52:	22aa      	movs	r2, #170	; 0xaa
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b54:	2300      	movs	r3, #0
  htim5.Init.Prescaler = 170;
 8005b56:	6062      	str	r2, [r4, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.Period = 500;
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005b58:	4620      	mov	r0, r4
  htim5.Init.Period = 500;
 8005b5a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b5e:	e9cd 3301 	strd	r3, r3, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005b62:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8005b66:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005b6a:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  htim5.Init.Period = 500;
 8005b6e:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b72:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005b74:	9310      	str	r3, [sp, #64]	; 0x40
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b76:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b78:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005b7a:	f003 fbe1 	bl	8009340 <HAL_TIM_PWM_Init>
 8005b7e:	bb00      	cbnz	r0, 8005bc2 <MX_TIM5_Init+0x7a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b80:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005b82:	4825      	ldr	r0, [pc, #148]	; (8005c18 <MX_TIM5_Init+0xd0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b84:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005b86:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b88:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005b8a:	f003 ff83 	bl	8009a94 <HAL_TIMEx_MasterConfigSynchronization>
 8005b8e:	b9f0      	cbnz	r0, 8005bce <MX_TIM5_Init+0x86>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005b90:	ed9f 7b1d 	vldr	d7, [pc, #116]	; 8005c08 <MX_TIM5_Init+0xc0>
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005b94:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005b96:	4820      	ldr	r0, [pc, #128]	; (8005c18 <MX_TIM5_Init+0xd0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005b98:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005b9a:	2204      	movs	r2, #4
 8005b9c:	a90a      	add	r1, sp, #40	; 0x28
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005b9e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ba2:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005ba4:	f003 fe6c 	bl	8009880 <HAL_TIM_PWM_ConfigChannel>
 8005ba8:	b970      	cbnz	r0, 8005bc8 <MX_TIM5_Init+0x80>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM5)
 8005baa:	4a1c      	ldr	r2, [pc, #112]	; (8005c1c <MX_TIM5_Init+0xd4>)
 8005bac:	6821      	ldr	r1, [r4, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bae:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM5)
 8005bb0:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bb2:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8005bb6:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8005bba:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM5)
 8005bbc:	d00a      	beq.n	8005bd4 <MX_TIM5_Init+0x8c>
}
 8005bbe:	b012      	add	sp, #72	; 0x48
 8005bc0:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005bc2:	f7fe f989 	bl	8003ed8 <Error_Handler>
 8005bc6:	e7db      	b.n	8005b80 <MX_TIM5_Init+0x38>
    Error_Handler();
 8005bc8:	f7fe f986 	bl	8003ed8 <Error_Handler>
 8005bcc:	e7ed      	b.n	8005baa <MX_TIM5_Init+0x62>
    Error_Handler();
 8005bce:	f7fe f983 	bl	8003ed8 <Error_Handler>
 8005bd2:	e7dd      	b.n	8005b90 <MX_TIM5_Init+0x48>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005bd4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005bd8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    /**TIM5 GPIO Configuration
    PC12     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = TIM5_CH2_Buzzer_Pin;
 8005bdc:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8005c10 <MX_TIM5_Init+0xc8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005be0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 8005be2:	480f      	ldr	r0, [pc, #60]	; (8005c20 <MX_TIM5_Init+0xd8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005be4:	f042 0204 	orr.w	r2, r2, #4
 8005be8:	64da      	str	r2, [r3, #76]	; 0x4c
 8005bea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bec:	f003 0304 	and.w	r3, r3, #4
 8005bf0:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 8005bf2:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8005bf4:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = TIM5_CH2_Buzzer_Pin;
 8005bf6:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005bfa:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8005bfc:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 8005bfe:	f002 f807 	bl	8007c10 <HAL_GPIO_Init>
}
 8005c02:	b012      	add	sp, #72	; 0x48
 8005c04:	bd10      	pop	{r4, pc}
 8005c06:	bf00      	nop
 8005c08:	00000060 	.word	0x00000060
 8005c0c:	00000000 	.word	0x00000000
 8005c10:	00001000 	.word	0x00001000
 8005c14:	00000002 	.word	0x00000002
 8005c18:	20000be4 	.word	0x20000be4
 8005c1c:	40000c00 	.word	0x40000c00
 8005c20:	48000800 	.word	0x48000800

08005c24 <MX_TIM7_Init>:
{
 8005c24:	b500      	push	{lr}
  htim7.Instance = TIM7;
 8005c26:	4812      	ldr	r0, [pc, #72]	; (8005c70 <MX_TIM7_Init+0x4c>)
 8005c28:	4912      	ldr	r1, [pc, #72]	; (8005c74 <MX_TIM7_Init+0x50>)
{
 8005c2a:	b085      	sub	sp, #20
  htim7.Init.Prescaler = 170;
 8005c2c:	22aa      	movs	r2, #170	; 0xaa
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c2e:	2300      	movs	r3, #0
  htim7.Init.Prescaler = 170;
 8005c30:	e9c0 1200 	strd	r1, r2, [r0]
  htim7.Init.Period = 2000;
 8005c34:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c38:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim7.Init.Period = 2000;
 8005c3c:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c40:	9303      	str	r3, [sp, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c42:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005c44:	f003 faa0 	bl	8009188 <HAL_TIM_Base_Init>
 8005c48:	b950      	cbnz	r0, 8005c60 <MX_TIM7_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c4a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005c4c:	4808      	ldr	r0, [pc, #32]	; (8005c70 <MX_TIM7_Init+0x4c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c4e:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005c50:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c52:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005c54:	f003 ff1e 	bl	8009a94 <HAL_TIMEx_MasterConfigSynchronization>
 8005c58:	b928      	cbnz	r0, 8005c66 <MX_TIM7_Init+0x42>
}
 8005c5a:	b005      	add	sp, #20
 8005c5c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005c60:	f7fe f93a 	bl	8003ed8 <Error_Handler>
 8005c64:	e7f1      	b.n	8005c4a <MX_TIM7_Init+0x26>
    Error_Handler();
 8005c66:	f7fe f937 	bl	8003ed8 <Error_Handler>
}
 8005c6a:	b005      	add	sp, #20
 8005c6c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c70:	20000c30 	.word	0x20000c30
 8005c74:	40001400 	.word	0x40001400

08005c78 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM5)
 8005c78:	4b09      	ldr	r3, [pc, #36]	; (8005ca0 <HAL_TIM_PWM_MspInit+0x28>)
 8005c7a:	6802      	ldr	r2, [r0, #0]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d000      	beq.n	8005c82 <HAL_TIM_PWM_MspInit+0xa>
 8005c80:	4770      	bx	lr
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005c82:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
{
 8005c86:	b082      	sub	sp, #8
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005c88:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c8a:	f042 0208 	orr.w	r2, r2, #8
 8005c8e:	659a      	str	r2, [r3, #88]	; 0x58
 8005c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c92:	f003 0308 	and.w	r3, r3, #8
 8005c96:	9301      	str	r3, [sp, #4]
 8005c98:	9b01      	ldr	r3, [sp, #4]
}
 8005c9a:	b002      	add	sp, #8
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	40000c00 	.word	0x40000c00

08005ca4 <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM7)
 8005ca4:	4b0e      	ldr	r3, [pc, #56]	; (8005ce0 <HAL_TIM_Base_MspInit+0x3c>)
 8005ca6:	6802      	ldr	r2, [r0, #0]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d000      	beq.n	8005cae <HAL_TIM_Base_MspInit+0xa>
 8005cac:	4770      	bx	lr
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005cae:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
{
 8005cb2:	b500      	push	{lr}
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005cb4:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8005cb6:	f041 0120 	orr.w	r1, r1, #32
 8005cba:	6599      	str	r1, [r3, #88]	; 0x58
 8005cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
{
 8005cbe:	b083      	sub	sp, #12
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005cc0:	f003 0320 	and.w	r3, r3, #32
 8005cc4:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 8, 0);
 8005cc6:	2037      	movs	r0, #55	; 0x37
 8005cc8:	2200      	movs	r2, #0
 8005cca:	2108      	movs	r1, #8
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005ccc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 8, 0);
 8005cce:	f001 f97f 	bl	8006fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8005cd2:	2037      	movs	r0, #55	; 0x37
}
 8005cd4:	b003      	add	sp, #12
 8005cd6:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8005cda:	f001 b9b7 	b.w	800704c <HAL_NVIC_EnableIRQ>
 8005cde:	bf00      	nop
 8005ce0:	40001400 	.word	0x40001400
 8005ce4:	00000000 	.word	0x00000000

08005ce8 <MX_LPUART1_UART_Init>:
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005ce8:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8005d70 <MX_LPUART1_UART_Init+0x88>
  hlpuart1.Instance = LPUART1;
 8005cec:	4822      	ldr	r0, [pc, #136]	; (8005d78 <MX_LPUART1_UART_Init+0x90>)
 8005cee:	4923      	ldr	r1, [pc, #140]	; (8005d7c <MX_LPUART1_UART_Init+0x94>)
  hlpuart1.Init.BaudRate = 2000000;
 8005cf0:	4a23      	ldr	r2, [pc, #140]	; (8005d80 <MX_LPUART1_UART_Init+0x98>)
{
 8005cf2:	b510      	push	{r4, lr}
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005cf4:	2300      	movs	r3, #0
  hlpuart1.Init.BaudRate = 2000000;
 8005cf6:	e9c0 1200 	strd	r1, r2, [r0]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005cfa:	240c      	movs	r4, #12
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8005cfc:	2120      	movs	r1, #32
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8005cfe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005d02:	ed80 7b08 	vstr	d7, [r0, #32]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005d06:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005d0a:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005d0e:	6183      	str	r3, [r0, #24]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8005d10:	6281      	str	r1, [r0, #40]	; 0x28
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8005d12:	6402      	str	r2, [r0, #64]	; 0x40
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005d14:	f004 fff0 	bl	800acf8 <HAL_UART_Init>
 8005d18:	b970      	cbnz	r0, 8005d38 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d1a:	4817      	ldr	r0, [pc, #92]	; (8005d78 <MX_LPUART1_UART_Init+0x90>)
 8005d1c:	2100      	movs	r1, #0
 8005d1e:	f005 f87b 	bl	800ae18 <HAL_UARTEx_SetTxFifoThreshold>
 8005d22:	b988      	cbnz	r0, 8005d48 <MX_LPUART1_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d24:	4814      	ldr	r0, [pc, #80]	; (8005d78 <MX_LPUART1_UART_Init+0x90>)
 8005d26:	2100      	movs	r1, #0
 8005d28:	f005 f8b8 	bl	800ae9c <HAL_UARTEx_SetRxFifoThreshold>
 8005d2c:	b9a0      	cbnz	r0, 8005d58 <MX_LPUART1_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005d2e:	4812      	ldr	r0, [pc, #72]	; (8005d78 <MX_LPUART1_UART_Init+0x90>)
 8005d30:	f005 f854 	bl	800addc <HAL_UARTEx_DisableFifoMode>
 8005d34:	b9b8      	cbnz	r0, 8005d66 <MX_LPUART1_UART_Init+0x7e>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005d36:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005d38:	f7fe f8ce 	bl	8003ed8 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d3c:	480e      	ldr	r0, [pc, #56]	; (8005d78 <MX_LPUART1_UART_Init+0x90>)
 8005d3e:	2100      	movs	r1, #0
 8005d40:	f005 f86a 	bl	800ae18 <HAL_UARTEx_SetTxFifoThreshold>
 8005d44:	2800      	cmp	r0, #0
 8005d46:	d0ed      	beq.n	8005d24 <MX_LPUART1_UART_Init+0x3c>
    Error_Handler();
 8005d48:	f7fe f8c6 	bl	8003ed8 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d4c:	480a      	ldr	r0, [pc, #40]	; (8005d78 <MX_LPUART1_UART_Init+0x90>)
 8005d4e:	2100      	movs	r1, #0
 8005d50:	f005 f8a4 	bl	800ae9c <HAL_UARTEx_SetRxFifoThreshold>
 8005d54:	2800      	cmp	r0, #0
 8005d56:	d0ea      	beq.n	8005d2e <MX_LPUART1_UART_Init+0x46>
    Error_Handler();
 8005d58:	f7fe f8be 	bl	8003ed8 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005d5c:	4806      	ldr	r0, [pc, #24]	; (8005d78 <MX_LPUART1_UART_Init+0x90>)
 8005d5e:	f005 f83d 	bl	800addc <HAL_UARTEx_DisableFifoMode>
 8005d62:	2800      	cmp	r0, #0
 8005d64:	d0e7      	beq.n	8005d36 <MX_LPUART1_UART_Init+0x4e>
}
 8005d66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005d6a:	f7fe b8b5 	b.w	8003ed8 <Error_Handler>
 8005d6e:	bf00      	nop
	...
 8005d78:	20000e00 	.word	0x20000e00
 8005d7c:	40008000 	.word	0x40008000
 8005d80:	001e8480 	.word	0x001e8480

08005d84 <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005d84:	4821      	ldr	r0, [pc, #132]	; (8005e0c <MX_USART2_UART_Init+0x88>)
 8005d86:	4922      	ldr	r1, [pc, #136]	; (8005e10 <MX_USART2_UART_Init+0x8c>)
  huart2.Init.BaudRate = 921600;
 8005d88:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
{
 8005d8c:	b510      	push	{r4, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005d8e:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 921600;
 8005d90:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005d94:	240c      	movs	r4, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8005d96:	2108      	movs	r1, #8
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8005d98:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005d9c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005da0:	e9c0 3404 	strd	r3, r4, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005da4:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005da8:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8005dac:	6281      	str	r1, [r0, #40]	; 0x28
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8005dae:	6382      	str	r2, [r0, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005db0:	f004 ffa2 	bl	800acf8 <HAL_UART_Init>
 8005db4:	b970      	cbnz	r0, 8005dd4 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005db6:	4815      	ldr	r0, [pc, #84]	; (8005e0c <MX_USART2_UART_Init+0x88>)
 8005db8:	2100      	movs	r1, #0
 8005dba:	f005 f82d 	bl	800ae18 <HAL_UARTEx_SetTxFifoThreshold>
 8005dbe:	b988      	cbnz	r0, 8005de4 <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005dc0:	4812      	ldr	r0, [pc, #72]	; (8005e0c <MX_USART2_UART_Init+0x88>)
 8005dc2:	2100      	movs	r1, #0
 8005dc4:	f005 f86a 	bl	800ae9c <HAL_UARTEx_SetRxFifoThreshold>
 8005dc8:	b9a0      	cbnz	r0, 8005df4 <MX_USART2_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005dca:	4810      	ldr	r0, [pc, #64]	; (8005e0c <MX_USART2_UART_Init+0x88>)
 8005dcc:	f005 f806 	bl	800addc <HAL_UARTEx_DisableFifoMode>
 8005dd0:	b9b8      	cbnz	r0, 8005e02 <MX_USART2_UART_Init+0x7e>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005dd2:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005dd4:	f7fe f880 	bl	8003ed8 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005dd8:	480c      	ldr	r0, [pc, #48]	; (8005e0c <MX_USART2_UART_Init+0x88>)
 8005dda:	2100      	movs	r1, #0
 8005ddc:	f005 f81c 	bl	800ae18 <HAL_UARTEx_SetTxFifoThreshold>
 8005de0:	2800      	cmp	r0, #0
 8005de2:	d0ed      	beq.n	8005dc0 <MX_USART2_UART_Init+0x3c>
    Error_Handler();
 8005de4:	f7fe f878 	bl	8003ed8 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005de8:	4808      	ldr	r0, [pc, #32]	; (8005e0c <MX_USART2_UART_Init+0x88>)
 8005dea:	2100      	movs	r1, #0
 8005dec:	f005 f856 	bl	800ae9c <HAL_UARTEx_SetRxFifoThreshold>
 8005df0:	2800      	cmp	r0, #0
 8005df2:	d0ea      	beq.n	8005dca <MX_USART2_UART_Init+0x46>
    Error_Handler();
 8005df4:	f7fe f870 	bl	8003ed8 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005df8:	4804      	ldr	r0, [pc, #16]	; (8005e0c <MX_USART2_UART_Init+0x88>)
 8005dfa:	f004 ffef 	bl	800addc <HAL_UARTEx_DisableFifoMode>
 8005dfe:	2800      	cmp	r0, #0
 8005e00:	d0e7      	beq.n	8005dd2 <MX_USART2_UART_Init+0x4e>
}
 8005e02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005e06:	f7fe b867 	b.w	8003ed8 <Error_Handler>
 8005e0a:	bf00      	nop
 8005e0c:	20000e90 	.word	0x20000e90
 8005e10:	40004400 	.word	0x40004400

08005e14 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005e14:	b510      	push	{r4, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005e16:	481f      	ldr	r0, [pc, #124]	; (8005e94 <MX_USART3_UART_Init+0x80>)
 8005e18:	4c1f      	ldr	r4, [pc, #124]	; (8005e98 <MX_USART3_UART_Init+0x84>)
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005e1a:	2300      	movs	r3, #0
  huart3.Init.BaudRate = 115200;
 8005e1c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005e20:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8005e22:	e9c0 4100 	strd	r4, r1, [r0]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005e26:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005e2a:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e2e:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005e32:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e36:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005e38:	f004 ff5e 	bl	800acf8 <HAL_UART_Init>
 8005e3c:	b970      	cbnz	r0, 8005e5c <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005e3e:	4815      	ldr	r0, [pc, #84]	; (8005e94 <MX_USART3_UART_Init+0x80>)
 8005e40:	2100      	movs	r1, #0
 8005e42:	f004 ffe9 	bl	800ae18 <HAL_UARTEx_SetTxFifoThreshold>
 8005e46:	b988      	cbnz	r0, 8005e6c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005e48:	4812      	ldr	r0, [pc, #72]	; (8005e94 <MX_USART3_UART_Init+0x80>)
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	f005 f826 	bl	800ae9c <HAL_UARTEx_SetRxFifoThreshold>
 8005e50:	b9a0      	cbnz	r0, 8005e7c <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005e52:	4810      	ldr	r0, [pc, #64]	; (8005e94 <MX_USART3_UART_Init+0x80>)
 8005e54:	f004 ffc2 	bl	800addc <HAL_UARTEx_DisableFifoMode>
 8005e58:	b9b8      	cbnz	r0, 8005e8a <MX_USART3_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005e5a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005e5c:	f7fe f83c 	bl	8003ed8 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005e60:	480c      	ldr	r0, [pc, #48]	; (8005e94 <MX_USART3_UART_Init+0x80>)
 8005e62:	2100      	movs	r1, #0
 8005e64:	f004 ffd8 	bl	800ae18 <HAL_UARTEx_SetTxFifoThreshold>
 8005e68:	2800      	cmp	r0, #0
 8005e6a:	d0ed      	beq.n	8005e48 <MX_USART3_UART_Init+0x34>
    Error_Handler();
 8005e6c:	f7fe f834 	bl	8003ed8 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005e70:	4808      	ldr	r0, [pc, #32]	; (8005e94 <MX_USART3_UART_Init+0x80>)
 8005e72:	2100      	movs	r1, #0
 8005e74:	f005 f812 	bl	800ae9c <HAL_UARTEx_SetRxFifoThreshold>
 8005e78:	2800      	cmp	r0, #0
 8005e7a:	d0ea      	beq.n	8005e52 <MX_USART3_UART_Init+0x3e>
    Error_Handler();
 8005e7c:	f7fe f82c 	bl	8003ed8 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005e80:	4804      	ldr	r0, [pc, #16]	; (8005e94 <MX_USART3_UART_Init+0x80>)
 8005e82:	f004 ffab 	bl	800addc <HAL_UARTEx_DisableFifoMode>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d0e7      	beq.n	8005e5a <MX_USART3_UART_Init+0x46>
}
 8005e8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005e8e:	f7fe b823 	b.w	8003ed8 <Error_Handler>
 8005e92:	bf00      	nop
 8005e94:	20000f20 	.word	0x20000f20
 8005e98:	40004800 	.word	0x40004800

08005e9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005e9c:	b570      	push	{r4, r5, r6, lr}
 8005e9e:	4604      	mov	r4, r0
 8005ea0:	b0a0      	sub	sp, #128	; 0x80

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ea2:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ea4:	2254      	movs	r2, #84	; 0x54
 8005ea6:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ea8:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8005eac:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8005eb0:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005eb2:	f006 f81d 	bl	800bef0 <memset>
  if(uartHandle->Instance==LPUART1)
 8005eb6:	6823      	ldr	r3, [r4, #0]
 8005eb8:	4a93      	ldr	r2, [pc, #588]	; (8006108 <HAL_UART_MspInit+0x26c>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d008      	beq.n	8005ed0 <HAL_UART_MspInit+0x34>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8005ebe:	4a93      	ldr	r2, [pc, #588]	; (800610c <HAL_UART_MspInit+0x270>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d067      	beq.n	8005f94 <HAL_UART_MspInit+0xf8>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8005ec4:	4a92      	ldr	r2, [pc, #584]	; (8006110 <HAL_UART_MspInit+0x274>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	f000 80ba 	beq.w	8006040 <HAL_UART_MspInit+0x1a4>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005ecc:	b020      	add	sp, #128	; 0x80
 8005ece:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005ed0:	2320      	movs	r3, #32
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ed2:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005ed4:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ed6:	f002 fbd5 	bl	8008684 <HAL_RCCEx_PeriphCLKConfig>
 8005eda:	2800      	cmp	r0, #0
 8005edc:	f040 8104 	bne.w	80060e8 <HAL_UART_MspInit+0x24c>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005ee0:	4b8c      	ldr	r3, [pc, #560]	; (8006114 <HAL_UART_MspInit+0x278>)
    hdma_lpuart1_rx.Instance = DMA1_Channel6;
 8005ee2:	4e8d      	ldr	r6, [pc, #564]	; (8006118 <HAL_UART_MspInit+0x27c>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005ee4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005ee6:	f042 0201 	orr.w	r2, r2, #1
 8005eea:	65da      	str	r2, [r3, #92]	; 0x5c
 8005eec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005eee:	f002 0201 	and.w	r2, r2, #1
 8005ef2:	9200      	str	r2, [sp, #0]
 8005ef4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ef6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ef8:	f042 0201 	orr.w	r2, r2, #1
 8005efc:	64da      	str	r2, [r3, #76]	; 0x4c
 8005efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005f06:	220c      	movs	r2, #12
 8005f08:	2302      	movs	r3, #2
 8005f0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f0e:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f10:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005f12:	2300      	movs	r3, #0
 8005f14:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f18:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8005f1a:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8005f20:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f22:	f001 fe75 	bl	8007c10 <HAL_GPIO_Init>
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005f26:	497d      	ldr	r1, [pc, #500]	; (800611c <HAL_UART_MspInit+0x280>)
 8005f28:	2222      	movs	r2, #34	; 0x22
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f2a:	2300      	movs	r3, #0
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005f2c:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8005f30:	4630      	mov	r0, r6
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005f32:	2180      	movs	r1, #128	; 0x80
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8005f34:	2220      	movs	r2, #32
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f36:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005f3a:	e9c6 1304 	strd	r1, r3, [r6, #16]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8005f3e:	e9c6 3206 	strd	r3, r2, [r6, #24]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005f42:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8005f44:	f001 f8aa 	bl	800709c <HAL_DMA_Init>
 8005f48:	2800      	cmp	r0, #0
 8005f4a:	f040 80ca 	bne.w	80060e2 <HAL_UART_MspInit+0x246>
    hdma_lpuart1_tx.Instance = DMA1_Channel7;
 8005f4e:	4d74      	ldr	r5, [pc, #464]	; (8006120 <HAL_UART_MspInit+0x284>)
 8005f50:	4974      	ldr	r1, [pc, #464]	; (8006124 <HAL_UART_MspInit+0x288>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8005f52:	67e6      	str	r6, [r4, #124]	; 0x7c
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8005f54:	2223      	movs	r2, #35	; 0x23
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f56:	2300      	movs	r3, #0
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8005f58:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8005f5c:	4628      	mov	r0, r5
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005f5e:	2110      	movs	r1, #16
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005f60:	2280      	movs	r2, #128	; 0x80
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f62:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005f66:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005f6a:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8005f6e:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005f70:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8005f72:	f001 f893 	bl	800709c <HAL_DMA_Init>
 8005f76:	2800      	cmp	r0, #0
 8005f78:	f040 80b0 	bne.w	80060dc <HAL_UART_MspInit+0x240>
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	210d      	movs	r1, #13
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8005f80:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8005f82:	205b      	movs	r0, #91	; 0x5b
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8005f84:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8005f86:	f001 f823 	bl	8006fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8005f8a:	205b      	movs	r0, #91	; 0x5b
 8005f8c:	f001 f85e 	bl	800704c <HAL_NVIC_EnableIRQ>
}
 8005f90:	b020      	add	sp, #128	; 0x80
 8005f92:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005f94:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f96:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005f98:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f9a:	f002 fb73 	bl	8008684 <HAL_RCCEx_PeriphCLKConfig>
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	f040 80a5 	bne.w	80060ee <HAL_UART_MspInit+0x252>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005fa4:	4b5b      	ldr	r3, [pc, #364]	; (8006114 <HAL_UART_MspInit+0x278>)
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005fa6:	4860      	ldr	r0, [pc, #384]	; (8006128 <HAL_UART_MspInit+0x28c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005fa8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart2_tx.Instance = DMA1_Channel8;
 8005faa:	4d60      	ldr	r5, [pc, #384]	; (800612c <HAL_UART_MspInit+0x290>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005fac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005fb0:	659a      	str	r2, [r3, #88]	; 0x58
 8005fb2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005fb4:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005fb8:	9202      	str	r2, [sp, #8]
 8005fba:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fbc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005fbe:	f042 0202 	orr.w	r2, r2, #2
 8005fc2:	64da      	str	r2, [r3, #76]	; 0x4c
 8005fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fc6:	f003 0302 	and.w	r3, r3, #2
 8005fca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005fcc:	2208      	movs	r2, #8
 8005fce:	2302      	movs	r3, #2
 8005fd0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005fd4:	2607      	movs	r6, #7
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005fd6:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fd8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005fda:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005fdc:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005fde:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005fe0:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005fe4:	f001 fe14 	bl	8007c10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8005fe8:	2210      	movs	r2, #16
 8005fea:	2302      	movs	r3, #2
 8005fec:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005ff0:	484d      	ldr	r0, [pc, #308]	; (8006128 <HAL_UART_MspInit+0x28c>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005ff2:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005ff8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8005ffa:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005ffe:	f001 fe07 	bl	8007c10 <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8006002:	494b      	ldr	r1, [pc, #300]	; (8006130 <HAL_UART_MspInit+0x294>)
 8006004:	221b      	movs	r2, #27
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006006:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8006008:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800600c:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800600e:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006010:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006012:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006016:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800601a:	e9c5 3307 	strd	r3, r3, [r5, #28]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800601e:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006020:	f001 f83c 	bl	800709c <HAL_DMA_Init>
 8006024:	2800      	cmp	r0, #0
 8006026:	d165      	bne.n	80060f4 <HAL_UART_MspInit+0x258>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006028:	2200      	movs	r2, #0
 800602a:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800602c:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800602e:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006030:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006032:	f000 ffcd 	bl	8006fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006036:	2026      	movs	r0, #38	; 0x26
 8006038:	f001 f808 	bl	800704c <HAL_NVIC_EnableIRQ>
}
 800603c:	b020      	add	sp, #128	; 0x80
 800603e:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006040:	2304      	movs	r3, #4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006042:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006044:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006046:	f002 fb1d 	bl	8008684 <HAL_RCCEx_PeriphCLKConfig>
 800604a:	2800      	cmp	r0, #0
 800604c:	d158      	bne.n	8006100 <HAL_UART_MspInit+0x264>
    __HAL_RCC_USART3_CLK_ENABLE();
 800604e:	4b31      	ldr	r3, [pc, #196]	; (8006114 <HAL_UART_MspInit+0x278>)
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8006050:	4838      	ldr	r0, [pc, #224]	; (8006134 <HAL_UART_MspInit+0x298>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8006052:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart3_rx.Instance = DMA1_Channel2;
 8006054:	4d38      	ldr	r5, [pc, #224]	; (8006138 <HAL_UART_MspInit+0x29c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8006056:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800605a:	659a      	str	r2, [r3, #88]	; 0x58
 800605c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800605e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8006062:	9204      	str	r2, [sp, #16]
 8006064:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006066:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006068:	f042 0204 	orr.w	r2, r2, #4
 800606c:	64da      	str	r2, [r3, #76]	; 0x4c
 800606e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006070:	f003 0304 	and.w	r3, r3, #4
 8006074:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8006076:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800607a:	2302      	movs	r3, #2
 800607c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006080:	2607      	movs	r6, #7
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8006082:	2200      	movs	r2, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006084:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006086:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8006088:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 800608a:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 800608c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8006090:	f001 fdbe 	bl	8007c10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 8006094:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006098:	2302      	movs	r3, #2
 800609a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 800609e:	4825      	ldr	r0, [pc, #148]	; (8006134 <HAL_UART_MspInit+0x298>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80060a0:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 80060a2:	2201      	movs	r2, #1
 80060a4:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 80060a6:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 80060a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 80060ac:	f001 fdb0 	bl	8007c10 <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80060b0:	4922      	ldr	r1, [pc, #136]	; (800613c <HAL_UART_MspInit+0x2a0>)
 80060b2:	221c      	movs	r2, #28
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80060b4:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80060b6:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80060ba:	4628      	mov	r0, r5
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80060bc:	2180      	movs	r1, #128	; 0x80
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80060be:	2220      	movs	r2, #32
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80060c0:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80060c4:	e9c5 1304 	strd	r1, r3, [r5, #16]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80060c8:	e9c5 3206 	strd	r3, r2, [r5, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80060cc:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80060ce:	f000 ffe5 	bl	800709c <HAL_DMA_Init>
 80060d2:	b990      	cbnz	r0, 80060fa <HAL_UART_MspInit+0x25e>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80060d4:	67e5      	str	r5, [r4, #124]	; 0x7c
 80060d6:	62ac      	str	r4, [r5, #40]	; 0x28
}
 80060d8:	b020      	add	sp, #128	; 0x80
 80060da:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80060dc:	f7fd fefc 	bl	8003ed8 <Error_Handler>
 80060e0:	e74c      	b.n	8005f7c <HAL_UART_MspInit+0xe0>
      Error_Handler();
 80060e2:	f7fd fef9 	bl	8003ed8 <Error_Handler>
 80060e6:	e732      	b.n	8005f4e <HAL_UART_MspInit+0xb2>
      Error_Handler();
 80060e8:	f7fd fef6 	bl	8003ed8 <Error_Handler>
 80060ec:	e6f8      	b.n	8005ee0 <HAL_UART_MspInit+0x44>
      Error_Handler();
 80060ee:	f7fd fef3 	bl	8003ed8 <Error_Handler>
 80060f2:	e757      	b.n	8005fa4 <HAL_UART_MspInit+0x108>
      Error_Handler();
 80060f4:	f7fd fef0 	bl	8003ed8 <Error_Handler>
 80060f8:	e796      	b.n	8006028 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 80060fa:	f7fd feed 	bl	8003ed8 <Error_Handler>
 80060fe:	e7e9      	b.n	80060d4 <HAL_UART_MspInit+0x238>
      Error_Handler();
 8006100:	f7fd feea 	bl	8003ed8 <Error_Handler>
 8006104:	e7a3      	b.n	800604e <HAL_UART_MspInit+0x1b2>
 8006106:	bf00      	nop
 8006108:	40008000 	.word	0x40008000
 800610c:	40004400 	.word	0x40004400
 8006110:	40004800 	.word	0x40004800
 8006114:	40021000 	.word	0x40021000
 8006118:	20000c7c 	.word	0x20000c7c
 800611c:	4002006c 	.word	0x4002006c
 8006120:	20000cdc 	.word	0x20000cdc
 8006124:	40020080 	.word	0x40020080
 8006128:	48000400 	.word	0x48000400
 800612c:	20000d3c 	.word	0x20000d3c
 8006130:	40020094 	.word	0x40020094
 8006134:	48000800 	.word	0x48000800
 8006138:	20000d9c 	.word	0x20000d9c
 800613c:	4002001c 	.word	0x4002001c

08006140 <uchar4_to_float>:
  Float_char4 tmp;
  tmp.char4_value[0] = value[0];
  tmp.char4_value[1] = value[1];
  tmp.char4_value[2] = value[2];
  tmp.char4_value[3] = value[3];
  return tmp.float_value;
 8006140:	6803      	ldr	r3, [r0, #0]
 8006142:	ee00 3a10 	vmov	s0, r3
}
 8006146:	4770      	bx	lr

08006148 <float_to_uchar4>:

void float_to_uchar4(unsigned char * value, float float_value)
{
  Float_char4 tmp;
  tmp.float_value = float_value;
  value[0] = tmp.char4_value[0];
 8006148:	ee10 3a10 	vmov	r3, s0
 800614c:	6003      	str	r3, [r0, #0]
  value[1] = tmp.char4_value[1];
  value[2] = tmp.char4_value[2];
  value[3] = tmp.char4_value[3];
}
 800614e:	4770      	bx	lr

08006150 <getAngleDiff>:
  }
  return angle_rad;
}

float getAngleDiff(float angle_rad1, float angle_rad2)
{
 8006150:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (angle_rad > M_PI) {
 8006154:	ee10 0a10 	vmov	r0, s0
{
 8006158:	ed2d 8b04 	vpush	{d8-d9}
 800615c:	eeb0 8a40 	vmov.f32	s16, s0
 8006160:	eef0 8a60 	vmov.f32	s17, s1
  while (angle_rad > M_PI) {
 8006164:	f7fa fa18 	bl	8000598 <__aeabi_f2d>
 8006168:	a35f      	add	r3, pc, #380	; (adr r3, 80062e8 <getAngleDiff+0x198>)
 800616a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616e:	4606      	mov	r6, r0
 8006170:	460f      	mov	r7, r1
 8006172:	f7fa fcf9 	bl	8000b68 <__aeabi_dcmpgt>
 8006176:	b1d0      	cbz	r0, 80061ae <getAngleDiff+0x5e>
    angle_rad -= 2.0f * M_PI;
 8006178:	f20f 1974 	addw	r9, pc, #372	; 0x174
 800617c:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 8006180:	a559      	add	r5, pc, #356	; (adr r5, 80062e8 <getAngleDiff+0x198>)
 8006182:	e9d5 4500 	ldrd	r4, r5, [r5]
    angle_rad -= 2.0f * M_PI;
 8006186:	4642      	mov	r2, r8
 8006188:	464b      	mov	r3, r9
 800618a:	4630      	mov	r0, r6
 800618c:	4639      	mov	r1, r7
 800618e:	f7fa f8a3 	bl	80002d8 <__aeabi_dsub>
 8006192:	f7fa fd51 	bl	8000c38 <__aeabi_d2f>
 8006196:	ee08 0a10 	vmov	s16, r0
  while (angle_rad > M_PI) {
 800619a:	f7fa f9fd 	bl	8000598 <__aeabi_f2d>
 800619e:	4622      	mov	r2, r4
 80061a0:	462b      	mov	r3, r5
 80061a2:	4606      	mov	r6, r0
 80061a4:	460f      	mov	r7, r1
 80061a6:	f7fa fcdf 	bl	8000b68 <__aeabi_dcmpgt>
 80061aa:	2800      	cmp	r0, #0
 80061ac:	d1eb      	bne.n	8006186 <getAngleDiff+0x36>
  while (angle_rad < -M_PI) {
 80061ae:	a352      	add	r3, pc, #328	; (adr r3, 80062f8 <getAngleDiff+0x1a8>)
 80061b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b4:	4630      	mov	r0, r6
 80061b6:	4639      	mov	r1, r7
 80061b8:	f7fa fcb8 	bl	8000b2c <__aeabi_dcmplt>
 80061bc:	b1d0      	cbz	r0, 80061f4 <getAngleDiff+0xa4>
    angle_rad += 2.0f * M_PI;
 80061be:	f20f 1930 	addw	r9, pc, #304	; 0x130
 80061c2:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 80061c6:	a54c      	add	r5, pc, #304	; (adr r5, 80062f8 <getAngleDiff+0x1a8>)
 80061c8:	e9d5 4500 	ldrd	r4, r5, [r5]
    angle_rad += 2.0f * M_PI;
 80061cc:	4642      	mov	r2, r8
 80061ce:	464b      	mov	r3, r9
 80061d0:	4630      	mov	r0, r6
 80061d2:	4639      	mov	r1, r7
 80061d4:	f7fa f882 	bl	80002dc <__adddf3>
 80061d8:	f7fa fd2e 	bl	8000c38 <__aeabi_d2f>
 80061dc:	ee08 0a10 	vmov	s16, r0
  while (angle_rad < -M_PI) {
 80061e0:	f7fa f9da 	bl	8000598 <__aeabi_f2d>
 80061e4:	4622      	mov	r2, r4
 80061e6:	462b      	mov	r3, r5
 80061e8:	4606      	mov	r6, r0
 80061ea:	460f      	mov	r7, r1
 80061ec:	f7fa fc9e 	bl	8000b2c <__aeabi_dcmplt>
 80061f0:	2800      	cmp	r0, #0
 80061f2:	d1eb      	bne.n	80061cc <getAngleDiff+0x7c>
  while (angle_rad > M_PI) {
 80061f4:	ee18 0a90 	vmov	r0, s17
 80061f8:	f7fa f9ce 	bl	8000598 <__aeabi_f2d>
 80061fc:	a33a      	add	r3, pc, #232	; (adr r3, 80062e8 <getAngleDiff+0x198>)
 80061fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006202:	4604      	mov	r4, r0
 8006204:	460d      	mov	r5, r1
 8006206:	f7fa fcaf 	bl	8000b68 <__aeabi_dcmpgt>
 800620a:	b1d8      	cbz	r0, 8006244 <getAngleDiff+0xf4>
    angle_rad -= 2.0f * M_PI;
 800620c:	f20f 09e0 	addw	r9, pc, #224	; 0xe0
 8006210:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 8006214:	f20f 0bd0 	addw	fp, pc, #208	; 0xd0
 8006218:	e9db ab00 	ldrd	sl, fp, [fp]
    angle_rad -= 2.0f * M_PI;
 800621c:	4642      	mov	r2, r8
 800621e:	464b      	mov	r3, r9
 8006220:	4620      	mov	r0, r4
 8006222:	4629      	mov	r1, r5
 8006224:	f7fa f858 	bl	80002d8 <__aeabi_dsub>
 8006228:	f7fa fd06 	bl	8000c38 <__aeabi_d2f>
 800622c:	ee08 0a90 	vmov	s17, r0
  while (angle_rad > M_PI) {
 8006230:	f7fa f9b2 	bl	8000598 <__aeabi_f2d>
 8006234:	4652      	mov	r2, sl
 8006236:	465b      	mov	r3, fp
 8006238:	4604      	mov	r4, r0
 800623a:	460d      	mov	r5, r1
 800623c:	f7fa fc94 	bl	8000b68 <__aeabi_dcmpgt>
 8006240:	2800      	cmp	r0, #0
 8006242:	d1eb      	bne.n	800621c <getAngleDiff+0xcc>
  while (angle_rad < -M_PI) {
 8006244:	a32c      	add	r3, pc, #176	; (adr r3, 80062f8 <getAngleDiff+0x1a8>)
 8006246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624a:	4620      	mov	r0, r4
 800624c:	4629      	mov	r1, r5
 800624e:	f7fa fc6d 	bl	8000b2c <__aeabi_dcmplt>
 8006252:	b1d8      	cbz	r0, 800628c <getAngleDiff+0x13c>
    angle_rad += 2.0f * M_PI;
 8006254:	f20f 0998 	addw	r9, pc, #152	; 0x98
 8006258:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 800625c:	f20f 0b98 	addw	fp, pc, #152	; 0x98
 8006260:	e9db ab00 	ldrd	sl, fp, [fp]
    angle_rad += 2.0f * M_PI;
 8006264:	4642      	mov	r2, r8
 8006266:	464b      	mov	r3, r9
 8006268:	4620      	mov	r0, r4
 800626a:	4629      	mov	r1, r5
 800626c:	f7fa f836 	bl	80002dc <__adddf3>
 8006270:	f7fa fce2 	bl	8000c38 <__aeabi_d2f>
 8006274:	ee08 0a90 	vmov	s17, r0
  while (angle_rad < -M_PI) {
 8006278:	f7fa f98e 	bl	8000598 <__aeabi_f2d>
 800627c:	4652      	mov	r2, sl
 800627e:	465b      	mov	r3, fp
 8006280:	4604      	mov	r4, r0
 8006282:	460d      	mov	r5, r1
 8006284:	f7fa fc52 	bl	8000b2c <__aeabi_dcmplt>
 8006288:	2800      	cmp	r0, #0
 800628a:	d1eb      	bne.n	8006264 <getAngleDiff+0x114>
  angle_rad1 = normalizeAngle(angle_rad1);
  angle_rad2 = normalizeAngle(angle_rad2);
  if (fabs(angle_rad1 - angle_rad2) > M_PI) {
 800628c:	ee38 9a68 	vsub.f32	s18, s16, s17
 8006290:	eef0 7ac9 	vabs.f32	s15, s18
 8006294:	ee17 0a90 	vmov	r0, s15
 8006298:	f7fa f97e 	bl	8000598 <__aeabi_f2d>
 800629c:	a312      	add	r3, pc, #72	; (adr r3, 80062e8 <getAngleDiff+0x198>)
 800629e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a2:	f7fa fc61 	bl	8000b68 <__aeabi_dcmpgt>
 80062a6:	b198      	cbz	r0, 80062d0 <getAngleDiff+0x180>
    if (angle_rad1 > angle_rad2) {
 80062a8:	eef4 8ac8 	vcmpe.f32	s17, s16
 80062ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      return angle_rad1 - (angle_rad2 + 2 * M_PI);
 80062b0:	a30f      	add	r3, pc, #60	; (adr r3, 80062f0 <getAngleDiff+0x1a0>)
 80062b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b6:	4630      	mov	r0, r6
 80062b8:	4639      	mov	r1, r7
    if (angle_rad1 > angle_rad2) {
 80062ba:	d40f      	bmi.n	80062dc <getAngleDiff+0x18c>
    } else {
      return (angle_rad1 + 2 * M_PI) - angle_rad2;
 80062bc:	f7fa f80e 	bl	80002dc <__adddf3>
 80062c0:	4622      	mov	r2, r4
 80062c2:	462b      	mov	r3, r5
 80062c4:	f7fa f808 	bl	80002d8 <__aeabi_dsub>
 80062c8:	f7fa fcb6 	bl	8000c38 <__aeabi_d2f>
 80062cc:	ee09 0a10 	vmov	s18, r0
    }
  } else {
    return angle_rad1 - angle_rad2;
  }
}
 80062d0:	eeb0 0a49 	vmov.f32	s0, s18
 80062d4:	ecbd 8b04 	vpop	{d8-d9}
 80062d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return angle_rad1 - (angle_rad2 + 2 * M_PI);
 80062dc:	f7f9 fffc 	bl	80002d8 <__aeabi_dsub>
 80062e0:	e7ee      	b.n	80062c0 <getAngleDiff+0x170>
 80062e2:	bf00      	nop
 80062e4:	f3af 8000 	nop.w
 80062e8:	54442d18 	.word	0x54442d18
 80062ec:	400921fb 	.word	0x400921fb
 80062f0:	54442d18 	.word	0x54442d18
 80062f4:	401921fb 	.word	0x401921fb
 80062f8:	54442d18 	.word	0x54442d18
 80062fc:	c00921fb 	.word	0xc00921fb

08006300 <decode_SW>:

uint8_t decode_SW(uint16_t sw_raw_data)
{
  int data;
  sw_raw_data = sw_raw_data & 0xFFFF;
  if (sw_raw_data < 100) {
 8006300:	2863      	cmp	r0, #99	; 0x63
 8006302:	d906      	bls.n	8006312 <decode_SW+0x12>
    data = 0b00010000;  // C
  } else if (sw_raw_data < 500 && sw_raw_data > 100) {
 8006304:	f1a0 0365 	sub.w	r3, r0, #101	; 0x65
 8006308:	f5b3 7fc7 	cmp.w	r3, #398	; 0x18e
 800630c:	d803      	bhi.n	8006316 <decode_SW+0x16>
 800630e:	2002      	movs	r0, #2
 8006310:	4770      	bx	lr
 8006312:	2010      	movs	r0, #16
 8006314:	4770      	bx	lr
    data = 0b00000010;  // B
  } else if (sw_raw_data < 2000 && sw_raw_data > 500) {
 8006316:	f46f 72fa 	mvn.w	r2, #500	; 0x1f4
 800631a:	1883      	adds	r3, r0, r2
 800631c:	b29b      	uxth	r3, r3
 800631e:	f240 52da 	movw	r2, #1498	; 0x5da
 8006322:	4293      	cmp	r3, r2
 8006324:	d910      	bls.n	8006348 <decode_SW+0x48>
    data = 0b00000100;  // R
  } else if (sw_raw_data < 3000 && sw_raw_data > 2000) {
 8006326:	f46f 63fa 	mvn.w	r3, #2000	; 0x7d0
 800632a:	18c3      	adds	r3, r0, r3
 800632c:	b29b      	uxth	r3, r3
 800632e:	f240 32e6 	movw	r2, #998	; 0x3e6
 8006332:	4293      	cmp	r3, r2
 8006334:	d90a      	bls.n	800634c <decode_SW+0x4c>
    data = 0b00000001;  // F
  } else if (sw_raw_data < 4000 && sw_raw_data > 3000) {
 8006336:	f6a0 30b9 	subw	r0, r0, #3001	; 0xbb9
 800633a:	b280      	uxth	r0, r0
 800633c:	4290      	cmp	r0, r2
 800633e:	bf8c      	ite	hi
 8006340:	2000      	movhi	r0, #0
 8006342:	2001      	movls	r0, #1
    data = 0b00001000;  // L
  } else {
    data = 0b00000000;
  }
  return data;
 8006344:	00c0      	lsls	r0, r0, #3
 8006346:	4770      	bx	lr
 8006348:	2004      	movs	r0, #4
 800634a:	4770      	bx	lr
 800634c:	2001      	movs	r0, #1
}
 800634e:	4770      	bx	lr

08006350 <two_to_float>:

float two_to_float(uint8_t data[2]) { return (float)((data[0] << 8 | data[1]) - 32767.0) / 32767.0; }
 8006350:	b508      	push	{r3, lr}
 8006352:	8800      	ldrh	r0, [r0, #0]
 8006354:	ba40      	rev16	r0, r0
 8006356:	b280      	uxth	r0, r0
 8006358:	f7fa f90c 	bl	8000574 <__aeabi_i2d>
 800635c:	a30a      	add	r3, pc, #40	; (adr r3, 8006388 <two_to_float+0x38>)
 800635e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006362:	f7f9 ffb9 	bl	80002d8 <__aeabi_dsub>
 8006366:	f7fa fc67 	bl	8000c38 <__aeabi_d2f>
 800636a:	f7fa f915 	bl	8000598 <__aeabi_f2d>
 800636e:	a308      	add	r3, pc, #32	; (adr r3, 8006390 <two_to_float+0x40>)
 8006370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006374:	f7fa f968 	bl	8000648 <__aeabi_dmul>
 8006378:	f7fa fc5e 	bl	8000c38 <__aeabi_d2f>
 800637c:	ee00 0a10 	vmov	s0, r0
 8006380:	bd08      	pop	{r3, pc}
 8006382:	bf00      	nop
 8006384:	f3af 8000 	nop.w
 8006388:	00000000 	.word	0x00000000
 800638c:	40dfffc0 	.word	0x40dfffc0
 8006390:	00400080 	.word	0x00400080
 8006394:	3f000020 	.word	0x3f000020

08006398 <two_to_int>:
float two_to_int(uint8_t data[2]) { return ((data[0] << 8 | data[1]) - 32767.0); }
 8006398:	b508      	push	{r3, lr}
 800639a:	8800      	ldrh	r0, [r0, #0]
 800639c:	ba40      	rev16	r0, r0
 800639e:	b280      	uxth	r0, r0
 80063a0:	f7fa f8e8 	bl	8000574 <__aeabi_i2d>
 80063a4:	a304      	add	r3, pc, #16	; (adr r3, 80063b8 <two_to_int+0x20>)
 80063a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063aa:	f7f9 ff95 	bl	80002d8 <__aeabi_dsub>
 80063ae:	f7fa fc43 	bl	8000c38 <__aeabi_d2f>
 80063b2:	ee00 0a10 	vmov	s0, r0
 80063b6:	bd08      	pop	{r3, pc}
 80063b8:	00000000 	.word	0x00000000
 80063bc:	40dfffc0 	.word	0x40dfffc0

080063c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80063c0:	480d      	ldr	r0, [pc, #52]	; (80063f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80063c2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80063c4:	480d      	ldr	r0, [pc, #52]	; (80063fc <LoopForever+0x6>)
  ldr r1, =_edata
 80063c6:	490e      	ldr	r1, [pc, #56]	; (8006400 <LoopForever+0xa>)
  ldr r2, =_sidata
 80063c8:	4a0e      	ldr	r2, [pc, #56]	; (8006404 <LoopForever+0xe>)
  movs r3, #0
 80063ca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80063cc:	e002      	b.n	80063d4 <LoopCopyDataInit>

080063ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80063ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80063d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80063d2:	3304      	adds	r3, #4

080063d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80063d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80063d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80063d8:	d3f9      	bcc.n	80063ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80063da:	4a0b      	ldr	r2, [pc, #44]	; (8006408 <LoopForever+0x12>)
  ldr r4, =_ebss
 80063dc:	4c0b      	ldr	r4, [pc, #44]	; (800640c <LoopForever+0x16>)
  movs r3, #0
 80063de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80063e0:	e001      	b.n	80063e6 <LoopFillZerobss>

080063e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80063e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80063e4:	3204      	adds	r2, #4

080063e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80063e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80063e8:	d3fb      	bcc.n	80063e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80063ea:	f7ff fa21 	bl	8005830 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80063ee:	f005 fde7 	bl	800bfc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80063f2:	f7fd fdd5 	bl	8003fa0 <main>

080063f6 <LoopForever>:

LoopForever:
    b LoopForever
 80063f6:	e7fe      	b.n	80063f6 <LoopForever>
  ldr   r0, =_estack
 80063f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80063fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006400:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8006404:	0800fe38 	.word	0x0800fe38
  ldr r2, =_sbss
 8006408:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800640c:	20001104 	.word	0x20001104

08006410 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006410:	e7fe      	b.n	8006410 <ADC1_2_IRQHandler>
	...

08006414 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006414:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8006416:	4b0f      	ldr	r3, [pc, #60]	; (8006454 <HAL_InitTick+0x40>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	b90b      	cbnz	r3, 8006420 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800641c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800641e:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006420:	490d      	ldr	r1, [pc, #52]	; (8006458 <HAL_InitTick+0x44>)
 8006422:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006426:	4605      	mov	r5, r0
 8006428:	fbb2 f3f3 	udiv	r3, r2, r3
 800642c:	6808      	ldr	r0, [r1, #0]
 800642e:	fbb0 f0f3 	udiv	r0, r0, r3
 8006432:	f000 fe19 	bl	8007068 <HAL_SYSTICK_Config>
 8006436:	4604      	mov	r4, r0
 8006438:	2800      	cmp	r0, #0
 800643a:	d1ef      	bne.n	800641c <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800643c:	2d0f      	cmp	r5, #15
 800643e:	d8ed      	bhi.n	800641c <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006440:	4602      	mov	r2, r0
 8006442:	4629      	mov	r1, r5
 8006444:	f04f 30ff 	mov.w	r0, #4294967295
 8006448:	f000 fdc2 	bl	8006fd0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800644c:	4b03      	ldr	r3, [pc, #12]	; (800645c <HAL_InitTick+0x48>)
 800644e:	4620      	mov	r0, r4
 8006450:	601d      	str	r5, [r3, #0]
}
 8006452:	bd38      	pop	{r3, r4, r5, pc}
 8006454:	2000000c 	.word	0x2000000c
 8006458:	20000008 	.word	0x20000008
 800645c:	20000010 	.word	0x20000010

08006460 <HAL_Init>:
{
 8006460:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006462:	2003      	movs	r0, #3
 8006464:	f000 fda2 	bl	8006fac <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006468:	2000      	movs	r0, #0
 800646a:	f7ff ffd3 	bl	8006414 <HAL_InitTick>
 800646e:	b110      	cbz	r0, 8006476 <HAL_Init+0x16>
    status = HAL_ERROR;
 8006470:	2401      	movs	r4, #1
}
 8006472:	4620      	mov	r0, r4
 8006474:	bd10      	pop	{r4, pc}
 8006476:	4604      	mov	r4, r0
    HAL_MspInit();
 8006478:	f7ff f920 	bl	80056bc <HAL_MspInit>
}
 800647c:	4620      	mov	r0, r4
 800647e:	bd10      	pop	{r4, pc}

08006480 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8006480:	4a03      	ldr	r2, [pc, #12]	; (8006490 <HAL_IncTick+0x10>)
 8006482:	4904      	ldr	r1, [pc, #16]	; (8006494 <HAL_IncTick+0x14>)
 8006484:	6813      	ldr	r3, [r2, #0]
 8006486:	6809      	ldr	r1, [r1, #0]
 8006488:	440b      	add	r3, r1
 800648a:	6013      	str	r3, [r2, #0]
}
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop
 8006490:	20000fb0 	.word	0x20000fb0
 8006494:	2000000c 	.word	0x2000000c

08006498 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006498:	b538      	push	{r3, r4, r5, lr}
 800649a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800649c:	f7fc fb94 	bl	8002bc8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80064a0:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80064a2:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80064a4:	d002      	beq.n	80064ac <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80064a6:	4b04      	ldr	r3, [pc, #16]	; (80064b8 <HAL_Delay+0x20>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80064ac:	f7fc fb8c 	bl	8002bc8 <HAL_GetTick>
 80064b0:	1b43      	subs	r3, r0, r5
 80064b2:	42a3      	cmp	r3, r4
 80064b4:	d3fa      	bcc.n	80064ac <HAL_Delay+0x14>
  {
  }
}
 80064b6:	bd38      	pop	{r3, r4, r5, pc}
 80064b8:	2000000c 	.word	0x2000000c

080064bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80064bc:	b530      	push	{r4, r5, lr}
 80064be:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80064c0:	2300      	movs	r3, #0
 80064c2:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80064c4:	2800      	cmp	r0, #0
 80064c6:	f000 80d4 	beq.w	8006672 <HAL_ADC_Init+0x1b6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80064ca:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80064cc:	4604      	mov	r4, r0
 80064ce:	2d00      	cmp	r5, #0
 80064d0:	f000 809d 	beq.w	800660e <HAL_ADC_Init+0x152>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80064d4:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80064d6:	6893      	ldr	r3, [r2, #8]
 80064d8:	009d      	lsls	r5, r3, #2
 80064da:	d505      	bpl.n	80064e8 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80064dc:	6893      	ldr	r3, [r2, #8]
 80064de:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80064e2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064e6:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80064e8:	6893      	ldr	r3, [r2, #8]
 80064ea:	00d8      	lsls	r0, r3, #3
 80064ec:	d419      	bmi.n	8006522 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80064ee:	4b7e      	ldr	r3, [pc, #504]	; (80066e8 <HAL_ADC_Init+0x22c>)
 80064f0:	487e      	ldr	r0, [pc, #504]	; (80066ec <HAL_ADC_Init+0x230>)
 80064f2:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80064f4:	6891      	ldr	r1, [r2, #8]
 80064f6:	099b      	lsrs	r3, r3, #6
 80064f8:	fba0 0303 	umull	r0, r3, r0, r3
 80064fc:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8006500:	099b      	lsrs	r3, r3, #6
 8006502:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8006506:	3301      	adds	r3, #1
 8006508:	005b      	lsls	r3, r3, #1
 800650a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800650e:	6091      	str	r1, [r2, #8]
 8006510:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006512:	9b01      	ldr	r3, [sp, #4]
 8006514:	b12b      	cbz	r3, 8006522 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8006516:	9b01      	ldr	r3, [sp, #4]
 8006518:	3b01      	subs	r3, #1
 800651a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800651c:	9b01      	ldr	r3, [sp, #4]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d1f9      	bne.n	8006516 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006522:	6893      	ldr	r3, [r2, #8]
 8006524:	00d9      	lsls	r1, r3, #3
 8006526:	d464      	bmi.n	80065f2 <HAL_ADC_Init+0x136>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006528:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800652a:	f043 0310 	orr.w	r3, r3, #16
 800652e:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006530:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006532:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006534:	4303      	orrs	r3, r0
 8006536:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006538:	6893      	ldr	r3, [r2, #8]
 800653a:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800653e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006540:	d15e      	bne.n	8006600 <HAL_ADC_Init+0x144>
 8006542:	06db      	lsls	r3, r3, #27
 8006544:	d45c      	bmi.n	8006600 <HAL_ADC_Init+0x144>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006546:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006548:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800654c:	f043 0302 	orr.w	r3, r3, #2
 8006550:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006552:	6893      	ldr	r3, [r2, #8]
 8006554:	07dd      	lsls	r5, r3, #31
 8006556:	d419      	bmi.n	800658c <HAL_ADC_Init+0xd0>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006558:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800655c:	4b64      	ldr	r3, [pc, #400]	; (80066f0 <HAL_ADC_Init+0x234>)
 800655e:	f000 80a0 	beq.w	80066a2 <HAL_ADC_Init+0x1e6>
 8006562:	429a      	cmp	r2, r3
 8006564:	f000 80a5 	beq.w	80066b2 <HAL_ADC_Init+0x1f6>
 8006568:	4962      	ldr	r1, [pc, #392]	; (80066f4 <HAL_ADC_Init+0x238>)
 800656a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800656e:	6889      	ldr	r1, [r1, #8]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	430b      	orrs	r3, r1
 8006574:	4960      	ldr	r1, [pc, #384]	; (80066f8 <HAL_ADC_Init+0x23c>)
 8006576:	6889      	ldr	r1, [r1, #8]
 8006578:	430b      	orrs	r3, r1
 800657a:	07d9      	lsls	r1, r3, #31
 800657c:	d406      	bmi.n	800658c <HAL_ADC_Init+0xd0>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800657e:	495f      	ldr	r1, [pc, #380]	; (80066fc <HAL_ADC_Init+0x240>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006580:	688b      	ldr	r3, [r1, #8]
 8006582:	6865      	ldr	r5, [r4, #4]
 8006584:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8006588:	432b      	orrs	r3, r5
 800658a:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 800658c:	68e5      	ldr	r5, [r4, #12]
 800658e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006590:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8006594:	432b      	orrs	r3, r5
 8006596:	68a5      	ldr	r5, [r4, #8]
 8006598:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800659a:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800659c:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 800659e:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80065a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80065a6:	d05f      	beq.n	8006668 <HAL_ADC_Init+0x1ac>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80065a8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80065aa:	b121      	cbz	r1, 80065b6 <HAL_ADC_Init+0xfa>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80065ac:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80065ae:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80065b2:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80065b4:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80065b6:	68d5      	ldr	r5, [r2, #12]
 80065b8:	4951      	ldr	r1, [pc, #324]	; (8006700 <HAL_ADC_Init+0x244>)
 80065ba:	4029      	ands	r1, r5
 80065bc:	4319      	orrs	r1, r3
 80065be:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80065c0:	6913      	ldr	r3, [r2, #16]
 80065c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065c4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80065c8:	430b      	orrs	r3, r1
 80065ca:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80065cc:	6893      	ldr	r3, [r2, #8]
 80065ce:	075b      	lsls	r3, r3, #29
 80065d0:	d523      	bpl.n	800661a <HAL_ADC_Init+0x15e>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80065d2:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80065d4:	6963      	ldr	r3, [r4, #20]
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d04e      	beq.n	8006678 <HAL_ADC_Init+0x1bc>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80065da:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80065dc:	f023 030f 	bic.w	r3, r3, #15
 80065e0:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80065e2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80065e4:	f023 0303 	bic.w	r3, r3, #3
 80065e8:	f043 0301 	orr.w	r3, r3, #1
 80065ec:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80065ee:	b003      	add	sp, #12
 80065f0:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80065f2:	6893      	ldr	r3, [r2, #8]
 80065f4:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80065f8:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80065fc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80065fe:	d0a0      	beq.n	8006542 <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006600:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8006602:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006604:	f043 0310 	orr.w	r3, r3, #16
 8006608:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 800660a:	b003      	add	sp, #12
 800660c:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 800660e:	f7fa ff3f 	bl	8001490 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8006612:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8006614:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8006618:	e75c      	b.n	80064d4 <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800661a:	6893      	ldr	r3, [r2, #8]
 800661c:	071d      	lsls	r5, r3, #28
 800661e:	d4d9      	bmi.n	80065d4 <HAL_ADC_Init+0x118>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006620:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006622:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006626:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006628:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800662c:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800662e:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006632:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006636:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8006638:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800663a:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800663c:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 800663e:	bb19      	cbnz	r1, 8006688 <HAL_ADC_Init+0x1cc>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006640:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006644:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006646:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800664a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800664e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006652:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8006656:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800665a:	2b01      	cmp	r3, #1
 800665c:	d032      	beq.n	80066c4 <HAL_ADC_Init+0x208>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800665e:	6913      	ldr	r3, [r2, #16]
 8006660:	f023 0301 	bic.w	r3, r3, #1
 8006664:	6113      	str	r3, [r2, #16]
 8006666:	e7b5      	b.n	80065d4 <HAL_ADC_Init+0x118>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006668:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800666a:	3901      	subs	r1, #1
 800666c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8006670:	e79a      	b.n	80065a8 <HAL_ADC_Init+0xec>
    return HAL_ERROR;
 8006672:	2001      	movs	r0, #1
}
 8006674:	b003      	add	sp, #12
 8006676:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006678:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800667a:	6a23      	ldr	r3, [r4, #32]
 800667c:	f021 010f 	bic.w	r1, r1, #15
 8006680:	3b01      	subs	r3, #1
 8006682:	430b      	orrs	r3, r1
 8006684:	6313      	str	r3, [r2, #48]	; 0x30
 8006686:	e7ac      	b.n	80065e2 <HAL_ADC_Init+0x126>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800668c:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800668e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8006692:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006696:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800669a:	430b      	orrs	r3, r1
 800669c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80066a0:	e7d9      	b.n	8006656 <HAL_ADC_Init+0x19a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80066a2:	6891      	ldr	r1, [r2, #8]
 80066a4:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80066a6:	430b      	orrs	r3, r1
 80066a8:	07db      	lsls	r3, r3, #31
 80066aa:	f53f af6f 	bmi.w	800658c <HAL_ADC_Init+0xd0>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80066ae:	4915      	ldr	r1, [pc, #84]	; (8006704 <HAL_ADC_Init+0x248>)
 80066b0:	e766      	b.n	8006580 <HAL_ADC_Init+0xc4>
 80066b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	6891      	ldr	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80066ba:	430b      	orrs	r3, r1
 80066bc:	07d9      	lsls	r1, r3, #31
 80066be:	f53f af65 	bmi.w	800658c <HAL_ADC_Init+0xd0>
 80066c2:	e7f4      	b.n	80066ae <HAL_ADC_Init+0x1f2>
        MODIFY_REG(hadc->Instance->CFGR2,
 80066c4:	6911      	ldr	r1, [r2, #16]
 80066c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80066c8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80066ca:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 80066ce:	f021 0104 	bic.w	r1, r1, #4
 80066d2:	432b      	orrs	r3, r5
 80066d4:	430b      	orrs	r3, r1
 80066d6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80066d8:	430b      	orrs	r3, r1
 80066da:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80066dc:	430b      	orrs	r3, r1
 80066de:	f043 0301 	orr.w	r3, r3, #1
 80066e2:	6113      	str	r3, [r2, #16]
 80066e4:	e776      	b.n	80065d4 <HAL_ADC_Init+0x118>
 80066e6:	bf00      	nop
 80066e8:	20000008 	.word	0x20000008
 80066ec:	053e2d63 	.word	0x053e2d63
 80066f0:	50000100 	.word	0x50000100
 80066f4:	50000400 	.word	0x50000400
 80066f8:	50000600 	.word	0x50000600
 80066fc:	50000700 	.word	0x50000700
 8006700:	fff04007 	.word	0xfff04007
 8006704:	50000300 	.word	0x50000300

08006708 <HAL_ADC_ConvCpltCallback>:
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop

0800670c <HAL_ADC_ConvHalfCpltCallback>:
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop

08006710 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006710:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006712:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8006714:	f7ff fffa 	bl	800670c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006718:	bd08      	pop	{r3, pc}
 800671a:	bf00      	nop

0800671c <HAL_ADC_ErrorCallback>:
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop

08006720 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006720:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006722:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006724:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8006728:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800672a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800672c:	d11d      	bne.n	800676a <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800672e:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006730:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006734:	65da      	str	r2, [r3, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006736:	680a      	ldr	r2, [r1, #0]
 8006738:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800673c:	68ca      	ldr	r2, [r1, #12]
 800673e:	d01b      	beq.n	8006778 <ADC_DMAConvCplt+0x58>
 8006740:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8006744:	d10d      	bne.n	8006762 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006746:	68ca      	ldr	r2, [r1, #12]
 8006748:	0494      	lsls	r4, r2, #18
 800674a:	d40a      	bmi.n	8006762 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800674c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800674e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006752:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006754:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006756:	04d1      	lsls	r1, r2, #19
 8006758:	d403      	bmi.n	8006762 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800675a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800675c:	f042 0201 	orr.w	r2, r2, #1
 8006760:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8006762:	4618      	mov	r0, r3
 8006764:	f7ff ffd0 	bl	8006708 <HAL_ADC_ConvCpltCallback>
}
 8006768:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800676a:	06d2      	lsls	r2, r2, #27
 800676c:	d40a      	bmi.n	8006784 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800676e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8006770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006776:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006778:	0790      	lsls	r0, r2, #30
 800677a:	d5e7      	bpl.n	800674c <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 800677c:	4618      	mov	r0, r3
 800677e:	f7ff ffc3 	bl	8006708 <HAL_ADC_ConvCpltCallback>
 8006782:	e7f1      	b.n	8006768 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8006784:	4618      	mov	r0, r3
 8006786:	f7ff ffc9 	bl	800671c <HAL_ADC_ErrorCallback>
}
 800678a:	bd10      	pop	{r4, pc}

0800678c <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800678c:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 800678e:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006790:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8006792:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006796:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006798:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800679a:	f043 0304 	orr.w	r3, r3, #4
 800679e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80067a0:	f7ff ffbc 	bl	800671c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80067a4:	bd08      	pop	{r3, pc}
 80067a6:	bf00      	nop

080067a8 <HAL_ADC_ConfigChannel>:
{
 80067a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80067aa:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 80067ae:	b083      	sub	sp, #12
 80067b0:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80067b2:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80067b4:	f04f 0000 	mov.w	r0, #0
 80067b8:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80067ba:	f000 8174 	beq.w	8006aa6 <HAL_ADC_ConfigChannel+0x2fe>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067be:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80067c0:	2001      	movs	r0, #1
 80067c2:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80067c6:	6894      	ldr	r4, [r2, #8]
 80067c8:	0766      	lsls	r6, r4, #29
 80067ca:	d45e      	bmi.n	800688a <HAL_ADC_ConfigChannel+0xe2>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80067cc:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80067ce:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 80067d2:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80067d6:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 80067da:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80067dc:	f102 0430 	add.w	r4, r2, #48	; 0x30
  MODIFY_REG(*preg,
 80067e0:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80067e4:	f854 500e 	ldr.w	r5, [r4, lr]
 80067e8:	261f      	movs	r6, #31
 80067ea:	fa00 f00c 	lsl.w	r0, r0, ip
 80067ee:	fa06 fc0c 	lsl.w	ip, r6, ip
 80067f2:	ea25 0c0c 	bic.w	ip, r5, ip
 80067f6:	ea40 000c 	orr.w	r0, r0, ip
 80067fa:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80067fe:	6890      	ldr	r0, [r2, #8]
 8006800:	0745      	lsls	r5, r0, #29
 8006802:	d572      	bpl.n	80068ea <HAL_ADC_ConfigChannel+0x142>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006804:	6890      	ldr	r0, [r2, #8]
 8006806:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006808:	6894      	ldr	r4, [r2, #8]
 800680a:	f014 0f01 	tst.w	r4, #1
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800680e:	4604      	mov	r4, r0
 8006810:	d10c      	bne.n	800682c <HAL_ADC_ConfigChannel+0x84>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8006812:	4dbd      	ldr	r5, [pc, #756]	; (8006b08 <HAL_ADC_ConfigChannel+0x360>)
 8006814:	68ce      	ldr	r6, [r1, #12]
 8006816:	42ae      	cmp	r6, r5
 8006818:	f000 80eb 	beq.w	80069f2 <HAL_ADC_ConfigChannel+0x24a>
    CLEAR_BIT(ADCx->DIFSEL,
 800681c:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8006820:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8006824:	ea21 0100 	bic.w	r1, r1, r0
 8006828:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800682c:	49b7      	ldr	r1, [pc, #732]	; (8006b0c <HAL_ADC_ConfigChannel+0x364>)
 800682e:	420c      	tst	r4, r1
 8006830:	d059      	beq.n	80068e6 <HAL_ADC_ConfigChannel+0x13e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006832:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8006836:	f000 8134 	beq.w	8006aa2 <HAL_ADC_ConfigChannel+0x2fa>
 800683a:	4db5      	ldr	r5, [pc, #724]	; (8006b10 <HAL_ADC_ConfigChannel+0x368>)
 800683c:	49b5      	ldr	r1, [pc, #724]	; (8006b14 <HAL_ADC_ConfigChannel+0x36c>)
 800683e:	48b6      	ldr	r0, [pc, #728]	; (8006b18 <HAL_ADC_ConfigChannel+0x370>)
 8006840:	42aa      	cmp	r2, r5
 8006842:	bf18      	it	ne
 8006844:	4601      	movne	r1, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006846:	6888      	ldr	r0, [r1, #8]
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006848:	49b4      	ldr	r1, [pc, #720]	; (8006b1c <HAL_ADC_ConfigChannel+0x374>)
 800684a:	428c      	cmp	r4, r1
 800684c:	f000 75e0 	and.w	r5, r0, #29360128	; 0x1c00000
 8006850:	d024      	beq.n	800689c <HAL_ADC_ConfigChannel+0xf4>
 8006852:	49b3      	ldr	r1, [pc, #716]	; (8006b20 <HAL_ADC_ConfigChannel+0x378>)
 8006854:	428c      	cmp	r4, r1
 8006856:	d021      	beq.n	800689c <HAL_ADC_ConfigChannel+0xf4>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006858:	49b2      	ldr	r1, [pc, #712]	; (8006b24 <HAL_ADC_ConfigChannel+0x37c>)
 800685a:	428c      	cmp	r4, r1
 800685c:	f040 8139 	bne.w	8006ad2 <HAL_ADC_ConfigChannel+0x32a>
 8006860:	01c4      	lsls	r4, r0, #7
 8006862:	d440      	bmi.n	80068e6 <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006864:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8006868:	f000 8215 	beq.w	8006c96 <HAL_ADC_ConfigChannel+0x4ee>
 800686c:	4ca8      	ldr	r4, [pc, #672]	; (8006b10 <HAL_ADC_ConfigChannel+0x368>)
 800686e:	49a9      	ldr	r1, [pc, #676]	; (8006b14 <HAL_ADC_ConfigChannel+0x36c>)
 8006870:	48a9      	ldr	r0, [pc, #676]	; (8006b18 <HAL_ADC_ConfigChannel+0x370>)
 8006872:	42a2      	cmp	r2, r4
 8006874:	bf18      	it	ne
 8006876:	4601      	movne	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006878:	688a      	ldr	r2, [r1, #8]
 800687a:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800687e:	432a      	orrs	r2, r5
 8006880:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006884:	2000      	movs	r0, #0
 8006886:	608a      	str	r2, [r1, #8]
}
 8006888:	e003      	b.n	8006892 <HAL_ADC_ConfigChannel+0xea>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800688a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800688c:	f042 0220 	orr.w	r2, r2, #32
 8006890:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8006892:	2200      	movs	r2, #0
 8006894:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8006898:	b003      	add	sp, #12
 800689a:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800689c:	0201      	lsls	r1, r0, #8
 800689e:	d422      	bmi.n	80068e6 <HAL_ADC_ConfigChannel+0x13e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80068a0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80068a4:	f000 8113 	beq.w	8006ace <HAL_ADC_ConfigChannel+0x326>
 80068a8:	499f      	ldr	r1, [pc, #636]	; (8006b28 <HAL_ADC_ConfigChannel+0x380>)
 80068aa:	428a      	cmp	r2, r1
 80068ac:	d11b      	bne.n	80068e6 <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80068ae:	489a      	ldr	r0, [pc, #616]	; (8006b18 <HAL_ADC_ConfigChannel+0x370>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80068b0:	4a9e      	ldr	r2, [pc, #632]	; (8006b2c <HAL_ADC_ConfigChannel+0x384>)
 80068b2:	4c9f      	ldr	r4, [pc, #636]	; (8006b30 <HAL_ADC_ConfigChannel+0x388>)
 80068b4:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80068b6:	6881      	ldr	r1, [r0, #8]
 80068b8:	0992      	lsrs	r2, r2, #6
 80068ba:	fba4 4202 	umull	r4, r2, r4, r2
 80068be:	0992      	lsrs	r2, r2, #6
 80068c0:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80068c4:	3201      	adds	r2, #1
 80068c6:	4329      	orrs	r1, r5
 80068c8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80068cc:	0092      	lsls	r2, r2, #2
 80068ce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80068d2:	6081      	str	r1, [r0, #8]
 80068d4:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80068d6:	9a01      	ldr	r2, [sp, #4]
 80068d8:	b12a      	cbz	r2, 80068e6 <HAL_ADC_ConfigChannel+0x13e>
            wait_loop_index--;
 80068da:	9a01      	ldr	r2, [sp, #4]
 80068dc:	3a01      	subs	r2, #1
 80068de:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80068e0:	9a01      	ldr	r2, [sp, #4]
 80068e2:	2a00      	cmp	r2, #0
 80068e4:	d1f9      	bne.n	80068da <HAL_ADC_ConfigChannel+0x132>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80068e6:	2000      	movs	r0, #0
 80068e8:	e7d3      	b.n	8006892 <HAL_ADC_ConfigChannel+0xea>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80068ea:	6890      	ldr	r0, [r2, #8]
 80068ec:	0700      	lsls	r0, r0, #28
 80068ee:	d47e      	bmi.n	80069ee <HAL_ADC_ConfigChannel+0x246>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80068f0:	6888      	ldr	r0, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80068f2:	680d      	ldr	r5, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80068f4:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 80068f8:	f000 8120 	beq.w	8006b3c <HAL_ADC_ConfigChannel+0x394>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80068fc:	0dee      	lsrs	r6, r5, #23
 80068fe:	f102 0c14 	add.w	ip, r2, #20
 8006902:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8006906:	f3c5 5504 	ubfx	r5, r5, #20, #5
 800690a:	f85c 4006 	ldr.w	r4, [ip, r6]
 800690e:	2707      	movs	r7, #7
 8006910:	40a8      	lsls	r0, r5
 8006912:	fa07 f505 	lsl.w	r5, r7, r5
 8006916:	ea24 0405 	bic.w	r4, r4, r5
 800691a:	4320      	orrs	r0, r4
 800691c:	f84c 0006 	str.w	r0, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006920:	6950      	ldr	r0, [r2, #20]
 8006922:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006926:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006928:	e9d1 5604 	ldrd	r5, r6, [r1, #16]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800692c:	2d04      	cmp	r5, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800692e:	68d0      	ldr	r0, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006930:	d02d      	beq.n	800698e <HAL_ADC_ConfigChannel+0x1e6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006932:	f102 0460 	add.w	r4, r2, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006936:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800693a:	0040      	lsls	r0, r0, #1
  MODIFY_REG(*preg,
 800693c:	f854 c025 	ldr.w	ip, [r4, r5, lsl #2]
 8006940:	4f7c      	ldr	r7, [pc, #496]	; (8006b34 <HAL_ADC_ConfigChannel+0x38c>)
 8006942:	4086      	lsls	r6, r0
 8006944:	6808      	ldr	r0, [r1, #0]
 8006946:	ea0c 0707 	and.w	r7, ip, r7
 800694a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800694e:	4338      	orrs	r0, r7
 8006950:	4330      	orrs	r0, r6
 8006952:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8006956:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800695a:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 800695c:	698e      	ldr	r6, [r1, #24]
 800695e:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8006962:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 8006966:	4330      	orrs	r0, r6
 8006968:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800696c:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800696e:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8006970:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8006974:	f1a5 0501 	sub.w	r5, r5, #1
 8006978:	fab5 f585 	clz	r5, r5
 800697c:	096d      	lsrs	r5, r5, #5
 800697e:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8006982:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8006986:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 800698a:	6808      	ldr	r0, [r1, #0]
}
 800698c:	e73c      	b.n	8006808 <HAL_ADC_ConfigChannel+0x60>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800698e:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006990:	6e14      	ldr	r4, [r2, #96]	; 0x60
 8006992:	6e14      	ldr	r4, [r2, #96]	; 0x60
 8006994:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006998:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800699c:	2d00      	cmp	r5, #0
 800699e:	f040 80df 	bne.w	8006b60 <HAL_ADC_ConfigChannel+0x3b8>
 80069a2:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80069a6:	42ac      	cmp	r4, r5
 80069a8:	f000 813d 	beq.w	8006c26 <HAL_ADC_ConfigChannel+0x47e>
 80069ac:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80069ae:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80069b0:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80069b4:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80069b8:	f102 0764 	add.w	r7, r2, #100	; 0x64
 80069bc:	42ae      	cmp	r6, r5
 80069be:	f000 8158 	beq.w	8006c72 <HAL_ADC_ConfigChannel+0x4ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80069c2:	68a6      	ldr	r6, [r4, #8]
 80069c4:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80069c6:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80069ca:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80069ce:	42ae      	cmp	r6, r5
 80069d0:	f000 813d 	beq.w	8006c4e <HAL_ADC_ConfigChannel+0x4a6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80069d4:	68e6      	ldr	r6, [r4, #12]
 80069d6:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80069d8:	f104 070c 	add.w	r7, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80069dc:	f3c6 6484 	ubfx	r4, r6, #26, #5
 80069e0:	42a5      	cmp	r5, r4
 80069e2:	f47f af11 	bne.w	8006808 <HAL_ADC_ConfigChannel+0x60>
  MODIFY_REG(*preg,
 80069e6:	6838      	ldr	r0, [r7, #0]
 80069e8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80069ec:	6038      	str	r0, [r7, #0]
 80069ee:	6808      	ldr	r0, [r1, #0]
}
 80069f0:	e70a      	b.n	8006808 <HAL_ADC_ConfigChannel+0x60>
    SET_BIT(ADCx->DIFSEL,
 80069f2:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80069f6:	f3c0 0512 	ubfx	r5, r0, #0, #19
 80069fa:	432c      	orrs	r4, r5
 80069fc:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006a00:	2d00      	cmp	r5, #0
 8006a02:	d053      	beq.n	8006aac <HAL_ADC_ConfigChannel+0x304>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a04:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006a08:	2c00      	cmp	r4, #0
 8006a0a:	f000 80e8 	beq.w	8006bde <HAL_ADC_ConfigChannel+0x436>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8006a0e:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006a12:	3401      	adds	r4, #1
 8006a14:	f004 041f 	and.w	r4, r4, #31
 8006a18:	2c09      	cmp	r4, #9
 8006a1a:	f240 80e0 	bls.w	8006bde <HAL_ADC_ConfigChannel+0x436>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a1e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8006a22:	2c00      	cmp	r4, #0
 8006a24:	f000 813d 	beq.w	8006ca2 <HAL_ADC_ConfigChannel+0x4fa>
  return __builtin_clz(value);
 8006a28:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006a2c:	3401      	adds	r4, #1
 8006a2e:	06a4      	lsls	r4, r4, #26
 8006a30:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a34:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006a38:	2d00      	cmp	r5, #0
 8006a3a:	f000 8130 	beq.w	8006c9e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006a3e:	fab5 f585 	clz	r5, r5
 8006a42:	3501      	adds	r5, #1
 8006a44:	f005 051f 	and.w	r5, r5, #31
 8006a48:	2601      	movs	r6, #1
 8006a4a:	fa06 f505 	lsl.w	r5, r6, r5
 8006a4e:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a50:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8006a54:	2800      	cmp	r0, #0
 8006a56:	f000 8120 	beq.w	8006c9a <HAL_ADC_ConfigChannel+0x4f2>
  return __builtin_clz(value);
 8006a5a:	fab0 f080 	clz	r0, r0
 8006a5e:	1c45      	adds	r5, r0, #1
 8006a60:	f005 051f 	and.w	r5, r5, #31
 8006a64:	2003      	movs	r0, #3
 8006a66:	f06f 061d 	mvn.w	r6, #29
 8006a6a:	fb10 6005 	smlabb	r0, r0, r5, r6
 8006a6e:	0500      	lsls	r0, r0, #20
 8006a70:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006a74:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006a76:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8006a78:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006a7a:	f005 0504 	and.w	r5, r5, #4
 8006a7e:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8006a82:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8006a86:	fa04 fc00 	lsl.w	ip, r4, r0
 8006a8a:	f04f 0e07 	mov.w	lr, #7
 8006a8e:	5974      	ldr	r4, [r6, r5]
 8006a90:	fa0e f000 	lsl.w	r0, lr, r0
 8006a94:	ea24 0000 	bic.w	r0, r4, r0
 8006a98:	ea40 000c 	orr.w	r0, r0, ip
 8006a9c:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006a9e:	680c      	ldr	r4, [r1, #0]
}
 8006aa0:	e6c4      	b.n	800682c <HAL_ADC_ConfigChannel+0x84>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006aa2:	491c      	ldr	r1, [pc, #112]	; (8006b14 <HAL_ADC_ConfigChannel+0x36c>)
 8006aa4:	e6cf      	b.n	8006846 <HAL_ADC_ConfigChannel+0x9e>
  __HAL_LOCK(hadc);
 8006aa6:	2002      	movs	r0, #2
}
 8006aa8:	b003      	add	sp, #12
 8006aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006aac:	0e80      	lsrs	r0, r0, #26
 8006aae:	3001      	adds	r0, #1
 8006ab0:	f000 051f 	and.w	r5, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ab4:	2d09      	cmp	r5, #9
 8006ab6:	f200 8084 	bhi.w	8006bc2 <HAL_ADC_ConfigChannel+0x41a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006aba:	0684      	lsls	r4, r0, #26
 8006abc:	2001      	movs	r0, #1
 8006abe:	40a8      	lsls	r0, r5
 8006ac0:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8006ac4:	4304      	orrs	r4, r0
 8006ac6:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8006aca:	0500      	lsls	r0, r0, #20
 8006acc:	e7d2      	b.n	8006a74 <HAL_ADC_ConfigChannel+0x2cc>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006ace:	4811      	ldr	r0, [pc, #68]	; (8006b14 <HAL_ADC_ConfigChannel+0x36c>)
 8006ad0:	e6ee      	b.n	80068b0 <HAL_ADC_ConfigChannel+0x108>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006ad2:	4919      	ldr	r1, [pc, #100]	; (8006b38 <HAL_ADC_ConfigChannel+0x390>)
 8006ad4:	428c      	cmp	r4, r1
 8006ad6:	f47f af06 	bne.w	80068e6 <HAL_ADC_ConfigChannel+0x13e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006ada:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8006ade:	f47f af02 	bne.w	80068e6 <HAL_ADC_ConfigChannel+0x13e>
        if (ADC_VREFINT_INSTANCE(hadc))
 8006ae2:	490b      	ldr	r1, [pc, #44]	; (8006b10 <HAL_ADC_ConfigChannel+0x368>)
 8006ae4:	428a      	cmp	r2, r1
 8006ae6:	f43f aefe 	beq.w	80068e6 <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006aea:	4c0b      	ldr	r4, [pc, #44]	; (8006b18 <HAL_ADC_ConfigChannel+0x370>)
 8006aec:	f501 7100 	add.w	r1, r1, #512	; 0x200
 8006af0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8006af4:	bf18      	it	ne
 8006af6:	4621      	movne	r1, r4
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006af8:	688a      	ldr	r2, [r1, #8]
 8006afa:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8006afe:	432a      	orrs	r2, r5
 8006b00:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006b04:	608a      	str	r2, [r1, #8]
}
 8006b06:	e6c4      	b.n	8006892 <HAL_ADC_ConfigChannel+0xea>
 8006b08:	407f0000 	.word	0x407f0000
 8006b0c:	80080000 	.word	0x80080000
 8006b10:	50000100 	.word	0x50000100
 8006b14:	50000300 	.word	0x50000300
 8006b18:	50000700 	.word	0x50000700
 8006b1c:	c3210000 	.word	0xc3210000
 8006b20:	90c00010 	.word	0x90c00010
 8006b24:	c7520000 	.word	0xc7520000
 8006b28:	50000600 	.word	0x50000600
 8006b2c:	20000008 	.word	0x20000008
 8006b30:	053e2d63 	.word	0x053e2d63
 8006b34:	03fff000 	.word	0x03fff000
 8006b38:	cb840000 	.word	0xcb840000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006b3c:	0de8      	lsrs	r0, r5, #23
 8006b3e:	f000 0004 	and.w	r0, r0, #4
 8006b42:	f102 0414 	add.w	r4, r2, #20
  MODIFY_REG(*preg,
 8006b46:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8006b4a:	2607      	movs	r6, #7
 8006b4c:	40ae      	lsls	r6, r5
 8006b4e:	5825      	ldr	r5, [r4, r0]
 8006b50:	ea25 0506 	bic.w	r5, r5, r6
 8006b54:	5025      	str	r5, [r4, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006b56:	6950      	ldr	r0, [r2, #20]
 8006b58:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8006b5c:	6150      	str	r0, [r2, #20]
}
 8006b5e:	e6e3      	b.n	8006928 <HAL_ADC_ConfigChannel+0x180>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b60:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006b64:	b11d      	cbz	r5, 8006b6e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8006b66:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006b6a:	42ac      	cmp	r4, r5
 8006b6c:	d05b      	beq.n	8006c26 <HAL_ADC_ConfigChannel+0x47e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006b6e:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8006b70:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b72:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006b76:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006b7a:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b7e:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006b82:	b11d      	cbz	r5, 8006b8c <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 8006b84:	fab5 f585 	clz	r5, r5
 8006b88:	42ae      	cmp	r6, r5
 8006b8a:	d072      	beq.n	8006c72 <HAL_ADC_ConfigChannel+0x4ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006b8c:	68a5      	ldr	r5, [r4, #8]
 8006b8e:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b90:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006b94:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b98:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006b9c:	b11d      	cbz	r5, 8006ba6 <HAL_ADC_ConfigChannel+0x3fe>
  return __builtin_clz(value);
 8006b9e:	fab5 f585 	clz	r5, r5
 8006ba2:	42ae      	cmp	r6, r5
 8006ba4:	d053      	beq.n	8006c4e <HAL_ADC_ConfigChannel+0x4a6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006ba6:	68e5      	ldr	r5, [r4, #12]
 8006ba8:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006baa:	f104 070c 	add.w	r7, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006bae:	f3c5 6484 	ubfx	r4, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bb2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006bb6:	2d00      	cmp	r5, #0
 8006bb8:	f43f ae26 	beq.w	8006808 <HAL_ADC_ConfigChannel+0x60>
  return __builtin_clz(value);
 8006bbc:	fab5 f585 	clz	r5, r5
 8006bc0:	e70e      	b.n	80069e0 <HAL_ADC_ConfigChannel+0x238>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006bc2:	0684      	lsls	r4, r0, #26
 8006bc4:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8006bc8:	381e      	subs	r0, #30
 8006bca:	2601      	movs	r6, #1
 8006bcc:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8006bd0:	0500      	lsls	r0, r0, #20
 8006bd2:	fa06 f505 	lsl.w	r5, r6, r5
 8006bd6:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8006bda:	432c      	orrs	r4, r5
 8006bdc:	e74a      	b.n	8006a74 <HAL_ADC_ConfigChannel+0x2cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bde:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8006be2:	2c00      	cmp	r4, #0
 8006be4:	d065      	beq.n	8006cb2 <HAL_ADC_ConfigChannel+0x50a>
  return __builtin_clz(value);
 8006be6:	fab4 f484 	clz	r4, r4
 8006bea:	3401      	adds	r4, #1
 8006bec:	06a4      	lsls	r4, r4, #26
 8006bee:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bf2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006bf6:	2d00      	cmp	r5, #0
 8006bf8:	d059      	beq.n	8006cae <HAL_ADC_ConfigChannel+0x506>
  return __builtin_clz(value);
 8006bfa:	fab5 f585 	clz	r5, r5
 8006bfe:	3501      	adds	r5, #1
 8006c00:	f005 051f 	and.w	r5, r5, #31
 8006c04:	2601      	movs	r6, #1
 8006c06:	fa06 f505 	lsl.w	r5, r6, r5
 8006c0a:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c0c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8006c10:	2800      	cmp	r0, #0
 8006c12:	d049      	beq.n	8006ca8 <HAL_ADC_ConfigChannel+0x500>
  return __builtin_clz(value);
 8006c14:	fab0 f080 	clz	r0, r0
 8006c18:	3001      	adds	r0, #1
 8006c1a:	f000 001f 	and.w	r0, r0, #31
 8006c1e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8006c22:	0500      	lsls	r0, r0, #20
 8006c24:	e726      	b.n	8006a74 <HAL_ADC_ConfigChannel+0x2cc>
  MODIFY_REG(*preg,
 8006c26:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8006c28:	4614      	mov	r4, r2
 8006c2a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006c2e:	f844 0f60 	str.w	r0, [r4, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006c32:	6e50      	ldr	r0, [r2, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c34:	6808      	ldr	r0, [r1, #0]
 8006c36:	6e56      	ldr	r6, [r2, #100]	; 0x64
 8006c38:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c3c:	f102 0764 	add.w	r7, r2, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006c40:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c44:	2d00      	cmp	r5, #0
 8006c46:	d19a      	bne.n	8006b7e <HAL_ADC_ConfigChannel+0x3d6>
 8006c48:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006c4c:	e6b6      	b.n	80069bc <HAL_ADC_ConfigChannel+0x214>
  MODIFY_REG(*preg,
 8006c4e:	6838      	ldr	r0, [r7, #0]
 8006c50:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006c54:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006c56:	68e0      	ldr	r0, [r4, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c58:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c5a:	f104 070c 	add.w	r7, r4, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006c5e:	68e4      	ldr	r4, [r4, #12]
 8006c60:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006c64:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c68:	2d00      	cmp	r5, #0
 8006c6a:	d1a2      	bne.n	8006bb2 <HAL_ADC_ConfigChannel+0x40a>
 8006c6c:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006c70:	e6b6      	b.n	80069e0 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(*preg,
 8006c72:	6838      	ldr	r0, [r7, #0]
 8006c74:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006c78:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006c7a:	68a0      	ldr	r0, [r4, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c7c:	6808      	ldr	r0, [r1, #0]
 8006c7e:	68a6      	ldr	r6, [r4, #8]
 8006c80:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c84:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006c88:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c8c:	2d00      	cmp	r5, #0
 8006c8e:	d183      	bne.n	8006b98 <HAL_ADC_ConfigChannel+0x3f0>
 8006c90:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006c94:	e69b      	b.n	80069ce <HAL_ADC_ConfigChannel+0x226>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006c96:	4908      	ldr	r1, [pc, #32]	; (8006cb8 <HAL_ADC_ConfigChannel+0x510>)
 8006c98:	e5ee      	b.n	8006878 <HAL_ADC_ConfigChannel+0xd0>
 8006c9a:	4808      	ldr	r0, [pc, #32]	; (8006cbc <HAL_ADC_ConfigChannel+0x514>)
 8006c9c:	e6ea      	b.n	8006a74 <HAL_ADC_ConfigChannel+0x2cc>
 8006c9e:	2502      	movs	r5, #2
 8006ca0:	e6d5      	b.n	8006a4e <HAL_ADC_ConfigChannel+0x2a6>
 8006ca2:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 8006ca6:	e6c5      	b.n	8006a34 <HAL_ADC_ConfigChannel+0x28c>
 8006ca8:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8006cac:	e6e2      	b.n	8006a74 <HAL_ADC_ConfigChannel+0x2cc>
 8006cae:	2502      	movs	r5, #2
 8006cb0:	e7ab      	b.n	8006c0a <HAL_ADC_ConfigChannel+0x462>
 8006cb2:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 8006cb6:	e79c      	b.n	8006bf2 <HAL_ADC_ConfigChannel+0x44a>
 8006cb8:	50000300 	.word	0x50000300
 8006cbc:	fe500000 	.word	0xfe500000

08006cc0 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006cc0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006cc2:	689a      	ldr	r2, [r3, #8]
 8006cc4:	07d2      	lsls	r2, r2, #31
 8006cc6:	d501      	bpl.n	8006ccc <ADC_Enable+0xc>
  return HAL_OK;
 8006cc8:	2000      	movs	r0, #0
}
 8006cca:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006ccc:	6899      	ldr	r1, [r3, #8]
 8006cce:	4a18      	ldr	r2, [pc, #96]	; (8006d30 <ADC_Enable+0x70>)
 8006cd0:	4211      	tst	r1, r2
{
 8006cd2:	b570      	push	{r4, r5, r6, lr}
 8006cd4:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006cd6:	d008      	beq.n	8006cea <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006cd8:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8006cda:	f043 0310 	orr.w	r3, r3, #16
 8006cde:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ce0:	6e33      	ldr	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 8006ce2:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ce4:	4303      	orrs	r3, r0
 8006ce6:	6633      	str	r3, [r6, #96]	; 0x60
}
 8006ce8:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8006cea:	689a      	ldr	r2, [r3, #8]
 8006cec:	4d11      	ldr	r5, [pc, #68]	; (8006d34 <ADC_Enable+0x74>)
 8006cee:	402a      	ands	r2, r5
 8006cf0:	f042 0201 	orr.w	r2, r2, #1
 8006cf4:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8006cf6:	f7fb ff67 	bl	8002bc8 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006cfa:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8006cfc:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	07d0      	lsls	r0, r2, #31
 8006d02:	d413      	bmi.n	8006d2c <ADC_Enable+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006d04:	689a      	ldr	r2, [r3, #8]
 8006d06:	07d1      	lsls	r1, r2, #31
 8006d08:	d404      	bmi.n	8006d14 <ADC_Enable+0x54>
  MODIFY_REG(ADCx->CR,
 8006d0a:	689a      	ldr	r2, [r3, #8]
 8006d0c:	402a      	ands	r2, r5
 8006d0e:	f042 0201 	orr.w	r2, r2, #1
 8006d12:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006d14:	f7fb ff58 	bl	8002bc8 <HAL_GetTick>
 8006d18:	1b03      	subs	r3, r0, r4
 8006d1a:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006d1c:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006d1e:	d9ee      	bls.n	8006cfe <ADC_Enable+0x3e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	07d2      	lsls	r2, r2, #31
 8006d24:	d5d8      	bpl.n	8006cd8 <ADC_Enable+0x18>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	07d0      	lsls	r0, r2, #31
 8006d2a:	d5eb      	bpl.n	8006d04 <ADC_Enable+0x44>
  return HAL_OK;
 8006d2c:	2000      	movs	r0, #0
}
 8006d2e:	bd70      	pop	{r4, r5, r6, pc}
 8006d30:	8000003f 	.word	0x8000003f
 8006d34:	7fffffc0 	.word	0x7fffffc0

08006d38 <HAL_ADC_Start_DMA>:
{
 8006d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d3c:	6805      	ldr	r5, [r0, #0]
 8006d3e:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
{
 8006d42:	4604      	mov	r4, r0
 8006d44:	460e      	mov	r6, r1
 8006d46:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d48:	d022      	beq.n	8006d90 <HAL_ADC_Start_DMA+0x58>
 8006d4a:	4a39      	ldr	r2, [pc, #228]	; (8006e30 <HAL_ADC_Start_DMA+0xf8>)
 8006d4c:	4839      	ldr	r0, [pc, #228]	; (8006e34 <HAL_ADC_Start_DMA+0xfc>)
 8006d4e:	4b3a      	ldr	r3, [pc, #232]	; (8006e38 <HAL_ADC_Start_DMA+0x100>)
 8006d50:	4295      	cmp	r5, r2
 8006d52:	bf08      	it	eq
 8006d54:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006d56:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006d58:	68ab      	ldr	r3, [r5, #8]
 8006d5a:	075b      	lsls	r3, r3, #29
 8006d5c:	d415      	bmi.n	8006d8a <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 8006d5e:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d011      	beq.n	8006d8a <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006d66:	4b35      	ldr	r3, [pc, #212]	; (8006e3c <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 8006d68:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006d6a:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006d6c:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 8006d70:	f884 0058 	strb.w	r0, [r4, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006d74:	d00e      	beq.n	8006d94 <HAL_ADC_Start_DMA+0x5c>
 8006d76:	f240 2321 	movw	r3, #545	; 0x221
 8006d7a:	fa23 f308 	lsr.w	r3, r3, r8
 8006d7e:	4003      	ands	r3, r0
 8006d80:	d108      	bne.n	8006d94 <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 8006d82:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 8006d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 8006d8a:	2002      	movs	r0, #2
}
 8006d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d90:	4829      	ldr	r0, [pc, #164]	; (8006e38 <HAL_ADC_Start_DMA+0x100>)
 8006d92:	e7e0      	b.n	8006d56 <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 8006d94:	4620      	mov	r0, r4
 8006d96:	f7ff ff93 	bl	8006cc0 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8006d9a:	2800      	cmp	r0, #0
 8006d9c:	d13f      	bne.n	8006e1e <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 8006d9e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006da0:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8006da2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006da6:	f023 0301 	bic.w	r3, r3, #1
 8006daa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dae:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006db0:	4b1f      	ldr	r3, [pc, #124]	; (8006e30 <HAL_ADC_Start_DMA+0xf8>)
 8006db2:	4299      	cmp	r1, r3
 8006db4:	d038      	beq.n	8006e28 <HAL_ADC_Start_DMA+0xf0>
 8006db6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006dba:	4299      	cmp	r1, r3
 8006dbc:	d034      	beq.n	8006e28 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006dbe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006dc0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006dc4:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006dc6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006dc8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006dca:	4d1d      	ldr	r5, [pc, #116]	; (8006e40 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006dcc:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006dd0:	bf1c      	itt	ne
 8006dd2:	6e23      	ldrne	r3, [r4, #96]	; 0x60
 8006dd4:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8006dd8:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006dda:	62c5      	str	r5, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006ddc:	4d19      	ldr	r5, [pc, #100]	; (8006e44 <HAL_ADC_Start_DMA+0x10c>)
 8006dde:	6305      	str	r5, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006de0:	4d19      	ldr	r5, [pc, #100]	; (8006e48 <HAL_ADC_Start_DMA+0x110>)
 8006de2:	6345      	str	r5, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006de4:	251c      	movs	r5, #28
 8006de6:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8006de8:	2500      	movs	r5, #0
 8006dea:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006dee:	684d      	ldr	r5, [r1, #4]
 8006df0:	f045 0510 	orr.w	r5, r5, #16
 8006df4:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006df6:	68cd      	ldr	r5, [r1, #12]
 8006df8:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006dfc:	463b      	mov	r3, r7
 8006dfe:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006e00:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006e02:	3140      	adds	r1, #64	; 0x40
 8006e04:	f000 f9e0 	bl	80071c8 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006e08:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8006e0a:	6893      	ldr	r3, [r2, #8]
 8006e0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e10:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006e14:	f043 0304 	orr.w	r3, r3, #4
 8006e18:	6093      	str	r3, [r2, #8]
}
 8006e1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8006e1e:	2300      	movs	r3, #0
 8006e20:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 8006e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006e28:	f1b8 0f00 	cmp.w	r8, #0
 8006e2c:	d1cb      	bne.n	8006dc6 <HAL_ADC_Start_DMA+0x8e>
 8006e2e:	e7c6      	b.n	8006dbe <HAL_ADC_Start_DMA+0x86>
 8006e30:	50000100 	.word	0x50000100
 8006e34:	50000700 	.word	0x50000700
 8006e38:	50000300 	.word	0x50000300
 8006e3c:	50000600 	.word	0x50000600
 8006e40:	08006721 	.word	0x08006721
 8006e44:	08006711 	.word	0x08006711
 8006e48:	0800678d 	.word	0x0800678d

08006e4c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006e4c:	b470      	push	{r4, r5, r6}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006e4e:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006e52:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8006e54:	2a01      	cmp	r2, #1
{
 8006e56:	b09d      	sub	sp, #116	; 0x74
  __HAL_LOCK(hadc);
 8006e58:	d056      	beq.n	8006f08 <HAL_ADCEx_MultiModeConfigChannel+0xbc>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006e5a:	6802      	ldr	r2, [r0, #0]
 8006e5c:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006e5e:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8006e60:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006e62:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006e66:	9418      	str	r4, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8006e68:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006e6c:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006e6e:	d00b      	beq.n	8006e88 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006e70:	4d48      	ldr	r5, [pc, #288]	; (8006f94 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006e72:	42aa      	cmp	r2, r5
 8006e74:	d046      	beq.n	8006f04 <HAL_ADCEx_MultiModeConfigChannel+0xb8>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e76:	6dda      	ldr	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006e78:	f883 4058 	strb.w	r4, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e7c:	f042 0220 	orr.w	r2, r2, #32
 8006e80:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8006e82:	b01d      	add	sp, #116	; 0x74
 8006e84:	bc70      	pop	{r4, r5, r6}
 8006e86:	4770      	bx	lr
 8006e88:	4843      	ldr	r0, [pc, #268]	; (8006f98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006e8a:	6880      	ldr	r0, [r0, #8]
 8006e8c:	0740      	lsls	r0, r0, #29
 8006e8e:	d50b      	bpl.n	8006ea8 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8006e90:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e92:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006e94:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8006e98:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e9a:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8006ea2:	b01d      	add	sp, #116	; 0x74
 8006ea4:	bc70      	pop	{r4, r5, r6}
 8006ea6:	4770      	bx	lr
 8006ea8:	6890      	ldr	r0, [r2, #8]
 8006eaa:	0744      	lsls	r4, r0, #29
 8006eac:	d4f1      	bmi.n	8006e92 <HAL_ADCEx_MultiModeConfigChannel+0x46>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006eae:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8006eb2:	d02d      	beq.n	8006f10 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 8006eb4:	4838      	ldr	r0, [pc, #224]	; (8006f98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8006eb6:	4282      	cmp	r2, r0
 8006eb8:	d02a      	beq.n	8006f10 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006eba:	2e00      	cmp	r6, #0
 8006ebc:	d058      	beq.n	8006f70 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006ebe:	4837      	ldr	r0, [pc, #220]	; (8006f9c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006ec0:	684c      	ldr	r4, [r1, #4]
 8006ec2:	6882      	ldr	r2, [r0, #8]
 8006ec4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006ec8:	4322      	orrs	r2, r4
 8006eca:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
 8006ece:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8006ed2:	6082      	str	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006ed4:	4a2f      	ldr	r2, [pc, #188]	; (8006f94 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006ed6:	6894      	ldr	r4, [r2, #8]
 8006ed8:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006edc:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006ede:	4322      	orrs	r2, r4
 8006ee0:	4c2f      	ldr	r4, [pc, #188]	; (8006fa0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8006ee2:	68a4      	ldr	r4, [r4, #8]
 8006ee4:	4322      	orrs	r2, r4
 8006ee6:	43d2      	mvns	r2, r2
 8006ee8:	f002 0201 	and.w	r2, r2, #1
 8006eec:	b142      	cbz	r2, 8006f00 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        MODIFY_REG(tmpADC_Common->CCR,
 8006eee:	6884      	ldr	r4, [r0, #8]
 8006ef0:	688a      	ldr	r2, [r1, #8]
 8006ef2:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 8006ef6:	4332      	orrs	r2, r6
 8006ef8:	f021 010f 	bic.w	r1, r1, #15
 8006efc:	430a      	orrs	r2, r1
 8006efe:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f00:	2000      	movs	r0, #0
 8006f02:	e7cb      	b.n	8006e9c <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8006f04:	4827      	ldr	r0, [pc, #156]	; (8006fa4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8006f06:	e7c0      	b.n	8006e8a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
  __HAL_LOCK(hadc);
 8006f08:	2002      	movs	r0, #2
}
 8006f0a:	b01d      	add	sp, #116	; 0x74
 8006f0c:	bc70      	pop	{r4, r5, r6}
 8006f0e:	4770      	bx	lr
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006f10:	b1ae      	cbz	r6, 8006f3e <HAL_ADCEx_MultiModeConfigChannel+0xf2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006f12:	4825      	ldr	r0, [pc, #148]	; (8006fa8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006f14:	684c      	ldr	r4, [r1, #4]
 8006f16:	6882      	ldr	r2, [r0, #8]
 8006f18:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006f1c:	4322      	orrs	r2, r4
 8006f1e:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
 8006f22:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8006f26:	6082      	str	r2, [r0, #8]
 8006f28:	4a1b      	ldr	r2, [pc, #108]	; (8006f98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8006f2a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006f2e:	6880      	ldr	r0, [r0, #8]
 8006f30:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f32:	4302      	orrs	r2, r0
 8006f34:	43d2      	mvns	r2, r2
 8006f36:	481c      	ldr	r0, [pc, #112]	; (8006fa8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006f38:	f002 0201 	and.w	r2, r2, #1
 8006f3c:	e7d6      	b.n	8006eec <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006f3e:	491a      	ldr	r1, [pc, #104]	; (8006fa8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006f40:	688a      	ldr	r2, [r1, #8]
 8006f42:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006f46:	608a      	str	r2, [r1, #8]
 8006f48:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006f4c:	4a12      	ldr	r2, [pc, #72]	; (8006f98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8006f4e:	6880      	ldr	r0, [r0, #8]
 8006f50:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f52:	4915      	ldr	r1, [pc, #84]	; (8006fa8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006f54:	4302      	orrs	r2, r0
 8006f56:	43d2      	mvns	r2, r2
 8006f58:	f002 0201 	and.w	r2, r2, #1
 8006f5c:	2a00      	cmp	r2, #0
 8006f5e:	d0cf      	beq.n	8006f00 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006f60:	688a      	ldr	r2, [r1, #8]
 8006f62:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8006f66:	f022 020f 	bic.w	r2, r2, #15
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f6a:	2000      	movs	r0, #0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006f6c:	608a      	str	r2, [r1, #8]
 8006f6e:	e795      	b.n	8006e9c <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006f70:	490a      	ldr	r1, [pc, #40]	; (8006f9c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006f72:	4808      	ldr	r0, [pc, #32]	; (8006f94 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006f74:	688a      	ldr	r2, [r1, #8]
 8006f76:	4c0b      	ldr	r4, [pc, #44]	; (8006fa4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8006f78:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006f7c:	608a      	str	r2, [r1, #8]
 8006f7e:	6880      	ldr	r0, [r0, #8]
 8006f80:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f82:	4302      	orrs	r2, r0
 8006f84:	4806      	ldr	r0, [pc, #24]	; (8006fa0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8006f86:	6880      	ldr	r0, [r0, #8]
 8006f88:	4302      	orrs	r2, r0
 8006f8a:	43d2      	mvns	r2, r2
 8006f8c:	f002 0201 	and.w	r2, r2, #1
 8006f90:	e7e4      	b.n	8006f5c <HAL_ADCEx_MultiModeConfigChannel+0x110>
 8006f92:	bf00      	nop
 8006f94:	50000400 	.word	0x50000400
 8006f98:	50000100 	.word	0x50000100
 8006f9c:	50000700 	.word	0x50000700
 8006fa0:	50000600 	.word	0x50000600
 8006fa4:	50000500 	.word	0x50000500
 8006fa8:	50000300 	.word	0x50000300

08006fac <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006fac:	4907      	ldr	r1, [pc, #28]	; (8006fcc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8006fae:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006fb0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006fb2:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006fb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006fba:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006fbc:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006fbe:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006fc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8006fc6:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	e000ed00 	.word	0xe000ed00

08006fd0 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006fd0:	4b1c      	ldr	r3, [pc, #112]	; (8007044 <HAL_NVIC_SetPriority+0x74>)
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006fd8:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fda:	f1c3 0e07 	rsb	lr, r3, #7
 8006fde:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fe2:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fe6:	bf28      	it	cs
 8006fe8:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fec:	f1bc 0f06 	cmp.w	ip, #6
 8006ff0:	d91b      	bls.n	800702a <HAL_NVIC_SetPriority+0x5a>
 8006ff2:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006ff4:	f04f 3cff 	mov.w	ip, #4294967295
 8006ff8:	fa0c fc03 	lsl.w	ip, ip, r3
 8006ffc:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007000:	f04f 3cff 	mov.w	ip, #4294967295
 8007004:	fa0c fc0e 	lsl.w	ip, ip, lr
 8007008:	ea21 010c 	bic.w	r1, r1, ip
 800700c:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800700e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007010:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8007014:	db0c      	blt.n	8007030 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007016:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800701a:	0109      	lsls	r1, r1, #4
 800701c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8007020:	b2c9      	uxtb	r1, r1
 8007022:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8007026:	f85d fb04 	ldr.w	pc, [sp], #4
 800702a:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800702c:	4613      	mov	r3, r2
 800702e:	e7e7      	b.n	8007000 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007030:	4b05      	ldr	r3, [pc, #20]	; (8007048 <HAL_NVIC_SetPriority+0x78>)
 8007032:	f000 000f 	and.w	r0, r0, #15
 8007036:	0109      	lsls	r1, r1, #4
 8007038:	4403      	add	r3, r0
 800703a:	b2c9      	uxtb	r1, r1
 800703c:	7619      	strb	r1, [r3, #24]
 800703e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007042:	bf00      	nop
 8007044:	e000ed00 	.word	0xe000ed00
 8007048:	e000ecfc 	.word	0xe000ecfc

0800704c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800704c:	2800      	cmp	r0, #0
 800704e:	db07      	blt.n	8007060 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007050:	4a04      	ldr	r2, [pc, #16]	; (8007064 <HAL_NVIC_EnableIRQ+0x18>)
 8007052:	0941      	lsrs	r1, r0, #5
 8007054:	2301      	movs	r3, #1
 8007056:	f000 001f 	and.w	r0, r0, #31
 800705a:	4083      	lsls	r3, r0
 800705c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8007060:	4770      	bx	lr
 8007062:	bf00      	nop
 8007064:	e000e100 	.word	0xe000e100

08007068 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007068:	3801      	subs	r0, #1
 800706a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800706e:	d210      	bcs.n	8007092 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007070:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007072:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007076:	4c08      	ldr	r4, [pc, #32]	; (8007098 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007078:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800707a:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 800707e:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007082:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007084:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007086:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007088:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 800708a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800708e:	6119      	str	r1, [r3, #16]
 8007090:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8007092:	2001      	movs	r0, #1
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	e000ed00 	.word	0xe000ed00

0800709c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800709c:	2800      	cmp	r0, #0
 800709e:	d078      	beq.n	8007192 <HAL_DMA_Init+0xf6>
{
 80070a0:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80070a2:	4b3d      	ldr	r3, [pc, #244]	; (8007198 <HAL_DMA_Init+0xfc>)
 80070a4:	6804      	ldr	r4, [r0, #0]
 80070a6:	429c      	cmp	r4, r3
 80070a8:	d95f      	bls.n	800716a <HAL_DMA_Init+0xce>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80070aa:	4a3c      	ldr	r2, [pc, #240]	; (800719c <HAL_DMA_Init+0x100>)
 80070ac:	4b3c      	ldr	r3, [pc, #240]	; (80071a0 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA2;
 80070ae:	493d      	ldr	r1, [pc, #244]	; (80071a4 <HAL_DMA_Init+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80070b0:	4422      	add	r2, r4
 80070b2:	fba3 3202 	umull	r3, r2, r3, r2
 80070b6:	0912      	lsrs	r2, r2, #4
 80070b8:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80070ba:	2302      	movs	r3, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80070bc:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 80070be:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 80070c2:	68c3      	ldr	r3, [r0, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80070c4:	4e36      	ldr	r6, [pc, #216]	; (80071a0 <HAL_DMA_Init+0x104>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80070c6:	4f34      	ldr	r7, [pc, #208]	; (8007198 <HAL_DMA_Init+0xfc>)
 80070c8:	e9c0 1210 	strd	r1, r2, [r0, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80070cc:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 80070ce:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80070d0:	430b      	orrs	r3, r1
 80070d2:	6941      	ldr	r1, [r0, #20]
 80070d4:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80070d6:	6981      	ldr	r1, [r0, #24]
 80070d8:	430b      	orrs	r3, r1
  tmp = hdma->Instance->CCR;
 80070da:	6821      	ldr	r1, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80070dc:	f421 4cff 	bic.w	ip, r1, #32640	; 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80070e0:	69c1      	ldr	r1, [r0, #28]
 80070e2:	430b      	orrs	r3, r1
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80070e4:	b2e1      	uxtb	r1, r4
 80070e6:	3908      	subs	r1, #8
 80070e8:	fba6 6101 	umull	r6, r1, r6, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80070ec:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80070ee:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80070f2:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 80070f4:	ea43 030c 	orr.w	r3, r3, ip
  hdma->Instance->CCR = tmp;
 80070f8:	6023      	str	r3, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80070fa:	4e2b      	ldr	r6, [pc, #172]	; (80071a8 <HAL_DMA_Init+0x10c>)
 80070fc:	4b2b      	ldr	r3, [pc, #172]	; (80071ac <HAL_DMA_Init+0x110>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80070fe:	f3c1 1104 	ubfx	r1, r1, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007102:	42bc      	cmp	r4, r7
 8007104:	bf98      	it	ls
 8007106:	4633      	movls	r3, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007108:	f04f 0c01 	mov.w	ip, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800710c:	4c28      	ldr	r4, [pc, #160]	; (80071b0 <HAL_DMA_Init+0x114>)
 800710e:	64c4      	str	r4, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007110:	fa0c f101 	lsl.w	r1, ip, r1
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007114:	18d4      	adds	r4, r2, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007116:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800711a:	6501      	str	r1, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800711c:	6484      	str	r4, [r0, #72]	; 0x48
 800711e:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007122:	d02b      	beq.n	800717c <HAL_DMA_Init+0xe0>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007124:	6845      	ldr	r5, [r0, #4]
 8007126:	b2ec      	uxtb	r4, r5
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007128:	3d01      	subs	r5, #1
 800712a:	2d03      	cmp	r5, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800712c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007130:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007134:	d828      	bhi.n	8007188 <HAL_DMA_Init+0xec>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007136:	4b1f      	ldr	r3, [pc, #124]	; (80071b4 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007138:	4d1f      	ldr	r5, [pc, #124]	; (80071b8 <HAL_DMA_Init+0x11c>)
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800713a:	4a20      	ldr	r2, [pc, #128]	; (80071bc <HAL_DMA_Init+0x120>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800713c:	4423      	add	r3, r4

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800713e:	3c01      	subs	r4, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007140:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007142:	f004 041f 	and.w	r4, r4, #31
 8007146:	fa0c f404 	lsl.w	r4, ip, r4
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800714a:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800714c:	e9c0 3515 	strd	r3, r5, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007150:	65c4      	str	r4, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007152:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007154:	6454      	str	r4, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007156:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8007158:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800715a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 800715c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8007160:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8007164:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8007166:	4618      	mov	r0, r3
}
 8007168:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800716a:	4a15      	ldr	r2, [pc, #84]	; (80071c0 <HAL_DMA_Init+0x124>)
 800716c:	4b0c      	ldr	r3, [pc, #48]	; (80071a0 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA1;
 800716e:	4915      	ldr	r1, [pc, #84]	; (80071c4 <HAL_DMA_Init+0x128>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007170:	4422      	add	r2, r4
 8007172:	fba3 3202 	umull	r3, r2, r3, r2
 8007176:	0912      	lsrs	r2, r2, #4
 8007178:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 800717a:	e79e      	b.n	80070ba <HAL_DMA_Init+0x1e>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800717c:	2400      	movs	r4, #0
 800717e:	6044      	str	r4, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007180:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007184:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 8007188:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 800718a:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800718e:	65c3      	str	r3, [r0, #92]	; 0x5c
 8007190:	e7e1      	b.n	8007156 <HAL_DMA_Init+0xba>
    return HAL_ERROR;
 8007192:	2001      	movs	r0, #1
}
 8007194:	4770      	bx	lr
 8007196:	bf00      	nop
 8007198:	40020407 	.word	0x40020407
 800719c:	bffdfbf8 	.word	0xbffdfbf8
 80071a0:	cccccccd 	.word	0xcccccccd
 80071a4:	40020400 	.word	0x40020400
 80071a8:	40020800 	.word	0x40020800
 80071ac:	40020820 	.word	0x40020820
 80071b0:	40020880 	.word	0x40020880
 80071b4:	1000823f 	.word	0x1000823f
 80071b8:	40020940 	.word	0x40020940
 80071bc:	40020900 	.word	0x40020900
 80071c0:	bffdfff8 	.word	0xbffdfff8
 80071c4:	40020000 	.word	0x40020000

080071c8 <HAL_DMA_Start_IT>:
{
 80071c8:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 80071ca:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 80071ce:	2c01      	cmp	r4, #1
 80071d0:	d051      	beq.n	8007276 <HAL_DMA_Start_IT+0xae>
 80071d2:	2401      	movs	r4, #1
 80071d4:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 80071d8:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 80071dc:	2c01      	cmp	r4, #1
 80071de:	d005      	beq.n	80071ec <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 80071e0:	2300      	movs	r3, #0
 80071e2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 80071e6:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 80071e8:	2002      	movs	r0, #2
}
 80071ea:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 80071ec:	2402      	movs	r4, #2
 80071ee:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80071f2:	2400      	movs	r4, #0
 80071f4:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80071f6:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071f8:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
    __HAL_DMA_DISABLE(hdma);
 80071fa:	6825      	ldr	r5, [r4, #0]
 80071fc:	f025 0501 	bic.w	r5, r5, #1
 8007200:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007202:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	; 0x50
 8007206:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8007208:	b115      	cbz	r5, 8007210 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800720a:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	; 0x58
 800720e:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007210:	6c46      	ldr	r6, [r0, #68]	; 0x44
 8007212:	6c07      	ldr	r7, [r0, #64]	; 0x40
 8007214:	f006 0c1f 	and.w	ip, r6, #31
 8007218:	2601      	movs	r6, #1
 800721a:	fa06 f60c 	lsl.w	r6, r6, ip
 800721e:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8007220:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007222:	6883      	ldr	r3, [r0, #8]
 8007224:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8007226:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->Instance->CPAR = DstAddress;
 8007228:	bf0b      	itete	eq
 800722a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 800722c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800722e:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8007230:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8007232:	b1bb      	cbz	r3, 8007264 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007234:	6823      	ldr	r3, [r4, #0]
 8007236:	f043 030e 	orr.w	r3, r3, #14
 800723a:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800723c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800723e:	681a      	ldr	r2, [r3, #0]
 8007240:	03d2      	lsls	r2, r2, #15
 8007242:	d503      	bpl.n	800724c <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800724a:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 800724c:	b11d      	cbz	r5, 8007256 <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800724e:	682b      	ldr	r3, [r5, #0]
 8007250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007254:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8007256:	6823      	ldr	r3, [r4, #0]
 8007258:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 800725c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800725e:	6023      	str	r3, [r4, #0]
}
 8007260:	bcf0      	pop	{r4, r5, r6, r7}
 8007262:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007264:	6823      	ldr	r3, [r4, #0]
 8007266:	f023 0304 	bic.w	r3, r3, #4
 800726a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	f043 030a 	orr.w	r3, r3, #10
 8007272:	6023      	str	r3, [r4, #0]
 8007274:	e7e2      	b.n	800723c <HAL_DMA_Start_IT+0x74>
  __HAL_LOCK(hdma);
 8007276:	2002      	movs	r0, #2
}
 8007278:	bcf0      	pop	{r4, r5, r6, r7}
 800727a:	4770      	bx	lr

0800727c <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800727c:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8007280:	2a02      	cmp	r2, #2
{
 8007282:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007284:	d009      	beq.n	800729a <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007286:	2204      	movs	r2, #4
 8007288:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 800728a:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 800728c:	2200      	movs	r2, #0
    status = HAL_ERROR;
 800728e:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8007290:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8007294:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8007298:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800729a:	6802      	ldr	r2, [r0, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800729c:	6c59      	ldr	r1, [r3, #68]	; 0x44
{
 800729e:	b430      	push	{r4, r5}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80072a0:	6c84      	ldr	r4, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80072a2:	6810      	ldr	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80072a4:	6c1d      	ldr	r5, [r3, #64]	; 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80072a6:	f020 000e 	bic.w	r0, r0, #14
 80072aa:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80072ac:	6820      	ldr	r0, [r4, #0]
 80072ae:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 80072b2:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 80072b4:	6810      	ldr	r0, [r2, #0]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80072b6:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
     __HAL_DMA_DISABLE(hdma);
 80072b8:	f020 0001 	bic.w	r0, r0, #1
 80072bc:	6010      	str	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80072be:	f001 011f 	and.w	r1, r1, #31
 80072c2:	2201      	movs	r2, #1
 80072c4:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80072c6:	e9d3 1014 	ldrd	r1, r0, [r3, #80]	; 0x50
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80072ca:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80072cc:	6061      	str	r1, [r4, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 80072ce:	b138      	cbz	r0, 80072e0 <HAL_DMA_Abort+0x64>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80072d0:	6802      	ldr	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80072d2:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80072d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80072da:	6002      	str	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80072dc:	604c      	str	r4, [r1, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072de:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80072e0:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 80072e2:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 80072e4:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 80072e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 80072ec:	bc30      	pop	{r4, r5}
 80072ee:	4770      	bx	lr

080072f0 <HAL_DMA_Abort_IT>:
{
 80072f0:	b538      	push	{r3, r4, r5, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 80072f2:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	d009      	beq.n	800730e <HAL_DMA_Abort_IT+0x1e>
    hdma->State = HAL_DMA_STATE_READY;
 80072fa:	2301      	movs	r3, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80072fc:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 80072fe:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007300:	63c1      	str	r1, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8007302:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8007306:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    status = HAL_ERROR;
 800730a:	4618      	mov	r0, r3
}
 800730c:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800730e:	6803      	ldr	r3, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007310:	6c84      	ldr	r4, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007312:	6819      	ldr	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007314:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007316:	6c05      	ldr	r5, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007318:	f021 010e 	bic.w	r1, r1, #14
 800731c:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800731e:	6819      	ldr	r1, [r3, #0]
 8007320:	f021 0101 	bic.w	r1, r1, #1
 8007324:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007326:	6823      	ldr	r3, [r4, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007328:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800732a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800732e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007330:	f002 021f 	and.w	r2, r2, #31
 8007334:	2301      	movs	r3, #1
 8007336:	4093      	lsls	r3, r2
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007338:	e9d0 4214 	ldrd	r4, r2, [r0, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800733c:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800733e:	604c      	str	r4, [r1, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8007340:	b132      	cbz	r2, 8007350 <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007342:	6813      	ldr	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007344:	e9d0 1416 	ldrd	r1, r4, [r0, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007348:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800734c:	6013      	str	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800734e:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8007350:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8007352:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 8007354:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8007356:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800735a:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 800735e:	b113      	cbz	r3, 8007366 <HAL_DMA_Abort_IT+0x76>
      hdma->XferAbortCallback(hdma);
 8007360:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8007362:	4620      	mov	r0, r4
}
 8007364:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8007366:	4618      	mov	r0, r3
}
 8007368:	bd38      	pop	{r3, r4, r5, pc}
 800736a:	bf00      	nop

0800736c <HAL_DMA_IRQHandler>:
{
 800736c:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800736e:	6c43      	ldr	r3, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007370:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8007372:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007374:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8007376:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007378:	f003 031f 	and.w	r3, r3, #31
 800737c:	2204      	movs	r2, #4
 800737e:	409a      	lsls	r2, r3
 8007380:	420a      	tst	r2, r1
 8007382:	d00e      	beq.n	80073a2 <HAL_DMA_IRQHandler+0x36>
 8007384:	f014 0f04 	tst.w	r4, #4
 8007388:	d00b      	beq.n	80073a2 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800738a:	682b      	ldr	r3, [r5, #0]
 800738c:	069b      	lsls	r3, r3, #26
 800738e:	d403      	bmi.n	8007398 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007390:	682b      	ldr	r3, [r5, #0]
 8007392:	f023 0304 	bic.w	r3, r3, #4
 8007396:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8007398:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800739a:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 800739c:	b1cb      	cbz	r3, 80073d2 <HAL_DMA_IRQHandler+0x66>
}
 800739e:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 80073a0:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80073a2:	2202      	movs	r2, #2
 80073a4:	409a      	lsls	r2, r3
 80073a6:	420a      	tst	r2, r1
 80073a8:	d015      	beq.n	80073d6 <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 80073aa:	f014 0f02 	tst.w	r4, #2
 80073ae:	d012      	beq.n	80073d6 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80073b0:	682b      	ldr	r3, [r5, #0]
 80073b2:	0699      	lsls	r1, r3, #26
 80073b4:	d406      	bmi.n	80073c4 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80073b6:	682b      	ldr	r3, [r5, #0]
 80073b8:	f023 030a 	bic.w	r3, r3, #10
 80073bc:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80073be:	2301      	movs	r3, #1
 80073c0:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    if (hdma->XferCpltCallback != NULL)
 80073c4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80073c6:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 80073c8:	2100      	movs	r1, #0
 80073ca:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1e5      	bne.n	800739e <HAL_DMA_IRQHandler+0x32>
}
 80073d2:	bc70      	pop	{r4, r5, r6}
 80073d4:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80073d6:	2208      	movs	r2, #8
 80073d8:	409a      	lsls	r2, r3
 80073da:	420a      	tst	r2, r1
 80073dc:	d0f9      	beq.n	80073d2 <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 80073de:	0722      	lsls	r2, r4, #28
 80073e0:	d5f7      	bpl.n	80073d2 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80073e2:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 80073e4:	6b41      	ldr	r1, [r0, #52]	; 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80073e6:	f022 020e 	bic.w	r2, r2, #14
 80073ea:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80073ec:	2201      	movs	r2, #1
 80073ee:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 80073f2:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80073f4:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80073f6:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80073f8:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 80073fc:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    if (hdma->XferErrorCallback != NULL)
 8007400:	2900      	cmp	r1, #0
 8007402:	d0e6      	beq.n	80073d2 <HAL_DMA_IRQHandler+0x66>
}
 8007404:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8007406:	4708      	bx	r1

08007408 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007408:	2800      	cmp	r0, #0
 800740a:	f000 814c 	beq.w	80076a6 <HAL_FDCAN_Init+0x29e>
{
 800740e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007412:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8007416:	4604      	mov	r4, r0
 8007418:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800741c:	2b00      	cmp	r3, #0
 800741e:	d073      	beq.n	8007508 <HAL_FDCAN_Init+0x100>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007420:	6822      	ldr	r2, [r4, #0]
 8007422:	6993      	ldr	r3, [r2, #24]
 8007424:	f023 0310 	bic.w	r3, r3, #16
 8007428:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800742a:	f7fb fbcd 	bl	8002bc8 <HAL_GetTick>
 800742e:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007430:	e004      	b.n	800743c <HAL_FDCAN_Init+0x34>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007432:	f7fb fbc9 	bl	8002bc8 <HAL_GetTick>
 8007436:	1b43      	subs	r3, r0, r5
 8007438:	2b0a      	cmp	r3, #10
 800743a:	d85b      	bhi.n	80074f4 <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800743c:	6823      	ldr	r3, [r4, #0]
 800743e:	699a      	ldr	r2, [r3, #24]
 8007440:	0711      	lsls	r1, r2, #28
 8007442:	d4f6      	bmi.n	8007432 <HAL_FDCAN_Init+0x2a>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007444:	699a      	ldr	r2, [r3, #24]
 8007446:	f042 0201 	orr.w	r2, r2, #1
 800744a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800744c:	f7fb fbbc 	bl	8002bc8 <HAL_GetTick>
 8007450:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007452:	e004      	b.n	800745e <HAL_FDCAN_Init+0x56>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007454:	f7fb fbb8 	bl	8002bc8 <HAL_GetTick>
 8007458:	1b40      	subs	r0, r0, r5
 800745a:	280a      	cmp	r0, #10
 800745c:	d84a      	bhi.n	80074f4 <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800745e:	6823      	ldr	r3, [r4, #0]
 8007460:	699a      	ldr	r2, [r3, #24]
 8007462:	07d2      	lsls	r2, r2, #31
 8007464:	d5f6      	bpl.n	8007454 <HAL_FDCAN_Init+0x4c>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007466:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007468:	4998      	ldr	r1, [pc, #608]	; (80076cc <HAL_FDCAN_Init+0x2c4>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800746a:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 800746e:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007470:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 8007472:	f000 8113 	beq.w	800769c <HAL_FDCAN_Init+0x294>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007476:	7c22      	ldrb	r2, [r4, #16]
 8007478:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800747a:	699a      	ldr	r2, [r3, #24]
 800747c:	bf0c      	ite	eq
 800747e:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007482:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 8007486:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007488:	7c62      	ldrb	r2, [r4, #17]
 800748a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800748c:	699a      	ldr	r2, [r3, #24]
 800748e:	bf0c      	ite	eq
 8007490:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007494:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 8007498:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800749a:	7ca2      	ldrb	r2, [r4, #18]
 800749c:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800749e:	699a      	ldr	r2, [r3, #24]
 80074a0:	bf0c      	ite	eq
 80074a2:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80074a6:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 80074aa:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80074ac:	699a      	ldr	r2, [r3, #24]
 80074ae:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80074b0:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80074b2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80074b6:	4302      	orrs	r2, r0
 80074b8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80074ba:	699a      	ldr	r2, [r3, #24]
 80074bc:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80074c0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80074c2:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80074c4:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80074c6:	f022 0210 	bic.w	r2, r2, #16
 80074ca:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80074cc:	d021      	beq.n	8007512 <HAL_FDCAN_Init+0x10a>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80074ce:	b321      	cbz	r1, 800751a <HAL_FDCAN_Init+0x112>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80074d0:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80074d2:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80074d4:	f000 80f5 	beq.w	80076c2 <HAL_FDCAN_Init+0x2ba>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80074d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80074dc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80074de:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80074e0:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80074e2:	f042 0210 	orr.w	r2, r2, #16
 80074e6:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80074e8:	d117      	bne.n	800751a <HAL_FDCAN_Init+0x112>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80074ea:	699a      	ldr	r2, [r3, #24]
 80074ec:	f042 0220 	orr.w	r2, r2, #32
 80074f0:	619a      	str	r2, [r3, #24]
 80074f2:	e012      	b.n	800751a <HAL_FDCAN_Init+0x112>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80074f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80074f6:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80074f8:	f043 0301 	orr.w	r3, r3, #1
 80074fc:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80074fe:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8007502:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8007504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8007508:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 800750c:	f7fa fd34 	bl	8001f78 <HAL_FDCAN_MspInit>
 8007510:	e786      	b.n	8007420 <HAL_FDCAN_Init+0x18>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007512:	699a      	ldr	r2, [r3, #24]
 8007514:	f042 0204 	orr.w	r2, r2, #4
 8007518:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800751a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800751e:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007520:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007522:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007524:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007528:	6a21      	ldr	r1, [r4, #32]
 800752a:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800752c:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800752e:	6961      	ldr	r1, [r4, #20]
 8007530:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007532:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007536:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800753a:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800753c:	d10e      	bne.n	800755c <HAL_FDCAN_Init+0x154>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800753e:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	; 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007542:	6aa1      	ldr	r1, [r4, #40]	; 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007544:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007546:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007548:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800754a:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800754c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8007550:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007552:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007554:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007556:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800755a:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800755c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8007560:	6be0      	ldr	r0, [r4, #60]	; 0x3c
{
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8007562:	495b      	ldr	r1, [pc, #364]	; (80076d0 <HAL_FDCAN_Init+0x2c8>)
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007564:	4302      	orrs	r2, r0
  if (hfdcan->Instance == FDCAN2)
 8007566:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007568:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  if (hfdcan->Instance == FDCAN2)
 800756c:	f000 809d 	beq.w	80076aa <HAL_FDCAN_Init+0x2a2>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8007570:	4a58      	ldr	r2, [pc, #352]	; (80076d4 <HAL_FDCAN_Init+0x2cc>)
 8007572:	4e59      	ldr	r6, [pc, #356]	; (80076d8 <HAL_FDCAN_Init+0x2d0>)
 8007574:	4f59      	ldr	r7, [pc, #356]	; (80076dc <HAL_FDCAN_Init+0x2d4>)
 8007576:	4d5a      	ldr	r5, [pc, #360]	; (80076e0 <HAL_FDCAN_Init+0x2d8>)
 8007578:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800757c:	428b      	cmp	r3, r1
 800757e:	bf18      	it	ne
 8007580:	4691      	movne	r9, r2
 8007582:	f501 517d 	add.w	r1, r1, #16192	; 0x3f40
 8007586:	f1a2 0218 	sub.w	r2, r2, #24
 800758a:	f101 0110 	add.w	r1, r1, #16
 800758e:	bf18      	it	ne
 8007590:	4616      	movne	r6, r2
 8007592:	f1a2 02d8 	sub.w	r2, r2, #216	; 0xd8
 8007596:	bf14      	ite	ne
 8007598:	4617      	movne	r7, r2
 800759a:	468e      	moveq	lr, r1
 800759c:	f1a2 02d8 	sub.w	r2, r2, #216	; 0xd8
 80075a0:	f1a1 0140 	sub.w	r1, r1, #64	; 0x40
 80075a4:	bf14      	ite	ne
 80075a6:	4696      	movne	lr, r2
 80075a8:	4688      	moveq	r8, r1
 80075aa:	f1a2 0240 	sub.w	r2, r2, #64	; 0x40
 80075ae:	f501 7138 	add.w	r1, r1, #736	; 0x2e0
 80075b2:	bf14      	ite	ne
 80075b4:	4690      	movne	r8, r2
 80075b6:	468c      	moveq	ip, r1
 80075b8:	f502 7238 	add.w	r2, r2, #736	; 0x2e0
 80075bc:	f5a1 611f 	sub.w	r1, r1, #2544	; 0x9f0
 80075c0:	bf14      	ite	ne
 80075c2:	4694      	movne	ip, r2
 80075c4:	46a9      	moveq	r9, r5
 80075c6:	f502 7254 	add.w	r2, r2, #848	; 0x350
 80075ca:	bf18      	it	ne
 80075cc:	460a      	movne	r2, r1

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80075ce:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 80075d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80075d4:	6422      	str	r2, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80075d6:	f420 10f8 	bic.w	r0, r0, #2031616	; 0x1f0000
 80075da:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80075de:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80075e2:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 80075e6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80075e8:	f8c4 8044 	str.w	r8, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80075ec:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 80075f0:	ea40 6005 	orr.w	r0, r0, r5, lsl #24
 80075f4:	f10c 31ff 	add.w	r1, ip, #4294967295
 80075f8:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80075fc:	1a89      	subs	r1, r1, r2
 80075fe:	1c53      	adds	r3, r2, #1
 8007600:	4563      	cmp	r3, ip
 8007602:	ea4f 0391 	mov.w	r3, r1, lsr #2
 8007606:	f103 0301 	add.w	r3, r3, #1
 800760a:	bf98      	it	ls
 800760c:	461d      	movls	r5, r3

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800760e:	e9c4 e712 	strd	lr, r7, [r4, #72]	; 0x48

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8007612:	e9c4 6914 	strd	r6, r9, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007616:	bf88      	it	hi
 8007618:	2501      	movhi	r5, #1
 800761a:	f3c2 0380 	ubfx	r3, r2, #2, #1
 800761e:	d81a      	bhi.n	8007656 <HAL_FDCAN_Init+0x24e>
 8007620:	2917      	cmp	r1, #23
 8007622:	bf8c      	ite	hi
 8007624:	2100      	movhi	r1, #0
 8007626:	2101      	movls	r1, #1
 8007628:	b9a9      	cbnz	r1, 8007656 <HAL_FDCAN_Init+0x24e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800762a:	4616      	mov	r6, r2
 800762c:	b10b      	cbz	r3, 8007632 <HAL_FDCAN_Init+0x22a>
 800762e:	f846 1b04 	str.w	r1, [r6], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007632:	1aed      	subs	r5, r5, r3
 8007634:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007638:	086a      	lsrs	r2, r5, #1
 800763a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800763e:	2000      	movs	r0, #0
 8007640:	2100      	movs	r1, #0
 8007642:	e8e3 0102 	strd	r0, r1, [r3], #8
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007646:	429a      	cmp	r2, r3
 8007648:	d1fb      	bne.n	8007642 <HAL_FDCAN_Init+0x23a>
 800764a:	f025 0301 	bic.w	r3, r5, #1
 800764e:	429d      	cmp	r5, r3
 8007650:	eb06 0283 	add.w	r2, r6, r3, lsl #2
 8007654:	d01a      	beq.n	800768c <HAL_FDCAN_Init+0x284>
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007656:	4611      	mov	r1, r2
 8007658:	2300      	movs	r3, #0
 800765a:	f841 3b04 	str.w	r3, [r1], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800765e:	458c      	cmp	ip, r1
 8007660:	d914      	bls.n	800768c <HAL_FDCAN_Init+0x284>
 8007662:	f102 0108 	add.w	r1, r2, #8
 8007666:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007668:	6053      	str	r3, [r2, #4]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800766a:	d90f      	bls.n	800768c <HAL_FDCAN_Init+0x284>
 800766c:	f102 010c 	add.w	r1, r2, #12
 8007670:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007672:	6093      	str	r3, [r2, #8]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007674:	d90a      	bls.n	800768c <HAL_FDCAN_Init+0x284>
 8007676:	f102 0110 	add.w	r1, r2, #16
 800767a:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800767c:	60d3      	str	r3, [r2, #12]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800767e:	d905      	bls.n	800768c <HAL_FDCAN_Init+0x284>
 8007680:	f102 0114 	add.w	r1, r2, #20
 8007684:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007686:	6113      	str	r3, [r2, #16]
 8007688:	bf88      	it	hi
 800768a:	6153      	strhi	r3, [r2, #20]
  hfdcan->LatestTxFifoQRequest = 0U;
 800768c:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800768e:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007690:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007692:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 8007696:	65a0      	str	r0, [r4, #88]	; 0x58
}
 8007698:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800769c:	4a11      	ldr	r2, [pc, #68]	; (80076e4 <HAL_FDCAN_Init+0x2dc>)
 800769e:	6861      	ldr	r1, [r4, #4]
 80076a0:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
 80076a4:	e6e7      	b.n	8007476 <HAL_FDCAN_Init+0x6e>
    return HAL_ERROR;
 80076a6:	2001      	movs	r0, #1
}
 80076a8:	4770      	bx	lr
 80076aa:	f8df 9048 	ldr.w	r9, [pc, #72]	; 80076f4 <HAL_FDCAN_Init+0x2ec>
 80076ae:	4e0e      	ldr	r6, [pc, #56]	; (80076e8 <HAL_FDCAN_Init+0x2e0>)
 80076b0:	4f0e      	ldr	r7, [pc, #56]	; (80076ec <HAL_FDCAN_Init+0x2e4>)
 80076b2:	f8df e044 	ldr.w	lr, [pc, #68]	; 80076f8 <HAL_FDCAN_Init+0x2f0>
 80076b6:	f8df 8044 	ldr.w	r8, [pc, #68]	; 80076fc <HAL_FDCAN_Init+0x2f4>
 80076ba:	f8df c044 	ldr.w	ip, [pc, #68]	; 8007700 <HAL_FDCAN_Init+0x2f8>
    SramCanInstanceBase += SRAMCAN_SIZE;
 80076be:	4a0c      	ldr	r2, [pc, #48]	; (80076f0 <HAL_FDCAN_Init+0x2e8>)
 80076c0:	e785      	b.n	80075ce <HAL_FDCAN_Init+0x1c6>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80076c2:	f042 0220 	orr.w	r2, r2, #32
 80076c6:	619a      	str	r2, [r3, #24]
 80076c8:	e727      	b.n	800751a <HAL_FDCAN_Init+0x112>
 80076ca:	bf00      	nop
 80076cc:	40006400 	.word	0x40006400
 80076d0:	40006800 	.word	0x40006800
 80076d4:	4000a678 	.word	0x4000a678
 80076d8:	4000ad00 	.word	0x4000ad00
 80076dc:	4000ac28 	.word	0x4000ac28
 80076e0:	4000ad18 	.word	0x4000ad18
 80076e4:	40006000 	.word	0x40006000
 80076e8:	4000a9b0 	.word	0x4000a9b0
 80076ec:	4000a8d8 	.word	0x4000a8d8
 80076f0:	4000a750 	.word	0x4000a750
 80076f4:	4000a9c8 	.word	0x4000a9c8
 80076f8:	4000a800 	.word	0x4000a800
 80076fc:	4000a7c0 	.word	0x4000a7c0
 8007700:	4000aaa0 	.word	0x4000aaa0

08007704 <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007704:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007708:	3a01      	subs	r2, #1
 800770a:	2a01      	cmp	r2, #1
{
 800770c:	4603      	mov	r3, r0
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800770e:	d905      	bls.n	800771c <HAL_FDCAN_ConfigFilter+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007710:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007712:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 8007716:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007718:	661a      	str	r2, [r3, #96]	; 0x60
}
 800771a:	4770      	bx	lr
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800771c:	6808      	ldr	r0, [r1, #0]
{
 800771e:	b430      	push	{r4, r5}
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007720:	b978      	cbnz	r0, 8007742 <HAL_FDCAN_ConfigFilter+0x3e>
                         (sFilterConfig->FilterConfig << 27U) |
 8007722:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 8007726:	06d2      	lsls	r2, r2, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007728:	ea42 7284 	orr.w	r2, r2, r4, lsl #30
      *FilterAddress = FilterElementW1;
 800772c:	6c1c      	ldr	r4, [r3, #64]	; 0x40
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800772e:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007730:	684d      	ldr	r5, [r1, #4]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007732:	4313      	orrs	r3, r2
                         (sFilterConfig->FilterID1 << 16U)    |
 8007734:	690a      	ldr	r2, [r1, #16]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007736:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      *FilterAddress = FilterElementW1;
 800773a:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
}
 800773e:	bc30      	pop	{r4, r5}
 8007740:	4770      	bx	lr
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007742:	6c58      	ldr	r0, [r3, #68]	; 0x44
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007744:	688a      	ldr	r2, [r1, #8]
 8007746:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007748:	684c      	ldr	r4, [r1, #4]
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800774a:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800774e:	e9d1 5203 	ldrd	r5, r2, [r1, #12]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007752:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007756:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
      *FilterAddress = FilterElementW1;
 800775a:	f840 2034 	str.w	r2, [r0, r4, lsl #3]
    return HAL_OK;
 800775e:	2000      	movs	r0, #0
}
 8007760:	bc30      	pop	{r4, r5}
      *FilterAddress = FilterElementW2;
 8007762:	f8cc 3004 	str.w	r3, [ip, #4]
}
 8007766:	4770      	bx	lr

08007768 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007768:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 800776c:	2a01      	cmp	r2, #1
{
 800776e:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007770:	d005      	beq.n	800777e <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007772:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007774:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 8007778:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800777a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800777c:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800777e:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007780:	2202      	movs	r2, #2
 8007782:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007786:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007788:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800778a:	f022 0201 	bic.w	r2, r2, #1
 800778e:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 8007790:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007792:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop

08007798 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8007798:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800779a:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800779e:	2b02      	cmp	r3, #2
{
 80077a0:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80077a2:	d10c      	bne.n	80077be <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80077a4:	6805      	ldr	r5, [r0, #0]
 80077a6:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 80077aa:	f413 1c00 	ands.w	ip, r3, #2097152	; 0x200000
 80077ae:	d00d      	beq.n	80077cc <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80077b0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80077b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 80077b6:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80077b8:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 80077bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80077be:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80077c0:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 80077c4:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80077c6:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 80077ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80077cc:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80077d0:	684b      	ldr	r3, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80077d2:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d139      	bne.n	800784e <HAL_FDCAN_AddMessageToTxFifoQ+0xb6>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 80077da:	688b      	ldr	r3, [r1, #8]
 80077dc:	690f      	ldr	r7, [r1, #16]
 80077de:	431f      	orrs	r7, r3
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 80077e0:	680b      	ldr	r3, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80077e2:	ea47 4783 	orr.w	r7, r7, r3, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80077e6:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 80077ea:	4303      	orrs	r3, r0
 80077ec:	6948      	ldr	r0, [r1, #20]
 80077ee:	6a0c      	ldr	r4, [r1, #32]
 80077f0:	4303      	orrs	r3, r0
 80077f2:	68c8      	ldr	r0, [r1, #12]
 80077f4:	4303      	orrs	r3, r0
 80077f6:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80077fa:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 80077fe:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007802:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8007806:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800780a:	4c15      	ldr	r4, [pc, #84]	; (8007860 <HAL_FDCAN_AddMessageToTxFifoQ+0xc8>)
  *TxAddress = TxElementW2;
 800780c:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800780e:	89cb      	ldrh	r3, [r1, #14]
 8007810:	5ce3      	ldrb	r3, [r4, r3]
 8007812:	b1a3      	cbz	r3, 800783e <HAL_FDCAN_AddMessageToTxFifoQ+0xa6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007814:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007816:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007818:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800781a:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 800781e:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007820:	433b      	orrs	r3, r7
 8007822:	7857      	ldrb	r7, [r2, #1]
 8007824:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007828:	eb00 070c 	add.w	r7, r0, ip
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800782c:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007830:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007832:	89cb      	ldrh	r3, [r1, #14]
 8007834:	5ce3      	ldrb	r3, [r4, r3]
 8007836:	459c      	cmp	ip, r3
 8007838:	f102 0204 	add.w	r2, r2, #4
 800783c:	d3ea      	bcc.n	8007814 <HAL_FDCAN_AddMessageToTxFifoQ+0x7c>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800783e:	2301      	movs	r3, #1
 8007840:	40b3      	lsls	r3, r6
 8007842:	f8c5 30cc 	str.w	r3, [r5, #204]	; 0xcc
    return HAL_OK;
 8007846:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007848:	f8ce 3058 	str.w	r3, [lr, #88]	; 0x58
}
 800784c:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 800784e:	690b      	ldr	r3, [r1, #16]
 8007850:	6808      	ldr	r0, [r1, #0]
 8007852:	ea43 0700 	orr.w	r7, r3, r0
 8007856:	688b      	ldr	r3, [r1, #8]
 8007858:	431f      	orrs	r7, r3
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800785a:	f047 4780 	orr.w	r7, r7, #1073741824	; 0x40000000
 800785e:	e7c2      	b.n	80077e6 <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 8007860:	0800f890 	.word	0x0800f890

08007864 <HAL_FDCAN_GetRxMessage>:
{
 8007864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007866:	4604      	mov	r4, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007868:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 800786c:	2802      	cmp	r0, #2
 800786e:	d10d      	bne.n	800788c <HAL_FDCAN_GetRxMessage+0x28>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007870:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007872:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007876:	d00f      	beq.n	8007898 <HAL_FDCAN_GetRxMessage+0x34>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007878:	f8dc 0098 	ldr.w	r0, [ip, #152]	; 0x98
 800787c:	0700      	lsls	r0, r0, #28
 800787e:	d160      	bne.n	8007942 <HAL_FDCAN_GetRxMessage+0xde>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007880:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007882:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        return HAL_ERROR;
 8007886:	2001      	movs	r0, #1
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007888:	6623      	str	r3, [r4, #96]	; 0x60
}
 800788a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800788c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800788e:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 8007892:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007894:	6623      	str	r3, [r4, #96]	; 0x60
}
 8007896:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007898:	f8dc 0090 	ldr.w	r0, [ip, #144]	; 0x90
 800789c:	0705      	lsls	r5, r0, #28
 800789e:	d0ef      	beq.n	8007880 <HAL_FDCAN_GetRxMessage+0x1c>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80078a0:	f8dc 7090 	ldr.w	r7, [ip, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80078a4:	6ca5      	ldr	r5, [r4, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80078a6:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80078aa:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 80078ae:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80078b2:	6828      	ldr	r0, [r5, #0]
 80078b4:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 80078b8:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80078ba:	2800      	cmp	r0, #0
 80078bc:	d150      	bne.n	8007960 <HAL_FDCAN_GetRxMessage+0xfc>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80078be:	6828      	ldr	r0, [r5, #0]
 80078c0:	f3c0 408a 	ubfx	r0, r0, #18, #11
 80078c4:	6010      	str	r0, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80078c6:	6828      	ldr	r0, [r5, #0]
 80078c8:	f000 5000 	and.w	r0, r0, #536870912	; 0x20000000
 80078cc:	6090      	str	r0, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80078ce:	6828      	ldr	r0, [r5, #0]
 80078d0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80078d4:	6110      	str	r0, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80078d6:	88a8      	ldrh	r0, [r5, #4]
 80078d8:	61d0      	str	r0, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 80078da:	6868      	ldr	r0, [r5, #4]
 80078dc:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
 80078e0:	60d0      	str	r0, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80078e2:	686e      	ldr	r6, [r5, #4]
 80078e4:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
 80078e8:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80078ea:	686e      	ldr	r6, [r5, #4]
 80078ec:	f406 1600 	and.w	r6, r6, #2097152	; 0x200000
 80078f0:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80078f2:	79ee      	ldrb	r6, [r5, #7]
 80078f4:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80078f8:	0c00      	lsrs	r0, r0, #16
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80078fa:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80078fc:	4e1a      	ldr	r6, [pc, #104]	; (8007968 <HAL_FDCAN_GetRxMessage+0x104>)
 80078fe:	f816 e000 	ldrb.w	lr, [r6, r0]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007902:	6868      	ldr	r0, [r5, #4]
 8007904:	0fc0      	lsrs	r0, r0, #31
 8007906:	6250      	str	r0, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007908:	f1be 0f00 	cmp.w	lr, #0
 800790c:	d011      	beq.n	8007932 <HAL_FDCAN_GetRxMessage+0xce>
 800790e:	3b01      	subs	r3, #1
 8007910:	f105 0e07 	add.w	lr, r5, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 8007914:	46f4      	mov	ip, lr
 8007916:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
 800791a:	f803 0f01 	strb.w	r0, [r3, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800791e:	89d0      	ldrh	r0, [r2, #14]
 8007920:	f1ac 0c06 	sub.w	ip, ip, #6
 8007924:	5c30      	ldrb	r0, [r6, r0]
 8007926:	ebac 0c05 	sub.w	ip, ip, r5
 800792a:	4560      	cmp	r0, ip
 800792c:	d8f2      	bhi.n	8007914 <HAL_FDCAN_GetRxMessage+0xb0>
 800792e:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007932:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 8007934:	bf0c      	ite	eq
 8007936:	f8cc 7094 	streq.w	r7, [ip, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 800793a:	f8cc 709c 	strne.w	r7, [ip, #156]	; 0x9c
    return HAL_OK;
 800793e:	2000      	movs	r0, #0
}
 8007940:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007942:	f8dc 7098 	ldr.w	r7, [ip, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007946:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007948:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800794c:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8007950:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007954:	6828      	ldr	r0, [r5, #0]
 8007956:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 800795a:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800795c:	2800      	cmp	r0, #0
 800795e:	d0ae      	beq.n	80078be <HAL_FDCAN_GetRxMessage+0x5a>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007960:	6828      	ldr	r0, [r5, #0]
 8007962:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8007966:	e7ad      	b.n	80078c4 <HAL_FDCAN_GetRxMessage+0x60>
 8007968:	0800f890 	.word	0x0800f890

0800796c <HAL_FDCAN_GetTxFifoFreeLevel>:
  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800796c:	6803      	ldr	r3, [r0, #0]
 800796e:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
}
 8007972:	f000 0007 	and.w	r0, r0, #7
 8007976:	4770      	bx	lr

08007978 <HAL_FDCAN_ActivateNotification>:
{
 8007978:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800797a:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800797e:	3801      	subs	r0, #1
 8007980:	2801      	cmp	r0, #1
 8007982:	d905      	bls.n	8007990 <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007984:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007986:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 800798a:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800798c:	661a      	str	r2, [r3, #96]	; 0x60
}
 800798e:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007990:	681b      	ldr	r3, [r3, #0]
{
 8007992:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007994:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007998:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800799a:	d03d      	beq.n	8007a18 <HAL_FDCAN_ActivateNotification+0xa0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800799c:	07c4      	lsls	r4, r0, #31
 800799e:	d43b      	bmi.n	8007a18 <HAL_FDCAN_ActivateNotification+0xa0>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80079a0:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 80079a2:	f044 0401 	orr.w	r4, r4, #1
 80079a6:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80079a8:	b1cd      	cbz	r5, 80079de <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80079aa:	07c5      	lsls	r5, r0, #31
 80079ac:	d517      	bpl.n	80079de <HAL_FDCAN_ActivateNotification+0x66>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80079ae:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 80079b0:	f040 0002 	orr.w	r0, r0, #2
 80079b4:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80079b6:	060c      	lsls	r4, r1, #24
 80079b8:	d504      	bpl.n	80079c4 <HAL_FDCAN_ActivateNotification+0x4c>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80079ba:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 80079be:	4310      	orrs	r0, r2
 80079c0:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80079c4:	05c8      	lsls	r0, r1, #23
 80079c6:	d504      	bpl.n	80079d2 <HAL_FDCAN_ActivateNotification+0x5a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80079c8:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80079cc:	4302      	orrs	r2, r0
 80079ce:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80079d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80079d4:	430a      	orrs	r2, r1
    return HAL_OK;
 80079d6:	2000      	movs	r0, #0
}
 80079d8:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80079da:	655a      	str	r2, [r3, #84]	; 0x54
}
 80079dc:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80079de:	f011 0f38 	tst.w	r1, #56	; 0x38
 80079e2:	d001      	beq.n	80079e8 <HAL_FDCAN_ActivateNotification+0x70>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80079e4:	0784      	lsls	r4, r0, #30
 80079e6:	d4e2      	bmi.n	80079ae <HAL_FDCAN_ActivateNotification+0x36>
 80079e8:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 80079ec:	d131      	bne.n	8007a52 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80079ee:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 80079f2:	d001      	beq.n	80079f8 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80079f4:	0704      	lsls	r4, r0, #28
 80079f6:	d4da      	bmi.n	80079ae <HAL_FDCAN_ActivateNotification+0x36>
 80079f8:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 80079fc:	d001      	beq.n	8007a02 <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80079fe:	06c5      	lsls	r5, r0, #27
 8007a00:	d4d5      	bmi.n	80079ae <HAL_FDCAN_ActivateNotification+0x36>
 8007a02:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8007a06:	d001      	beq.n	8007a0c <HAL_FDCAN_ActivateNotification+0x94>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007a08:	0684      	lsls	r4, r0, #26
 8007a0a:	d4d0      	bmi.n	80079ae <HAL_FDCAN_ActivateNotification+0x36>
 8007a0c:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8007a10:	d0d1      	beq.n	80079b6 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8007a12:	0645      	lsls	r5, r0, #25
 8007a14:	d5cf      	bpl.n	80079b6 <HAL_FDCAN_ActivateNotification+0x3e>
 8007a16:	e7ca      	b.n	80079ae <HAL_FDCAN_ActivateNotification+0x36>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007a18:	f011 0f38 	tst.w	r1, #56	; 0x38
 8007a1c:	d001      	beq.n	8007a22 <HAL_FDCAN_ActivateNotification+0xaa>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007a1e:	0784      	lsls	r4, r0, #30
 8007a20:	d5be      	bpl.n	80079a0 <HAL_FDCAN_ActivateNotification+0x28>
 8007a22:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8007a26:	d117      	bne.n	8007a58 <HAL_FDCAN_ActivateNotification+0xe0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007a28:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8007a2c:	d001      	beq.n	8007a32 <HAL_FDCAN_ActivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007a2e:	0704      	lsls	r4, r0, #28
 8007a30:	d5b6      	bpl.n	80079a0 <HAL_FDCAN_ActivateNotification+0x28>
 8007a32:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8007a36:	d001      	beq.n	8007a3c <HAL_FDCAN_ActivateNotification+0xc4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007a38:	06c4      	lsls	r4, r0, #27
 8007a3a:	d5b1      	bpl.n	80079a0 <HAL_FDCAN_ActivateNotification+0x28>
 8007a3c:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8007a40:	d001      	beq.n	8007a46 <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007a42:	0684      	lsls	r4, r0, #26
 8007a44:	d5ac      	bpl.n	80079a0 <HAL_FDCAN_ActivateNotification+0x28>
 8007a46:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8007a4a:	d0ad      	beq.n	80079a8 <HAL_FDCAN_ActivateNotification+0x30>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8007a4c:	0644      	lsls	r4, r0, #25
 8007a4e:	d4ab      	bmi.n	80079a8 <HAL_FDCAN_ActivateNotification+0x30>
 8007a50:	e7a6      	b.n	80079a0 <HAL_FDCAN_ActivateNotification+0x28>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007a52:	0745      	lsls	r5, r0, #29
 8007a54:	d4ab      	bmi.n	80079ae <HAL_FDCAN_ActivateNotification+0x36>
 8007a56:	e7ca      	b.n	80079ee <HAL_FDCAN_ActivateNotification+0x76>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007a58:	0744      	lsls	r4, r0, #29
 8007a5a:	d5a1      	bpl.n	80079a0 <HAL_FDCAN_ActivateNotification+0x28>
 8007a5c:	e7e4      	b.n	8007a28 <HAL_FDCAN_ActivateNotification+0xb0>
 8007a5e:	bf00      	nop

08007a60 <HAL_FDCAN_TxEventFifoCallback>:
}
 8007a60:	4770      	bx	lr
 8007a62:	bf00      	nop

08007a64 <HAL_FDCAN_RxFifo1Callback>:
 8007a64:	4770      	bx	lr
 8007a66:	bf00      	nop

08007a68 <HAL_FDCAN_TxFifoEmptyCallback>:
 8007a68:	4770      	bx	lr
 8007a6a:	bf00      	nop

08007a6c <HAL_FDCAN_TxBufferCompleteCallback>:
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop

08007a70 <HAL_FDCAN_TxBufferAbortCallback>:
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop

08007a74 <HAL_FDCAN_TimestampWraparoundCallback>:
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop

08007a78 <HAL_FDCAN_TimeoutOccurredCallback>:
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop

08007a7c <HAL_FDCAN_HighPriorityMessageCallback>:
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop

08007a80 <HAL_FDCAN_ErrorCallback>:
 8007a80:	4770      	bx	lr
 8007a82:	bf00      	nop

08007a84 <HAL_FDCAN_ErrorStatusCallback>:
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop

08007a88 <HAL_FDCAN_IRQHandler>:
{
 8007a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8007a8c:	6803      	ldr	r3, [r0, #0]
 8007a8e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007a90:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007a92:	ea02 0901 	and.w	r9, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007a96:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007a98:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8007a9a:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007a9c:	ea02 0801 	and.w	r8, r2, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007aa0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8007aa2:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007aa4:	4017      	ands	r7, r2
  Errors &= hfdcan->Instance->IE;
 8007aa6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8007aa8:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 8007aaa:	4015      	ands	r5, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007aac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007aae:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007ab0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007ab2:	0652      	lsls	r2, r2, #25
{
 8007ab4:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007ab6:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007aba:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007abe:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 8007ac2:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007ac6:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007aca:	d502      	bpl.n	8007ad2 <HAL_FDCAN_IRQHandler+0x4a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8007acc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ace:	0651      	lsls	r1, r2, #25
 8007ad0:	d473      	bmi.n	8007bba <HAL_FDCAN_IRQHandler+0x132>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8007ad2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007ad4:	05d2      	lsls	r2, r2, #23
 8007ad6:	d502      	bpl.n	8007ade <HAL_FDCAN_IRQHandler+0x56>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007ad8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ada:	05d0      	lsls	r0, r2, #23
 8007adc:	d45d      	bmi.n	8007b9a <HAL_FDCAN_IRQHandler+0x112>
  if (TxEventFifoITs != 0U)
 8007ade:	f1b9 0f00 	cmp.w	r9, #0
 8007ae2:	d14a      	bne.n	8007b7a <HAL_FDCAN_IRQHandler+0xf2>
  if (RxFifo0ITs != 0U)
 8007ae4:	f1b8 0f00 	cmp.w	r8, #0
 8007ae8:	d137      	bne.n	8007b5a <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 8007aea:	2f00      	cmp	r7, #0
 8007aec:	d13e      	bne.n	8007b6c <HAL_FDCAN_IRQHandler+0xe4>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8007aee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007af0:	0591      	lsls	r1, r2, #22
 8007af2:	d502      	bpl.n	8007afa <HAL_FDCAN_IRQHandler+0x72>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8007af4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007af6:	0592      	lsls	r2, r2, #22
 8007af8:	d475      	bmi.n	8007be6 <HAL_FDCAN_IRQHandler+0x15e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8007afa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007afc:	0617      	lsls	r7, r2, #24
 8007afe:	d502      	bpl.n	8007b06 <HAL_FDCAN_IRQHandler+0x7e>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8007b00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b02:	0610      	lsls	r0, r2, #24
 8007b04:	d477      	bmi.n	8007bf6 <HAL_FDCAN_IRQHandler+0x16e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8007b06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007b08:	0491      	lsls	r1, r2, #18
 8007b0a:	d502      	bpl.n	8007b12 <HAL_FDCAN_IRQHandler+0x8a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8007b0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b0e:	0492      	lsls	r2, r2, #18
 8007b10:	d459      	bmi.n	8007bc6 <HAL_FDCAN_IRQHandler+0x13e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007b12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007b14:	0417      	lsls	r7, r2, #16
 8007b16:	d502      	bpl.n	8007b1e <HAL_FDCAN_IRQHandler+0x96>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8007b18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b1a:	0410      	lsls	r0, r2, #16
 8007b1c:	d45b      	bmi.n	8007bd6 <HAL_FDCAN_IRQHandler+0x14e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8007b1e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007b20:	0451      	lsls	r1, r2, #17
 8007b22:	d509      	bpl.n	8007b38 <HAL_FDCAN_IRQHandler+0xb0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8007b24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b26:	0452      	lsls	r2, r2, #17
 8007b28:	d506      	bpl.n	8007b38 <HAL_FDCAN_IRQHandler+0xb0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007b2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007b2e:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007b30:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8007b32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007b36:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 8007b38:	b94e      	cbnz	r6, 8007b4e <HAL_FDCAN_IRQHandler+0xc6>
  if (Errors != 0U)
 8007b3a:	b125      	cbz	r5, 8007b46 <HAL_FDCAN_IRQHandler+0xbe>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8007b3c:	6823      	ldr	r3, [r4, #0]
 8007b3e:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 8007b40:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007b42:	432b      	orrs	r3, r5
 8007b44:	6623      	str	r3, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007b46:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007b48:	bb13      	cbnz	r3, 8007b90 <HAL_FDCAN_IRQHandler+0x108>
}
 8007b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8007b4e:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007b50:	4631      	mov	r1, r6
 8007b52:	4620      	mov	r0, r4
 8007b54:	f7ff ff96 	bl	8007a84 <HAL_FDCAN_ErrorStatusCallback>
 8007b58:	e7ef      	b.n	8007b3a <HAL_FDCAN_IRQHandler+0xb2>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007b5a:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8007b5e:	4641      	mov	r1, r8
 8007b60:	4620      	mov	r0, r4
 8007b62:	f7fa f895 	bl	8001c90 <HAL_FDCAN_RxFifo0Callback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007b66:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 8007b68:	2f00      	cmp	r7, #0
 8007b6a:	d0c0      	beq.n	8007aee <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007b6c:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007b6e:	4639      	mov	r1, r7
 8007b70:	4620      	mov	r0, r4
 8007b72:	f7ff ff77 	bl	8007a64 <HAL_FDCAN_RxFifo1Callback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8007b76:	6823      	ldr	r3, [r4, #0]
 8007b78:	e7b9      	b.n	8007aee <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007b7a:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007b7e:	4649      	mov	r1, r9
 8007b80:	4620      	mov	r0, r4
 8007b82:	f7ff ff6d 	bl	8007a60 <HAL_FDCAN_TxEventFifoCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007b86:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 8007b88:	f1b8 0f00 	cmp.w	r8, #0
 8007b8c:	d0ad      	beq.n	8007aea <HAL_FDCAN_IRQHandler+0x62>
 8007b8e:	e7e4      	b.n	8007b5a <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007b90:	4620      	mov	r0, r4
 8007b92:	f7ff ff75 	bl	8007a80 <HAL_FDCAN_ErrorCallback>
}
 8007b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8007b9a:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007b9e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007ba2:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007ba4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007ba8:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007baa:	4620      	mov	r0, r4
 8007bac:	f7ff ff60 	bl	8007a70 <HAL_FDCAN_TxBufferAbortCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007bb0:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 8007bb2:	f1b9 0f00 	cmp.w	r9, #0
 8007bb6:	d095      	beq.n	8007ae4 <HAL_FDCAN_IRQHandler+0x5c>
 8007bb8:	e7df      	b.n	8007b7a <HAL_FDCAN_IRQHandler+0xf2>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007bba:	2240      	movs	r2, #64	; 0x40
 8007bbc:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8007bbe:	f7ff ff5d 	bl	8007a7c <HAL_FDCAN_HighPriorityMessageCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8007bc2:	6823      	ldr	r3, [r4, #0]
 8007bc4:	e785      	b.n	8007ad2 <HAL_FDCAN_IRQHandler+0x4a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007bc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007bca:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8007bcc:	4620      	mov	r0, r4
 8007bce:	f7ff ff51 	bl	8007a74 <HAL_FDCAN_TimestampWraparoundCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007bd2:	6823      	ldr	r3, [r4, #0]
 8007bd4:	e79d      	b.n	8007b12 <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8007bd6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007bda:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007bdc:	4620      	mov	r0, r4
 8007bde:	f7ff ff4b 	bl	8007a78 <HAL_FDCAN_TimeoutOccurredCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8007be2:	6823      	ldr	r3, [r4, #0]
 8007be4:	e79b      	b.n	8007b1e <HAL_FDCAN_IRQHandler+0x96>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8007be6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007bea:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8007bec:	4620      	mov	r0, r4
 8007bee:	f7ff ff3b 	bl	8007a68 <HAL_FDCAN_TxFifoEmptyCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8007bf2:	6823      	ldr	r3, [r4, #0]
 8007bf4:	e781      	b.n	8007afa <HAL_FDCAN_IRQHandler+0x72>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007bf6:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007bfa:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007bfe:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007c00:	2280      	movs	r2, #128	; 0x80
 8007c02:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007c04:	4620      	mov	r0, r4
 8007c06:	f7ff ff31 	bl	8007a6c <HAL_FDCAN_TxBufferCompleteCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8007c0a:	6823      	ldr	r3, [r4, #0]
 8007c0c:	e77b      	b.n	8007b06 <HAL_FDCAN_IRQHandler+0x7e>
 8007c0e:	bf00      	nop

08007c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007c14:	680c      	ldr	r4, [r1, #0]
{
 8007c16:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007c18:	2c00      	cmp	r4, #0
 8007c1a:	d07d      	beq.n	8007d18 <HAL_GPIO_Init+0x108>
 8007c1c:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007c20:	4e71      	ldr	r6, [pc, #452]	; (8007de8 <HAL_GPIO_Init+0x1d8>)
  uint32_t position = 0x00U;
 8007c22:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007c24:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007c28:	468e      	mov	lr, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007c2a:	fa0b f703 	lsl.w	r7, fp, r3
    if (iocurrent != 0x00u)
 8007c2e:	ea17 0a04 	ands.w	sl, r7, r4
 8007c32:	d06b      	beq.n	8007d0c <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007c34:	f8de 1004 	ldr.w	r1, [lr, #4]
 8007c38:	f001 0203 	and.w	r2, r1, #3
 8007c3c:	1e55      	subs	r5, r2, #1
 8007c3e:	2d01      	cmp	r5, #1
 8007c40:	d96d      	bls.n	8007d1e <HAL_GPIO_Init+0x10e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007c42:	2a03      	cmp	r2, #3
 8007c44:	f040 80b1 	bne.w	8007daa <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007c48:	fa02 f20c 	lsl.w	r2, r2, ip
 8007c4c:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 8007c4e:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007c50:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007c52:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007c54:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 8007c58:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007c5a:	d057      	beq.n	8007d0c <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007c5c:	4d63      	ldr	r5, [pc, #396]	; (8007dec <HAL_GPIO_Init+0x1dc>)
 8007c5e:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8007c60:	f042 0201 	orr.w	r2, r2, #1
 8007c64:	662a      	str	r2, [r5, #96]	; 0x60
 8007c66:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8007c68:	f002 0201 	and.w	r2, r2, #1
 8007c6c:	9203      	str	r2, [sp, #12]
 8007c6e:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8007c70:	f023 0203 	bic.w	r2, r3, #3
 8007c74:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007c78:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007c7c:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8007c80:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007c82:	00bf      	lsls	r7, r7, #2
 8007c84:	f04f 080f 	mov.w	r8, #15
 8007c88:	fa08 f807 	lsl.w	r8, r8, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007c8c:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007c90:	ea25 0908 	bic.w	r9, r5, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007c94:	d01a      	beq.n	8007ccc <HAL_GPIO_Init+0xbc>
 8007c96:	4d56      	ldr	r5, [pc, #344]	; (8007df0 <HAL_GPIO_Init+0x1e0>)
 8007c98:	42a8      	cmp	r0, r5
 8007c9a:	f000 8092 	beq.w	8007dc2 <HAL_GPIO_Init+0x1b2>
 8007c9e:	4d55      	ldr	r5, [pc, #340]	; (8007df4 <HAL_GPIO_Init+0x1e4>)
 8007ca0:	42a8      	cmp	r0, r5
 8007ca2:	f000 8093 	beq.w	8007dcc <HAL_GPIO_Init+0x1bc>
 8007ca6:	4d54      	ldr	r5, [pc, #336]	; (8007df8 <HAL_GPIO_Init+0x1e8>)
 8007ca8:	42a8      	cmp	r0, r5
 8007caa:	f000 8083 	beq.w	8007db4 <HAL_GPIO_Init+0x1a4>
 8007cae:	4d53      	ldr	r5, [pc, #332]	; (8007dfc <HAL_GPIO_Init+0x1ec>)
 8007cb0:	42a8      	cmp	r0, r5
 8007cb2:	f000 8092 	beq.w	8007dda <HAL_GPIO_Init+0x1ca>
 8007cb6:	4d52      	ldr	r5, [pc, #328]	; (8007e00 <HAL_GPIO_Init+0x1f0>)
 8007cb8:	42a8      	cmp	r0, r5
 8007cba:	bf0c      	ite	eq
 8007cbc:	f04f 0805 	moveq.w	r8, #5
 8007cc0:	f04f 0806 	movne.w	r8, #6
 8007cc4:	fa08 f707 	lsl.w	r7, r8, r7
 8007cc8:	ea49 0907 	orr.w	r9, r9, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007ccc:	f8c2 9008 	str.w	r9, [r2, #8]
        temp = EXTI->RTSR1;
 8007cd0:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 8007cd2:	ea6f 050a 	mvn.w	r5, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007cd6:	02cf      	lsls	r7, r1, #11
        temp &= ~(iocurrent);
 8007cd8:	bf54      	ite	pl
 8007cda:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007cdc:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR1 = temp;
 8007ce0:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8007ce2:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007ce4:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 8007ce6:	bf54      	ite	pl
 8007ce8:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007cea:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;
 8007cee:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8007cf0:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007cf2:	038f      	lsls	r7, r1, #14
        temp &= ~(iocurrent);
 8007cf4:	bf54      	ite	pl
 8007cf6:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007cf8:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR1 = temp;
 8007cfc:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007cfe:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007d00:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 8007d02:	bf54      	ite	pl
 8007d04:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007d06:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR1 = temp;
 8007d0a:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 8007d0c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007d0e:	fa34 f203 	lsrs.w	r2, r4, r3
 8007d12:	f10c 0c02 	add.w	ip, ip, #2
 8007d16:	d188      	bne.n	8007c2a <HAL_GPIO_Init+0x1a>
  }
}
 8007d18:	b005      	add	sp, #20
 8007d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8007d1e:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007d22:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007d26:	f04f 0803 	mov.w	r8, #3
 8007d2a:	fa08 f80c 	lsl.w	r8, r8, ip
 8007d2e:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007d32:	fa05 f50c 	lsl.w	r5, r5, ip
 8007d36:	ea45 0509 	orr.w	r5, r5, r9
        GPIOx->OSPEEDR = temp;
 8007d3a:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007d3c:	ea6f 0508 	mvn.w	r5, r8
        temp = GPIOx->OTYPER;
 8007d40:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007d44:	ea28 0807 	bic.w	r8, r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007d48:	f3c1 1700 	ubfx	r7, r1, #4, #1
 8007d4c:	409f      	lsls	r7, r3
 8007d4e:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8007d52:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8007d54:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007d56:	ea07 0805 	and.w	r8, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007d5a:	f8de 7008 	ldr.w	r7, [lr, #8]
 8007d5e:	fa07 f70c 	lsl.w	r7, r7, ip
 8007d62:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d66:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8007d68:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d6a:	fa02 f20c 	lsl.w	r2, r2, ip
 8007d6e:	f47f af6e 	bne.w	8007c4e <HAL_GPIO_Init+0x3e>
        temp = GPIOx->AFR[position >> 3U];
 8007d72:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8007d76:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007d7a:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8007d7e:	f8d9 7020 	ldr.w	r7, [r9, #32]
 8007d82:	9700      	str	r7, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007d84:	f8de 7010 	ldr.w	r7, [lr, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007d88:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007d8c:	fa07 f708 	lsl.w	r7, r7, r8
 8007d90:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007d92:	270f      	movs	r7, #15
 8007d94:	fa07 f808 	lsl.w	r8, r7, r8
 8007d98:	9f00      	ldr	r7, [sp, #0]
 8007d9a:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007d9e:	9f01      	ldr	r7, [sp, #4]
 8007da0:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8007da4:	f8c9 7020 	str.w	r7, [r9, #32]
 8007da8:	e751      	b.n	8007c4e <HAL_GPIO_Init+0x3e>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007daa:	2503      	movs	r5, #3
 8007dac:	fa05 f50c 	lsl.w	r5, r5, ip
 8007db0:	43ed      	mvns	r5, r5
 8007db2:	e7cf      	b.n	8007d54 <HAL_GPIO_Init+0x144>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007db4:	f04f 0803 	mov.w	r8, #3
 8007db8:	fa08 f707 	lsl.w	r7, r8, r7
 8007dbc:	ea49 0907 	orr.w	r9, r9, r7
 8007dc0:	e784      	b.n	8007ccc <HAL_GPIO_Init+0xbc>
 8007dc2:	fa0b f707 	lsl.w	r7, fp, r7
 8007dc6:	ea49 0907 	orr.w	r9, r9, r7
 8007dca:	e77f      	b.n	8007ccc <HAL_GPIO_Init+0xbc>
 8007dcc:	f04f 0802 	mov.w	r8, #2
 8007dd0:	fa08 f707 	lsl.w	r7, r8, r7
 8007dd4:	ea49 0907 	orr.w	r9, r9, r7
 8007dd8:	e778      	b.n	8007ccc <HAL_GPIO_Init+0xbc>
 8007dda:	f04f 0804 	mov.w	r8, #4
 8007dde:	fa08 f707 	lsl.w	r7, r8, r7
 8007de2:	ea49 0907 	orr.w	r9, r9, r7
 8007de6:	e771      	b.n	8007ccc <HAL_GPIO_Init+0xbc>
 8007de8:	40010400 	.word	0x40010400
 8007dec:	40021000 	.word	0x40021000
 8007df0:	48000400 	.word	0x48000400
 8007df4:	48000800 	.word	0x48000800
 8007df8:	48000c00 	.word	0x48000c00
 8007dfc:	48001000 	.word	0x48001000
 8007e00:	48001400 	.word	0x48001400

08007e04 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007e04:	6903      	ldr	r3, [r0, #16]
 8007e06:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8007e08:	bf14      	ite	ne
 8007e0a:	2001      	movne	r0, #1
 8007e0c:	2000      	moveq	r0, #0
 8007e0e:	4770      	bx	lr

08007e10 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007e10:	b10a      	cbz	r2, 8007e16 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007e12:	6181      	str	r1, [r0, #24]
 8007e14:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007e16:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop

08007e1c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007e1c:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007e1e:	ea01 0203 	and.w	r2, r1, r3
 8007e22:	ea21 0103 	bic.w	r1, r1, r3
 8007e26:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007e2a:	6181      	str	r1, [r0, #24]
}
 8007e2c:	4770      	bx	lr
 8007e2e:	bf00      	nop

08007e30 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007e30:	4a37      	ldr	r2, [pc, #220]	; (8007f10 <HAL_PWREx_ControlVoltageScaling+0xe0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007e32:	b960      	cbnz	r0, 8007e4e <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007e34:	6813      	ldr	r3, [r2, #0]
 8007e36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007e3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007e3e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007e42:	d01d      	beq.n	8007e80 <HAL_PWREx_ControlVoltageScaling+0x50>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007e44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007e4c:	4770      	bx	lr
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007e4e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007e52:	d007      	beq.n	8007e64 <HAL_PWREx_ControlVoltageScaling+0x34>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007e54:	6813      	ldr	r3, [r2, #0]
 8007e56:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007e5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007e5e:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007e60:	6013      	str	r3, [r2, #0]
}
 8007e62:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007e64:	6813      	ldr	r3, [r2, #0]
 8007e66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007e6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007e6e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007e72:	d02b      	beq.n	8007ecc <HAL_PWREx_ControlVoltageScaling+0x9c>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007e74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8007e78:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007e7a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007e7e:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007e80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007e88:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007e8a:	4822      	ldr	r0, [pc, #136]	; (8007f14 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8007e8c:	4922      	ldr	r1, [pc, #136]	; (8007f18 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007e8e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007e92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007e96:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007e98:	6803      	ldr	r3, [r0, #0]
 8007e9a:	2032      	movs	r0, #50	; 0x32
 8007e9c:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007ea0:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007ea2:	fba1 1303 	umull	r1, r3, r1, r3
 8007ea6:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007ea8:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007eaa:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007eae:	d506      	bpl.n	8007ebe <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007eb0:	e000      	b.n	8007eb4 <HAL_PWREx_ControlVoltageScaling+0x84>
 8007eb2:	b123      	cbz	r3, 8007ebe <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007eb4:	6951      	ldr	r1, [r2, #20]
 8007eb6:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8007eb8:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007ebc:	d4f9      	bmi.n	8007eb2 <HAL_PWREx_ControlVoltageScaling+0x82>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007ebe:	4b14      	ldr	r3, [pc, #80]	; (8007f10 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8007ec0:	695b      	ldr	r3, [r3, #20]
 8007ec2:	055b      	lsls	r3, r3, #21
  return HAL_OK;
 8007ec4:	bf54      	ite	pl
 8007ec6:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8007ec8:	2003      	movmi	r0, #3
 8007eca:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007ecc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ed0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ed4:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007ed6:	480f      	ldr	r0, [pc, #60]	; (8007f14 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8007ed8:	490f      	ldr	r1, [pc, #60]	; (8007f18 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007eda:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007ede:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007ee2:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007ee4:	6803      	ldr	r3, [r0, #0]
 8007ee6:	2032      	movs	r0, #50	; 0x32
 8007ee8:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007eec:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007eee:	fba1 1303 	umull	r1, r3, r1, r3
 8007ef2:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007ef4:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007ef6:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007efa:	d5e0      	bpl.n	8007ebe <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007efc:	e001      	b.n	8007f02 <HAL_PWREx_ControlVoltageScaling+0xd2>
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d0dd      	beq.n	8007ebe <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007f02:	6951      	ldr	r1, [r2, #20]
 8007f04:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8007f06:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007f0a:	d5d8      	bpl.n	8007ebe <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007f0c:	e7f7      	b.n	8007efe <HAL_PWREx_ControlVoltageScaling+0xce>
 8007f0e:	bf00      	nop
 8007f10:	40007000 	.word	0x40007000
 8007f14:	20000008 	.word	0x20000008
 8007f18:	431bde83 	.word	0x431bde83

08007f1c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007f1c:	4a02      	ldr	r2, [pc, #8]	; (8007f28 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8007f1e:	6893      	ldr	r3, [r2, #8]
 8007f20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007f24:	6093      	str	r3, [r2, #8]
}
 8007f26:	4770      	bx	lr
 8007f28:	40007000 	.word	0x40007000

08007f2c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	f000 81c3 	beq.w	80082b8 <HAL_RCC_OscConfig+0x38c>
{
 8007f32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f36:	6803      	ldr	r3, [r0, #0]
 8007f38:	07d9      	lsls	r1, r3, #31
{
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f3e:	d52d      	bpl.n	8007f9c <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f40:	49a6      	ldr	r1, [pc, #664]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 8007f42:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007f44:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f46:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007f4a:	2a0c      	cmp	r2, #12
 8007f4c:	f000 810a 	beq.w	8008164 <HAL_RCC_OscConfig+0x238>
 8007f50:	2a08      	cmp	r2, #8
 8007f52:	f000 810c 	beq.w	800816e <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007f56:	6863      	ldr	r3, [r4, #4]
 8007f58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f5c:	f000 8133 	beq.w	80081c6 <HAL_RCC_OscConfig+0x29a>
 8007f60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007f64:	f000 819b 	beq.w	800829e <HAL_RCC_OscConfig+0x372>
 8007f68:	4d9c      	ldr	r5, [pc, #624]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 8007f6a:	682a      	ldr	r2, [r5, #0]
 8007f6c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007f70:	602a      	str	r2, [r5, #0]
 8007f72:	682a      	ldr	r2, [r5, #0]
 8007f74:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007f78:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f040 8128 	bne.w	80081d0 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f80:	f7fa fe22 	bl	8002bc8 <HAL_GetTick>
 8007f84:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007f86:	e005      	b.n	8007f94 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007f88:	f7fa fe1e 	bl	8002bc8 <HAL_GetTick>
 8007f8c:	1b80      	subs	r0, r0, r6
 8007f8e:	2864      	cmp	r0, #100	; 0x64
 8007f90:	f200 8142 	bhi.w	8008218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007f94:	682b      	ldr	r3, [r5, #0]
 8007f96:	039f      	lsls	r7, r3, #14
 8007f98:	d4f6      	bmi.n	8007f88 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f9a:	6823      	ldr	r3, [r4, #0]
 8007f9c:	079e      	lsls	r6, r3, #30
 8007f9e:	d528      	bpl.n	8007ff2 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007fa0:	4a8e      	ldr	r2, [pc, #568]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 8007fa2:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007fa4:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007fa6:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007faa:	2b0c      	cmp	r3, #12
 8007fac:	f000 80ec 	beq.w	8008188 <HAL_RCC_OscConfig+0x25c>
 8007fb0:	2b04      	cmp	r3, #4
 8007fb2:	f000 80ee 	beq.w	8008192 <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007fb6:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007fb8:	4d88      	ldr	r5, [pc, #544]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	f000 811d 	beq.w	80081fa <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_HSI_ENABLE();
 8007fc0:	682b      	ldr	r3, [r5, #0]
 8007fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fc6:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fc8:	f7fa fdfe 	bl	8002bc8 <HAL_GetTick>
 8007fcc:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007fce:	e005      	b.n	8007fdc <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007fd0:	f7fa fdfa 	bl	8002bc8 <HAL_GetTick>
 8007fd4:	1b80      	subs	r0, r0, r6
 8007fd6:	2802      	cmp	r0, #2
 8007fd8:	f200 811e 	bhi.w	8008218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007fdc:	682b      	ldr	r3, [r5, #0]
 8007fde:	0558      	lsls	r0, r3, #21
 8007fe0:	d5f6      	bpl.n	8007fd0 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007fe2:	686b      	ldr	r3, [r5, #4]
 8007fe4:	6922      	ldr	r2, [r4, #16]
 8007fe6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007fea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007fee:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ff0:	6823      	ldr	r3, [r4, #0]
 8007ff2:	071a      	lsls	r2, r3, #28
 8007ff4:	d519      	bpl.n	800802a <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007ff6:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ff8:	4d78      	ldr	r5, [pc, #480]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f000 809e 	beq.w	800813c <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8008000:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8008004:	f043 0301 	orr.w	r3, r3, #1
 8008008:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800800c:	f7fa fddc 	bl	8002bc8 <HAL_GetTick>
 8008010:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008012:	e005      	b.n	8008020 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008014:	f7fa fdd8 	bl	8002bc8 <HAL_GetTick>
 8008018:	1b80      	subs	r0, r0, r6
 800801a:	2802      	cmp	r0, #2
 800801c:	f200 80fc 	bhi.w	8008218 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008020:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8008024:	079f      	lsls	r7, r3, #30
 8008026:	d5f5      	bpl.n	8008014 <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008028:	6823      	ldr	r3, [r4, #0]
 800802a:	0759      	lsls	r1, r3, #29
 800802c:	d541      	bpl.n	80080b2 <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800802e:	4b6b      	ldr	r3, [pc, #428]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 8008030:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008032:	00d2      	lsls	r2, r2, #3
 8008034:	f100 80f4 	bmi.w	8008220 <HAL_RCC_OscConfig+0x2f4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008038:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800803a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800803e:	659a      	str	r2, [r3, #88]	; 0x58
 8008040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008046:	9301      	str	r3, [sp, #4]
 8008048:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800804a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800804c:	4e64      	ldr	r6, [pc, #400]	; (80081e0 <HAL_RCC_OscConfig+0x2b4>)
 800804e:	6833      	ldr	r3, [r6, #0]
 8008050:	05df      	lsls	r7, r3, #23
 8008052:	f140 8113 	bpl.w	800827c <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008056:	68a3      	ldr	r3, [r4, #8]
 8008058:	2b01      	cmp	r3, #1
 800805a:	f000 80e3 	beq.w	8008224 <HAL_RCC_OscConfig+0x2f8>
 800805e:	2b05      	cmp	r3, #5
 8008060:	f000 8169 	beq.w	8008336 <HAL_RCC_OscConfig+0x40a>
 8008064:	4e5d      	ldr	r6, [pc, #372]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 8008066:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800806a:	f022 0201 	bic.w	r2, r2, #1
 800806e:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8008072:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8008076:	f022 0204 	bic.w	r2, r2, #4
 800807a:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800807e:	2b00      	cmp	r3, #0
 8008080:	f040 80d7 	bne.w	8008232 <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008084:	f7fa fda0 	bl	8002bc8 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008088:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800808c:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800808e:	e005      	b.n	800809c <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008090:	f7fa fd9a 	bl	8002bc8 <HAL_GetTick>
 8008094:	1bc0      	subs	r0, r0, r7
 8008096:	4540      	cmp	r0, r8
 8008098:	f200 80be 	bhi.w	8008218 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800809c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80080a0:	079a      	lsls	r2, r3, #30
 80080a2:	d4f5      	bmi.n	8008090 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80080a4:	b125      	cbz	r5, 80080b0 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080a6:	4a4d      	ldr	r2, [pc, #308]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 80080a8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80080aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80080ae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80080b0:	6823      	ldr	r3, [r4, #0]
 80080b2:	069b      	lsls	r3, r3, #26
 80080b4:	d518      	bpl.n	80080e8 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80080b6:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80080b8:	4d48      	ldr	r5, [pc, #288]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f000 80ca 	beq.w	8008254 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 80080c0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80080c4:	f043 0301 	orr.w	r3, r3, #1
 80080c8:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080cc:	f7fa fd7c 	bl	8002bc8 <HAL_GetTick>
 80080d0:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80080d2:	e005      	b.n	80080e0 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80080d4:	f7fa fd78 	bl	8002bc8 <HAL_GetTick>
 80080d8:	1b80      	subs	r0, r0, r6
 80080da:	2802      	cmp	r0, #2
 80080dc:	f200 809c 	bhi.w	8008218 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80080e0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80080e4:	079f      	lsls	r7, r3, #30
 80080e6:	d5f5      	bpl.n	80080d4 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80080e8:	69e0      	ldr	r0, [r4, #28]
 80080ea:	b318      	cbz	r0, 8008134 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80080ec:	4d3b      	ldr	r5, [pc, #236]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 80080ee:	68ab      	ldr	r3, [r5, #8]
 80080f0:	f003 030c 	and.w	r3, r3, #12
 80080f4:	2b0c      	cmp	r3, #12
 80080f6:	f000 812c 	beq.w	8008352 <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080fa:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80080fc:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80080fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008102:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008104:	f000 80da 	beq.w	80082bc <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8008108:	68eb      	ldr	r3, [r5, #12]
 800810a:	f023 0303 	bic.w	r3, r3, #3
 800810e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008110:	68eb      	ldr	r3, [r5, #12]
 8008112:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8008116:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800811a:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800811c:	f7fa fd54 	bl	8002bc8 <HAL_GetTick>
 8008120:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008122:	e004      	b.n	800812e <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008124:	f7fa fd50 	bl	8002bc8 <HAL_GetTick>
 8008128:	1b00      	subs	r0, r0, r4
 800812a:	2802      	cmp	r0, #2
 800812c:	d874      	bhi.n	8008218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800812e:	682b      	ldr	r3, [r5, #0]
 8008130:	019b      	lsls	r3, r3, #6
 8008132:	d4f7      	bmi.n	8008124 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8008134:	2000      	movs	r0, #0
}
 8008136:	b002      	add	sp, #8
 8008138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800813c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8008140:	f023 0301 	bic.w	r3, r3, #1
 8008144:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8008148:	f7fa fd3e 	bl	8002bc8 <HAL_GetTick>
 800814c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800814e:	e004      	b.n	800815a <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008150:	f7fa fd3a 	bl	8002bc8 <HAL_GetTick>
 8008154:	1b80      	subs	r0, r0, r6
 8008156:	2802      	cmp	r0, #2
 8008158:	d85e      	bhi.n	8008218 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800815a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800815e:	0798      	lsls	r0, r3, #30
 8008160:	d4f6      	bmi.n	8008150 <HAL_RCC_OscConfig+0x224>
 8008162:	e761      	b.n	8008028 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008164:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008168:	2903      	cmp	r1, #3
 800816a:	f47f aef4 	bne.w	8007f56 <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800816e:	4a1b      	ldr	r2, [pc, #108]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 8008170:	6812      	ldr	r2, [r2, #0]
 8008172:	0392      	lsls	r2, r2, #14
 8008174:	f57f af12 	bpl.w	8007f9c <HAL_RCC_OscConfig+0x70>
 8008178:	6862      	ldr	r2, [r4, #4]
 800817a:	2a00      	cmp	r2, #0
 800817c:	f47f af0e 	bne.w	8007f9c <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8008180:	2001      	movs	r0, #1
}
 8008182:	b002      	add	sp, #8
 8008184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008188:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800818c:	2a02      	cmp	r2, #2
 800818e:	f47f af12 	bne.w	8007fb6 <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008192:	4b12      	ldr	r3, [pc, #72]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	055d      	lsls	r5, r3, #21
 8008198:	d502      	bpl.n	80081a0 <HAL_RCC_OscConfig+0x274>
 800819a:	68e3      	ldr	r3, [r4, #12]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d0ef      	beq.n	8008180 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081a0:	4a0e      	ldr	r2, [pc, #56]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 80081a2:	6920      	ldr	r0, [r4, #16]
 80081a4:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80081a6:	490f      	ldr	r1, [pc, #60]	; (80081e4 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081a8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80081ac:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80081b0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80081b2:	6808      	ldr	r0, [r1, #0]
 80081b4:	f7fe f92e 	bl	8006414 <HAL_InitTick>
 80081b8:	2800      	cmp	r0, #0
 80081ba:	d1e1      	bne.n	8008180 <HAL_RCC_OscConfig+0x254>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80081bc:	6823      	ldr	r3, [r4, #0]
 80081be:	071a      	lsls	r2, r3, #28
 80081c0:	f57f af33 	bpl.w	800802a <HAL_RCC_OscConfig+0xfe>
 80081c4:	e717      	b.n	8007ff6 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081c6:	4a05      	ldr	r2, [pc, #20]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
 80081c8:	6813      	ldr	r3, [r2, #0]
 80081ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081ce:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80081d0:	f7fa fcfa 	bl	8002bc8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081d4:	4e01      	ldr	r6, [pc, #4]	; (80081dc <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80081d6:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081d8:	e00b      	b.n	80081f2 <HAL_RCC_OscConfig+0x2c6>
 80081da:	bf00      	nop
 80081dc:	40021000 	.word	0x40021000
 80081e0:	40007000 	.word	0x40007000
 80081e4:	20000010 	.word	0x20000010
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081e8:	f7fa fcee 	bl	8002bc8 <HAL_GetTick>
 80081ec:	1b40      	subs	r0, r0, r5
 80081ee:	2864      	cmp	r0, #100	; 0x64
 80081f0:	d812      	bhi.n	8008218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081f2:	6833      	ldr	r3, [r6, #0]
 80081f4:	039b      	lsls	r3, r3, #14
 80081f6:	d5f7      	bpl.n	80081e8 <HAL_RCC_OscConfig+0x2bc>
 80081f8:	e6cf      	b.n	8007f9a <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 80081fa:	682b      	ldr	r3, [r5, #0]
 80081fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008200:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008202:	f7fa fce1 	bl	8002bc8 <HAL_GetTick>
 8008206:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008208:	682b      	ldr	r3, [r5, #0]
 800820a:	0559      	lsls	r1, r3, #21
 800820c:	d5d6      	bpl.n	80081bc <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800820e:	f7fa fcdb 	bl	8002bc8 <HAL_GetTick>
 8008212:	1b80      	subs	r0, r0, r6
 8008214:	2802      	cmp	r0, #2
 8008216:	d9f7      	bls.n	8008208 <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 8008218:	2003      	movs	r0, #3
}
 800821a:	b002      	add	sp, #8
 800821c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8008220:	2500      	movs	r5, #0
 8008222:	e713      	b.n	800804c <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008224:	4a65      	ldr	r2, [pc, #404]	; (80083bc <HAL_RCC_OscConfig+0x490>)
 8008226:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800822a:	f043 0301 	orr.w	r3, r3, #1
 800822e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8008232:	f7fa fcc9 	bl	8002bc8 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008236:	4f61      	ldr	r7, [pc, #388]	; (80083bc <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8008238:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800823a:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800823e:	e004      	b.n	800824a <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008240:	f7fa fcc2 	bl	8002bc8 <HAL_GetTick>
 8008244:	1b80      	subs	r0, r0, r6
 8008246:	4540      	cmp	r0, r8
 8008248:	d8e6      	bhi.n	8008218 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800824a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800824e:	0799      	lsls	r1, r3, #30
 8008250:	d5f6      	bpl.n	8008240 <HAL_RCC_OscConfig+0x314>
 8008252:	e727      	b.n	80080a4 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8008254:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8008258:	f023 0301 	bic.w	r3, r3, #1
 800825c:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8008260:	f7fa fcb2 	bl	8002bc8 <HAL_GetTick>
 8008264:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008266:	e004      	b.n	8008272 <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008268:	f7fa fcae 	bl	8002bc8 <HAL_GetTick>
 800826c:	1b80      	subs	r0, r0, r6
 800826e:	2802      	cmp	r0, #2
 8008270:	d8d2      	bhi.n	8008218 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008272:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8008276:	0798      	lsls	r0, r3, #30
 8008278:	d4f6      	bmi.n	8008268 <HAL_RCC_OscConfig+0x33c>
 800827a:	e735      	b.n	80080e8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800827c:	6833      	ldr	r3, [r6, #0]
 800827e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008282:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8008284:	f7fa fca0 	bl	8002bc8 <HAL_GetTick>
 8008288:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800828a:	6833      	ldr	r3, [r6, #0]
 800828c:	05d8      	lsls	r0, r3, #23
 800828e:	f53f aee2 	bmi.w	8008056 <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008292:	f7fa fc99 	bl	8002bc8 <HAL_GetTick>
 8008296:	1bc0      	subs	r0, r0, r7
 8008298:	2802      	cmp	r0, #2
 800829a:	d9f6      	bls.n	800828a <HAL_RCC_OscConfig+0x35e>
 800829c:	e7bc      	b.n	8008218 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800829e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80082a2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80082a6:	681a      	ldr	r2, [r3, #0]
 80082a8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80082ac:	601a      	str	r2, [r3, #0]
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80082b4:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80082b6:	e78b      	b.n	80081d0 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 80082b8:	2001      	movs	r0, #1
}
 80082ba:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80082bc:	f7fa fc84 	bl	8002bc8 <HAL_GetTick>
 80082c0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082c2:	e004      	b.n	80082ce <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082c4:	f7fa fc80 	bl	8002bc8 <HAL_GetTick>
 80082c8:	1b80      	subs	r0, r0, r6
 80082ca:	2802      	cmp	r0, #2
 80082cc:	d8a4      	bhi.n	8008218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082ce:	682b      	ldr	r3, [r5, #0]
 80082d0:	0199      	lsls	r1, r3, #6
 80082d2:	d4f7      	bmi.n	80082c4 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80082d4:	68e9      	ldr	r1, [r5, #12]
 80082d6:	4b3a      	ldr	r3, [pc, #232]	; (80083c0 <HAL_RCC_OscConfig+0x494>)
 80082d8:	6a22      	ldr	r2, [r4, #32]
 80082da:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80082dc:	4e37      	ldr	r6, [pc, #220]	; (80083bc <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80082de:	400b      	ands	r3, r1
 80082e0:	4313      	orrs	r3, r2
 80082e2:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 80082e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80082ea:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 80082ee:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 80082f2:	3801      	subs	r0, #1
 80082f4:	0849      	lsrs	r1, r1, #1
 80082f6:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80082fa:	3901      	subs	r1, #1
 80082fc:	0852      	lsrs	r2, r2, #1
 80082fe:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8008302:	3a01      	subs	r2, #1
 8008304:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8008308:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800830a:	682b      	ldr	r3, [r5, #0]
 800830c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008310:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008312:	68eb      	ldr	r3, [r5, #12]
 8008314:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008318:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800831a:	f7fa fc55 	bl	8002bc8 <HAL_GetTick>
 800831e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008320:	e005      	b.n	800832e <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008322:	f7fa fc51 	bl	8002bc8 <HAL_GetTick>
 8008326:	1b00      	subs	r0, r0, r4
 8008328:	2802      	cmp	r0, #2
 800832a:	f63f af75 	bhi.w	8008218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800832e:	6833      	ldr	r3, [r6, #0]
 8008330:	019a      	lsls	r2, r3, #6
 8008332:	d5f6      	bpl.n	8008322 <HAL_RCC_OscConfig+0x3f6>
 8008334:	e6fe      	b.n	8008134 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008336:	4b21      	ldr	r3, [pc, #132]	; (80083bc <HAL_RCC_OscConfig+0x490>)
 8008338:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800833c:	f042 0204 	orr.w	r2, r2, #4
 8008340:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8008344:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008348:	f042 0201 	orr.w	r2, r2, #1
 800834c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008350:	e76f      	b.n	8008232 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008352:	2801      	cmp	r0, #1
 8008354:	f43f aeef 	beq.w	8008136 <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8008358:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800835a:	6a22      	ldr	r2, [r4, #32]
 800835c:	f003 0103 	and.w	r1, r3, #3
 8008360:	4291      	cmp	r1, r2
 8008362:	f47f af0d 	bne.w	8008180 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008366:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008368:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800836c:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800836e:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8008372:	f47f af05 	bne.w	8008180 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008376:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008378:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800837c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8008380:	f47f aefe 	bne.w	8008180 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008384:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008386:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800838a:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800838e:	f47f aef7 	bne.w	8008180 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008392:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008394:	0852      	lsrs	r2, r2, #1
 8008396:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 800839a:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800839c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80083a0:	f47f aeee 	bne.w	8008180 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80083a4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80083a6:	0852      	lsrs	r2, r2, #1
 80083a8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80083ac:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80083ae:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 80083b2:	bf14      	ite	ne
 80083b4:	2001      	movne	r0, #1
 80083b6:	2000      	moveq	r0, #0
 80083b8:	e6bd      	b.n	8008136 <HAL_RCC_OscConfig+0x20a>
 80083ba:	bf00      	nop
 80083bc:	40021000 	.word	0x40021000
 80083c0:	019f800c 	.word	0x019f800c

080083c4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80083c4:	4b18      	ldr	r3, [pc, #96]	; (8008428 <HAL_RCC_GetSysClockFreq+0x64>)
 80083c6:	689a      	ldr	r2, [r3, #8]
 80083c8:	f002 020c 	and.w	r2, r2, #12
 80083cc:	2a04      	cmp	r2, #4
 80083ce:	d026      	beq.n	800841e <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80083d0:	689a      	ldr	r2, [r3, #8]
 80083d2:	f002 020c 	and.w	r2, r2, #12
 80083d6:	2a08      	cmp	r2, #8
 80083d8:	d023      	beq.n	8008422 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80083da:	689a      	ldr	r2, [r3, #8]
 80083dc:	f002 020c 	and.w	r2, r2, #12
 80083e0:	2a0c      	cmp	r2, #12
 80083e2:	d001      	beq.n	80083e8 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 80083e4:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 80083e6:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80083e8:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80083ea:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80083ec:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80083ee:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 80083f2:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80083f4:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80083f8:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80083fc:	bf0c      	ite	eq
 80083fe:	4b0b      	ldreq	r3, [pc, #44]	; (800842c <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008400:	4b0b      	ldrne	r3, [pc, #44]	; (8008430 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008402:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008404:	fbb3 f3f2 	udiv	r3, r3, r2
 8008408:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800840c:	4b06      	ldr	r3, [pc, #24]	; (8008428 <HAL_RCC_GetSysClockFreq+0x64>)
 800840e:	68db      	ldr	r3, [r3, #12]
 8008410:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8008414:	3301      	adds	r3, #1
 8008416:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8008418:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800841c:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800841e:	4804      	ldr	r0, [pc, #16]	; (8008430 <HAL_RCC_GetSysClockFreq+0x6c>)
 8008420:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8008422:	4802      	ldr	r0, [pc, #8]	; (800842c <HAL_RCC_GetSysClockFreq+0x68>)
 8008424:	4770      	bx	lr
 8008426:	bf00      	nop
 8008428:	40021000 	.word	0x40021000
 800842c:	007a1200 	.word	0x007a1200
 8008430:	00f42400 	.word	0x00f42400

08008434 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8008434:	2800      	cmp	r0, #0
 8008436:	f000 80ee 	beq.w	8008616 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800843a:	4a78      	ldr	r2, [pc, #480]	; (800861c <HAL_RCC_ClockConfig+0x1e8>)
{
 800843c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008440:	6813      	ldr	r3, [r2, #0]
 8008442:	f003 030f 	and.w	r3, r3, #15
 8008446:	428b      	cmp	r3, r1
 8008448:	460d      	mov	r5, r1
 800844a:	4604      	mov	r4, r0
 800844c:	d20c      	bcs.n	8008468 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800844e:	6813      	ldr	r3, [r2, #0]
 8008450:	f023 030f 	bic.w	r3, r3, #15
 8008454:	430b      	orrs	r3, r1
 8008456:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008458:	6813      	ldr	r3, [r2, #0]
 800845a:	f003 030f 	and.w	r3, r3, #15
 800845e:	428b      	cmp	r3, r1
 8008460:	d002      	beq.n	8008468 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8008462:	2001      	movs	r0, #1
}
 8008464:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008468:	6823      	ldr	r3, [r4, #0]
 800846a:	07df      	lsls	r7, r3, #31
 800846c:	d569      	bpl.n	8008542 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800846e:	6867      	ldr	r7, [r4, #4]
 8008470:	2f03      	cmp	r7, #3
 8008472:	f000 80a0 	beq.w	80085b6 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008476:	4b6a      	ldr	r3, [pc, #424]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008478:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800847a:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800847c:	f000 8097 	beq.w	80085ae <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008480:	055b      	lsls	r3, r3, #21
 8008482:	d5ee      	bpl.n	8008462 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008484:	f7ff ff9e 	bl	80083c4 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8008488:	4b66      	ldr	r3, [pc, #408]	; (8008624 <HAL_RCC_ClockConfig+0x1f0>)
 800848a:	4298      	cmp	r0, r3
 800848c:	f240 80c0 	bls.w	8008610 <HAL_RCC_ClockConfig+0x1dc>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008490:	4a63      	ldr	r2, [pc, #396]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
 8008492:	6893      	ldr	r3, [r2, #8]
 8008494:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800849c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800849e:	f04f 0980 	mov.w	r9, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80084a2:	4e5f      	ldr	r6, [pc, #380]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
 80084a4:	68b3      	ldr	r3, [r6, #8]
 80084a6:	f023 0303 	bic.w	r3, r3, #3
 80084aa:	433b      	orrs	r3, r7
 80084ac:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80084ae:	f7fa fb8b 	bl	8002bc8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80084b2:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80084b6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80084b8:	e004      	b.n	80084c4 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80084ba:	f7fa fb85 	bl	8002bc8 <HAL_GetTick>
 80084be:	1bc0      	subs	r0, r0, r7
 80084c0:	4540      	cmp	r0, r8
 80084c2:	d871      	bhi.n	80085a8 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80084c4:	68b3      	ldr	r3, [r6, #8]
 80084c6:	6862      	ldr	r2, [r4, #4]
 80084c8:	f003 030c 	and.w	r3, r3, #12
 80084cc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80084d0:	d1f3      	bne.n	80084ba <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	079f      	lsls	r7, r3, #30
 80084d6:	d436      	bmi.n	8008546 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 80084d8:	f1b9 0f00 	cmp.w	r9, #0
 80084dc:	d003      	beq.n	80084e6 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80084de:	68b3      	ldr	r3, [r6, #8]
 80084e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80084e4:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80084e6:	4e4d      	ldr	r6, [pc, #308]	; (800861c <HAL_RCC_ClockConfig+0x1e8>)
 80084e8:	6833      	ldr	r3, [r6, #0]
 80084ea:	f003 030f 	and.w	r3, r3, #15
 80084ee:	42ab      	cmp	r3, r5
 80084f0:	d846      	bhi.n	8008580 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084f2:	6823      	ldr	r3, [r4, #0]
 80084f4:	075a      	lsls	r2, r3, #29
 80084f6:	d506      	bpl.n	8008506 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80084f8:	4949      	ldr	r1, [pc, #292]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
 80084fa:	68e0      	ldr	r0, [r4, #12]
 80084fc:	688a      	ldr	r2, [r1, #8]
 80084fe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008502:	4302      	orrs	r2, r0
 8008504:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008506:	071b      	lsls	r3, r3, #28
 8008508:	d507      	bpl.n	800851a <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800850a:	4a45      	ldr	r2, [pc, #276]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
 800850c:	6921      	ldr	r1, [r4, #16]
 800850e:	6893      	ldr	r3, [r2, #8]
 8008510:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8008514:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008518:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800851a:	f7ff ff53 	bl	80083c4 <HAL_RCC_GetSysClockFreq>
 800851e:	4a40      	ldr	r2, [pc, #256]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
 8008520:	4c41      	ldr	r4, [pc, #260]	; (8008628 <HAL_RCC_ClockConfig+0x1f4>)
 8008522:	6892      	ldr	r2, [r2, #8]
 8008524:	4941      	ldr	r1, [pc, #260]	; (800862c <HAL_RCC_ClockConfig+0x1f8>)
 8008526:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800852a:	4603      	mov	r3, r0
 800852c:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 800852e:	4840      	ldr	r0, [pc, #256]	; (8008630 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008530:	f002 021f 	and.w	r2, r2, #31
 8008534:	40d3      	lsrs	r3, r2
 8008536:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8008538:	6800      	ldr	r0, [r0, #0]
}
 800853a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800853e:	f7fd bf69 	b.w	8006414 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008542:	079e      	lsls	r6, r3, #30
 8008544:	d5cf      	bpl.n	80084e6 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008546:	0758      	lsls	r0, r3, #29
 8008548:	d504      	bpl.n	8008554 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800854a:	4935      	ldr	r1, [pc, #212]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
 800854c:	688a      	ldr	r2, [r1, #8]
 800854e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8008552:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008554:	0719      	lsls	r1, r3, #28
 8008556:	d506      	bpl.n	8008566 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008558:	4a31      	ldr	r2, [pc, #196]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
 800855a:	6893      	ldr	r3, [r2, #8]
 800855c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008560:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008564:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008566:	4a2e      	ldr	r2, [pc, #184]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
 8008568:	68a1      	ldr	r1, [r4, #8]
 800856a:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800856c:	4e2b      	ldr	r6, [pc, #172]	; (800861c <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800856e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008572:	430b      	orrs	r3, r1
 8008574:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008576:	6833      	ldr	r3, [r6, #0]
 8008578:	f003 030f 	and.w	r3, r3, #15
 800857c:	42ab      	cmp	r3, r5
 800857e:	d9b8      	bls.n	80084f2 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008580:	6833      	ldr	r3, [r6, #0]
 8008582:	f023 030f 	bic.w	r3, r3, #15
 8008586:	432b      	orrs	r3, r5
 8008588:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800858a:	f7fa fb1d 	bl	8002bc8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800858e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8008592:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008594:	6833      	ldr	r3, [r6, #0]
 8008596:	f003 030f 	and.w	r3, r3, #15
 800859a:	42ab      	cmp	r3, r5
 800859c:	d0a9      	beq.n	80084f2 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800859e:	f7fa fb13 	bl	8002bc8 <HAL_GetTick>
 80085a2:	1bc0      	subs	r0, r0, r7
 80085a4:	4540      	cmp	r0, r8
 80085a6:	d9f5      	bls.n	8008594 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80085a8:	2003      	movs	r0, #3
}
 80085aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80085ae:	039a      	lsls	r2, r3, #14
 80085b0:	f53f af68 	bmi.w	8008484 <HAL_RCC_ClockConfig+0x50>
 80085b4:	e755      	b.n	8008462 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80085b6:	4a1a      	ldr	r2, [pc, #104]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
 80085b8:	6811      	ldr	r1, [r2, #0]
 80085ba:	0188      	lsls	r0, r1, #6
 80085bc:	f57f af51 	bpl.w	8008462 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80085c0:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80085c2:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80085c4:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 80085c6:	4e17      	ldr	r6, [pc, #92]	; (8008624 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80085c8:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 80085cc:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80085ce:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80085d2:	bf0c      	ite	eq
 80085d4:	4817      	ldreq	r0, [pc, #92]	; (8008634 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80085d6:	4818      	ldrne	r0, [pc, #96]	; (8008638 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80085d8:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80085da:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80085de:	4810      	ldr	r0, [pc, #64]	; (8008620 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80085e0:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80085e4:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80085e8:	68c1      	ldr	r1, [r0, #12]
 80085ea:	f3c1 6141 	ubfx	r1, r1, #25, #2
 80085ee:	3101      	adds	r1, #1
 80085f0:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 80085f2:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 80085f6:	42b2      	cmp	r2, r6
 80085f8:	d90a      	bls.n	8008610 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80085fa:	6882      	ldr	r2, [r0, #8]
 80085fc:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8008600:	f43f af46 	beq.w	8008490 <HAL_RCC_ClockConfig+0x5c>
 8008604:	0799      	lsls	r1, r3, #30
 8008606:	d503      	bpl.n	8008610 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008608:	68a3      	ldr	r3, [r4, #8]
 800860a:	2b00      	cmp	r3, #0
 800860c:	f43f af40 	beq.w	8008490 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008610:	f04f 0900 	mov.w	r9, #0
 8008614:	e745      	b.n	80084a2 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 8008616:	2001      	movs	r0, #1
}
 8008618:	4770      	bx	lr
 800861a:	bf00      	nop
 800861c:	40022000 	.word	0x40022000
 8008620:	40021000 	.word	0x40021000
 8008624:	04c4b400 	.word	0x04c4b400
 8008628:	0800f878 	.word	0x0800f878
 800862c:	20000008 	.word	0x20000008
 8008630:	20000010 	.word	0x20000010
 8008634:	007a1200 	.word	0x007a1200
 8008638:	00f42400 	.word	0x00f42400

0800863c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800863c:	4b05      	ldr	r3, [pc, #20]	; (8008654 <HAL_RCC_GetPCLK1Freq+0x18>)
 800863e:	4a06      	ldr	r2, [pc, #24]	; (8008658 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8008640:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8008642:	4906      	ldr	r1, [pc, #24]	; (800865c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008644:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8008648:	6808      	ldr	r0, [r1, #0]
 800864a:	5cd3      	ldrb	r3, [r2, r3]
 800864c:	f003 031f 	and.w	r3, r3, #31
}
 8008650:	40d8      	lsrs	r0, r3
 8008652:	4770      	bx	lr
 8008654:	40021000 	.word	0x40021000
 8008658:	0800f888 	.word	0x0800f888
 800865c:	20000008 	.word	0x20000008

08008660 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008660:	4b05      	ldr	r3, [pc, #20]	; (8008678 <HAL_RCC_GetPCLK2Freq+0x18>)
 8008662:	4a06      	ldr	r2, [pc, #24]	; (800867c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8008664:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8008666:	4906      	ldr	r1, [pc, #24]	; (8008680 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008668:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800866c:	6808      	ldr	r0, [r1, #0]
 800866e:	5cd3      	ldrb	r3, [r2, r3]
 8008670:	f003 031f 	and.w	r3, r3, #31
}
 8008674:	40d8      	lsrs	r0, r3
 8008676:	4770      	bx	lr
 8008678:	40021000 	.word	0x40021000
 800867c:	0800f888 	.word	0x0800f888
 8008680:	20000008 	.word	0x20000008

08008684 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008688:	6803      	ldr	r3, [r0, #0]
{
 800868a:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800868c:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8008690:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008692:	d056      	beq.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008694:	4bac      	ldr	r3, [pc, #688]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008696:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008698:	00d5      	lsls	r5, r2, #3
 800869a:	f140 813e 	bpl.w	800891a <HAL_RCCEx_PeriphCLKConfig+0x296>
    FlagStatus       pwrclkchanged = RESET;
 800869e:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80086a0:	4daa      	ldr	r5, [pc, #680]	; (800894c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80086a2:	682b      	ldr	r3, [r5, #0]
 80086a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086a8:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80086aa:	f7fa fa8d 	bl	8002bc8 <HAL_GetTick>
 80086ae:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80086b0:	e005      	b.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086b2:	f7fa fa89 	bl	8002bc8 <HAL_GetTick>
 80086b6:	1b83      	subs	r3, r0, r6
 80086b8:	2b02      	cmp	r3, #2
 80086ba:	f200 8139 	bhi.w	8008930 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80086be:	682b      	ldr	r3, [r5, #0]
 80086c0:	05d8      	lsls	r0, r3, #23
 80086c2:	d5f6      	bpl.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80086c4:	4da0      	ldr	r5, [pc, #640]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80086c6:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80086ca:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80086ce:	d027      	beq.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80086d0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d025      	beq.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80086d6:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80086da:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80086de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086e2:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80086e6:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80086ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80086ee:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80086f2:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80086f6:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 80086f8:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80086fc:	f140 8148 	bpl.w	8008990 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008700:	f7fa fa62 	bl	8002bc8 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008704:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8008708:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800870a:	e005      	b.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800870c:	f7fa fa5c 	bl	8002bc8 <HAL_GetTick>
 8008710:	1b80      	subs	r0, r0, r6
 8008712:	4540      	cmp	r0, r8
 8008714:	f200 810c 	bhi.w	8008930 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008718:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800871c:	079b      	lsls	r3, r3, #30
 800871e:	d5f5      	bpl.n	800870c <HAL_RCCEx_PeriphCLKConfig+0x88>
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008720:	6d23      	ldr	r3, [r4, #80]	; 0x50
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008722:	4989      	ldr	r1, [pc, #548]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008724:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8008728:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800872c:	4313      	orrs	r3, r2
 800872e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008732:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008734:	b127      	cbz	r7, 8008740 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008736:	4a84      	ldr	r2, [pc, #528]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008738:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800873a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800873e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008740:	6823      	ldr	r3, [r4, #0]
 8008742:	07dd      	lsls	r5, r3, #31
 8008744:	d508      	bpl.n	8008758 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008746:	4980      	ldr	r1, [pc, #512]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008748:	6865      	ldr	r5, [r4, #4]
 800874a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800874e:	f022 0203 	bic.w	r2, r2, #3
 8008752:	432a      	orrs	r2, r5
 8008754:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008758:	0799      	lsls	r1, r3, #30
 800875a:	d508      	bpl.n	800876e <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800875c:	497a      	ldr	r1, [pc, #488]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800875e:	68a5      	ldr	r5, [r4, #8]
 8008760:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008764:	f022 020c 	bic.w	r2, r2, #12
 8008768:	432a      	orrs	r2, r5
 800876a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800876e:	075a      	lsls	r2, r3, #29
 8008770:	d508      	bpl.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008772:	4975      	ldr	r1, [pc, #468]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008774:	68e5      	ldr	r5, [r4, #12]
 8008776:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800877a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800877e:	432a      	orrs	r2, r5
 8008780:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008784:	071f      	lsls	r7, r3, #28
 8008786:	d508      	bpl.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008788:	496f      	ldr	r1, [pc, #444]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800878a:	6925      	ldr	r5, [r4, #16]
 800878c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008790:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008794:	432a      	orrs	r2, r5
 8008796:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800879a:	06de      	lsls	r6, r3, #27
 800879c:	d508      	bpl.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800879e:	496a      	ldr	r1, [pc, #424]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087a0:	6965      	ldr	r5, [r4, #20]
 80087a2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80087a6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80087aa:	432a      	orrs	r2, r5
 80087ac:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80087b0:	069d      	lsls	r5, r3, #26
 80087b2:	d508      	bpl.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80087b4:	4964      	ldr	r1, [pc, #400]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087b6:	69a5      	ldr	r5, [r4, #24]
 80087b8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80087bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80087c0:	432a      	orrs	r2, r5
 80087c2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80087c6:	0659      	lsls	r1, r3, #25
 80087c8:	d508      	bpl.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80087ca:	495f      	ldr	r1, [pc, #380]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087cc:	69e5      	ldr	r5, [r4, #28]
 80087ce:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80087d2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80087d6:	432a      	orrs	r2, r5
 80087d8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80087dc:	061a      	lsls	r2, r3, #24
 80087de:	d508      	bpl.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80087e0:	4959      	ldr	r1, [pc, #356]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087e2:	6a25      	ldr	r5, [r4, #32]
 80087e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80087e8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80087ec:	432a      	orrs	r2, r5
 80087ee:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80087f2:	05df      	lsls	r7, r3, #23
 80087f4:	d508      	bpl.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80087f6:	4954      	ldr	r1, [pc, #336]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80087fa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80087fe:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8008802:	432a      	orrs	r2, r5
 8008804:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008808:	039e      	lsls	r6, r3, #14
 800880a:	d508      	bpl.n	800881e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800880c:	494e      	ldr	r1, [pc, #312]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800880e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8008810:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8008814:	f022 0203 	bic.w	r2, r2, #3
 8008818:	432a      	orrs	r2, r5
 800881a:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800881e:	059d      	lsls	r5, r3, #22
 8008820:	d508      	bpl.n	8008834 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008822:	4949      	ldr	r1, [pc, #292]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008824:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8008826:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800882a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800882e:	432a      	orrs	r2, r5
 8008830:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008834:	0559      	lsls	r1, r3, #21
 8008836:	d50b      	bpl.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008838:	4943      	ldr	r1, [pc, #268]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800883a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800883c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008840:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8008844:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008846:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800884a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800884e:	d071      	beq.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008850:	051a      	lsls	r2, r3, #20
 8008852:	d50b      	bpl.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008854:	493c      	ldr	r1, [pc, #240]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008856:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8008858:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800885c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8008860:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008862:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008866:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800886a:	d068      	beq.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800886c:	04df      	lsls	r7, r3, #19
 800886e:	d50b      	bpl.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008870:	4935      	ldr	r1, [pc, #212]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008872:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8008874:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008878:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800887c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800887e:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008882:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008886:	d063      	beq.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008888:	049e      	lsls	r6, r3, #18
 800888a:	d50b      	bpl.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x220>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800888c:	492e      	ldr	r1, [pc, #184]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800888e:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8008890:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008894:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8008898:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800889a:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800889e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80088a2:	d05a      	beq.n	800895a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80088a4:	045d      	lsls	r5, r3, #17
 80088a6:	d50b      	bpl.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80088a8:	4927      	ldr	r1, [pc, #156]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80088aa:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80088ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80088b0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80088b4:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80088b6:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80088ba:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80088be:	d051      	beq.n	8008964 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80088c0:	0419      	lsls	r1, r3, #16
 80088c2:	d50b      	bpl.n	80088dc <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80088c4:	4920      	ldr	r1, [pc, #128]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80088c6:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80088c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80088cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80088d0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80088d2:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80088d6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80088da:	d048      	beq.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80088dc:	03da      	lsls	r2, r3, #15
 80088de:	d50b      	bpl.n	80088f8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80088e0:	4919      	ldr	r1, [pc, #100]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80088e2:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80088e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80088e8:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80088ec:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80088ee:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80088f2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80088f6:	d03f      	beq.n	8008978 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80088f8:	035b      	lsls	r3, r3, #13
 80088fa:	d50b      	bpl.n	8008914 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80088fc:	4a12      	ldr	r2, [pc, #72]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80088fe:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008900:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8008904:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008908:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800890a:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800890e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008912:	d036      	beq.n	8008982 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  }

#endif /* QUADSPI */

  return status;
}
 8008914:	b002      	add	sp, #8
 8008916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800891a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800891c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008920:	659a      	str	r2, [r3, #88]	; 0x58
 8008922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008928:	9301      	str	r3, [sp, #4]
 800892a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800892c:	2701      	movs	r7, #1
 800892e:	e6b7      	b.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      status = ret;
 8008930:	2003      	movs	r0, #3
 8008932:	e6ff      	b.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008934:	68ca      	ldr	r2, [r1, #12]
 8008936:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800893a:	60ca      	str	r2, [r1, #12]
 800893c:	e788      	b.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800893e:	68ca      	ldr	r2, [r1, #12]
 8008940:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008944:	60ca      	str	r2, [r1, #12]
 8008946:	e791      	b.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008948:	40021000 	.word	0x40021000
 800894c:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008950:	68ca      	ldr	r2, [r1, #12]
 8008952:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008956:	60ca      	str	r2, [r1, #12]
 8008958:	e796      	b.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x204>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800895a:	68ca      	ldr	r2, [r1, #12]
 800895c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008960:	60ca      	str	r2, [r1, #12]
 8008962:	e79f      	b.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008964:	68ca      	ldr	r2, [r1, #12]
 8008966:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800896a:	60ca      	str	r2, [r1, #12]
 800896c:	e7a8      	b.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800896e:	68ca      	ldr	r2, [r1, #12]
 8008970:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008974:	60ca      	str	r2, [r1, #12]
 8008976:	e7b1      	b.n	80088dc <HAL_RCCEx_PeriphCLKConfig+0x258>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008978:	68ca      	ldr	r2, [r1, #12]
 800897a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800897e:	60ca      	str	r2, [r1, #12]
 8008980:	e7ba      	b.n	80088f8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008982:	68d3      	ldr	r3, [r2, #12]
 8008984:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008988:	60d3      	str	r3, [r2, #12]
}
 800898a:	b002      	add	sp, #8
 800898c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008990:	4613      	mov	r3, r2
 8008992:	e6c6      	b.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0x9e>

08008994 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8008994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008998:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800899a:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800899c:	4617      	mov	r7, r2
 800899e:	460d      	mov	r5, r1
  __IO uint8_t  tmpreg8 = 0;
 80089a0:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80089a4:	4606      	mov	r6, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80089a6:	f7fa f90f 	bl	8002bc8 <HAL_GetTick>
 80089aa:	442f      	add	r7, r5
 80089ac:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 80089ae:	f7fa f90b 	bl	8002bc8 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80089b2:	4b31      	ldr	r3, [pc, #196]	; (8008a78 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80089b4:	6834      	ldr	r4, [r6, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80089bc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80089c0:	0d1b      	lsrs	r3, r3, #20
 80089c2:	fb07 f303 	mul.w	r3, r7, r3
  tmp_tickstart = HAL_GetTick();
 80089c6:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80089c8:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80089ca:	4622      	mov	r2, r4
 80089cc:	1c69      	adds	r1, r5, #1
 80089ce:	6893      	ldr	r3, [r2, #8]
 80089d0:	d110      	bne.n	80089f4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
 80089d2:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80089d6:	d009      	beq.n	80089ec <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80089d8:	7b23      	ldrb	r3, [r4, #12]
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80089e0:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 80089e4:	6893      	ldr	r3, [r2, #8]
 80089e6:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80089ea:	d1f5      	bne.n	80089d8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x44>
      }
      count--;
    }
  }

  return HAL_OK;
 80089ec:	2000      	movs	r0, #0
}
 80089ee:	b002      	add	sp, #8
 80089f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 80089f4:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80089f8:	d0f8      	beq.n	80089ec <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
      tmpreg8 = *ptmpreg8;
 80089fa:	7b23      	ldrb	r3, [r4, #12]
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8008a02:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a06:	f7fa f8df 	bl	8002bc8 <HAL_GetTick>
 8008a0a:	eba0 0008 	sub.w	r0, r0, r8
 8008a0e:	42b8      	cmp	r0, r7
 8008a10:	d209      	bcs.n	8008a26 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
      if (count == 0U)
 8008a12:	9b01      	ldr	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a14:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 8008a16:	2b00      	cmp	r3, #0
      count--;
 8008a18:	9b01      	ldr	r3, [sp, #4]
 8008a1a:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8008a1e:	bf08      	it	eq
 8008a20:	2700      	moveq	r7, #0
      count--;
 8008a22:	9301      	str	r3, [sp, #4]
 8008a24:	e7d2      	b.n	80089cc <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a26:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a2a:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a2c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a30:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008a34:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a36:	d013      	beq.n	8008a60 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xcc>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008a38:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8008a3a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008a3e:	d107      	bne.n	8008a50 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbc>
          SPI_RESET_CRC(hspi);
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008a46:	601a      	str	r2, [r3, #0]
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008a4e:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8008a50:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8008a52:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8008a54:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8008a58:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 8008a5c:	2003      	movs	r0, #3
 8008a5e:	e7c6      	b.n	80089ee <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a60:	68b2      	ldr	r2, [r6, #8]
 8008a62:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008a66:	d002      	beq.n	8008a6e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xda>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a68:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008a6c:	d1e4      	bne.n	8008a38 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
          __HAL_SPI_DISABLE(hspi);
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a74:	601a      	str	r2, [r3, #0]
 8008a76:	e7df      	b.n	8008a38 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
 8008a78:	20000008 	.word	0x20000008

08008a7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a80:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 8008a82:	2300      	movs	r3, #0
 8008a84:	f88d 3007 	strb.w	r3, [sp, #7]
 8008a88:	eb01 0902 	add.w	r9, r1, r2
{
 8008a8c:	460e      	mov	r6, r1
 8008a8e:	4617      	mov	r7, r2
 8008a90:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008a92:	f7fa f899 	bl	8002bc8 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008a96:	f8df 8120 	ldr.w	r8, [pc, #288]	; 8008bb8 <SPI_EndRxTxTransaction+0x13c>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008a9a:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 8008a9e:	f7fa f893 	bl	8002bc8 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8008aa6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008aaa:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8008aae:	0d1b      	lsrs	r3, r3, #20
 8008ab0:	fb0a f303 	mul.w	r3, sl, r3
  tmp_tickstart = HAL_GetTick();
 8008ab4:	4683      	mov	fp, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008ab6:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8008ab8:	1c70      	adds	r0, r6, #1
 8008aba:	682c      	ldr	r4, [r5, #0]
 8008abc:	d120      	bne.n	8008b00 <SPI_EndRxTxTransaction+0x84>
 8008abe:	68a3      	ldr	r3, [r4, #8]
 8008ac0:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 8008ac4:	d1fb      	bne.n	8008abe <SPI_EndRxTxTransaction+0x42>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008ac6:	f7fa f87f 	bl	8002bc8 <HAL_GetTick>
 8008aca:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 8008ace:	f7fa f87b 	bl	8002bc8 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008ad2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ad6:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8008ada:	fb09 f303 	mul.w	r3, r9, r3
  tmp_tickstart = HAL_GetTick();
 8008ade:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008ae0:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008ae2:	1c71      	adds	r1, r6, #1
 8008ae4:	682c      	ldr	r4, [r5, #0]
 8008ae6:	d11f      	bne.n	8008b28 <SPI_EndRxTxTransaction+0xac>
 8008ae8:	68a3      	ldr	r3, [r4, #8]
 8008aea:	061a      	lsls	r2, r3, #24
 8008aec:	d4fc      	bmi.n	8008ae8 <SPI_EndRxTxTransaction+0x6c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008aee:	463a      	mov	r2, r7
 8008af0:	4631      	mov	r1, r6
 8008af2:	4628      	mov	r0, r5
 8008af4:	f7ff ff4e 	bl	8008994 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8008af8:	bb48      	cbnz	r0, 8008b4e <SPI_EndRxTxTransaction+0xd2>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8008afa:	b005      	add	sp, #20
 8008afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8008b00:	68a3      	ldr	r3, [r4, #8]
 8008b02:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 8008b06:	d0de      	beq.n	8008ac6 <SPI_EndRxTxTransaction+0x4a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008b08:	f7fa f85e 	bl	8002bc8 <HAL_GetTick>
 8008b0c:	eba0 000b 	sub.w	r0, r0, fp
 8008b10:	4550      	cmp	r0, sl
 8008b12:	d222      	bcs.n	8008b5a <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 8008b14:	9a02      	ldr	r2, [sp, #8]
      count--;
 8008b16:	9b02      	ldr	r3, [sp, #8]
        tmp_timeout = 0U;
 8008b18:	2a00      	cmp	r2, #0
      count--;
 8008b1a:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8008b1e:	bf08      	it	eq
 8008b20:	f04f 0a00 	moveq.w	sl, #0
      count--;
 8008b24:	9302      	str	r3, [sp, #8]
 8008b26:	e7c7      	b.n	8008ab8 <SPI_EndRxTxTransaction+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008b28:	68a3      	ldr	r3, [r4, #8]
 8008b2a:	061b      	lsls	r3, r3, #24
 8008b2c:	d5df      	bpl.n	8008aee <SPI_EndRxTxTransaction+0x72>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008b2e:	f7fa f84b 	bl	8002bc8 <HAL_GetTick>
 8008b32:	eba0 0008 	sub.w	r0, r0, r8
 8008b36:	4548      	cmp	r0, r9
 8008b38:	d20f      	bcs.n	8008b5a <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 8008b3a:	9a03      	ldr	r2, [sp, #12]
      count--;
 8008b3c:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 8008b3e:	2a00      	cmp	r2, #0
      count--;
 8008b40:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8008b44:	bf08      	it	eq
 8008b46:	f04f 0900 	moveq.w	r9, #0
      count--;
 8008b4a:	9303      	str	r3, [sp, #12]
 8008b4c:	e7c9      	b.n	8008ae2 <SPI_EndRxTxTransaction+0x66>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b4e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8008b50:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 8008b54:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b56:	662b      	str	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 8008b58:	e7cf      	b.n	8008afa <SPI_EndRxTxTransaction+0x7e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b5a:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008b5e:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b60:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008b64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008b68:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b6a:	d019      	beq.n	8008ba0 <SPI_EndRxTxTransaction+0x124>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008b6c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8008b6e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008b72:	d107      	bne.n	8008b84 <SPI_EndRxTxTransaction+0x108>
          SPI_RESET_CRC(hspi);
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b7a:	601a      	str	r2, [r3, #0]
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b82:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8008b84:	2301      	movs	r3, #1
 8008b86:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b8a:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 8008b8c:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b8e:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 8008b92:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8008b94:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b98:	662b      	str	r3, [r5, #96]	; 0x60
}
 8008b9a:	b005      	add	sp, #20
 8008b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ba0:	68aa      	ldr	r2, [r5, #8]
 8008ba2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008ba6:	d002      	beq.n	8008bae <SPI_EndRxTxTransaction+0x132>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ba8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008bac:	d1de      	bne.n	8008b6c <SPI_EndRxTxTransaction+0xf0>
          __HAL_SPI_DISABLE(hspi);
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bb4:	601a      	str	r2, [r3, #0]
 8008bb6:	e7d9      	b.n	8008b6c <SPI_EndRxTxTransaction+0xf0>
 8008bb8:	20000008 	.word	0x20000008

08008bbc <HAL_SPI_Init>:
  if (hspi == NULL)
 8008bbc:	2800      	cmp	r0, #0
 8008bbe:	d077      	beq.n	8008cb0 <HAL_SPI_Init+0xf4>
{
 8008bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008bc4:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008bc6:	4604      	mov	r4, r0
 8008bc8:	2e00      	cmp	r6, #0
 8008bca:	d058      	beq.n	8008c7e <HAL_SPI_Init+0xc2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008bcc:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008bce:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8008bd2:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8008bda:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d059      	beq.n	8008c96 <HAL_SPI_Init+0xda>
  __HAL_SPI_DISABLE(hspi);
 8008be2:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008be4:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8008be6:	2302      	movs	r3, #2
 8008be8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8008bec:	680a      	ldr	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008bee:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8008bf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bf6:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008bf8:	d947      	bls.n	8008c8a <HAL_SPI_Init+0xce>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008bfa:	f5b7 6f70 	cmp.w	r7, #3840	; 0xf00
 8008bfe:	d159      	bne.n	8008cb4 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c00:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008c02:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c04:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8008c08:	6862      	ldr	r2, [r4, #4]
 8008c0a:	68a3      	ldr	r3, [r4, #8]
 8008c0c:	f402 7282 	and.w	r2, r2, #260	; 0x104
 8008c10:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008c14:	431a      	orrs	r2, r3
 8008c16:	6923      	ldr	r3, [r4, #16]
 8008c18:	f003 0302 	and.w	r3, r3, #2
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	6962      	ldr	r2, [r4, #20]
 8008c20:	f002 0201 	and.w	r2, r2, #1
 8008c24:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008c26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008c28:	f407 6770 	and.w	r7, r7, #3840	; 0xf00
 8008c2c:	f003 0308 	and.w	r3, r3, #8
 8008c30:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c34:	69e3      	ldr	r3, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008c36:	f006 0c10 	and.w	ip, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c3a:	f003 0838 	and.w	r8, r3, #56	; 0x38
 8008c3e:	69a6      	ldr	r6, [r4, #24]
 8008c40:	6a23      	ldr	r3, [r4, #32]
 8008c42:	f003 0780 	and.w	r7, r3, #128	; 0x80
 8008c46:	f406 7300 	and.w	r3, r6, #512	; 0x200
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	ea43 0308 	orr.w	r3, r3, r8
 8008c50:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008c52:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c54:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008c56:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c5a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008c5c:	ea4e 0306 	orr.w	r3, lr, r6
 8008c60:	ea43 030c 	orr.w	r3, r3, ip
 8008c64:	4303      	orrs	r3, r0
 8008c66:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008c68:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008c6a:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008c6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8008c70:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008c72:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008c74:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008c76:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 8008c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008c7e:	6843      	ldr	r3, [r0, #4]
 8008c80:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c84:	d0a5      	beq.n	8008bd2 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008c86:	61c6      	str	r6, [r0, #28]
 8008c88:	e7a3      	b.n	8008bd2 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008c8a:	d00b      	beq.n	8008ca4 <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008c8c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c90:	2500      	movs	r5, #0
 8008c92:	62a5      	str	r5, [r4, #40]	; 0x28
 8008c94:	e7b8      	b.n	8008c08 <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 8008c96:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8008c9a:	4620      	mov	r0, r4
 8008c9c:	f7fc fcd4 	bl	8005648 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008ca0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008ca2:	e79e      	b.n	8008be2 <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008ca4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008ca6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008caa:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8008cae:	e7ab      	b.n	8008c08 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8008cb0:	2001      	movs	r0, #1
}
 8008cb2:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008cb4:	2000      	movs	r0, #0
 8008cb6:	e7eb      	b.n	8008c90 <HAL_SPI_Init+0xd4>

08008cb8 <HAL_SPI_TransmitReceive>:
{
 8008cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cbc:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8008cbe:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
{
 8008cc2:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 8008cc4:	2801      	cmp	r0, #1
 8008cc6:	f000 8097 	beq.w	8008df8 <HAL_SPI_TransmitReceive+0x140>
 8008cca:	461f      	mov	r7, r3
 8008ccc:	2301      	movs	r3, #1
 8008cce:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8008cd2:	4689      	mov	r9, r1
 8008cd4:	4690      	mov	r8, r2
 8008cd6:	f7f9 ff77 	bl	8002bc8 <HAL_GetTick>
 8008cda:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8008cdc:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8008ce0:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008ce2:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 8008ce4:	b2c1      	uxtb	r1, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008ce6:	d010      	beq.n	8008d0a <HAL_SPI_TransmitReceive+0x52>
 8008ce8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008cec:	d008      	beq.n	8008d00 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_BUSY;
 8008cee:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8008cf0:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8008cf2:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8008cf4:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008cf8:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8008cfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008d00:	68a2      	ldr	r2, [r4, #8]
 8008d02:	2a00      	cmp	r2, #0
 8008d04:	d1f3      	bne.n	8008cee <HAL_SPI_TransmitReceive+0x36>
 8008d06:	2904      	cmp	r1, #4
 8008d08:	d1f1      	bne.n	8008cee <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d0a:	f1b9 0f00 	cmp.w	r9, #0
 8008d0e:	d076      	beq.n	8008dfe <HAL_SPI_TransmitReceive+0x146>
 8008d10:	f1b8 0f00 	cmp.w	r8, #0
 8008d14:	d073      	beq.n	8008dfe <HAL_SPI_TransmitReceive+0x146>
 8008d16:	2f00      	cmp	r7, #0
 8008d18:	d071      	beq.n	8008dfe <HAL_SPI_TransmitReceive+0x146>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d1a:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008d1e:	68e1      	ldr	r1, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d20:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d24:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d26:	bf1c      	itt	ne
 8008d28:	2205      	movne	r2, #5
 8008d2a:	f884 205d 	strbne.w	r2, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d2e:	2200      	movs	r2, #0
 8008d30:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->TxISR       = NULL;
 8008d32:	e9c4 2213 	strd	r2, r2, [r4, #76]	; 0x4c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d36:	6822      	ldr	r2, [r4, #0]
  hspi->RxXferCount = Size;
 8008d38:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008d3c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  hspi->TxXferCount = Size;
 8008d40:	87e7      	strh	r7, [r4, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d42:	6851      	ldr	r1, [r2, #4]
  hspi->RxXferSize  = Size;
 8008d44:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008d48:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008d4c:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008d4e:	d858      	bhi.n	8008e02 <HAL_SPI_TransmitReceive+0x14a>
 8008d50:	2f01      	cmp	r7, #1
 8008d52:	f000 8124 	beq.w	8008f9e <HAL_SPI_TransmitReceive+0x2e6>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d56:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8008d5a:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d5c:	6811      	ldr	r1, [r2, #0]
 8008d5e:	0649      	lsls	r1, r1, #25
 8008d60:	f100 80e3 	bmi.w	8008f2a <HAL_SPI_TransmitReceive+0x272>
    __HAL_SPI_ENABLE(hspi);
 8008d64:	6811      	ldr	r1, [r2, #0]
 8008d66:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008d6a:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	f000 80df 	beq.w	8008f30 <HAL_SPI_TransmitReceive+0x278>
 8008d72:	2f01      	cmp	r7, #1
 8008d74:	f000 80dc 	beq.w	8008f30 <HAL_SPI_TransmitReceive+0x278>
        txallowed = 1U;
 8008d78:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d7a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	b92b      	cbnz	r3, 8008d8c <HAL_SPI_TransmitReceive+0xd4>
 8008d80:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008d84:	b29b      	uxth	r3, r3
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	f000 8086 	beq.w	8008e98 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d8c:	6822      	ldr	r2, [r4, #0]
 8008d8e:	6893      	ldr	r3, [r2, #8]
 8008d90:	0799      	lsls	r1, r3, #30
 8008d92:	d505      	bpl.n	8008da0 <HAL_SPI_TransmitReceive+0xe8>
 8008d94:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	b113      	cbz	r3, 8008da0 <HAL_SPI_TransmitReceive+0xe8>
 8008d9a:	2f00      	cmp	r7, #0
 8008d9c:	f040 80e4 	bne.w	8008f68 <HAL_SPI_TransmitReceive+0x2b0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008da0:	6893      	ldr	r3, [r2, #8]
 8008da2:	f013 0301 	ands.w	r3, r3, #1
 8008da6:	d01e      	beq.n	8008de6 <HAL_SPI_TransmitReceive+0x12e>
 8008da8:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008dac:	b289      	uxth	r1, r1
 8008dae:	b1d1      	cbz	r1, 8008de6 <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->RxXferCount > 1U)
 8008db0:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008db4:	b289      	uxth	r1, r1
 8008db6:	2901      	cmp	r1, #1
 8008db8:	f240 80c8 	bls.w	8008f4c <HAL_SPI_TransmitReceive+0x294>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008dbc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008dbe:	68d0      	ldr	r0, [r2, #12]
 8008dc0:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008dc4:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8008dc6:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008dca:	3902      	subs	r1, #2
 8008dcc:	b289      	uxth	r1, r1
 8008dce:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008dd2:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008dd6:	b289      	uxth	r1, r1
 8008dd8:	2901      	cmp	r1, #1
        txallowed = 1U;
 8008dda:	461f      	mov	r7, r3
          if (hspi->RxXferCount <= 1U)
 8008ddc:	d803      	bhi.n	8008de6 <HAL_SPI_TransmitReceive+0x12e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008dde:	6853      	ldr	r3, [r2, #4]
 8008de0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008de4:	6053      	str	r3, [r2, #4]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008de6:	f7f9 feef 	bl	8002bc8 <HAL_GetTick>
 8008dea:	1b43      	subs	r3, r0, r5
 8008dec:	42b3      	cmp	r3, r6
 8008dee:	d3c4      	bcc.n	8008d7a <HAL_SPI_TransmitReceive+0xc2>
 8008df0:	1c73      	adds	r3, r6, #1
 8008df2:	d0c2      	beq.n	8008d7a <HAL_SPI_TransmitReceive+0xc2>
        errorcode = HAL_TIMEOUT;
 8008df4:	2003      	movs	r0, #3
 8008df6:	e77b      	b.n	8008cf0 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 8008df8:	2002      	movs	r0, #2
}
 8008dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 8008dfe:	2001      	movs	r0, #1
 8008e00:	e776      	b.n	8008cf0 <HAL_SPI_TransmitReceive+0x38>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e02:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8008e06:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e08:	6811      	ldr	r1, [r2, #0]
 8008e0a:	0648      	lsls	r0, r1, #25
 8008e0c:	d403      	bmi.n	8008e16 <HAL_SPI_TransmitReceive+0x15e>
    __HAL_SPI_ENABLE(hspi);
 8008e0e:	6811      	ldr	r1, [r2, #0]
 8008e10:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008e14:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d161      	bne.n	8008ede <HAL_SPI_TransmitReceive+0x226>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e1a:	4649      	mov	r1, r9
 8008e1c:	f831 3b02 	ldrh.w	r3, [r1], #2
 8008e20:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8008e22:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e24:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8008e26:	3b01      	subs	r3, #1
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008e2c:	1c72      	adds	r2, r6, #1
{
 8008e2e:	f04f 0701 	mov.w	r7, #1
 8008e32:	d028      	beq.n	8008e86 <HAL_SPI_TransmitReceive+0x1ce>
 8008e34:	e04e      	b.n	8008ed4 <HAL_SPI_TransmitReceive+0x21c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e36:	6822      	ldr	r2, [r4, #0]
 8008e38:	6893      	ldr	r3, [r2, #8]
 8008e3a:	079b      	lsls	r3, r3, #30
 8008e3c:	d50d      	bpl.n	8008e5a <HAL_SPI_TransmitReceive+0x1a2>
 8008e3e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	b153      	cbz	r3, 8008e5a <HAL_SPI_TransmitReceive+0x1a2>
 8008e44:	b14f      	cbz	r7, 8008e5a <HAL_SPI_TransmitReceive+0x1a2>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e46:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008e48:	f831 3b02 	ldrh.w	r3, [r1], #2
 8008e4c:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8008e4e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e50:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008e52:	3b01      	subs	r3, #1
 8008e54:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8008e56:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8008e58:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e5a:	6893      	ldr	r3, [r2, #8]
 8008e5c:	f013 0301 	ands.w	r3, r3, #1
 8008e60:	d00f      	beq.n	8008e82 <HAL_SPI_TransmitReceive+0x1ca>
 8008e62:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008e66:	b289      	uxth	r1, r1
 8008e68:	b159      	cbz	r1, 8008e82 <HAL_SPI_TransmitReceive+0x1ca>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e6a:	68d1      	ldr	r1, [r2, #12]
 8008e6c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008e6e:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8008e72:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8008e74:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e78:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	b29b      	uxth	r3, r3
 8008e7e:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008e82:	f7f9 fea1 	bl	8002bc8 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e86:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d1d3      	bne.n	8008e36 <HAL_SPI_TransmitReceive+0x17e>
 8008e8e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008e92:	b29b      	uxth	r3, r3
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d1ce      	bne.n	8008e36 <HAL_SPI_TransmitReceive+0x17e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008e98:	462a      	mov	r2, r5
 8008e9a:	4631      	mov	r1, r6
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	f7ff fded 	bl	8008a7c <SPI_EndRxTxTransaction>
 8008ea2:	2800      	cmp	r0, #0
 8008ea4:	f43f af24 	beq.w	8008cf0 <HAL_SPI_TransmitReceive+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ea8:	2320      	movs	r3, #32
 8008eaa:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8008eac:	2001      	movs	r0, #1
 8008eae:	e71f      	b.n	8008cf0 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008eb0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008eb4:	b29b      	uxth	r3, r3
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d0ee      	beq.n	8008e98 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008eba:	6822      	ldr	r2, [r4, #0]
 8008ebc:	6893      	ldr	r3, [r2, #8]
 8008ebe:	0798      	lsls	r0, r3, #30
 8008ec0:	d422      	bmi.n	8008f08 <HAL_SPI_TransmitReceive+0x250>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ec2:	6893      	ldr	r3, [r2, #8]
 8008ec4:	f013 0301 	ands.w	r3, r3, #1
 8008ec8:	d10c      	bne.n	8008ee4 <HAL_SPI_TransmitReceive+0x22c>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008eca:	f7f9 fe7d 	bl	8002bc8 <HAL_GetTick>
 8008ece:	1b40      	subs	r0, r0, r5
 8008ed0:	42b0      	cmp	r0, r6
 8008ed2:	d28f      	bcs.n	8008df4 <HAL_SPI_TransmitReceive+0x13c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ed4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d1ee      	bne.n	8008eba <HAL_SPI_TransmitReceive+0x202>
 8008edc:	e7e8      	b.n	8008eb0 <HAL_SPI_TransmitReceive+0x1f8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ede:	2f01      	cmp	r7, #1
 8008ee0:	d1a4      	bne.n	8008e2c <HAL_SPI_TransmitReceive+0x174>
 8008ee2:	e79a      	b.n	8008e1a <HAL_SPI_TransmitReceive+0x162>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ee4:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008ee8:	b289      	uxth	r1, r1
 8008eea:	2900      	cmp	r1, #0
 8008eec:	d0ed      	beq.n	8008eca <HAL_SPI_TransmitReceive+0x212>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008eee:	68d1      	ldr	r1, [r2, #12]
 8008ef0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008ef2:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8008ef6:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8008ef8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008efc:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8008efe:	3b01      	subs	r3, #1
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8008f06:	e7e0      	b.n	8008eca <HAL_SPI_TransmitReceive+0x212>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f08:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d0d8      	beq.n	8008ec2 <HAL_SPI_TransmitReceive+0x20a>
 8008f10:	2f00      	cmp	r7, #0
 8008f12:	d0d6      	beq.n	8008ec2 <HAL_SPI_TransmitReceive+0x20a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008f16:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008f1a:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f1c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008f1e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008f20:	3b01      	subs	r3, #1
 8008f22:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8008f24:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8008f26:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8008f28:	e7cb      	b.n	8008ec2 <HAL_SPI_TransmitReceive+0x20a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	f47f af24 	bne.w	8008d78 <HAL_SPI_TransmitReceive+0xc0>
      if (hspi->TxXferCount > 1U)
 8008f30:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008f32:	b29b      	uxth	r3, r3
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d93a      	bls.n	8008fae <HAL_SPI_TransmitReceive+0x2f6>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f38:	4649      	mov	r1, r9
 8008f3a:	f831 3b02 	ldrh.w	r3, [r1], #2
 8008f3e:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 8008f40:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f42:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008f44:	3b02      	subs	r3, #2
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008f4a:	e715      	b.n	8008d78 <HAL_SPI_TransmitReceive+0xc0>
        txallowed = 1U;
 8008f4c:	461f      	mov	r7, r3
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008f4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f50:	7b12      	ldrb	r2, [r2, #12]
 8008f52:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008f54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f56:	3301      	adds	r3, #1
 8008f58:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8008f5a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008f5e:	3b01      	subs	r3, #1
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8008f66:	e73e      	b.n	8008de6 <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->TxXferCount > 1U)
 8008f68:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008f6a:	b29b      	uxth	r3, r3
 8008f6c:	2b01      	cmp	r3, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f6e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if (hspi->TxXferCount > 1U)
 8008f70:	d909      	bls.n	8008f86 <HAL_SPI_TransmitReceive+0x2ce>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f72:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008f76:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f78:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008f7a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008f7c:	3b02      	subs	r3, #2
 8008f7e:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8008f80:	2700      	movs	r7, #0
          hspi->TxXferCount -= 2U;
 8008f82:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008f84:	e70c      	b.n	8008da0 <HAL_SPI_TransmitReceive+0xe8>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008f86:	781b      	ldrb	r3, [r3, #0]
 8008f88:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8008f8a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8008f8c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8008f8e:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8008f90:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8008f92:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8008f94:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8008f96:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f98:	6822      	ldr	r2, [r4, #0]
        txallowed = 0U;
 8008f9a:	2700      	movs	r7, #0
 8008f9c:	e700      	b.n	8008da0 <HAL_SPI_TransmitReceive+0xe8>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f9e:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8008fa2:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008fa4:	6811      	ldr	r1, [r2, #0]
 8008fa6:	0649      	lsls	r1, r1, #25
 8008fa8:	f57f aedc 	bpl.w	8008d64 <HAL_SPI_TransmitReceive+0xac>
 8008fac:	e7c0      	b.n	8008f30 <HAL_SPI_TransmitReceive+0x278>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008fae:	f899 3000 	ldrb.w	r3, [r9]
 8008fb2:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8008fb4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 8008fb6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008fb8:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8008fba:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8008fbc:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8008fbe:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008fc0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008fc2:	e6d9      	b.n	8008d78 <HAL_SPI_TransmitReceive+0xc0>

08008fc4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fc4:	6a03      	ldr	r3, [r0, #32]
 8008fc6:	f023 0301 	bic.w	r3, r3, #1
 8008fca:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fcc:	6a03      	ldr	r3, [r0, #32]
{
 8008fce:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fd0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008fd2:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fd4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008fd6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008fda:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008fde:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008fe0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8008fe2:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8008fe6:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008fe8:	4d15      	ldr	r5, [pc, #84]	; (8009040 <TIM_OC1_SetConfig+0x7c>)
 8008fea:	42a8      	cmp	r0, r5
 8008fec:	d013      	beq.n	8009016 <TIM_OC1_SetConfig+0x52>
 8008fee:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008ff2:	42a8      	cmp	r0, r5
 8008ff4:	d00f      	beq.n	8009016 <TIM_OC1_SetConfig+0x52>
 8008ff6:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008ffa:	42a8      	cmp	r0, r5
 8008ffc:	d00b      	beq.n	8009016 <TIM_OC1_SetConfig+0x52>
 8008ffe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009002:	42a8      	cmp	r0, r5
 8009004:	d007      	beq.n	8009016 <TIM_OC1_SetConfig+0x52>
 8009006:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800900a:	42a8      	cmp	r0, r5
 800900c:	d003      	beq.n	8009016 <TIM_OC1_SetConfig+0x52>
 800900e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009012:	42a8      	cmp	r0, r5
 8009014:	d10d      	bne.n	8009032 <TIM_OC1_SetConfig+0x6e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009016:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8009018:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800901c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800901e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009022:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8009026:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800902a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800902e:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009032:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009034:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8009036:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8009038:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 800903a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800903c:	6203      	str	r3, [r0, #32]
}
 800903e:	4770      	bx	lr
 8009040:	40012c00 	.word	0x40012c00

08009044 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009044:	6a03      	ldr	r3, [r0, #32]
 8009046:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800904a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800904c:	6a03      	ldr	r3, [r0, #32]
{
 800904e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009050:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009052:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009054:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009056:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800905a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800905e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009060:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8009062:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009066:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800906a:	4d1c      	ldr	r5, [pc, #112]	; (80090dc <TIM_OC3_SetConfig+0x98>)
 800906c:	42a8      	cmp	r0, r5
 800906e:	d017      	beq.n	80090a0 <TIM_OC3_SetConfig+0x5c>
 8009070:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009074:	42a8      	cmp	r0, r5
 8009076:	d013      	beq.n	80090a0 <TIM_OC3_SetConfig+0x5c>
 8009078:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 800907c:	42a8      	cmp	r0, r5
 800907e:	d025      	beq.n	80090cc <TIM_OC3_SetConfig+0x88>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009080:	4d17      	ldr	r5, [pc, #92]	; (80090e0 <TIM_OC3_SetConfig+0x9c>)
 8009082:	42a8      	cmp	r0, r5
 8009084:	d013      	beq.n	80090ae <TIM_OC3_SetConfig+0x6a>
 8009086:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800908a:	42a8      	cmp	r0, r5
 800908c:	d00f      	beq.n	80090ae <TIM_OC3_SetConfig+0x6a>
 800908e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009092:	42a8      	cmp	r0, r5
 8009094:	d00b      	beq.n	80090ae <TIM_OC3_SetConfig+0x6a>
 8009096:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800909a:	42a8      	cmp	r0, r5
 800909c:	d10f      	bne.n	80090be <TIM_OC3_SetConfig+0x7a>
 800909e:	e006      	b.n	80090ae <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80090a0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80090a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80090a6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80090aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80090ae:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80090b2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80090b6:	ea46 0c05 	orr.w	ip, r6, r5
 80090ba:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80090be:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80090c0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80090c2:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80090c4:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 80090c6:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80090c8:	6203      	str	r3, [r0, #32]
}
 80090ca:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80090cc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80090ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80090d2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80090d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090da:	e7d1      	b.n	8009080 <TIM_OC3_SetConfig+0x3c>
 80090dc:	40012c00 	.word	0x40012c00
 80090e0:	40014000 	.word	0x40014000

080090e4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80090e4:	6a03      	ldr	r3, [r0, #32]
 80090e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80090ea:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090ec:	6a03      	ldr	r3, [r0, #32]
{
 80090ee:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090f0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090f2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090f4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80090f6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80090fa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090fe:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009102:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8009104:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009108:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800910c:	4d1c      	ldr	r5, [pc, #112]	; (8009180 <TIM_OC4_SetConfig+0x9c>)
 800910e:	42a8      	cmp	r0, r5
 8009110:	d017      	beq.n	8009142 <TIM_OC4_SetConfig+0x5e>
 8009112:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009116:	42a8      	cmp	r0, r5
 8009118:	d013      	beq.n	8009142 <TIM_OC4_SetConfig+0x5e>
 800911a:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 800911e:	42a8      	cmp	r0, r5
 8009120:	d025      	beq.n	800916e <TIM_OC4_SetConfig+0x8a>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009122:	4d18      	ldr	r5, [pc, #96]	; (8009184 <TIM_OC4_SetConfig+0xa0>)
 8009124:	42a8      	cmp	r0, r5
 8009126:	d013      	beq.n	8009150 <TIM_OC4_SetConfig+0x6c>
 8009128:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800912c:	42a8      	cmp	r0, r5
 800912e:	d00f      	beq.n	8009150 <TIM_OC4_SetConfig+0x6c>
 8009130:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009134:	42a8      	cmp	r0, r5
 8009136:	d00b      	beq.n	8009150 <TIM_OC4_SetConfig+0x6c>
 8009138:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800913c:	42a8      	cmp	r0, r5
 800913e:	d10f      	bne.n	8009160 <TIM_OC4_SetConfig+0x7c>
 8009140:	e006      	b.n	8009150 <TIM_OC4_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009142:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8009144:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009148:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 800914c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009150:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009154:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009158:	ea46 0c05 	orr.w	ip, r6, r5
 800915c:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009160:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009162:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8009164:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8009166:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8009168:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800916a:	6203      	str	r3, [r0, #32]
}
 800916c:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800916e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8009170:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009174:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8009178:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800917c:	e7d1      	b.n	8009122 <TIM_OC4_SetConfig+0x3e>
 800917e:	bf00      	nop
 8009180:	40012c00 	.word	0x40012c00
 8009184:	40014000 	.word	0x40014000

08009188 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8009188:	2800      	cmp	r0, #0
 800918a:	f000 808c 	beq.w	80092a6 <HAL_TIM_Base_Init+0x11e>
{
 800918e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8009190:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009194:	4604      	mov	r4, r0
 8009196:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800919a:	2b00      	cmp	r3, #0
 800919c:	d078      	beq.n	8009290 <HAL_TIM_Base_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800919e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80091a0:	4944      	ldr	r1, [pc, #272]	; (80092b4 <HAL_TIM_Base_Init+0x12c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80091a2:	2302      	movs	r3, #2
 80091a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80091a8:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80091aa:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80091ac:	d05c      	beq.n	8009268 <HAL_TIM_Base_Init+0xe0>
 80091ae:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80091b2:	d02c      	beq.n	800920e <HAL_TIM_Base_Init+0x86>
 80091b4:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 80091b8:	428a      	cmp	r2, r1
 80091ba:	d028      	beq.n	800920e <HAL_TIM_Base_Init+0x86>
 80091bc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80091c0:	428a      	cmp	r2, r1
 80091c2:	d024      	beq.n	800920e <HAL_TIM_Base_Init+0x86>
 80091c4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80091c8:	428a      	cmp	r2, r1
 80091ca:	d020      	beq.n	800920e <HAL_TIM_Base_Init+0x86>
 80091cc:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 80091d0:	428a      	cmp	r2, r1
 80091d2:	d049      	beq.n	8009268 <HAL_TIM_Base_Init+0xe0>
 80091d4:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 80091d8:	428a      	cmp	r2, r1
 80091da:	d066      	beq.n	80092aa <HAL_TIM_Base_Init+0x122>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091dc:	4936      	ldr	r1, [pc, #216]	; (80092b8 <HAL_TIM_Base_Init+0x130>)
 80091de:	428a      	cmp	r2, r1
 80091e0:	d05b      	beq.n	800929a <HAL_TIM_Base_Init+0x112>
 80091e2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80091e6:	428a      	cmp	r2, r1
 80091e8:	d057      	beq.n	800929a <HAL_TIM_Base_Init+0x112>
 80091ea:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80091ee:	428a      	cmp	r2, r1
 80091f0:	d053      	beq.n	800929a <HAL_TIM_Base_Init+0x112>
 80091f2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80091f6:	428a      	cmp	r2, r1
 80091f8:	d04f      	beq.n	800929a <HAL_TIM_Base_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80091fa:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80091fc:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80091fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009202:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8009204:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8009206:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009208:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800920a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800920c:	e010      	b.n	8009230 <HAL_TIM_Base_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 800920e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009210:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009216:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8009218:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800921c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800921e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009220:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009224:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009226:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8009228:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800922a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800922c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800922e:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8009230:	2301      	movs	r3, #1
 8009232:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009234:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009238:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800923c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8009240:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8009244:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009248:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800924c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009250:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009254:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009258:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800925c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009260:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8009264:	2000      	movs	r0, #0
}
 8009266:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8009268:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800926a:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800926c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009270:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8009272:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009276:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009278:	69a1      	ldr	r1, [r4, #24]
 800927a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800927e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8009280:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009282:	68e3      	ldr	r3, [r4, #12]
 8009284:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009286:	6863      	ldr	r3, [r4, #4]
 8009288:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800928a:	6963      	ldr	r3, [r4, #20]
 800928c:	6313      	str	r3, [r2, #48]	; 0x30
 800928e:	e7cf      	b.n	8009230 <HAL_TIM_Base_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 8009290:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8009294:	f7fc fd06 	bl	8005ca4 <HAL_TIM_Base_MspInit>
 8009298:	e781      	b.n	800919e <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800929a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800929c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 800929e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80092a2:	4303      	orrs	r3, r0
 80092a4:	e7e9      	b.n	800927a <HAL_TIM_Base_Init+0xf2>
    return HAL_ERROR;
 80092a6:	2001      	movs	r0, #1
}
 80092a8:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80092aa:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80092ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80092b0:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80092b2:	e793      	b.n	80091dc <HAL_TIM_Base_Init+0x54>
 80092b4:	40012c00 	.word	0x40012c00
 80092b8:	40014000 	.word	0x40014000

080092bc <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80092bc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d132      	bne.n	800932a <HAL_TIM_Base_Start_IT+0x6e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80092c4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092c6:	491b      	ldr	r1, [pc, #108]	; (8009334 <HAL_TIM_Base_Start_IT+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 80092c8:	2202      	movs	r2, #2
 80092ca:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80092ce:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092d0:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80092d2:	f042 0201 	orr.w	r2, r2, #1
 80092d6:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092d8:	d019      	beq.n	800930e <HAL_TIM_Base_Start_IT+0x52>
 80092da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092de:	d016      	beq.n	800930e <HAL_TIM_Base_Start_IT+0x52>
 80092e0:	4a15      	ldr	r2, [pc, #84]	; (8009338 <HAL_TIM_Base_Start_IT+0x7c>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d013      	beq.n	800930e <HAL_TIM_Base_Start_IT+0x52>
 80092e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d00f      	beq.n	800930e <HAL_TIM_Base_Start_IT+0x52>
 80092ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d00b      	beq.n	800930e <HAL_TIM_Base_Start_IT+0x52>
 80092f6:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d007      	beq.n	800930e <HAL_TIM_Base_Start_IT+0x52>
 80092fe:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009302:	4293      	cmp	r3, r2
 8009304:	d003      	beq.n	800930e <HAL_TIM_Base_Start_IT+0x52>
 8009306:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800930a:	4293      	cmp	r3, r2
 800930c:	d107      	bne.n	800931e <HAL_TIM_Base_Start_IT+0x62>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800930e:	6899      	ldr	r1, [r3, #8]
 8009310:	4a0a      	ldr	r2, [pc, #40]	; (800933c <HAL_TIM_Base_Start_IT+0x80>)
 8009312:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009314:	2a06      	cmp	r2, #6
 8009316:	d00a      	beq.n	800932e <HAL_TIM_Base_Start_IT+0x72>
 8009318:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800931c:	d007      	beq.n	800932e <HAL_TIM_Base_Start_IT+0x72>
    __HAL_TIM_ENABLE(htim);
 800931e:	681a      	ldr	r2, [r3, #0]
 8009320:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8009324:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8009326:	601a      	str	r2, [r3, #0]
 8009328:	4770      	bx	lr
    return HAL_ERROR;
 800932a:	2001      	movs	r0, #1
 800932c:	4770      	bx	lr
  return HAL_OK;
 800932e:	2000      	movs	r0, #0
}
 8009330:	4770      	bx	lr
 8009332:	bf00      	nop
 8009334:	40012c00 	.word	0x40012c00
 8009338:	40000400 	.word	0x40000400
 800933c:	00010007 	.word	0x00010007

08009340 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8009340:	2800      	cmp	r0, #0
 8009342:	f000 808c 	beq.w	800945e <HAL_TIM_PWM_Init+0x11e>
{
 8009346:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8009348:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800934c:	4604      	mov	r4, r0
 800934e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009352:	2b00      	cmp	r3, #0
 8009354:	d078      	beq.n	8009448 <HAL_TIM_PWM_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009356:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009358:	4944      	ldr	r1, [pc, #272]	; (800946c <HAL_TIM_PWM_Init+0x12c>)
  htim->State = HAL_TIM_STATE_BUSY;
 800935a:	2302      	movs	r3, #2
 800935c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009360:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8009362:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009364:	d05c      	beq.n	8009420 <HAL_TIM_PWM_Init+0xe0>
 8009366:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800936a:	d02c      	beq.n	80093c6 <HAL_TIM_PWM_Init+0x86>
 800936c:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8009370:	428a      	cmp	r2, r1
 8009372:	d028      	beq.n	80093c6 <HAL_TIM_PWM_Init+0x86>
 8009374:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009378:	428a      	cmp	r2, r1
 800937a:	d024      	beq.n	80093c6 <HAL_TIM_PWM_Init+0x86>
 800937c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009380:	428a      	cmp	r2, r1
 8009382:	d020      	beq.n	80093c6 <HAL_TIM_PWM_Init+0x86>
 8009384:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 8009388:	428a      	cmp	r2, r1
 800938a:	d049      	beq.n	8009420 <HAL_TIM_PWM_Init+0xe0>
 800938c:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8009390:	428a      	cmp	r2, r1
 8009392:	d066      	beq.n	8009462 <HAL_TIM_PWM_Init+0x122>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009394:	4936      	ldr	r1, [pc, #216]	; (8009470 <HAL_TIM_PWM_Init+0x130>)
 8009396:	428a      	cmp	r2, r1
 8009398:	d05b      	beq.n	8009452 <HAL_TIM_PWM_Init+0x112>
 800939a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800939e:	428a      	cmp	r2, r1
 80093a0:	d057      	beq.n	8009452 <HAL_TIM_PWM_Init+0x112>
 80093a2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80093a6:	428a      	cmp	r2, r1
 80093a8:	d053      	beq.n	8009452 <HAL_TIM_PWM_Init+0x112>
 80093aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093ae:	428a      	cmp	r2, r1
 80093b0:	d04f      	beq.n	8009452 <HAL_TIM_PWM_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093b2:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093b4:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80093ba:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 80093bc:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 80093be:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093c0:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80093c2:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093c4:	e010      	b.n	80093e8 <HAL_TIM_PWM_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 80093c6:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093c8:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80093ce:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80093d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093d4:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093d6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093dc:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093de:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80093e0:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80093e2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093e4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80093e6:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80093e8:	2301      	movs	r3, #1
 80093ea:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093ec:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093f0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80093f4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80093f8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80093fc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009400:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009404:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009408:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800940c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009410:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8009414:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009418:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800941c:	2000      	movs	r0, #0
}
 800941e:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8009420:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009422:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009428:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800942a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800942e:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009430:	69a1      	ldr	r1, [r4, #24]
 8009432:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009436:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8009438:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800943a:	68e3      	ldr	r3, [r4, #12]
 800943c:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800943e:	6863      	ldr	r3, [r4, #4]
 8009440:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8009442:	6963      	ldr	r3, [r4, #20]
 8009444:	6313      	str	r3, [r2, #48]	; 0x30
 8009446:	e7cf      	b.n	80093e8 <HAL_TIM_PWM_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 8009448:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800944c:	f7fc fc14 	bl	8005c78 <HAL_TIM_PWM_MspInit>
 8009450:	e781      	b.n	8009356 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009452:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009454:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009456:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800945a:	4303      	orrs	r3, r0
 800945c:	e7e9      	b.n	8009432 <HAL_TIM_PWM_Init+0xf2>
    return HAL_ERROR;
 800945e:	2001      	movs	r0, #1
}
 8009460:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8009462:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009468:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800946a:	e793      	b.n	8009394 <HAL_TIM_PWM_Init+0x54>
 800946c:	40012c00 	.word	0x40012c00
 8009470:	40014000 	.word	0x40014000

08009474 <HAL_TIM_PWM_Start>:
 8009474:	2910      	cmp	r1, #16
 8009476:	d80a      	bhi.n	800948e <HAL_TIM_PWM_Start+0x1a>
 8009478:	e8df f001 	tbb	[pc, r1]
 800947c:	09090961 	.word	0x09090961
 8009480:	09090967 	.word	0x09090967
 8009484:	0909096f 	.word	0x0909096f
 8009488:	09090974 	.word	0x09090974
 800948c:	7d          	.byte	0x7d
 800948d:	00          	.byte	0x00
 800948e:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8009492:	2b01      	cmp	r3, #1
 8009494:	d157      	bne.n	8009546 <HAL_TIM_PWM_Start+0xd2>
 8009496:	2910      	cmp	r1, #16
 8009498:	d80a      	bhi.n	80094b0 <HAL_TIM_PWM_Start+0x3c>
 800949a:	e8df f001 	tbb	[pc, r1]
 800949e:	0993      	.short	0x0993
 80094a0:	095a0909 	.word	0x095a0909
 80094a4:	097c0909 	.word	0x097c0909
 80094a8:	09780909 	.word	0x09780909
 80094ac:	0909      	.short	0x0909
 80094ae:	74          	.byte	0x74
 80094af:	00          	.byte	0x00
 80094b0:	2302      	movs	r3, #2
 80094b2:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 80094b6:	6803      	ldr	r3, [r0, #0]
 80094b8:	2201      	movs	r2, #1
 80094ba:	6a18      	ldr	r0, [r3, #32]
 80094bc:	f001 011f 	and.w	r1, r1, #31
 80094c0:	fa02 f101 	lsl.w	r1, r2, r1
 80094c4:	ea20 0001 	bic.w	r0, r0, r1
 80094c8:	6218      	str	r0, [r3, #32]
 80094ca:	6a18      	ldr	r0, [r3, #32]
 80094cc:	4a3f      	ldr	r2, [pc, #252]	; (80095cc <HAL_TIM_PWM_Start+0x158>)
 80094ce:	4301      	orrs	r1, r0
 80094d0:	4293      	cmp	r3, r2
 80094d2:	6219      	str	r1, [r3, #32]
 80094d4:	d063      	beq.n	800959e <HAL_TIM_PWM_Start+0x12a>
 80094d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80094da:	4293      	cmp	r3, r2
 80094dc:	d06d      	beq.n	80095ba <HAL_TIM_PWM_Start+0x146>
 80094de:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d069      	beq.n	80095ba <HAL_TIM_PWM_Start+0x146>
 80094e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d065      	beq.n	80095ba <HAL_TIM_PWM_Start+0x146>
 80094ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d061      	beq.n	80095ba <HAL_TIM_PWM_Start+0x146>
 80094f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d05d      	beq.n	80095ba <HAL_TIM_PWM_Start+0x146>
 80094fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009502:	d050      	beq.n	80095a6 <HAL_TIM_PWM_Start+0x132>
 8009504:	4a32      	ldr	r2, [pc, #200]	; (80095d0 <HAL_TIM_PWM_Start+0x15c>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d04d      	beq.n	80095a6 <HAL_TIM_PWM_Start+0x132>
 800950a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800950e:	4293      	cmp	r3, r2
 8009510:	d049      	beq.n	80095a6 <HAL_TIM_PWM_Start+0x132>
 8009512:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009516:	4293      	cmp	r3, r2
 8009518:	d045      	beq.n	80095a6 <HAL_TIM_PWM_Start+0x132>
 800951a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800951e:	4293      	cmp	r3, r2
 8009520:	d041      	beq.n	80095a6 <HAL_TIM_PWM_Start+0x132>
 8009522:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009526:	4293      	cmp	r3, r2
 8009528:	d03d      	beq.n	80095a6 <HAL_TIM_PWM_Start+0x132>
 800952a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800952e:	4293      	cmp	r3, r2
 8009530:	d039      	beq.n	80095a6 <HAL_TIM_PWM_Start+0x132>
 8009532:	681a      	ldr	r2, [r3, #0]
 8009534:	f042 0201 	orr.w	r2, r2, #1
 8009538:	2000      	movs	r0, #0
 800953a:	601a      	str	r2, [r3, #0]
 800953c:	4770      	bx	lr
 800953e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8009542:	2b01      	cmp	r3, #1
 8009544:	d03e      	beq.n	80095c4 <HAL_TIM_PWM_Start+0x150>
 8009546:	2001      	movs	r0, #1
 8009548:	4770      	bx	lr
 800954a:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800954e:	2b01      	cmp	r3, #1
 8009550:	d1f9      	bne.n	8009546 <HAL_TIM_PWM_Start+0xd2>
 8009552:	2302      	movs	r3, #2
 8009554:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8009558:	e7ad      	b.n	80094b6 <HAL_TIM_PWM_Start+0x42>
 800955a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800955e:	2b01      	cmp	r3, #1
 8009560:	d099      	beq.n	8009496 <HAL_TIM_PWM_Start+0x22>
 8009562:	e7f0      	b.n	8009546 <HAL_TIM_PWM_Start+0xd2>
 8009564:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8009568:	3b01      	subs	r3, #1
 800956a:	bf18      	it	ne
 800956c:	2301      	movne	r3, #1
 800956e:	2b00      	cmp	r3, #0
 8009570:	d091      	beq.n	8009496 <HAL_TIM_PWM_Start+0x22>
 8009572:	2001      	movs	r0, #1
 8009574:	4770      	bx	lr
 8009576:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800957a:	3b01      	subs	r3, #1
 800957c:	bf18      	it	ne
 800957e:	2301      	movne	r3, #1
 8009580:	2b00      	cmp	r3, #0
 8009582:	d088      	beq.n	8009496 <HAL_TIM_PWM_Start+0x22>
 8009584:	e7f5      	b.n	8009572 <HAL_TIM_PWM_Start+0xfe>
 8009586:	2302      	movs	r3, #2
 8009588:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 800958c:	e793      	b.n	80094b6 <HAL_TIM_PWM_Start+0x42>
 800958e:	2302      	movs	r3, #2
 8009590:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8009594:	e78f      	b.n	80094b6 <HAL_TIM_PWM_Start+0x42>
 8009596:	2302      	movs	r3, #2
 8009598:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 800959c:	e78b      	b.n	80094b6 <HAL_TIM_PWM_Start+0x42>
 800959e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80095a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80095a4:	645a      	str	r2, [r3, #68]	; 0x44
 80095a6:	6899      	ldr	r1, [r3, #8]
 80095a8:	4a0a      	ldr	r2, [pc, #40]	; (80095d4 <HAL_TIM_PWM_Start+0x160>)
 80095aa:	400a      	ands	r2, r1
 80095ac:	2a06      	cmp	r2, #6
 80095ae:	d002      	beq.n	80095b6 <HAL_TIM_PWM_Start+0x142>
 80095b0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80095b4:	d1bd      	bne.n	8009532 <HAL_TIM_PWM_Start+0xbe>
 80095b6:	2000      	movs	r0, #0
 80095b8:	4770      	bx	lr
 80095ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80095bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80095c0:	645a      	str	r2, [r3, #68]	; 0x44
 80095c2:	e79c      	b.n	80094fe <HAL_TIM_PWM_Start+0x8a>
 80095c4:	2302      	movs	r3, #2
 80095c6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80095ca:	e774      	b.n	80094b6 <HAL_TIM_PWM_Start+0x42>
 80095cc:	40012c00 	.word	0x40012c00
 80095d0:	40000400 	.word	0x40000400
 80095d4:	00010007 	.word	0x00010007

080095d8 <HAL_TIM_OC_DelayElapsedCallback>:
 80095d8:	4770      	bx	lr
 80095da:	bf00      	nop

080095dc <HAL_TIM_IC_CaptureCallback>:
 80095dc:	4770      	bx	lr
 80095de:	bf00      	nop

080095e0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80095e0:	4770      	bx	lr
 80095e2:	bf00      	nop

080095e4 <HAL_TIM_TriggerCallback>:
 80095e4:	4770      	bx	lr
 80095e6:	bf00      	nop

080095e8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80095e8:	6803      	ldr	r3, [r0, #0]
 80095ea:	691a      	ldr	r2, [r3, #16]
 80095ec:	0791      	lsls	r1, r2, #30
{
 80095ee:	b510      	push	{r4, lr}
 80095f0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80095f2:	d503      	bpl.n	80095fc <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80095f4:	68da      	ldr	r2, [r3, #12]
 80095f6:	0792      	lsls	r2, r2, #30
 80095f8:	f100 808a 	bmi.w	8009710 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80095fc:	691a      	ldr	r2, [r3, #16]
 80095fe:	0752      	lsls	r2, r2, #29
 8009600:	d502      	bpl.n	8009608 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009602:	68da      	ldr	r2, [r3, #12]
 8009604:	0750      	lsls	r0, r2, #29
 8009606:	d470      	bmi.n	80096ea <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009608:	691a      	ldr	r2, [r3, #16]
 800960a:	0711      	lsls	r1, r2, #28
 800960c:	d502      	bpl.n	8009614 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800960e:	68da      	ldr	r2, [r3, #12]
 8009610:	0712      	lsls	r2, r2, #28
 8009612:	d458      	bmi.n	80096c6 <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009614:	691a      	ldr	r2, [r3, #16]
 8009616:	06d1      	lsls	r1, r2, #27
 8009618:	d502      	bpl.n	8009620 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800961a:	68da      	ldr	r2, [r3, #12]
 800961c:	06d2      	lsls	r2, r2, #27
 800961e:	d43e      	bmi.n	800969e <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009620:	691a      	ldr	r2, [r3, #16]
 8009622:	07d0      	lsls	r0, r2, #31
 8009624:	d503      	bpl.n	800962e <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009626:	68da      	ldr	r2, [r3, #12]
 8009628:	07d1      	lsls	r1, r2, #31
 800962a:	f100 808a 	bmi.w	8009742 <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800962e:	691a      	ldr	r2, [r3, #16]
 8009630:	0612      	lsls	r2, r2, #24
 8009632:	d503      	bpl.n	800963c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009634:	68da      	ldr	r2, [r3, #12]
 8009636:	0610      	lsls	r0, r2, #24
 8009638:	f100 808b 	bmi.w	8009752 <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800963c:	691a      	ldr	r2, [r3, #16]
 800963e:	05d1      	lsls	r1, r2, #23
 8009640:	d503      	bpl.n	800964a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009642:	68da      	ldr	r2, [r3, #12]
 8009644:	0612      	lsls	r2, r2, #24
 8009646:	f100 808c 	bmi.w	8009762 <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800964a:	691a      	ldr	r2, [r3, #16]
 800964c:	0650      	lsls	r0, r2, #25
 800964e:	d503      	bpl.n	8009658 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009650:	68da      	ldr	r2, [r3, #12]
 8009652:	0651      	lsls	r1, r2, #25
 8009654:	f100 808d 	bmi.w	8009772 <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009658:	691a      	ldr	r2, [r3, #16]
 800965a:	0692      	lsls	r2, r2, #26
 800965c:	d503      	bpl.n	8009666 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800965e:	68da      	ldr	r2, [r3, #12]
 8009660:	0690      	lsls	r0, r2, #26
 8009662:	f100 808e 	bmi.w	8009782 <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8009666:	691a      	ldr	r2, [r3, #16]
 8009668:	02d1      	lsls	r1, r2, #11
 800966a:	d503      	bpl.n	8009674 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800966c:	68da      	ldr	r2, [r3, #12]
 800966e:	02d2      	lsls	r2, r2, #11
 8009670:	f100 808f 	bmi.w	8009792 <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8009674:	691a      	ldr	r2, [r3, #16]
 8009676:	0290      	lsls	r0, r2, #10
 8009678:	d503      	bpl.n	8009682 <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800967a:	68da      	ldr	r2, [r3, #12]
 800967c:	0291      	lsls	r1, r2, #10
 800967e:	f100 8090 	bmi.w	80097a2 <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8009682:	691a      	ldr	r2, [r3, #16]
 8009684:	0252      	lsls	r2, r2, #9
 8009686:	d503      	bpl.n	8009690 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8009688:	68da      	ldr	r2, [r3, #12]
 800968a:	0250      	lsls	r0, r2, #9
 800968c:	f100 8091 	bmi.w	80097b2 <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8009690:	691a      	ldr	r2, [r3, #16]
 8009692:	0211      	lsls	r1, r2, #8
 8009694:	d502      	bpl.n	800969c <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8009696:	68da      	ldr	r2, [r3, #12]
 8009698:	0212      	lsls	r2, r2, #8
 800969a:	d44a      	bmi.n	8009732 <HAL_TIM_IRQHandler+0x14a>
}
 800969c:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800969e:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80096a2:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80096a4:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80096a6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80096a8:	69db      	ldr	r3, [r3, #28]
 80096aa:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80096ae:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80096b0:	f040 8090 	bne.w	80097d4 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096b4:	f7ff ff90 	bl	80095d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096b8:	4620      	mov	r0, r4
 80096ba:	f7ff ff91 	bl	80095e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096be:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80096c0:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096c2:	7722      	strb	r2, [r4, #28]
 80096c4:	e7ac      	b.n	8009620 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80096c6:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80096ca:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80096cc:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80096ce:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80096d0:	69db      	ldr	r3, [r3, #28]
 80096d2:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80096d4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80096d6:	d17a      	bne.n	80097ce <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096d8:	f7ff ff7e 	bl	80095d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096dc:	4620      	mov	r0, r4
 80096de:	f7ff ff7f 	bl	80095e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096e2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80096e4:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096e6:	7722      	strb	r2, [r4, #28]
 80096e8:	e794      	b.n	8009614 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80096ea:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80096ee:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80096f0:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80096f2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80096f4:	699b      	ldr	r3, [r3, #24]
 80096f6:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80096fa:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80096fc:	d164      	bne.n	80097c8 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096fe:	f7ff ff6b 	bl	80095d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009702:	4620      	mov	r0, r4
 8009704:	f7ff ff6c 	bl	80095e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009708:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800970a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800970c:	7722      	strb	r2, [r4, #28]
 800970e:	e77b      	b.n	8009608 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009710:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009714:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009716:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009718:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800971a:	699b      	ldr	r3, [r3, #24]
 800971c:	0799      	lsls	r1, r3, #30
 800971e:	d150      	bne.n	80097c2 <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009720:	f7ff ff5a 	bl	80095d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009724:	4620      	mov	r0, r4
 8009726:	f7ff ff5b 	bl	80095e0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800972a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800972c:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800972e:	7722      	strb	r2, [r4, #28]
 8009730:	e764      	b.n	80095fc <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8009732:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009736:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8009738:	611a      	str	r2, [r3, #16]
}
 800973a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 800973e:	f000 ba11 	b.w	8009b64 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009742:	f06f 0201 	mvn.w	r2, #1
 8009746:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8009748:	4620      	mov	r0, r4
 800974a:	f7fa f94b 	bl	80039e4 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800974e:	6823      	ldr	r3, [r4, #0]
 8009750:	e76d      	b.n	800962e <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009752:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009756:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8009758:	4620      	mov	r0, r4
 800975a:	f000 f9f9 	bl	8009b50 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800975e:	6823      	ldr	r3, [r4, #0]
 8009760:	e76c      	b.n	800963c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009762:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009766:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8009768:	4620      	mov	r0, r4
 800976a:	f000 f9f3 	bl	8009b54 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800976e:	6823      	ldr	r3, [r4, #0]
 8009770:	e76b      	b.n	800964a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009772:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009776:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8009778:	4620      	mov	r0, r4
 800977a:	f7ff ff33 	bl	80095e4 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800977e:	6823      	ldr	r3, [r4, #0]
 8009780:	e76a      	b.n	8009658 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009782:	f06f 0220 	mvn.w	r2, #32
 8009786:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8009788:	4620      	mov	r0, r4
 800978a:	f000 f9df 	bl	8009b4c <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800978e:	6823      	ldr	r3, [r4, #0]
 8009790:	e769      	b.n	8009666 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8009792:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8009796:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009798:	4620      	mov	r0, r4
 800979a:	f000 f9dd 	bl	8009b58 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800979e:	6823      	ldr	r3, [r4, #0]
 80097a0:	e768      	b.n	8009674 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80097a2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80097a6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 80097a8:	4620      	mov	r0, r4
 80097aa:	f000 f9d7 	bl	8009b5c <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80097ae:	6823      	ldr	r3, [r4, #0]
 80097b0:	e767      	b.n	8009682 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80097b2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80097b6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 80097b8:	4620      	mov	r0, r4
 80097ba:	f000 f9d1 	bl	8009b60 <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80097be:	6823      	ldr	r3, [r4, #0]
 80097c0:	e766      	b.n	8009690 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 80097c2:	f7ff ff0b 	bl	80095dc <HAL_TIM_IC_CaptureCallback>
 80097c6:	e7b0      	b.n	800972a <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 80097c8:	f7ff ff08 	bl	80095dc <HAL_TIM_IC_CaptureCallback>
 80097cc:	e79c      	b.n	8009708 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 80097ce:	f7ff ff05 	bl	80095dc <HAL_TIM_IC_CaptureCallback>
 80097d2:	e786      	b.n	80096e2 <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 80097d4:	f7ff ff02 	bl	80095dc <HAL_TIM_IC_CaptureCallback>
 80097d8:	e771      	b.n	80096be <HAL_TIM_IRQHandler+0xd6>
 80097da:	bf00      	nop

080097dc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097dc:	6a03      	ldr	r3, [r0, #32]
 80097de:	f023 0310 	bic.w	r3, r3, #16
 80097e2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80097e4:	6a03      	ldr	r3, [r0, #32]
{
 80097e6:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80097e8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80097ea:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80097ec:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80097ee:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80097f2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80097f6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80097fa:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80097fc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009800:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009804:	4d1c      	ldr	r5, [pc, #112]	; (8009878 <TIM_OC2_SetConfig+0x9c>)
 8009806:	42a8      	cmp	r0, r5
 8009808:	d017      	beq.n	800983a <TIM_OC2_SetConfig+0x5e>
 800980a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800980e:	42a8      	cmp	r0, r5
 8009810:	d013      	beq.n	800983a <TIM_OC2_SetConfig+0x5e>
 8009812:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8009816:	42a8      	cmp	r0, r5
 8009818:	d025      	beq.n	8009866 <TIM_OC2_SetConfig+0x8a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800981a:	4d18      	ldr	r5, [pc, #96]	; (800987c <TIM_OC2_SetConfig+0xa0>)
 800981c:	42a8      	cmp	r0, r5
 800981e:	d013      	beq.n	8009848 <TIM_OC2_SetConfig+0x6c>
 8009820:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009824:	42a8      	cmp	r0, r5
 8009826:	d00f      	beq.n	8009848 <TIM_OC2_SetConfig+0x6c>
 8009828:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800982c:	42a8      	cmp	r0, r5
 800982e:	d00b      	beq.n	8009848 <TIM_OC2_SetConfig+0x6c>
 8009830:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009834:	42a8      	cmp	r0, r5
 8009836:	d10f      	bne.n	8009858 <TIM_OC2_SetConfig+0x7c>
 8009838:	e006      	b.n	8009848 <TIM_OC2_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800983a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800983c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009840:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8009844:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009848:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800984c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009850:	ea46 0c05 	orr.w	ip, r6, r5
 8009854:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8009858:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800985a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800985c:	6182      	str	r2, [r0, #24]
}
 800985e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8009860:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8009862:	6203      	str	r3, [r0, #32]
}
 8009864:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009866:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8009868:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800986c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8009870:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009874:	e7d1      	b.n	800981a <TIM_OC2_SetConfig+0x3e>
 8009876:	bf00      	nop
 8009878:	40012c00 	.word	0x40012c00
 800987c:	40014000 	.word	0x40014000

08009880 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8009880:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8009884:	2b01      	cmp	r3, #1
 8009886:	f000 80ff 	beq.w	8009a88 <HAL_TIM_PWM_ConfigChannel+0x208>
 800988a:	2301      	movs	r3, #1
{
 800988c:	b570      	push	{r4, r5, r6, lr}
 800988e:	4604      	mov	r4, r0
 8009890:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8009892:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8009896:	2a14      	cmp	r2, #20
 8009898:	d80c      	bhi.n	80098b4 <HAL_TIM_PWM_ConfigChannel+0x34>
 800989a:	e8df f002 	tbb	[pc, r2]
 800989e:	0b59      	.short	0x0b59
 80098a0:	0b6e0b0b 	.word	0x0b6e0b0b
 80098a4:	0b840b0b 	.word	0x0b840b0b
 80098a8:	0b990b0b 	.word	0x0b990b0b
 80098ac:	0baf0b0b 	.word	0x0baf0b0b
 80098b0:	0b0b      	.short	0x0b0b
 80098b2:	11          	.byte	0x11
 80098b3:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80098b4:	2300      	movs	r3, #0
  switch (Channel)
 80098b6:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 80098b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80098bc:	4610      	mov	r0, r2
 80098be:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80098c0:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098c2:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80098c4:	6a1a      	ldr	r2, [r3, #32]
 80098c6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80098ca:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80098cc:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80098ce:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80098d0:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80098d2:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80098d6:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098da:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80098de:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80098e0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80098e4:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098e8:	4e69      	ldr	r6, [pc, #420]	; (8009a90 <HAL_TIM_PWM_ConfigChannel+0x210>)
 80098ea:	42b3      	cmp	r3, r6
 80098ec:	d013      	beq.n	8009916 <HAL_TIM_PWM_ConfigChannel+0x96>
 80098ee:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80098f2:	42b3      	cmp	r3, r6
 80098f4:	d00f      	beq.n	8009916 <HAL_TIM_PWM_ConfigChannel+0x96>
 80098f6:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80098fa:	42b3      	cmp	r3, r6
 80098fc:	d00b      	beq.n	8009916 <HAL_TIM_PWM_ConfigChannel+0x96>
 80098fe:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009902:	42b3      	cmp	r3, r6
 8009904:	d007      	beq.n	8009916 <HAL_TIM_PWM_ConfigChannel+0x96>
 8009906:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800990a:	42b3      	cmp	r3, r6
 800990c:	d003      	beq.n	8009916 <HAL_TIM_PWM_ConfigChannel+0x96>
 800990e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009912:	42b3      	cmp	r3, r6
 8009914:	d104      	bne.n	8009920 <HAL_TIM_PWM_ConfigChannel+0xa0>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009916:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009918:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800991c:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009920:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009922:	6519      	str	r1, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009924:	6869      	ldr	r1, [r5, #4]
 8009926:	64d9      	str	r1, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009928:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800992a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800992c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800992e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009932:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009934:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009936:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800993a:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800993c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800993e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8009942:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8009944:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8009946:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8009948:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800994c:	4610      	mov	r0, r2
 800994e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009950:	6800      	ldr	r0, [r0, #0]
 8009952:	f7ff fb37 	bl	8008fc4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009956:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009958:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800995a:	f043 0308 	orr.w	r3, r3, #8
 800995e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009960:	6983      	ldr	r3, [r0, #24]
 8009962:	f023 0304 	bic.w	r3, r3, #4
 8009966:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009968:	6983      	ldr	r3, [r0, #24]
 800996a:	430b      	orrs	r3, r1
 800996c:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 800996e:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8009970:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8009972:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8009976:	4610      	mov	r0, r2
 8009978:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800997a:	6800      	ldr	r0, [r0, #0]
 800997c:	f7ff ff2e 	bl	80097dc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009980:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009982:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009984:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009988:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800998a:	6983      	ldr	r3, [r0, #24]
 800998c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009990:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009992:	6983      	ldr	r3, [r0, #24]
 8009994:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009998:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 800999a:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 800999c:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 800999e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80099a2:	4610      	mov	r0, r2
 80099a4:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80099a6:	6800      	ldr	r0, [r0, #0]
 80099a8:	f7ff fb4c 	bl	8009044 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80099ac:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80099ae:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80099b0:	f043 0308 	orr.w	r3, r3, #8
 80099b4:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80099b6:	69c3      	ldr	r3, [r0, #28]
 80099b8:	f023 0304 	bic.w	r3, r3, #4
 80099bc:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80099be:	69c3      	ldr	r3, [r0, #28]
 80099c0:	430b      	orrs	r3, r1
 80099c2:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 80099c4:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80099c6:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80099c8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80099cc:	4610      	mov	r0, r2
 80099ce:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80099d0:	6800      	ldr	r0, [r0, #0]
 80099d2:	f7ff fb87 	bl	80090e4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80099d6:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80099d8:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80099da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80099de:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80099e0:	69c3      	ldr	r3, [r0, #28]
 80099e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80099e6:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80099e8:	69c3      	ldr	r3, [r0, #28]
 80099ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80099ee:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 80099f0:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80099f2:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80099f4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80099f8:	4610      	mov	r0, r2
 80099fa:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80099fc:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80099fe:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009a00:	6a1a      	ldr	r2, [r3, #32]
 8009a02:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009a06:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8009a08:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8009a0a:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8009a0c:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009a0e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8009a12:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8009a16:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009a18:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8009a1a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009a1e:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a22:	4e1b      	ldr	r6, [pc, #108]	; (8009a90 <HAL_TIM_PWM_ConfigChannel+0x210>)
 8009a24:	42b3      	cmp	r3, r6
 8009a26:	d013      	beq.n	8009a50 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009a28:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009a2c:	42b3      	cmp	r3, r6
 8009a2e:	d00f      	beq.n	8009a50 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009a30:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8009a34:	42b3      	cmp	r3, r6
 8009a36:	d00b      	beq.n	8009a50 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009a38:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009a3c:	42b3      	cmp	r3, r6
 8009a3e:	d007      	beq.n	8009a50 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009a40:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009a44:	42b3      	cmp	r3, r6
 8009a46:	d003      	beq.n	8009a50 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009a48:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009a4c:	42b3      	cmp	r3, r6
 8009a4e:	d104      	bne.n	8009a5a <HAL_TIM_PWM_ConfigChannel+0x1da>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a50:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009a52:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a56:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8009a5a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8009a5c:	6519      	str	r1, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8009a5e:	6869      	ldr	r1, [r5, #4]
 8009a60:	6499      	str	r1, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 8009a62:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009a64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009a66:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009a68:	f042 0208 	orr.w	r2, r2, #8
 8009a6c:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009a6e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009a70:	f021 0104 	bic.w	r1, r1, #4
 8009a74:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009a76:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009a78:	4301      	orrs	r1, r0
 8009a7a:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8009a7c:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8009a7e:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8009a80:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8009a84:	4610      	mov	r0, r2
 8009a86:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 8009a88:	2202      	movs	r2, #2
}
 8009a8a:	4610      	mov	r0, r2
 8009a8c:	4770      	bx	lr
 8009a8e:	bf00      	nop
 8009a90:	40012c00 	.word	0x40012c00

08009a94 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a94:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d051      	beq.n	8009b40 <HAL_TIMEx_MasterConfigSynchronization+0xac>
{
 8009a9c:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009a9e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009aa0:	4d28      	ldr	r5, [pc, #160]	; (8009b44 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
  htim->State = HAL_TIM_STATE_BUSY;
 8009aa2:	2302      	movs	r3, #2
 8009aa4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009aa8:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8009aaa:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8009aac:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009aae:	d03b      	beq.n	8009b28 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8009ab0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009ab4:	42aa      	cmp	r2, r5
 8009ab6:	d032      	beq.n	8009b1e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8009ab8:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8009abc:	42aa      	cmp	r2, r5
 8009abe:	d02e      	beq.n	8009b1e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ac0:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ac2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009aca:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009acc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8009ad0:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ad2:	d016      	beq.n	8009b02 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009ad4:	4b1c      	ldr	r3, [pc, #112]	; (8009b48 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009ad6:	429a      	cmp	r2, r3
 8009ad8:	d013      	beq.n	8009b02 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009ada:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d00f      	beq.n	8009b02 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009ae2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ae6:	429a      	cmp	r2, r3
 8009ae8:	d00b      	beq.n	8009b02 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009aea:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d007      	beq.n	8009b02 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009af2:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8009af6:	429a      	cmp	r2, r3
 8009af8:	d003      	beq.n	8009b02 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009afa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009afe:	429a      	cmp	r2, r3
 8009b00:	d104      	bne.n	8009b0c <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009b02:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009b04:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009b08:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b0a:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8009b0c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8009b0e:	2201      	movs	r2, #1
 8009b10:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8009b14:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8009b18:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8009b1a:	4618      	mov	r0, r3
}
 8009b1c:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009b1e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009b20:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009b24:	432b      	orrs	r3, r5
 8009b26:	e7cb      	b.n	8009ac0 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
 8009b28:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009b2a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009b2e:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8009b30:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009b34:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8009b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009b3a:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8009b3c:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b3e:	e7e0      	b.n	8009b02 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  __HAL_LOCK(htim);
 8009b40:	2002      	movs	r0, #2
}
 8009b42:	4770      	bx	lr
 8009b44:	40012c00 	.word	0x40012c00
 8009b48:	40000400 	.word	0x40000400

08009b4c <HAL_TIMEx_CommutCallback>:
 8009b4c:	4770      	bx	lr
 8009b4e:	bf00      	nop

08009b50 <HAL_TIMEx_BreakCallback>:
 8009b50:	4770      	bx	lr
 8009b52:	bf00      	nop

08009b54 <HAL_TIMEx_Break2Callback>:
 8009b54:	4770      	bx	lr
 8009b56:	bf00      	nop

08009b58 <HAL_TIMEx_EncoderIndexCallback>:
 8009b58:	4770      	bx	lr
 8009b5a:	bf00      	nop

08009b5c <HAL_TIMEx_DirectionChangeCallback>:
 8009b5c:	4770      	bx	lr
 8009b5e:	bf00      	nop

08009b60 <HAL_TIMEx_IndexErrorCallback>:
 8009b60:	4770      	bx	lr
 8009b62:	bf00      	nop

08009b64 <HAL_TIMEx_TransitionErrorCallback>:
 8009b64:	4770      	bx	lr
 8009b66:	bf00      	nop

08009b68 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b68:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8009b6c:	2b20      	cmp	r3, #32
 8009b6e:	d15f      	bne.n	8009c30 <HAL_UART_Receive_IT+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b70:	2900      	cmp	r1, #0
 8009b72:	d05b      	beq.n	8009c2c <HAL_UART_Receive_IT+0xc4>
 8009b74:	2a00      	cmp	r2, #0
 8009b76:	d059      	beq.n	8009c2c <HAL_UART_Receive_IT+0xc4>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 8009b78:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d057      	beq.n	8009c30 <HAL_UART_Receive_IT+0xc8>
{
 8009b80:	b430      	push	{r4, r5}

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009b82:	6803      	ldr	r3, [r0, #0]
 8009b84:	4c59      	ldr	r4, [pc, #356]	; (8009cec <HAL_UART_Receive_IT+0x184>)
    __HAL_LOCK(huart);
 8009b86:	2501      	movs	r5, #1
 8009b88:	f880 5080 	strb.w	r5, [r0, #128]	; 0x80
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009b8c:	42a3      	cmp	r3, r4
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b8e:	f04f 0500 	mov.w	r5, #0
 8009b92:	66c5      	str	r5, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009b94:	d00a      	beq.n	8009bac <HAL_UART_Receive_IT+0x44>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009b96:	685c      	ldr	r4, [r3, #4]
 8009b98:	0224      	lsls	r4, r4, #8
 8009b9a:	d507      	bpl.n	8009bac <HAL_UART_Receive_IT+0x44>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b9c:	e853 4f00 	ldrex	r4, [r3]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009ba0:	f044 6480 	orr.w	r4, r4, #67108864	; 0x4000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba4:	e843 4500 	strex	r5, r4, [r3]
 8009ba8:	2d00      	cmp	r5, #0
 8009baa:	d1f7      	bne.n	8009b9c <HAL_UART_Receive_IT+0x34>
  huart->RxXferSize  = Size;
  huart->RxXferCount = Size;
  huart->RxISR       = NULL;

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009bac:	6885      	ldr	r5, [r0, #8]
  huart->pRxBuffPtr  = pData;
 8009bae:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxISR       = NULL;
 8009bb0:	2400      	movs	r4, #0
  UART_MASK_COMPUTATION(huart);
 8009bb2:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
  huart->RxXferSize  = Size;
 8009bb6:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8009bba:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 8009bbe:	6704      	str	r4, [r0, #112]	; 0x70
  UART_MASK_COMPUTATION(huart);
 8009bc0:	d04f      	beq.n	8009c62 <HAL_UART_Receive_IT+0xfa>
 8009bc2:	2d00      	cmp	r5, #0
 8009bc4:	d177      	bne.n	8009cb6 <HAL_UART_Receive_IT+0x14e>
 8009bc6:	6901      	ldr	r1, [r0, #16]
 8009bc8:	2900      	cmp	r1, #0
 8009bca:	bf14      	ite	ne
 8009bcc:	247f      	movne	r4, #127	; 0x7f
 8009bce:	24ff      	moveq	r4, #255	; 0xff

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bd0:	2100      	movs	r1, #0
 8009bd2:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009bd6:	2122      	movs	r1, #34	; 0x22
  UART_MASK_COMPUTATION(huart);
 8009bd8:	f8a0 4060 	strh.w	r4, [r0, #96]	; 0x60
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009bdc:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be0:	f103 0108 	add.w	r1, r3, #8
 8009be4:	e851 1f00 	ldrex	r1, [r1]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009be8:	f041 0101 	orr.w	r1, r1, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bec:	f103 0508 	add.w	r5, r3, #8
 8009bf0:	e845 1400 	strex	r4, r1, [r5]
 8009bf4:	2c00      	cmp	r4, #0
 8009bf6:	d1f3      	bne.n	8009be0 <HAL_UART_Receive_IT+0x78>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009bf8:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8009bfa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8009bfe:	d037      	beq.n	8009c70 <HAL_UART_Receive_IT+0x108>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c00:	6882      	ldr	r2, [r0, #8]
 8009c02:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8009c06:	6902      	ldr	r2, [r0, #16]
 8009c08:	d014      	beq.n	8009c34 <HAL_UART_Receive_IT+0xcc>
    {
      huart->RxISR = UART_RxISR_16BIT;
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009c0a:	4c39      	ldr	r4, [pc, #228]	; (8009cf0 <HAL_UART_Receive_IT+0x188>)
 8009c0c:	6704      	str	r4, [r0, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8009c0e:	2100      	movs	r1, #0
 8009c10:	f880 1080 	strb.w	r1, [r0, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009c14:	b1a2      	cbz	r2, 8009c40 <HAL_UART_Receive_IT+0xd8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c16:	e853 2f00 	ldrex	r2, [r3]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009c1a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c1e:	e843 2100 	strex	r1, r2, [r3]
 8009c22:	2900      	cmp	r1, #0
 8009c24:	d1f7      	bne.n	8009c16 <HAL_UART_Receive_IT+0xae>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8009c26:	2000      	movs	r0, #0
}
 8009c28:	bc30      	pop	{r4, r5}
 8009c2a:	4770      	bx	lr
      return HAL_ERROR;
 8009c2c:	2001      	movs	r0, #1
 8009c2e:	4770      	bx	lr
    return HAL_BUSY;
 8009c30:	2002      	movs	r0, #2
}
 8009c32:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c34:	2a00      	cmp	r2, #0
 8009c36:	d147      	bne.n	8009cc8 <HAL_UART_Receive_IT+0x160>
 8009c38:	492e      	ldr	r1, [pc, #184]	; (8009cf4 <HAL_UART_Receive_IT+0x18c>)
 8009c3a:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009c3c:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c40:	e853 2f00 	ldrex	r2, [r3]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009c44:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c48:	e843 2100 	strex	r1, r2, [r3]
 8009c4c:	2900      	cmp	r1, #0
 8009c4e:	d0ea      	beq.n	8009c26 <HAL_UART_Receive_IT+0xbe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c50:	e853 2f00 	ldrex	r2, [r3]
 8009c54:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c58:	e843 2100 	strex	r1, r2, [r3]
 8009c5c:	2900      	cmp	r1, #0
 8009c5e:	d1ef      	bne.n	8009c40 <HAL_UART_Receive_IT+0xd8>
 8009c60:	e7e1      	b.n	8009c26 <HAL_UART_Receive_IT+0xbe>
  UART_MASK_COMPUTATION(huart);
 8009c62:	6901      	ldr	r1, [r0, #16]
 8009c64:	2900      	cmp	r1, #0
 8009c66:	f240 14ff 	movw	r4, #511	; 0x1ff
 8009c6a:	bf18      	it	ne
 8009c6c:	24ff      	movne	r4, #255	; 0xff
 8009c6e:	e7af      	b.n	8009bd0 <HAL_UART_Receive_IT+0x68>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009c70:	f8b0 1068 	ldrh.w	r1, [r0, #104]	; 0x68
 8009c74:	4291      	cmp	r1, r2
 8009c76:	d8c3      	bhi.n	8009c00 <HAL_UART_Receive_IT+0x98>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c78:	6882      	ldr	r2, [r0, #8]
 8009c7a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8009c7e:	6902      	ldr	r2, [r0, #16]
 8009c80:	d028      	beq.n	8009cd4 <HAL_UART_Receive_IT+0x16c>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009c82:	491d      	ldr	r1, [pc, #116]	; (8009cf8 <HAL_UART_Receive_IT+0x190>)
 8009c84:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009c86:	f880 4080 	strb.w	r4, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009c8a:	b13a      	cbz	r2, 8009c9c <HAL_UART_Receive_IT+0x134>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c8c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c94:	e843 2100 	strex	r1, r2, [r3]
 8009c98:	2900      	cmp	r1, #0
 8009c9a:	d1f7      	bne.n	8009c8c <HAL_UART_Receive_IT+0x124>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9c:	f103 0208 	add.w	r2, r3, #8
 8009ca0:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009ca4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca8:	f103 0008 	add.w	r0, r3, #8
 8009cac:	e840 2100 	strex	r1, r2, [r0]
 8009cb0:	2900      	cmp	r1, #0
 8009cb2:	d1f3      	bne.n	8009c9c <HAL_UART_Receive_IT+0x134>
 8009cb4:	e7b7      	b.n	8009c26 <HAL_UART_Receive_IT+0xbe>
  UART_MASK_COMPUTATION(huart);
 8009cb6:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 8009cba:	d189      	bne.n	8009bd0 <HAL_UART_Receive_IT+0x68>
 8009cbc:	6901      	ldr	r1, [r0, #16]
 8009cbe:	2900      	cmp	r1, #0
 8009cc0:	bf0c      	ite	eq
 8009cc2:	247f      	moveq	r4, #127	; 0x7f
 8009cc4:	243f      	movne	r4, #63	; 0x3f
 8009cc6:	e783      	b.n	8009bd0 <HAL_UART_Receive_IT+0x68>
      huart->RxISR = UART_RxISR_8BIT;
 8009cc8:	4909      	ldr	r1, [pc, #36]	; (8009cf0 <HAL_UART_Receive_IT+0x188>)
 8009cca:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009cd2:	e7a0      	b.n	8009c16 <HAL_UART_Receive_IT+0xae>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009cd4:	b922      	cbnz	r2, 8009ce0 <HAL_UART_Receive_IT+0x178>
 8009cd6:	4909      	ldr	r1, [pc, #36]	; (8009cfc <HAL_UART_Receive_IT+0x194>)
 8009cd8:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009cda:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009cde:	e7dd      	b.n	8009c9c <HAL_UART_Receive_IT+0x134>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009ce0:	4a05      	ldr	r2, [pc, #20]	; (8009cf8 <HAL_UART_Receive_IT+0x190>)
 8009ce2:	6702      	str	r2, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009ce4:	f880 4080 	strb.w	r4, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009ce8:	e7d0      	b.n	8009c8c <HAL_UART_Receive_IT+0x124>
 8009cea:	bf00      	nop
 8009cec:	40008000 	.word	0x40008000
 8009cf0:	0800a31d 	.word	0x0800a31d
 8009cf4:	0800a2d1 	.word	0x0800a2d1
 8009cf8:	0800a35d 	.word	0x0800a35d
 8009cfc:	0800a509 	.word	0x0800a509

08009d00 <HAL_UART_Transmit_DMA>:
{
 8009d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8009d02:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 8009d06:	2e20      	cmp	r6, #32
 8009d08:	d141      	bne.n	8009d8e <HAL_UART_Transmit_DMA+0x8e>
    if ((pData == NULL) || (Size == 0U))
 8009d0a:	2900      	cmp	r1, #0
 8009d0c:	d03d      	beq.n	8009d8a <HAL_UART_Transmit_DMA+0x8a>
 8009d0e:	2a00      	cmp	r2, #0
 8009d10:	d03b      	beq.n	8009d8a <HAL_UART_Transmit_DMA+0x8a>
 8009d12:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8009d14:	f890 0080 	ldrb.w	r0, [r0, #128]	; 0x80
 8009d18:	2801      	cmp	r0, #1
 8009d1a:	d038      	beq.n	8009d8e <HAL_UART_Transmit_DMA+0x8e>
    if (huart->hdmatx != NULL)
 8009d1c:	6fa0      	ldr	r0, [r4, #120]	; 0x78
    huart->TxXferCount = Size;
 8009d1e:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d22:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 8009d24:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d26:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d28:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
    huart->pTxBuffPtr  = pData;
 8009d2c:	6521      	str	r1, [r4, #80]	; 0x50
    huart->TxXferSize  = Size;
 8009d2e:	f8a4 2054 	strh.w	r2, [r4, #84]	; 0x54
    __HAL_LOCK(huart);
 8009d32:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d36:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    if (huart->hdmatx != NULL)
 8009d3a:	b190      	cbz	r0, 8009d62 <HAL_UART_Transmit_DMA+0x62>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009d3c:	f8df c064 	ldr.w	ip, [pc, #100]	; 8009da4 <HAL_UART_Transmit_DMA+0xa4>
      huart->hdmatx->XferAbortCallback = NULL;
 8009d40:	6387      	str	r7, [r0, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009d42:	4613      	mov	r3, r2
 8009d44:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009d46:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009d4a:	f8df c05c 	ldr.w	ip, [pc, #92]	; 8009da8 <HAL_UART_Transmit_DMA+0xa8>
 8009d4e:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009d52:	f8df c058 	ldr.w	ip, [pc, #88]	; 8009dac <HAL_UART_Transmit_DMA+0xac>
 8009d56:	f8c0 c034 	str.w	ip, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009d5a:	3228      	adds	r2, #40	; 0x28
 8009d5c:	f7fd fa34 	bl	80071c8 <HAL_DMA_Start_IT>
 8009d60:	b9b8      	cbnz	r0, 8009d92 <HAL_UART_Transmit_DMA+0x92>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009d62:	6822      	ldr	r2, [r4, #0]
 8009d64:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 8009d66:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009d68:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 8009d6a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d6e:	f102 0308 	add.w	r3, r2, #8
 8009d72:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009d76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7a:	f102 0008 	add.w	r0, r2, #8
 8009d7e:	e840 3100 	strex	r1, r3, [r0]
 8009d82:	2900      	cmp	r1, #0
 8009d84:	d1f3      	bne.n	8009d6e <HAL_UART_Transmit_DMA+0x6e>
    return HAL_OK;
 8009d86:	2000      	movs	r0, #0
}
 8009d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8009d8a:	2001      	movs	r0, #1
}
 8009d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8009d8e:	2002      	movs	r0, #2
}
 8009d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009d92:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 8009d94:	f884 7080 	strb.w	r7, [r4, #128]	; 0x80
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009d98:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        return HAL_ERROR;
 8009d9c:	4628      	mov	r0, r5
        huart->gState = HAL_UART_STATE_READY;
 8009d9e:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
}
 8009da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009da4:	08009db5 	.word	0x08009db5
 8009da8:	08009dfd 	.word	0x08009dfd
 8009dac:	08009e0d 	.word	0x08009e0d

08009db0 <HAL_UART_TxCpltCallback>:
 8009db0:	4770      	bx	lr
 8009db2:	bf00      	nop

08009db4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009db4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009db6:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009db8:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f013 0320 	ands.w	r3, r3, #32
 8009dc0:	d117      	bne.n	8009df2 <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 8009dc2:	6802      	ldr	r2, [r0, #0]
 8009dc4:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc8:	f102 0308 	add.w	r3, r2, #8
 8009dcc:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009dd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd4:	f102 0008 	add.w	r0, r2, #8
 8009dd8:	e840 3100 	strex	r1, r3, [r0]
 8009ddc:	2900      	cmp	r1, #0
 8009dde:	d1f3      	bne.n	8009dc8 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de0:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de8:	e842 3100 	strex	r1, r3, [r2]
 8009dec:	2900      	cmp	r1, #0
 8009dee:	d1f7      	bne.n	8009de0 <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009df0:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8009df2:	f7ff ffdd 	bl	8009db0 <HAL_UART_TxCpltCallback>
}
 8009df6:	bd08      	pop	{r3, pc}

08009df8 <HAL_UART_TxHalfCpltCallback>:
 8009df8:	4770      	bx	lr
 8009dfa:	bf00      	nop

08009dfc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009dfc:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009dfe:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8009e00:	f7ff fffa 	bl	8009df8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e04:	bd08      	pop	{r3, pc}
 8009e06:	bf00      	nop

08009e08 <HAL_UART_ErrorCallback>:
 8009e08:	4770      	bx	lr
 8009e0a:	bf00      	nop

08009e0c <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e0c:	6a80      	ldr	r0, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009e0e:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009e10:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
{
 8009e14:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009e16:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009e1a:	689a      	ldr	r2, [r3, #8]
 8009e1c:	0612      	lsls	r2, r2, #24
 8009e1e:	d501      	bpl.n	8009e24 <UART_DMAError+0x18>
 8009e20:	2921      	cmp	r1, #33	; 0x21
 8009e22:	d00d      	beq.n	8009e40 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009e24:	689a      	ldr	r2, [r3, #8]
 8009e26:	0652      	lsls	r2, r2, #25
 8009e28:	d501      	bpl.n	8009e2e <UART_DMAError+0x22>
 8009e2a:	2c22      	cmp	r4, #34	; 0x22
 8009e2c:	d023      	beq.n	8009e76 <UART_DMAError+0x6a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009e2e:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8009e32:	f043 0310 	orr.w	r3, r3, #16
 8009e36:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009e3a:	f7ff ffe5 	bl	8009e08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e3e:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8009e40:	2200      	movs	r2, #0
 8009e42:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e46:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009e4a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e4e:	e843 2100 	strex	r1, r2, [r3]
 8009e52:	2900      	cmp	r1, #0
 8009e54:	d1f7      	bne.n	8009e46 <UART_DMAError+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e56:	f103 0208 	add.w	r2, r3, #8
 8009e5a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009e5e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e62:	f103 0c08 	add.w	ip, r3, #8
 8009e66:	e84c 2100 	strex	r1, r2, [ip]
 8009e6a:	2900      	cmp	r1, #0
 8009e6c:	d1f3      	bne.n	8009e56 <UART_DMAError+0x4a>
  huart->gState = HAL_UART_STATE_READY;
 8009e6e:	2220      	movs	r2, #32
 8009e70:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
}
 8009e74:	e7d6      	b.n	8009e24 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 8009e76:	2200      	movs	r2, #0
 8009e78:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e7c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e80:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e84:	e843 2100 	strex	r1, r2, [r3]
 8009e88:	2900      	cmp	r1, #0
 8009e8a:	d1f7      	bne.n	8009e7c <UART_DMAError+0x70>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009e8c:	4c13      	ldr	r4, [pc, #76]	; (8009edc <UART_DMAError+0xd0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e8e:	f103 0208 	add.w	r2, r3, #8
 8009e92:	e852 2f00 	ldrex	r2, [r2]
 8009e96:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e98:	f103 0c08 	add.w	ip, r3, #8
 8009e9c:	e84c 2100 	strex	r1, r2, [ip]
 8009ea0:	2900      	cmp	r1, #0
 8009ea2:	d1f4      	bne.n	8009e8e <UART_DMAError+0x82>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ea4:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8009ea6:	2a01      	cmp	r2, #1
 8009ea8:	d006      	beq.n	8009eb8 <UART_DMAError+0xac>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009eaa:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8009eac:	2220      	movs	r2, #32
 8009eae:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  huart->RxISR = NULL;
 8009eb2:	6703      	str	r3, [r0, #112]	; 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009eb4:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 8009eb6:	e7ba      	b.n	8009e2e <UART_DMAError+0x22>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb8:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ebc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec0:	e843 2100 	strex	r1, r2, [r3]
 8009ec4:	2900      	cmp	r1, #0
 8009ec6:	d0f0      	beq.n	8009eaa <UART_DMAError+0x9e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec8:	e853 2f00 	ldrex	r2, [r3]
 8009ecc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed0:	e843 2100 	strex	r1, r2, [r3]
 8009ed4:	2900      	cmp	r1, #0
 8009ed6:	d1ef      	bne.n	8009eb8 <UART_DMAError+0xac>
 8009ed8:	e7e7      	b.n	8009eaa <UART_DMAError+0x9e>
 8009eda:	bf00      	nop
 8009edc:	effffffe 	.word	0xeffffffe

08009ee0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ee0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ee2:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009eea:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009eee:	f7ff ff8b 	bl	8009e08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ef2:	bd08      	pop	{r3, pc}

08009ef4 <HAL_UARTEx_RxEventCallback>:
}
 8009ef4:	4770      	bx	lr
 8009ef6:	bf00      	nop

08009ef8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009ef8:	6803      	ldr	r3, [r0, #0]
 8009efa:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009efc:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009efe:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 8009f02:	ea12 0f0c 	tst.w	r2, ip
{
 8009f06:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009f08:	689d      	ldr	r5, [r3, #8]
{
 8009f0a:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8009f0c:	f000 80eb 	beq.w	800a0e6 <HAL_UART_IRQHandler+0x1ee>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009f10:	489a      	ldr	r0, [pc, #616]	; (800a17c <HAL_UART_IRQHandler+0x284>)
 8009f12:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009f16:	489a      	ldr	r0, [pc, #616]	; (800a180 <HAL_UART_IRQHandler+0x288>)
 8009f18:	4008      	ands	r0, r1
 8009f1a:	ea50 000c 	orrs.w	r0, r0, ip
 8009f1e:	d155      	bne.n	8009fcc <HAL_UART_IRQHandler+0xd4>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f20:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8009f22:	2801      	cmp	r0, #1
 8009f24:	d022      	beq.n	8009f6c <HAL_UART_IRQHandler+0x74>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009f26:	02d6      	lsls	r6, r2, #11
 8009f28:	d502      	bpl.n	8009f30 <HAL_UART_IRQHandler+0x38>
 8009f2a:	0268      	lsls	r0, r5, #9
 8009f2c:	f100 8104 	bmi.w	800a138 <HAL_UART_IRQHandler+0x240>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009f30:	0616      	lsls	r6, r2, #24
 8009f32:	d506      	bpl.n	8009f42 <HAL_UART_IRQHandler+0x4a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009f34:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009f38:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009f3c:	4328      	orrs	r0, r5
 8009f3e:	f040 80f3 	bne.w	800a128 <HAL_UART_IRQHandler+0x230>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009f42:	0650      	lsls	r0, r2, #25
 8009f44:	d534      	bpl.n	8009fb0 <HAL_UART_IRQHandler+0xb8>
 8009f46:	064e      	lsls	r6, r1, #25
 8009f48:	d532      	bpl.n	8009fb0 <HAL_UART_IRQHandler+0xb8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f4a:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f52:	e843 2100 	strex	r1, r2, [r3]
 8009f56:	2900      	cmp	r1, #0
 8009f58:	d1f7      	bne.n	8009f4a <HAL_UART_IRQHandler+0x52>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f5a:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f5c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8009f5e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 8009f62:	6763      	str	r3, [r4, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f64:	4620      	mov	r0, r4
 8009f66:	f7ff ff23 	bl	8009db0 <HAL_UART_TxCpltCallback>
}
 8009f6a:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009f6c:	06d6      	lsls	r6, r2, #27
 8009f6e:	d5da      	bpl.n	8009f26 <HAL_UART_IRQHandler+0x2e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009f70:	06c8      	lsls	r0, r1, #27
 8009f72:	d5d8      	bpl.n	8009f26 <HAL_UART_IRQHandler+0x2e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f74:	2210      	movs	r2, #16
 8009f76:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f78:	689a      	ldr	r2, [r3, #8]
 8009f7a:	0651      	lsls	r1, r2, #25
 8009f7c:	f140 8106 	bpl.w	800a18c <HAL_UART_IRQHandler+0x294>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009f80:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8009f82:	6801      	ldr	r1, [r0, #0]
 8009f84:	684a      	ldr	r2, [r1, #4]
 8009f86:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8009f88:	2a00      	cmp	r2, #0
 8009f8a:	d0ee      	beq.n	8009f6a <HAL_UART_IRQHandler+0x72>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009f8c:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8009f90:	4295      	cmp	r5, r2
 8009f92:	d9ea      	bls.n	8009f6a <HAL_UART_IRQHandler+0x72>
        huart->RxXferCount = nb_remaining_rx_data;
 8009f94:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009f98:	680a      	ldr	r2, [r1, #0]
 8009f9a:	0692      	lsls	r2, r2, #26
 8009f9c:	f140 812b 	bpl.w	800a1f6 <HAL_UART_IRQHandler+0x2fe>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009fa0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8009fa4:	1ae9      	subs	r1, r5, r3
 8009fa6:	4620      	mov	r0, r4
 8009fa8:	b289      	uxth	r1, r1
 8009faa:	f7ff ffa3 	bl	8009ef4 <HAL_UARTEx_RxEventCallback>
}
 8009fae:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009fb0:	0215      	lsls	r5, r2, #8
 8009fb2:	d502      	bpl.n	8009fba <HAL_UART_IRQHandler+0xc2>
 8009fb4:	0048      	lsls	r0, r1, #1
 8009fb6:	f100 80dc 	bmi.w	800a172 <HAL_UART_IRQHandler+0x27a>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009fba:	01d3      	lsls	r3, r2, #7
 8009fbc:	d5d5      	bpl.n	8009f6a <HAL_UART_IRQHandler+0x72>
 8009fbe:	2900      	cmp	r1, #0
 8009fc0:	dad3      	bge.n	8009f6a <HAL_UART_IRQHandler+0x72>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009fc2:	4620      	mov	r0, r4
}
 8009fc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009fc8:	f000 bf04 	b.w	800add4 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009fcc:	07d0      	lsls	r0, r2, #31
 8009fce:	d509      	bpl.n	8009fe4 <HAL_UART_IRQHandler+0xec>
 8009fd0:	05ce      	lsls	r6, r1, #23
 8009fd2:	d507      	bpl.n	8009fe4 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009fd4:	2001      	movs	r0, #1
 8009fd6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009fd8:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009fdc:	f040 0001 	orr.w	r0, r0, #1
 8009fe0:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fe4:	0790      	lsls	r0, r2, #30
 8009fe6:	f140 8090 	bpl.w	800a10a <HAL_UART_IRQHandler+0x212>
 8009fea:	07ee      	lsls	r6, r5, #31
 8009fec:	d50a      	bpl.n	800a004 <HAL_UART_IRQHandler+0x10c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009fee:	2002      	movs	r0, #2
 8009ff0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ff2:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009ff6:	f040 0004 	orr.w	r0, r0, #4
 8009ffa:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ffe:	0750      	lsls	r0, r2, #29
 800a000:	f100 8089 	bmi.w	800a116 <HAL_UART_IRQHandler+0x21e>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a004:	0716      	lsls	r6, r2, #28
 800a006:	d50c      	bpl.n	800a022 <HAL_UART_IRQHandler+0x12a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a008:	f001 0020 	and.w	r0, r1, #32
 800a00c:	ea50 000c 	orrs.w	r0, r0, ip
 800a010:	d007      	beq.n	800a022 <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a012:	2008      	movs	r0, #8
 800a014:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a016:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a01a:	f040 0008 	orr.w	r0, r0, #8
 800a01e:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a022:	0510      	lsls	r0, r2, #20
 800a024:	d50a      	bpl.n	800a03c <HAL_UART_IRQHandler+0x144>
 800a026:	014e      	lsls	r6, r1, #5
 800a028:	d508      	bpl.n	800a03c <HAL_UART_IRQHandler+0x144>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a02a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a02e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a030:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a034:	f040 0020 	orr.w	r0, r0, #32
 800a038:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a03c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a040:	2800      	cmp	r0, #0
 800a042:	d092      	beq.n	8009f6a <HAL_UART_IRQHandler+0x72>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a044:	0690      	lsls	r0, r2, #26
 800a046:	d50a      	bpl.n	800a05e <HAL_UART_IRQHandler+0x166>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a048:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a04c:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 800a050:	4329      	orrs	r1, r5
 800a052:	d004      	beq.n	800a05e <HAL_UART_IRQHandler+0x166>
        if (huart->RxISR != NULL)
 800a054:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800a056:	b112      	cbz	r2, 800a05e <HAL_UART_IRQHandler+0x166>
          huart->RxISR(huart);
 800a058:	4620      	mov	r0, r4
 800a05a:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a05c:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800a05e:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a062:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a064:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a068:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800a06c:	ea52 0501 	orrs.w	r5, r2, r1
 800a070:	f000 80f2 	beq.w	800a258 <HAL_UART_IRQHandler+0x360>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a074:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a078:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a07c:	e843 2100 	strex	r1, r2, [r3]
 800a080:	2900      	cmp	r1, #0
 800a082:	d1f7      	bne.n	800a074 <HAL_UART_IRQHandler+0x17c>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a084:	483f      	ldr	r0, [pc, #252]	; (800a184 <HAL_UART_IRQHandler+0x28c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a086:	f103 0208 	add.w	r2, r3, #8
 800a08a:	e852 2f00 	ldrex	r2, [r2]
 800a08e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a090:	f103 0508 	add.w	r5, r3, #8
 800a094:	e845 2100 	strex	r1, r2, [r5]
 800a098:	2900      	cmp	r1, #0
 800a09a:	d1f4      	bne.n	800a086 <HAL_UART_IRQHandler+0x18e>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a09c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800a09e:	2a01      	cmp	r2, #1
 800a0a0:	d052      	beq.n	800a148 <HAL_UART_IRQHandler+0x250>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0a2:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800a0a4:	2120      	movs	r1, #32
 800a0a6:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0aa:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0ac:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800a0ae:	6722      	str	r2, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0b0:	064a      	lsls	r2, r1, #25
 800a0b2:	d55a      	bpl.n	800a16a <HAL_UART_IRQHandler+0x272>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0b4:	f103 0208 	add.w	r2, r3, #8
 800a0b8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c0:	f103 0008 	add.w	r0, r3, #8
 800a0c4:	e840 2100 	strex	r1, r2, [r0]
 800a0c8:	2900      	cmp	r1, #0
 800a0ca:	d1f3      	bne.n	800a0b4 <HAL_UART_IRQHandler+0x1bc>
          if (huart->hdmarx != NULL)
 800a0cc:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a0ce:	2800      	cmp	r0, #0
 800a0d0:	d04b      	beq.n	800a16a <HAL_UART_IRQHandler+0x272>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a0d2:	4b2d      	ldr	r3, [pc, #180]	; (800a188 <HAL_UART_IRQHandler+0x290>)
 800a0d4:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a0d6:	f7fd f90b 	bl	80072f0 <HAL_DMA_Abort_IT>
 800a0da:	2800      	cmp	r0, #0
 800a0dc:	f43f af45 	beq.w	8009f6a <HAL_UART_IRQHandler+0x72>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a0e0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a0e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a0e4:	e00e      	b.n	800a104 <HAL_UART_IRQHandler+0x20c>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a0e6:	0696      	lsls	r6, r2, #26
 800a0e8:	f57f af1a 	bpl.w	8009f20 <HAL_UART_IRQHandler+0x28>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a0ec:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a0f0:	f005 5e80 	and.w	lr, r5, #268435456	; 0x10000000
 800a0f4:	ea5c 0c0e 	orrs.w	ip, ip, lr
 800a0f8:	f43f af12 	beq.w	8009f20 <HAL_UART_IRQHandler+0x28>
      if (huart->RxISR != NULL)
 800a0fc:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	f43f af33 	beq.w	8009f6a <HAL_UART_IRQHandler+0x72>
}
 800a104:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a108:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a10a:	0756      	lsls	r6, r2, #29
 800a10c:	f57f af7a 	bpl.w	800a004 <HAL_UART_IRQHandler+0x10c>
 800a110:	07e8      	lsls	r0, r5, #31
 800a112:	f57f af77 	bpl.w	800a004 <HAL_UART_IRQHandler+0x10c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a116:	2004      	movs	r0, #4
 800a118:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a11a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a11e:	f040 0002 	orr.w	r0, r0, #2
 800a122:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 800a126:	e76d      	b.n	800a004 <HAL_UART_IRQHandler+0x10c>
    if (huart->TxISR != NULL)
 800a128:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	f43f af1d 	beq.w	8009f6a <HAL_UART_IRQHandler+0x72>
      huart->TxISR(huart);
 800a130:	4620      	mov	r0, r4
}
 800a132:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800a136:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a138:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800a13c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a13e:	621a      	str	r2, [r3, #32]
}
 800a140:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800a144:	f000 be44 	b.w	800add0 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a148:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a14c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a150:	e843 2100 	strex	r1, r2, [r3]
 800a154:	2900      	cmp	r1, #0
 800a156:	d0a4      	beq.n	800a0a2 <HAL_UART_IRQHandler+0x1aa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a158:	e853 2f00 	ldrex	r2, [r3]
 800a15c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a160:	e843 2100 	strex	r1, r2, [r3]
 800a164:	2900      	cmp	r1, #0
 800a166:	d1ef      	bne.n	800a148 <HAL_UART_IRQHandler+0x250>
 800a168:	e79b      	b.n	800a0a2 <HAL_UART_IRQHandler+0x1aa>
            HAL_UART_ErrorCallback(huart);
 800a16a:	4620      	mov	r0, r4
 800a16c:	f7ff fe4c 	bl	8009e08 <HAL_UART_ErrorCallback>
}
 800a170:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a172:	4620      	mov	r0, r4
}
 800a174:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a178:	f000 be2e 	b.w	800add8 <HAL_UARTEx_TxFifoEmptyCallback>
 800a17c:	10000001 	.word	0x10000001
 800a180:	04000120 	.word	0x04000120
 800a184:	effffffe 	.word	0xeffffffe
 800a188:	08009ee1 	.word	0x08009ee1
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a18c:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 800a190:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a194:	f8b4 005c 	ldrh.w	r0, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800a198:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a19a:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800a19c:	2a00      	cmp	r2, #0
 800a19e:	f43f aee4 	beq.w	8009f6a <HAL_UART_IRQHandler+0x72>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a1a2:	1a41      	subs	r1, r0, r1
 800a1a4:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800a1a6:	2900      	cmp	r1, #0
 800a1a8:	f43f aedf 	beq.w	8009f6a <HAL_UART_IRQHandler+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ac:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a1b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b4:	e843 2000 	strex	r0, r2, [r3]
 800a1b8:	2800      	cmp	r0, #0
 800a1ba:	d1f7      	bne.n	800a1ac <HAL_UART_IRQHandler+0x2b4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a1bc:	4d29      	ldr	r5, [pc, #164]	; (800a264 <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1be:	f103 0208 	add.w	r2, r3, #8
 800a1c2:	e852 2f00 	ldrex	r2, [r2]
 800a1c6:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1c8:	f103 0c08 	add.w	ip, r3, #8
 800a1cc:	e84c 2000 	strex	r0, r2, [ip]
 800a1d0:	2800      	cmp	r0, #0
 800a1d2:	d1f4      	bne.n	800a1be <HAL_UART_IRQHandler+0x2c6>
        huart->RxState = HAL_UART_STATE_READY;
 800a1d4:	2220      	movs	r2, #32
 800a1d6:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->RxISR = NULL;
 800a1da:	6720      	str	r0, [r4, #112]	; 0x70
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1dc:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1de:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1e2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1e6:	e843 2000 	strex	r0, r2, [r3]
 800a1ea:	2800      	cmp	r0, #0
 800a1ec:	d1f7      	bne.n	800a1de <HAL_UART_IRQHandler+0x2e6>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	f7ff fe80 	bl	8009ef4 <HAL_UARTEx_RxEventCallback>
}
 800a1f4:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a1fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1fe:	e843 2100 	strex	r1, r2, [r3]
 800a202:	2900      	cmp	r1, #0
 800a204:	d1f7      	bne.n	800a1f6 <HAL_UART_IRQHandler+0x2fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a206:	f103 0208 	add.w	r2, r3, #8
 800a20a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a20e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a212:	f103 0508 	add.w	r5, r3, #8
 800a216:	e845 2100 	strex	r1, r2, [r5]
 800a21a:	2900      	cmp	r1, #0
 800a21c:	d1f3      	bne.n	800a206 <HAL_UART_IRQHandler+0x30e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a21e:	f103 0208 	add.w	r2, r3, #8
 800a222:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a226:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a22a:	f103 0508 	add.w	r5, r3, #8
 800a22e:	e845 2100 	strex	r1, r2, [r5]
 800a232:	2900      	cmp	r1, #0
 800a234:	d1f3      	bne.n	800a21e <HAL_UART_IRQHandler+0x326>
          huart->RxState = HAL_UART_STATE_READY;
 800a236:	2220      	movs	r2, #32
 800a238:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a23c:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a23e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a242:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a246:	e843 2100 	strex	r1, r2, [r3]
 800a24a:	2900      	cmp	r1, #0
 800a24c:	d1f7      	bne.n	800a23e <HAL_UART_IRQHandler+0x346>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a24e:	f7fd f815 	bl	800727c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a252:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 800a256:	e6a3      	b.n	8009fa0 <HAL_UART_IRQHandler+0xa8>
        HAL_UART_ErrorCallback(huart);
 800a258:	4620      	mov	r0, r4
 800a25a:	f7ff fdd5 	bl	8009e08 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a25e:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
}
 800a262:	bd70      	pop	{r4, r5, r6, pc}
 800a264:	effffffe 	.word	0xeffffffe

0800a268 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 800a268:	b508      	push	{r3, lr}
 800a26a:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a26c:	e853 2f00 	ldrex	r2, [r3]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a270:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a274:	e843 2100 	strex	r1, r2, [r3]
 800a278:	2900      	cmp	r1, #0
 800a27a:	d1f7      	bne.n	800a26c <UART_RxISR_16BIT.part.0+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a27c:	f103 0208 	add.w	r2, r3, #8
 800a280:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a284:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a288:	f103 0c08 	add.w	ip, r3, #8
 800a28c:	e84c 2100 	strex	r1, r2, [ip]
 800a290:	2900      	cmp	r1, #0
 800a292:	d1f3      	bne.n	800a27c <UART_RxISR_16BIT.part.0+0x14>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a294:	2220      	movs	r2, #32
 800a296:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a29a:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 800a29c:	6701      	str	r1, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a29e:	2a01      	cmp	r2, #1
 800a2a0:	d112      	bne.n	800a2c8 <UART_RxISR_16BIT.part.0+0x60>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2a2:	66c1      	str	r1, [r0, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a4:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2a8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ac:	e843 2100 	strex	r1, r2, [r3]
 800a2b0:	2900      	cmp	r1, #0
 800a2b2:	d1f7      	bne.n	800a2a4 <UART_RxISR_16BIT.part.0+0x3c>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a2b4:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a2b6:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a2ba:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a2bc:	bf44      	itt	mi
 800a2be:	2210      	movmi	r2, #16
 800a2c0:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a2c2:	f7ff fe17 	bl	8009ef4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a2c6:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 800a2c8:	f7f9 fd96 	bl	8003df8 <HAL_UART_RxCpltCallback>
}
 800a2cc:	bd08      	pop	{r3, pc}
 800a2ce:	bf00      	nop

0800a2d0 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a2d0:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  uint16_t uhMask = huart->Mask;
 800a2d4:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a2d8:	2922      	cmp	r1, #34	; 0x22
 800a2da:	d005      	beq.n	800a2e8 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a2dc:	6802      	ldr	r2, [r0, #0]
 800a2de:	6993      	ldr	r3, [r2, #24]
 800a2e0:	f043 0308 	orr.w	r3, r3, #8
 800a2e4:	6193      	str	r3, [r2, #24]
 800a2e6:	4770      	bx	lr
{
 800a2e8:	b410      	push	{r4}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a2ea:	6804      	ldr	r4, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 800a2ec:	6d81      	ldr	r1, [r0, #88]	; 0x58
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a2ee:	6a64      	ldr	r4, [r4, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 800a2f0:	4022      	ands	r2, r4
 800a2f2:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 800a2f6:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr += 2U;
 800a2fa:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800a2fc:	3a01      	subs	r2, #1
 800a2fe:	b292      	uxth	r2, r2
 800a300:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800a304:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800a308:	b29b      	uxth	r3, r3
 800a30a:	b91b      	cbnz	r3, 800a314 <UART_RxISR_16BIT+0x44>
  }
}
 800a30c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a310:	f7ff bfaa 	b.w	800a268 <UART_RxISR_16BIT.part.0>
 800a314:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a318:	4770      	bx	lr
 800a31a:	bf00      	nop

0800a31c <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a31c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
  uint16_t uhMask = huart->Mask;
 800a320:	f8b0 1060 	ldrh.w	r1, [r0, #96]	; 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a324:	2a22      	cmp	r2, #34	; 0x22
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a326:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a328:	d004      	beq.n	800a334 <UART_RxISR_8BIT+0x18>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a32a:	6993      	ldr	r3, [r2, #24]
 800a32c:	f043 0308 	orr.w	r3, r3, #8
 800a330:	6193      	str	r3, [r2, #24]
}
 800a332:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a334:	6a52      	ldr	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a336:	400a      	ands	r2, r1
 800a338:	6d81      	ldr	r1, [r0, #88]	; 0x58
 800a33a:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 800a33c:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 800a340:	6d81      	ldr	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800a342:	3a01      	subs	r2, #1
 800a344:	b292      	uxth	r2, r2
 800a346:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800a34a:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 800a34e:	3101      	adds	r1, #1
    if (huart->RxXferCount == 0U)
 800a350:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 800a352:	6581      	str	r1, [r0, #88]	; 0x58
    if (huart->RxXferCount == 0U)
 800a354:	2a00      	cmp	r2, #0
 800a356:	d1ec      	bne.n	800a332 <UART_RxISR_8BIT+0x16>
 800a358:	f7ff bf86 	b.w	800a268 <UART_RxISR_16BIT.part.0>

0800a35c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a35c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a360:	6802      	ldr	r2, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 800a362:	f8b0 b060 	ldrh.w	fp, [r0, #96]	; 0x60
{
 800a366:	4604      	mov	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a368:	69d0      	ldr	r0, [r2, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a36a:	6817      	ldr	r7, [r2, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a36c:	6896      	ldr	r6, [r2, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a36e:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800a372:	2922      	cmp	r1, #34	; 0x22
 800a374:	d006      	beq.n	800a384 <UART_RxISR_8BIT_FIFOEN+0x28>
 800a376:	4613      	mov	r3, r2
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a378:	6992      	ldr	r2, [r2, #24]
 800a37a:	f042 0208 	orr.w	r2, r2, #8
 800a37e:	619a      	str	r2, [r3, #24]
  }
}
 800a380:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a384:	f8b4 3068 	ldrh.w	r3, [r4, #104]	; 0x68
 800a388:	2b00      	cmp	r3, #0
 800a38a:	f000 80b5 	beq.w	800a4f8 <UART_RxISR_8BIT_FIFOEN+0x19c>
 800a38e:	0685      	lsls	r5, r0, #26
 800a390:	d57b      	bpl.n	800a48a <UART_RxISR_8BIT_FIFOEN+0x12e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a392:	f8df a170 	ldr.w	sl, [pc, #368]	; 800a504 <UART_RxISR_8BIT_FIFOEN+0x1a8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a396:	f407 7780 	and.w	r7, r7, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a39a:	f006 0601 	and.w	r6, r6, #1
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a39e:	fa5f fb8b 	uxtb.w	fp, fp
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3a2:	f04f 0800 	mov.w	r8, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a3a6:	f04f 0904 	mov.w	r9, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a3aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a3ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a3ae:	ea0b 0202 	and.w	r2, fp, r2
 800a3b2:	701a      	strb	r2, [r3, #0]
      huart->RxXferCount--;
 800a3b4:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a3b8:	6823      	ldr	r3, [r4, #0]
      huart->pRxBuffPtr++;
 800a3ba:	6da2      	ldr	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 800a3bc:	3901      	subs	r1, #1
 800a3be:	b289      	uxth	r1, r1
 800a3c0:	f8a4 105e 	strh.w	r1, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a3c4:	69dd      	ldr	r5, [r3, #28]
      huart->pRxBuffPtr++;
 800a3c6:	3201      	adds	r2, #1
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a3c8:	0768      	lsls	r0, r5, #29
      huart->pRxBuffPtr++;
 800a3ca:	65a2      	str	r2, [r4, #88]	; 0x58
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a3cc:	d01a      	beq.n	800a404 <UART_RxISR_8BIT_FIFOEN+0xa8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a3ce:	07e9      	lsls	r1, r5, #31
 800a3d0:	d508      	bpl.n	800a3e4 <UART_RxISR_8BIT_FIFOEN+0x88>
 800a3d2:	b13f      	cbz	r7, 800a3e4 <UART_RxISR_8BIT_FIFOEN+0x88>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a3d8:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800a3dc:	f042 0201 	orr.w	r2, r2, #1
 800a3e0:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3e4:	07aa      	lsls	r2, r5, #30
 800a3e6:	d515      	bpl.n	800a414 <UART_RxISR_8BIT_FIFOEN+0xb8>
 800a3e8:	b14e      	cbz	r6, 800a3fe <UART_RxISR_8BIT_FIFOEN+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a3ea:	2202      	movs	r2, #2
 800a3ec:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3ee:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3f2:	0768      	lsls	r0, r5, #29
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3f4:	f042 0204 	orr.w	r2, r2, #4
 800a3f8:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3fc:	d40e      	bmi.n	800a41c <UART_RxISR_8BIT_FIFOEN+0xc0>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a3fe:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a402:	b9bb      	cbnz	r3, 800a434 <UART_RxISR_8BIT_FIFOEN+0xd8>
      if (huart->RxXferCount == 0U)
 800a404:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a408:	b29b      	uxth	r3, r3
 800a40a:	b1eb      	cbz	r3, 800a448 <UART_RxISR_8BIT_FIFOEN+0xec>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a40c:	06ab      	lsls	r3, r5, #26
 800a40e:	d53c      	bpl.n	800a48a <UART_RxISR_8BIT_FIFOEN+0x12e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a410:	6822      	ldr	r2, [r4, #0]
 800a412:	e7ca      	b.n	800a3aa <UART_RxISR_8BIT_FIFOEN+0x4e>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a414:	0769      	lsls	r1, r5, #29
 800a416:	d5f2      	bpl.n	800a3fe <UART_RxISR_8BIT_FIFOEN+0xa2>
 800a418:	2e00      	cmp	r6, #0
 800a41a:	d0f0      	beq.n	800a3fe <UART_RxISR_8BIT_FIFOEN+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a41c:	f8c3 9020 	str.w	r9, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a420:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a424:	f043 0302 	orr.w	r3, r3, #2
 800a428:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a42c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a430:	2b00      	cmp	r3, #0
 800a432:	d0e7      	beq.n	800a404 <UART_RxISR_8BIT_FIFOEN+0xa8>
          HAL_UART_ErrorCallback(huart);
 800a434:	4620      	mov	r0, r4
 800a436:	f7ff fce7 	bl	8009e08 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a43a:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
      if (huart->RxXferCount == 0U)
 800a43e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a442:	b29b      	uxth	r3, r3
 800a444:	2b00      	cmp	r3, #0
 800a446:	d1e1      	bne.n	800a40c <UART_RxISR_8BIT_FIFOEN+0xb0>
 800a448:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a44a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a44e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a452:	e843 2100 	strex	r1, r2, [r3]
 800a456:	2900      	cmp	r1, #0
 800a458:	d1f7      	bne.n	800a44a <UART_RxISR_8BIT_FIFOEN+0xee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a45a:	f103 0208 	add.w	r2, r3, #8
 800a45e:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a462:	ea02 020a 	and.w	r2, r2, sl
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a466:	f103 0008 	add.w	r0, r3, #8
 800a46a:	e840 2100 	strex	r1, r2, [r0]
 800a46e:	2900      	cmp	r1, #0
 800a470:	d1f3      	bne.n	800a45a <UART_RxISR_8BIT_FIFOEN+0xfe>
        huart->RxState = HAL_UART_STATE_READY;
 800a472:	2220      	movs	r2, #32
 800a474:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a478:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 800a47a:	6721      	str	r1, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a47c:	2a01      	cmp	r2, #1
 800a47e:	d027      	beq.n	800a4d0 <UART_RxISR_8BIT_FIFOEN+0x174>
          HAL_UART_RxCpltCallback(huart);
 800a480:	4620      	mov	r0, r4
 800a482:	f7f9 fcb9 	bl	8003df8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a486:	06ab      	lsls	r3, r5, #26
 800a488:	d4c2      	bmi.n	800a410 <UART_RxISR_8BIT_FIFOEN+0xb4>
    rxdatacount = huart->RxXferCount;
 800a48a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a48e:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a490:	2b00      	cmp	r3, #0
 800a492:	f43f af75 	beq.w	800a380 <UART_RxISR_8BIT_FIFOEN+0x24>
 800a496:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 800a49a:	429a      	cmp	r2, r3
 800a49c:	f67f af70 	bls.w	800a380 <UART_RxISR_8BIT_FIFOEN+0x24>
 800a4a0:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a2:	f103 0208 	add.w	r2, r3, #8
 800a4a6:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a4aa:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ae:	f103 0008 	add.w	r0, r3, #8
 800a4b2:	e840 2100 	strex	r1, r2, [r0]
 800a4b6:	2900      	cmp	r1, #0
 800a4b8:	d1f3      	bne.n	800a4a2 <UART_RxISR_8BIT_FIFOEN+0x146>
      huart->RxISR = UART_RxISR_8BIT;
 800a4ba:	4a11      	ldr	r2, [pc, #68]	; (800a500 <UART_RxISR_8BIT_FIFOEN+0x1a4>)
 800a4bc:	6722      	str	r2, [r4, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4be:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a4c2:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4c6:	e843 2100 	strex	r1, r2, [r3]
 800a4ca:	2900      	cmp	r1, #0
 800a4cc:	d1f7      	bne.n	800a4be <UART_RxISR_8BIT_FIFOEN+0x162>
 800a4ce:	e757      	b.n	800a380 <UART_RxISR_8BIT_FIFOEN+0x24>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4d0:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4d6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4da:	e843 2100 	strex	r1, r2, [r3]
 800a4de:	2900      	cmp	r1, #0
 800a4e0:	d1f7      	bne.n	800a4d2 <UART_RxISR_8BIT_FIFOEN+0x176>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a4e2:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4e4:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a4e8:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a4ea:	bf44      	itt	mi
 800a4ec:	2210      	movmi	r2, #16
 800a4ee:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4f0:	4620      	mov	r0, r4
 800a4f2:	f7ff fcff 	bl	8009ef4 <HAL_UARTEx_RxEventCallback>
 800a4f6:	e789      	b.n	800a40c <UART_RxISR_8BIT_FIFOEN+0xb0>
    rxdatacount = huart->RxXferCount;
 800a4f8:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a4fc:	e740      	b.n	800a380 <UART_RxISR_8BIT_FIFOEN+0x24>
 800a4fe:	bf00      	nop
 800a500:	0800a31d 	.word	0x0800a31d
 800a504:	effffffe 	.word	0xeffffffe

0800a508 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a508:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a50c:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 800a50e:	f8b0 a060 	ldrh.w	sl, [r0, #96]	; 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a512:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a514:	681e      	ldr	r6, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a516:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a518:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800a51c:	2a22      	cmp	r2, #34	; 0x22
 800a51e:	d005      	beq.n	800a52c <UART_RxISR_16BIT_FIFOEN+0x24>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a520:	699a      	ldr	r2, [r3, #24]
 800a522:	f042 0208 	orr.w	r2, r2, #8
 800a526:	619a      	str	r2, [r3, #24]
  }
}
 800a528:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a52c:	f8b0 2068 	ldrh.w	r2, [r0, #104]	; 0x68
 800a530:	4683      	mov	fp, r0
 800a532:	2a00      	cmp	r2, #0
 800a534:	f000 80b9 	beq.w	800a6aa <UART_RxISR_16BIT_FIFOEN+0x1a2>
 800a538:	068c      	lsls	r4, r1, #26
 800a53a:	d57c      	bpl.n	800a636 <UART_RxISR_16BIT_FIFOEN+0x12e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a53c:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800a6b4 <UART_RxISR_16BIT_FIFOEN+0x1ac>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a540:	f406 7680 	and.w	r6, r6, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a544:	f005 0501 	and.w	r5, r5, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a548:	2700      	movs	r7, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a54a:	f04f 0804 	mov.w	r8, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a54e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 800a550:	f8db 1058 	ldr.w	r1, [fp, #88]	; 0x58
 800a554:	ea0a 0202 	and.w	r2, sl, r2
 800a558:	f821 2b02 	strh.w	r2, [r1], #2
      huart->RxXferCount--;
 800a55c:	f8bb 205e 	ldrh.w	r2, [fp, #94]	; 0x5e
      huart->pRxBuffPtr += 2U;
 800a560:	f8cb 1058 	str.w	r1, [fp, #88]	; 0x58
      huart->RxXferCount--;
 800a564:	3a01      	subs	r2, #1
 800a566:	b292      	uxth	r2, r2
 800a568:	f8ab 205e 	strh.w	r2, [fp, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a56c:	69dc      	ldr	r4, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a56e:	0760      	lsls	r0, r4, #29
 800a570:	d01a      	beq.n	800a5a8 <UART_RxISR_16BIT_FIFOEN+0xa0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a572:	07e1      	lsls	r1, r4, #31
 800a574:	d508      	bpl.n	800a588 <UART_RxISR_16BIT_FIFOEN+0x80>
 800a576:	b13e      	cbz	r6, 800a588 <UART_RxISR_16BIT_FIFOEN+0x80>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a578:	2201      	movs	r2, #1
 800a57a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a57c:	f8db 208c 	ldr.w	r2, [fp, #140]	; 0x8c
 800a580:	f042 0201 	orr.w	r2, r2, #1
 800a584:	f8cb 208c 	str.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a588:	07a2      	lsls	r2, r4, #30
 800a58a:	d516      	bpl.n	800a5ba <UART_RxISR_16BIT_FIFOEN+0xb2>
 800a58c:	b14d      	cbz	r5, 800a5a2 <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a58e:	2202      	movs	r2, #2
 800a590:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a592:	f8db 208c 	ldr.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a596:	0760      	lsls	r0, r4, #29
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a598:	f042 0204 	orr.w	r2, r2, #4
 800a59c:	f8cb 208c 	str.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a5a0:	d40f      	bmi.n	800a5c2 <UART_RxISR_16BIT_FIFOEN+0xba>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a5a2:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800a5a6:	b9c3      	cbnz	r3, 800a5da <UART_RxISR_16BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 800a5a8:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	b1f3      	cbz	r3, 800a5ee <UART_RxISR_16BIT_FIFOEN+0xe6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a5b0:	06a3      	lsls	r3, r4, #26
 800a5b2:	d540      	bpl.n	800a636 <UART_RxISR_16BIT_FIFOEN+0x12e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a5b4:	f8db 3000 	ldr.w	r3, [fp]
 800a5b8:	e7c9      	b.n	800a54e <UART_RxISR_16BIT_FIFOEN+0x46>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a5ba:	0761      	lsls	r1, r4, #29
 800a5bc:	d5f1      	bpl.n	800a5a2 <UART_RxISR_16BIT_FIFOEN+0x9a>
 800a5be:	2d00      	cmp	r5, #0
 800a5c0:	d0ef      	beq.n	800a5a2 <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a5c2:	f8c3 8020 	str.w	r8, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a5c6:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800a5ca:	f043 0302 	orr.w	r3, r3, #2
 800a5ce:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a5d2:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d0e6      	beq.n	800a5a8 <UART_RxISR_16BIT_FIFOEN+0xa0>
          HAL_UART_ErrorCallback(huart);
 800a5da:	4658      	mov	r0, fp
 800a5dc:	f7ff fc14 	bl	8009e08 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5e0:	f8cb 708c 	str.w	r7, [fp, #140]	; 0x8c
      if (huart->RxXferCount == 0U)
 800a5e4:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 800a5e8:	b29b      	uxth	r3, r3
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d1e0      	bne.n	800a5b0 <UART_RxISR_16BIT_FIFOEN+0xa8>
 800a5ee:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5f2:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a5f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5fa:	e843 2100 	strex	r1, r2, [r3]
 800a5fe:	2900      	cmp	r1, #0
 800a600:	d1f7      	bne.n	800a5f2 <UART_RxISR_16BIT_FIFOEN+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a602:	f103 0208 	add.w	r2, r3, #8
 800a606:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a60a:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a60e:	f103 0008 	add.w	r0, r3, #8
 800a612:	e840 2100 	strex	r1, r2, [r0]
 800a616:	2900      	cmp	r1, #0
 800a618:	d1f3      	bne.n	800a602 <UART_RxISR_16BIT_FIFOEN+0xfa>
        huart->RxState = HAL_UART_STATE_READY;
 800a61a:	2220      	movs	r2, #32
 800a61c:	f8cb 2088 	str.w	r2, [fp, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a620:	f8db 206c 	ldr.w	r2, [fp, #108]	; 0x6c
        huart->RxISR = NULL;
 800a624:	f8cb 1070 	str.w	r1, [fp, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a628:	2a01      	cmp	r2, #1
 800a62a:	d029      	beq.n	800a680 <UART_RxISR_16BIT_FIFOEN+0x178>
          HAL_UART_RxCpltCallback(huart);
 800a62c:	4658      	mov	r0, fp
 800a62e:	f7f9 fbe3 	bl	8003df8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a632:	06a3      	lsls	r3, r4, #26
 800a634:	d4be      	bmi.n	800a5b4 <UART_RxISR_16BIT_FIFOEN+0xac>
    rxdatacount = huart->RxXferCount;
 800a636:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 800a63a:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	f43f af73 	beq.w	800a528 <UART_RxISR_16BIT_FIFOEN+0x20>
 800a642:	f8bb 2068 	ldrh.w	r2, [fp, #104]	; 0x68
 800a646:	429a      	cmp	r2, r3
 800a648:	f67f af6e 	bls.w	800a528 <UART_RxISR_16BIT_FIFOEN+0x20>
 800a64c:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a650:	f103 0208 	add.w	r2, r3, #8
 800a654:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a658:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a65c:	f103 0008 	add.w	r0, r3, #8
 800a660:	e840 2100 	strex	r1, r2, [r0]
 800a664:	2900      	cmp	r1, #0
 800a666:	d1f3      	bne.n	800a650 <UART_RxISR_16BIT_FIFOEN+0x148>
      huart->RxISR = UART_RxISR_16BIT;
 800a668:	4a11      	ldr	r2, [pc, #68]	; (800a6b0 <UART_RxISR_16BIT_FIFOEN+0x1a8>)
 800a66a:	f8cb 2070 	str.w	r2, [fp, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a66e:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a672:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a676:	e843 2100 	strex	r1, r2, [r3]
 800a67a:	2900      	cmp	r1, #0
 800a67c:	d1f7      	bne.n	800a66e <UART_RxISR_16BIT_FIFOEN+0x166>
 800a67e:	e753      	b.n	800a528 <UART_RxISR_16BIT_FIFOEN+0x20>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a680:	f8cb 106c 	str.w	r1, [fp, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a684:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a688:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a68c:	e843 2100 	strex	r1, r2, [r3]
 800a690:	2900      	cmp	r1, #0
 800a692:	d1f7      	bne.n	800a684 <UART_RxISR_16BIT_FIFOEN+0x17c>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a694:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a696:	f8bb 105c 	ldrh.w	r1, [fp, #92]	; 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a69a:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a69c:	bf44      	itt	mi
 800a69e:	2210      	movmi	r2, #16
 800a6a0:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a6a2:	4658      	mov	r0, fp
 800a6a4:	f7ff fc26 	bl	8009ef4 <HAL_UARTEx_RxEventCallback>
 800a6a8:	e782      	b.n	800a5b0 <UART_RxISR_16BIT_FIFOEN+0xa8>
    rxdatacount = huart->RxXferCount;
 800a6aa:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a6ae:	e73b      	b.n	800a528 <UART_RxISR_16BIT_FIFOEN+0x20>
 800a6b0:	0800a2d1 	.word	0x0800a2d1
 800a6b4:	effffffe 	.word	0xeffffffe

0800a6b8 <UART_SetConfig>:
{
 800a6b8:	b538      	push	{r3, r4, r5, lr}
 800a6ba:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800a6bc:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a6be:	6882      	ldr	r2, [r0, #8]
 800a6c0:	6900      	ldr	r0, [r0, #16]
 800a6c2:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a6c4:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a6c6:	4302      	orrs	r2, r0
 800a6c8:	430a      	orrs	r2, r1
 800a6ca:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a6cc:	49b2      	ldr	r1, [pc, #712]	; (800a998 <UART_SetConfig+0x2e0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a6ce:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a6d0:	4029      	ands	r1, r5
 800a6d2:	430a      	orrs	r2, r1
 800a6d4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a6d6:	685a      	ldr	r2, [r3, #4]
 800a6d8:	68e1      	ldr	r1, [r4, #12]
 800a6da:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800a6de:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a6e0:	49ae      	ldr	r1, [pc, #696]	; (800a99c <UART_SetConfig+0x2e4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a6e2:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a6e4:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a6e6:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a6e8:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a6ea:	f000 8081 	beq.w	800a7f0 <UART_SetConfig+0x138>
    tmpreg |= huart->Init.OneBitSampling;
 800a6ee:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a6f0:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800a6f4:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 800a6f8:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a6fa:	430a      	orrs	r2, r1
 800a6fc:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a6fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a700:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a702:	f022 020f 	bic.w	r2, r2, #15
 800a706:	430a      	orrs	r2, r1
 800a708:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a70a:	4aa5      	ldr	r2, [pc, #660]	; (800a9a0 <UART_SetConfig+0x2e8>)
 800a70c:	4293      	cmp	r3, r2
 800a70e:	d027      	beq.n	800a760 <UART_SetConfig+0xa8>
 800a710:	4aa4      	ldr	r2, [pc, #656]	; (800a9a4 <UART_SetConfig+0x2ec>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d04b      	beq.n	800a7ae <UART_SetConfig+0xf6>
 800a716:	4aa4      	ldr	r2, [pc, #656]	; (800a9a8 <UART_SetConfig+0x2f0>)
 800a718:	4293      	cmp	r3, r2
 800a71a:	f000 8111 	beq.w	800a940 <UART_SetConfig+0x288>
 800a71e:	4aa3      	ldr	r2, [pc, #652]	; (800a9ac <UART_SetConfig+0x2f4>)
 800a720:	4293      	cmp	r3, r2
 800a722:	f000 80b9 	beq.w	800a898 <UART_SetConfig+0x1e0>
 800a726:	4aa2      	ldr	r2, [pc, #648]	; (800a9b0 <UART_SetConfig+0x2f8>)
 800a728:	4293      	cmp	r3, r2
 800a72a:	d111      	bne.n	800a750 <UART_SetConfig+0x98>
 800a72c:	4ba1      	ldr	r3, [pc, #644]	; (800a9b4 <UART_SetConfig+0x2fc>)
 800a72e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a732:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a736:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a73a:	f000 8126 	beq.w	800a98a <UART_SetConfig+0x2d2>
 800a73e:	f200 80d5 	bhi.w	800a8ec <UART_SetConfig+0x234>
 800a742:	2b00      	cmp	r3, #0
 800a744:	f000 80d9 	beq.w	800a8fa <UART_SetConfig+0x242>
 800a748:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a74c:	f000 80b0 	beq.w	800a8b0 <UART_SetConfig+0x1f8>
        ret = HAL_ERROR;
 800a750:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800a752:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800a754:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 800a758:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 800a75c:	66a2      	str	r2, [r4, #104]	; 0x68
}
 800a75e:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a760:	4b94      	ldr	r3, [pc, #592]	; (800a9b4 <UART_SetConfig+0x2fc>)
 800a762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a766:	f003 0303 	and.w	r3, r3, #3
 800a76a:	3b01      	subs	r3, #1
 800a76c:	2b02      	cmp	r3, #2
 800a76e:	f240 808d 	bls.w	800a88c <UART_SetConfig+0x1d4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a772:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a776:	f000 8103 	beq.w	800a980 <UART_SetConfig+0x2c8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a77a:	f7fd ff71 	bl	8008660 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800a77e:	2800      	cmp	r0, #0
 800a780:	f000 80dc 	beq.w	800a93c <UART_SetConfig+0x284>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a784:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a786:	6862      	ldr	r2, [r4, #4]
 800a788:	4b8b      	ldr	r3, [pc, #556]	; (800a9b8 <UART_SetConfig+0x300>)
 800a78a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800a78e:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a792:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a796:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800a79a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a79e:	f1a3 0210 	sub.w	r2, r3, #16
 800a7a2:	428a      	cmp	r2, r1
 800a7a4:	d8d4      	bhi.n	800a750 <UART_SetConfig+0x98>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a7a6:	6822      	ldr	r2, [r4, #0]
 800a7a8:	2000      	movs	r0, #0
 800a7aa:	60d3      	str	r3, [r2, #12]
 800a7ac:	e7d1      	b.n	800a752 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a7ae:	4b81      	ldr	r3, [pc, #516]	; (800a9b4 <UART_SetConfig+0x2fc>)
 800a7b0:	4a82      	ldr	r2, [pc, #520]	; (800a9bc <UART_SetConfig+0x304>)
 800a7b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7b6:	f003 030c 	and.w	r3, r3, #12
 800a7ba:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7bc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a7c0:	d07c      	beq.n	800a8bc <UART_SetConfig+0x204>
    switch (clocksource)
 800a7c2:	2b08      	cmp	r3, #8
 800a7c4:	d8c4      	bhi.n	800a750 <UART_SetConfig+0x98>
 800a7c6:	a201      	add	r2, pc, #4	; (adr r2, 800a7cc <UART_SetConfig+0x114>)
 800a7c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7cc:	0800a8f5 	.word	0x0800a8f5
 800a7d0:	0800a77b 	.word	0x0800a77b
 800a7d4:	0800a977 	.word	0x0800a977
 800a7d8:	0800a751 	.word	0x0800a751
 800a7dc:	0800a8b7 	.word	0x0800a8b7
 800a7e0:	0800a751 	.word	0x0800a751
 800a7e4:	0800a751 	.word	0x0800a751
 800a7e8:	0800a751 	.word	0x0800a751
 800a7ec:	0800a967 	.word	0x0800a967
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a7f0:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800a7f4:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800a7f8:	4311      	orrs	r1, r2
 800a7fa:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a7fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7fe:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a800:	486c      	ldr	r0, [pc, #432]	; (800a9b4 <UART_SetConfig+0x2fc>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a802:	f022 020f 	bic.w	r2, r2, #15
 800a806:	430a      	orrs	r2, r1
 800a808:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a80a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800a80e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a812:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a816:	f000 80ac 	beq.w	800a972 <UART_SetConfig+0x2ba>
 800a81a:	d80b      	bhi.n	800a834 <UART_SetConfig+0x17c>
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d038      	beq.n	800a892 <UART_SetConfig+0x1da>
 800a820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a824:	d194      	bne.n	800a750 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetSysClockFreq();
 800a826:	f7fd fdcd 	bl	80083c4 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800a82a:	2800      	cmp	r0, #0
 800a82c:	f000 8086 	beq.w	800a93c <UART_SetConfig+0x284>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a830:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a832:	e004      	b.n	800a83e <UART_SetConfig+0x186>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a834:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a838:	d18a      	bne.n	800a750 <UART_SetConfig+0x98>
        pclk = (uint32_t) LSE_VALUE;
 800a83a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a83e:	4b5e      	ldr	r3, [pc, #376]	; (800a9b8 <UART_SetConfig+0x300>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a840:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a842:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 800a846:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a84a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800a84e:	4299      	cmp	r1, r3
 800a850:	f63f af7e 	bhi.w	800a750 <UART_SetConfig+0x98>
 800a854:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800a858:	f63f af7a 	bhi.w	800a750 <UART_SetConfig+0x98>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a85c:	2300      	movs	r3, #0
 800a85e:	4619      	mov	r1, r3
 800a860:	f7f6 fa3a 	bl	8000cd8 <__aeabi_uldivmod>
 800a864:	086a      	lsrs	r2, r5, #1
 800a866:	0203      	lsls	r3, r0, #8
 800a868:	0209      	lsls	r1, r1, #8
 800a86a:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800a86e:	1898      	adds	r0, r3, r2
 800a870:	f141 0100 	adc.w	r1, r1, #0
 800a874:	462a      	mov	r2, r5
 800a876:	2300      	movs	r3, #0
 800a878:	f7f6 fa2e 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a87c:	4a50      	ldr	r2, [pc, #320]	; (800a9c0 <UART_SetConfig+0x308>)
 800a87e:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800a882:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a884:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a886:	f63f af63 	bhi.w	800a750 <UART_SetConfig+0x98>
 800a88a:	e78c      	b.n	800a7a6 <UART_SetConfig+0xee>
 800a88c:	4a4d      	ldr	r2, [pc, #308]	; (800a9c4 <UART_SetConfig+0x30c>)
 800a88e:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 800a890:	e794      	b.n	800a7bc <UART_SetConfig+0x104>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a892:	f7fd fed3 	bl	800863c <HAL_RCC_GetPCLK1Freq>
        break;
 800a896:	e7c8      	b.n	800a82a <UART_SetConfig+0x172>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a898:	4b46      	ldr	r3, [pc, #280]	; (800a9b4 <UART_SetConfig+0x2fc>)
 800a89a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a89e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a8a2:	2b80      	cmp	r3, #128	; 0x80
 800a8a4:	d071      	beq.n	800a98a <UART_SetConfig+0x2d2>
 800a8a6:	d861      	bhi.n	800a96c <UART_SetConfig+0x2b4>
 800a8a8:	b33b      	cbz	r3, 800a8fa <UART_SetConfig+0x242>
 800a8aa:	2b40      	cmp	r3, #64	; 0x40
 800a8ac:	f47f af50 	bne.w	800a750 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a8b0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a8b4:	d061      	beq.n	800a97a <UART_SetConfig+0x2c2>
        pclk = HAL_RCC_GetSysClockFreq();
 800a8b6:	f7fd fd85 	bl	80083c4 <HAL_RCC_GetSysClockFreq>
        break;
 800a8ba:	e760      	b.n	800a77e <UART_SetConfig+0xc6>
    switch (clocksource)
 800a8bc:	2b08      	cmp	r3, #8
 800a8be:	f63f af47 	bhi.w	800a750 <UART_SetConfig+0x98>
 800a8c2:	a201      	add	r2, pc, #4	; (adr r2, 800a8c8 <UART_SetConfig+0x210>)
 800a8c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8c8:	0800a901 	.word	0x0800a901
 800a8cc:	0800a981 	.word	0x0800a981
 800a8d0:	0800a987 	.word	0x0800a987
 800a8d4:	0800a751 	.word	0x0800a751
 800a8d8:	0800a97b 	.word	0x0800a97b
 800a8dc:	0800a751 	.word	0x0800a751
 800a8e0:	0800a751 	.word	0x0800a751
 800a8e4:	0800a751 	.word	0x0800a751
 800a8e8:	0800a909 	.word	0x0800a909
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a8ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a8f0:	d036      	beq.n	800a960 <UART_SetConfig+0x2a8>
 800a8f2:	e72d      	b.n	800a750 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8f4:	f7fd fea2 	bl	800863c <HAL_RCC_GetPCLK1Freq>
        break;
 800a8f8:	e741      	b.n	800a77e <UART_SetConfig+0xc6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a8fa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a8fe:	d1f9      	bne.n	800a8f4 <UART_SetConfig+0x23c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a900:	f7fd fe9c 	bl	800863c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800a904:	b1d0      	cbz	r0, 800a93c <UART_SetConfig+0x284>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a906:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a908:	6862      	ldr	r2, [r4, #4]
 800a90a:	4b2b      	ldr	r3, [pc, #172]	; (800a9b8 <UART_SetConfig+0x300>)
 800a90c:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800a910:	fbb0 f0f1 	udiv	r0, r0, r1
 800a914:	0853      	lsrs	r3, r2, #1
 800a916:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a91a:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a91e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a922:	f1a3 0210 	sub.w	r2, r3, #16
 800a926:	428a      	cmp	r2, r1
 800a928:	f63f af12 	bhi.w	800a750 <UART_SetConfig+0x98>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a92c:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 800a930:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a932:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a934:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800a938:	4313      	orrs	r3, r2
 800a93a:	60cb      	str	r3, [r1, #12]
 800a93c:	2000      	movs	r0, #0
 800a93e:	e708      	b.n	800a752 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a940:	4b1c      	ldr	r3, [pc, #112]	; (800a9b4 <UART_SetConfig+0x2fc>)
 800a942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a946:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a94a:	2b20      	cmp	r3, #32
 800a94c:	d01d      	beq.n	800a98a <UART_SetConfig+0x2d2>
 800a94e:	d804      	bhi.n	800a95a <UART_SetConfig+0x2a2>
 800a950:	2b00      	cmp	r3, #0
 800a952:	d0d2      	beq.n	800a8fa <UART_SetConfig+0x242>
 800a954:	2b10      	cmp	r3, #16
 800a956:	d0ab      	beq.n	800a8b0 <UART_SetConfig+0x1f8>
 800a958:	e6fa      	b.n	800a750 <UART_SetConfig+0x98>
 800a95a:	2b30      	cmp	r3, #48	; 0x30
 800a95c:	f47f aef8 	bne.w	800a750 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a960:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a964:	d0d0      	beq.n	800a908 <UART_SetConfig+0x250>
    switch (clocksource)
 800a966:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a96a:	e70c      	b.n	800a786 <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a96c:	2bc0      	cmp	r3, #192	; 0xc0
 800a96e:	d0f7      	beq.n	800a960 <UART_SetConfig+0x2a8>
 800a970:	e6ee      	b.n	800a750 <UART_SetConfig+0x98>
 800a972:	4815      	ldr	r0, [pc, #84]	; (800a9c8 <UART_SetConfig+0x310>)
 800a974:	e763      	b.n	800a83e <UART_SetConfig+0x186>
        pclk = (uint32_t) HSI_VALUE;
 800a976:	4814      	ldr	r0, [pc, #80]	; (800a9c8 <UART_SetConfig+0x310>)
 800a978:	e705      	b.n	800a786 <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 800a97a:	f7fd fd23 	bl	80083c4 <HAL_RCC_GetSysClockFreq>
        break;
 800a97e:	e7c1      	b.n	800a904 <UART_SetConfig+0x24c>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a980:	f7fd fe6e 	bl	8008660 <HAL_RCC_GetPCLK2Freq>
        break;
 800a984:	e7be      	b.n	800a904 <UART_SetConfig+0x24c>
        pclk = (uint32_t) HSI_VALUE;
 800a986:	4810      	ldr	r0, [pc, #64]	; (800a9c8 <UART_SetConfig+0x310>)
 800a988:	e7be      	b.n	800a908 <UART_SetConfig+0x250>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a98a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 800a98e:	480e      	ldr	r0, [pc, #56]	; (800a9c8 <UART_SetConfig+0x310>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a990:	f47f aef9 	bne.w	800a786 <UART_SetConfig+0xce>
 800a994:	e7b8      	b.n	800a908 <UART_SetConfig+0x250>
 800a996:	bf00      	nop
 800a998:	cfff69f3 	.word	0xcfff69f3
 800a99c:	40008000 	.word	0x40008000
 800a9a0:	40013800 	.word	0x40013800
 800a9a4:	40004400 	.word	0x40004400
 800a9a8:	40004800 	.word	0x40004800
 800a9ac:	40004c00 	.word	0x40004c00
 800a9b0:	40005000 	.word	0x40005000
 800a9b4:	40021000 	.word	0x40021000
 800a9b8:	0800f8b4 	.word	0x0800f8b4
 800a9bc:	0800f8a4 	.word	0x0800f8a4
 800a9c0:	000ffcff 	.word	0x000ffcff
 800a9c4:	0800f8a0 	.word	0x0800f8a0
 800a9c8:	00f42400 	.word	0x00f42400

0800a9cc <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a9cc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a9ce:	07da      	lsls	r2, r3, #31
{
 800a9d0:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a9d2:	d506      	bpl.n	800a9e2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a9d4:	6801      	ldr	r1, [r0, #0]
 800a9d6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800a9d8:	684a      	ldr	r2, [r1, #4]
 800a9da:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800a9de:	4322      	orrs	r2, r4
 800a9e0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a9e2:	079c      	lsls	r4, r3, #30
 800a9e4:	d506      	bpl.n	800a9f4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a9e6:	6801      	ldr	r1, [r0, #0]
 800a9e8:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800a9ea:	684a      	ldr	r2, [r1, #4]
 800a9ec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a9f0:	4322      	orrs	r2, r4
 800a9f2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a9f4:	0759      	lsls	r1, r3, #29
 800a9f6:	d506      	bpl.n	800aa06 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a9f8:	6801      	ldr	r1, [r0, #0]
 800a9fa:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800a9fc:	684a      	ldr	r2, [r1, #4]
 800a9fe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800aa02:	4322      	orrs	r2, r4
 800aa04:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aa06:	071a      	lsls	r2, r3, #28
 800aa08:	d506      	bpl.n	800aa18 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aa0a:	6801      	ldr	r1, [r0, #0]
 800aa0c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800aa0e:	684a      	ldr	r2, [r1, #4]
 800aa10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800aa14:	4322      	orrs	r2, r4
 800aa16:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800aa18:	06dc      	lsls	r4, r3, #27
 800aa1a:	d506      	bpl.n	800aa2a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aa1c:	6801      	ldr	r1, [r0, #0]
 800aa1e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800aa20:	688a      	ldr	r2, [r1, #8]
 800aa22:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800aa26:	4322      	orrs	r2, r4
 800aa28:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aa2a:	0699      	lsls	r1, r3, #26
 800aa2c:	d506      	bpl.n	800aa3c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aa2e:	6801      	ldr	r1, [r0, #0]
 800aa30:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800aa32:	688a      	ldr	r2, [r1, #8]
 800aa34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aa38:	4322      	orrs	r2, r4
 800aa3a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aa3c:	065a      	lsls	r2, r3, #25
 800aa3e:	d509      	bpl.n	800aa54 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aa40:	6801      	ldr	r1, [r0, #0]
 800aa42:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800aa44:	684a      	ldr	r2, [r1, #4]
 800aa46:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800aa4a:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aa4c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aa50:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aa52:	d00b      	beq.n	800aa6c <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aa54:	061b      	lsls	r3, r3, #24
 800aa56:	d506      	bpl.n	800aa66 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aa58:	6802      	ldr	r2, [r0, #0]
 800aa5a:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800aa5c:	6853      	ldr	r3, [r2, #4]
 800aa5e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800aa62:	430b      	orrs	r3, r1
 800aa64:	6053      	str	r3, [r2, #4]
}
 800aa66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa6a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aa6c:	684a      	ldr	r2, [r1, #4]
 800aa6e:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800aa70:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800aa74:	4322      	orrs	r2, r4
 800aa76:	604a      	str	r2, [r1, #4]
 800aa78:	e7ec      	b.n	800aa54 <UART_AdvFeatureConfig+0x88>
 800aa7a:	bf00      	nop

0800aa7c <UART_WaitOnFlagUntilTimeout>:
{
 800aa7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa80:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa84:	6804      	ldr	r4, [r0, #0]
{
 800aa86:	4607      	mov	r7, r0
 800aa88:	460e      	mov	r6, r1
 800aa8a:	4615      	mov	r5, r2
 800aa8c:	4699      	mov	r9, r3
 800aa8e:	f1b8 3fff 	cmp.w	r8, #4294967295
 800aa92:	d10a      	bne.n	800aaaa <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa94:	69e3      	ldr	r3, [r4, #28]
 800aa96:	ea36 0303 	bics.w	r3, r6, r3
 800aa9a:	bf0c      	ite	eq
 800aa9c:	2301      	moveq	r3, #1
 800aa9e:	2300      	movne	r3, #0
 800aaa0:	429d      	cmp	r5, r3
 800aaa2:	d0f7      	beq.n	800aa94 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 800aaa4:	2000      	movs	r0, #0
}
 800aaa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aaaa:	69e2      	ldr	r2, [r4, #28]
 800aaac:	ea36 0202 	bics.w	r2, r6, r2
 800aab0:	bf0c      	ite	eq
 800aab2:	2301      	moveq	r3, #1
 800aab4:	2300      	movne	r3, #0
 800aab6:	42ab      	cmp	r3, r5
 800aab8:	d1f4      	bne.n	800aaa4 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aaba:	f7f8 f885 	bl	8002bc8 <HAL_GetTick>
 800aabe:	eba0 0009 	sub.w	r0, r0, r9
 800aac2:	4540      	cmp	r0, r8
 800aac4:	d833      	bhi.n	800ab2e <UART_WaitOnFlagUntilTimeout+0xb2>
 800aac6:	f1b8 0f00 	cmp.w	r8, #0
 800aaca:	d030      	beq.n	800ab2e <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800aacc:	683c      	ldr	r4, [r7, #0]
 800aace:	6823      	ldr	r3, [r4, #0]
 800aad0:	0758      	lsls	r0, r3, #29
 800aad2:	4622      	mov	r2, r4
 800aad4:	d5db      	bpl.n	800aa8e <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aad6:	69e3      	ldr	r3, [r4, #28]
 800aad8:	0519      	lsls	r1, r3, #20
 800aada:	d5d8      	bpl.n	800aa8e <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aadc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800aae0:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae2:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800aae6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaea:	e844 3100 	strex	r1, r3, [r4]
 800aaee:	b139      	cbz	r1, 800ab00 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaf0:	e852 3f00 	ldrex	r3, [r2]
 800aaf4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaf8:	e842 3100 	strex	r1, r3, [r2]
 800aafc:	2900      	cmp	r1, #0
 800aafe:	d1f7      	bne.n	800aaf0 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab00:	f102 0308 	add.w	r3, r2, #8
 800ab04:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab08:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab0c:	f102 0008 	add.w	r0, r2, #8
 800ab10:	e840 3100 	strex	r1, r3, [r0]
 800ab14:	2900      	cmp	r1, #0
 800ab16:	d1f3      	bne.n	800ab00 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 800ab18:	2320      	movs	r3, #32
 800ab1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800ab1e:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800ab22:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 800ab26:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab28:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 800ab2c:	e7bb      	b.n	800aaa6 <UART_WaitOnFlagUntilTimeout+0x2a>
 800ab2e:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab30:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ab34:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab38:	e842 3100 	strex	r1, r3, [r2]
 800ab3c:	2900      	cmp	r1, #0
 800ab3e:	d1f7      	bne.n	800ab30 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab40:	f102 0308 	add.w	r3, r2, #8
 800ab44:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab48:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab4c:	f102 0008 	add.w	r0, r2, #8
 800ab50:	e840 3100 	strex	r1, r3, [r0]
 800ab54:	2900      	cmp	r1, #0
 800ab56:	d1f3      	bne.n	800ab40 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800ab58:	2320      	movs	r3, #32
 800ab5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800ab5e:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800ab62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800ab66:	2003      	movs	r0, #3
 800ab68:	e79d      	b.n	800aaa6 <UART_WaitOnFlagUntilTimeout+0x2a>
 800ab6a:	bf00      	nop

0800ab6c <HAL_UART_Transmit>:
{
 800ab6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ab70:	4605      	mov	r5, r0
  if (huart->gState == HAL_UART_STATE_READY)
 800ab72:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 800ab76:	2820      	cmp	r0, #32
{
 800ab78:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 800ab7a:	f040 8090 	bne.w	800ac9e <HAL_UART_Transmit+0x132>
    if ((pData == NULL) || (Size == 0U))
 800ab7e:	4689      	mov	r9, r1
 800ab80:	2900      	cmp	r1, #0
 800ab82:	d048      	beq.n	800ac16 <HAL_UART_Transmit+0xaa>
 800ab84:	4614      	mov	r4, r2
 800ab86:	2a00      	cmp	r2, #0
 800ab88:	d045      	beq.n	800ac16 <HAL_UART_Transmit+0xaa>
 800ab8a:	461e      	mov	r6, r3
    __HAL_LOCK(huart);
 800ab8c:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	f000 8084 	beq.w	800ac9e <HAL_UART_Transmit+0x132>
 800ab96:	2301      	movs	r3, #1
 800ab98:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab9c:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aba0:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aba2:	f8c5 808c 	str.w	r8, [r5, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aba6:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    tickstart = HAL_GetTick();
 800abaa:	f7f8 f80d 	bl	8002bc8 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abae:	68ab      	ldr	r3, [r5, #8]
    huart->TxXferSize  = Size;
 800abb0:	f8a5 4054 	strh.w	r4, [r5, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 800abb8:	f8a5 4056 	strh.w	r4, [r5, #86]	; 0x56
    tickstart = HAL_GetTick();
 800abbc:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abbe:	d072      	beq.n	800aca6 <HAL_UART_Transmit+0x13a>
    while (huart->TxXferCount > 0U)
 800abc0:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
    __HAL_UNLOCK(huart);
 800abc4:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 800abc6:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 800abc8:	f885 2080 	strb.w	r2, [r5, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 800abcc:	b1b3      	cbz	r3, 800abfc <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800abce:	682c      	ldr	r4, [r5, #0]
 800abd0:	1c71      	adds	r1, r6, #1
 800abd2:	d124      	bne.n	800ac1e <HAL_UART_Transmit+0xb2>
 800abd4:	69e2      	ldr	r2, [r4, #28]
 800abd6:	0612      	lsls	r2, r2, #24
 800abd8:	d5fc      	bpl.n	800abd4 <HAL_UART_Transmit+0x68>
      if (pdata8bits == NULL)
 800abda:	f1b9 0f00 	cmp.w	r9, #0
 800abde:	d059      	beq.n	800ac94 <HAL_UART_Transmit+0x128>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800abe0:	f819 3b01 	ldrb.w	r3, [r9], #1
 800abe4:	62a3      	str	r3, [r4, #40]	; 0x28
      huart->TxXferCount--;
 800abe6:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 800abea:	3b01      	subs	r3, #1
 800abec:	b29b      	uxth	r3, r3
 800abee:	f8a5 3056 	strh.w	r3, [r5, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800abf2:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 800abf6:	b29b      	uxth	r3, r3
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d1e9      	bne.n	800abd0 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800abfc:	9600      	str	r6, [sp, #0]
 800abfe:	463b      	mov	r3, r7
 800ac00:	2200      	movs	r2, #0
 800ac02:	2140      	movs	r1, #64	; 0x40
 800ac04:	4628      	mov	r0, r5
 800ac06:	f7ff ff39 	bl	800aa7c <UART_WaitOnFlagUntilTimeout>
 800ac0a:	2800      	cmp	r0, #0
 800ac0c:	d171      	bne.n	800acf2 <HAL_UART_Transmit+0x186>
    huart->gState = HAL_UART_STATE_READY;
 800ac0e:	2320      	movs	r3, #32
 800ac10:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    return HAL_OK;
 800ac14:	e000      	b.n	800ac18 <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 800ac16:	2001      	movs	r0, #1
}
 800ac18:	b003      	add	sp, #12
 800ac1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac1e:	69e3      	ldr	r3, [r4, #28]
 800ac20:	061b      	lsls	r3, r3, #24
 800ac22:	d4da      	bmi.n	800abda <HAL_UART_Transmit+0x6e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac24:	f7f7 ffd0 	bl	8002bc8 <HAL_GetTick>
 800ac28:	1bc0      	subs	r0, r0, r7
 800ac2a:	4286      	cmp	r6, r0
 800ac2c:	d341      	bcc.n	800acb2 <HAL_UART_Transmit+0x146>
 800ac2e:	2e00      	cmp	r6, #0
 800ac30:	d03f      	beq.n	800acb2 <HAL_UART_Transmit+0x146>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ac32:	682c      	ldr	r4, [r5, #0]
 800ac34:	6822      	ldr	r2, [r4, #0]
 800ac36:	0752      	lsls	r2, r2, #29
 800ac38:	4623      	mov	r3, r4
 800ac3a:	d5c9      	bpl.n	800abd0 <HAL_UART_Transmit+0x64>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ac3c:	69e2      	ldr	r2, [r4, #28]
 800ac3e:	0510      	lsls	r0, r2, #20
 800ac40:	d5c6      	bpl.n	800abd0 <HAL_UART_Transmit+0x64>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ac46:	6222      	str	r2, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac48:	e854 2f00 	ldrex	r2, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ac4c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac50:	e844 2100 	strex	r1, r2, [r4]
 800ac54:	b139      	cbz	r1, 800ac66 <HAL_UART_Transmit+0xfa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac56:	e853 2f00 	ldrex	r2, [r3]
 800ac5a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac5e:	e843 2100 	strex	r1, r2, [r3]
 800ac62:	2900      	cmp	r1, #0
 800ac64:	d1f7      	bne.n	800ac56 <HAL_UART_Transmit+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac66:	f103 0208 	add.w	r2, r3, #8
 800ac6a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac6e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac72:	f103 0008 	add.w	r0, r3, #8
 800ac76:	e840 2100 	strex	r1, r2, [r0]
 800ac7a:	2900      	cmp	r1, #0
 800ac7c:	d1f3      	bne.n	800ac66 <HAL_UART_Transmit+0xfa>
          huart->gState = HAL_UART_STATE_READY;
 800ac7e:	2320      	movs	r3, #32
 800ac80:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800ac84:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800ac88:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        return HAL_TIMEOUT;
 800ac8c:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ac8e:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          return HAL_TIMEOUT;
 800ac92:	e7c1      	b.n	800ac18 <HAL_UART_Transmit+0xac>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ac94:	f838 3b02 	ldrh.w	r3, [r8], #2
 800ac98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac9c:	e7a2      	b.n	800abe4 <HAL_UART_Transmit+0x78>
    return HAL_BUSY;
 800ac9e:	2002      	movs	r0, #2
}
 800aca0:	b003      	add	sp, #12
 800aca2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aca6:	692b      	ldr	r3, [r5, #16]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d189      	bne.n	800abc0 <HAL_UART_Transmit+0x54>
 800acac:	46c8      	mov	r8, r9
      pdata8bits  = NULL;
 800acae:	4699      	mov	r9, r3
 800acb0:	e786      	b.n	800abc0 <HAL_UART_Transmit+0x54>
 800acb2:	682b      	ldr	r3, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb4:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800acb8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acbc:	e843 2100 	strex	r1, r2, [r3]
 800acc0:	2900      	cmp	r1, #0
 800acc2:	d1f7      	bne.n	800acb4 <HAL_UART_Transmit+0x148>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acc4:	f103 0208 	add.w	r2, r3, #8
 800acc8:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800accc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd0:	f103 0008 	add.w	r0, r3, #8
 800acd4:	e840 2100 	strex	r1, r2, [r0]
 800acd8:	2900      	cmp	r1, #0
 800acda:	d1f3      	bne.n	800acc4 <HAL_UART_Transmit+0x158>
        huart->gState = HAL_UART_STATE_READY;
 800acdc:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800acde:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 800ace0:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800ace4:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800ace8:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
}
 800acec:	b003      	add	sp, #12
 800acee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 800acf2:	2003      	movs	r0, #3
 800acf4:	e790      	b.n	800ac18 <HAL_UART_Transmit+0xac>
 800acf6:	bf00      	nop

0800acf8 <HAL_UART_Init>:
  if (huart == NULL)
 800acf8:	2800      	cmp	r0, #0
 800acfa:	d066      	beq.n	800adca <HAL_UART_Init+0xd2>
{
 800acfc:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 800acfe:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800ad02:	b082      	sub	sp, #8
 800ad04:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d04c      	beq.n	800ada4 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 800ad0a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ad0c:	2324      	movs	r3, #36	; 0x24
 800ad0e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800ad12:	6813      	ldr	r3, [r2, #0]
 800ad14:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ad18:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800ad1a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ad1c:	f7ff fccc 	bl	800a6b8 <UART_SetConfig>
 800ad20:	2801      	cmp	r0, #1
 800ad22:	d03c      	beq.n	800ad9e <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ad24:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d135      	bne.n	800ad96 <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ad2a:	6823      	ldr	r3, [r4, #0]
 800ad2c:	6859      	ldr	r1, [r3, #4]
 800ad2e:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800ad32:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ad34:	6899      	ldr	r1, [r3, #8]
 800ad36:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 800ad3a:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800ad3c:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad3e:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 800ad40:	f041 0101 	orr.w	r1, r1, #1
 800ad44:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad46:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800ad4a:	f7f7 ff3d 	bl	8002bc8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ad4e:	6823      	ldr	r3, [r4, #0]
 800ad50:	681a      	ldr	r2, [r3, #0]
 800ad52:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 800ad54:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ad56:	d40e      	bmi.n	800ad76 <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	075b      	lsls	r3, r3, #29
 800ad5c:	d427      	bmi.n	800adae <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad5e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800ad60:	2220      	movs	r2, #32
 800ad62:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800ad66:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800ad6a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 800ad6e:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad70:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800ad72:	b002      	add	sp, #8
 800ad74:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad76:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ad7a:	9300      	str	r3, [sp, #0]
 800ad7c:	462a      	mov	r2, r5
 800ad7e:	4603      	mov	r3, r0
 800ad80:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ad84:	4620      	mov	r0, r4
 800ad86:	f7ff fe79 	bl	800aa7c <UART_WaitOnFlagUntilTimeout>
 800ad8a:	b9e0      	cbnz	r0, 800adc6 <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ad8c:	6823      	ldr	r3, [r4, #0]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	075b      	lsls	r3, r3, #29
 800ad92:	d40c      	bmi.n	800adae <HAL_UART_Init+0xb6>
 800ad94:	e7e3      	b.n	800ad5e <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800ad96:	4620      	mov	r0, r4
 800ad98:	f7ff fe18 	bl	800a9cc <UART_AdvFeatureConfig>
 800ad9c:	e7c5      	b.n	800ad2a <HAL_UART_Init+0x32>
    return HAL_ERROR;
 800ad9e:	2001      	movs	r0, #1
}
 800ada0:	b002      	add	sp, #8
 800ada2:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800ada4:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800ada8:	f7fb f878 	bl	8005e9c <HAL_UART_MspInit>
 800adac:	e7ad      	b.n	800ad0a <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800adae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800adb2:	9300      	str	r3, [sp, #0]
 800adb4:	2200      	movs	r2, #0
 800adb6:	4633      	mov	r3, r6
 800adb8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800adbc:	4620      	mov	r0, r4
 800adbe:	f7ff fe5d 	bl	800aa7c <UART_WaitOnFlagUntilTimeout>
 800adc2:	2800      	cmp	r0, #0
 800adc4:	d0cb      	beq.n	800ad5e <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800adc6:	2003      	movs	r0, #3
 800adc8:	e7d3      	b.n	800ad72 <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 800adca:	2001      	movs	r0, #1
}
 800adcc:	4770      	bx	lr
 800adce:	bf00      	nop

0800add0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800add0:	4770      	bx	lr
 800add2:	bf00      	nop

0800add4 <HAL_UARTEx_RxFifoFullCallback>:
 800add4:	4770      	bx	lr
 800add6:	bf00      	nop

0800add8 <HAL_UARTEx_TxFifoEmptyCallback>:
 800add8:	4770      	bx	lr
 800adda:	bf00      	nop

0800addc <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800addc:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	d017      	beq.n	800ae14 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ade4:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ade6:	2324      	movs	r3, #36	; 0x24
{
 800ade8:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800adea:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800adee:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800adf0:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800adf2:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 800adf4:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800adf8:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800adfc:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800adfe:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ae00:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ae02:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800ae06:	2220      	movs	r2, #32
 800ae08:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 800ae0c:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800ae10:	4618      	mov	r0, r3
}
 800ae12:	4770      	bx	lr
  __HAL_LOCK(huart);
 800ae14:	2002      	movs	r0, #2
}
 800ae16:	4770      	bx	lr

0800ae18 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ae18:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800ae1c:	2a01      	cmp	r2, #1
 800ae1e:	d037      	beq.n	800ae90 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 800ae20:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ae22:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ae24:	2024      	movs	r0, #36	; 0x24
{
 800ae26:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800ae28:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ae2c:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ae2e:	6810      	ldr	r0, [r2, #0]
 800ae30:	f020 0001 	bic.w	r0, r0, #1
 800ae34:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ae36:	6890      	ldr	r0, [r2, #8]
 800ae38:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800ae3c:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ae3e:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ae40:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ae42:	b310      	cbz	r0, 800ae8a <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ae44:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ae46:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 800ae48:	4d12      	ldr	r5, [pc, #72]	; (800ae94 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae4a:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ae4e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae52:	4911      	ldr	r1, [pc, #68]	; (800ae98 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 800ae54:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae58:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800ae5c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 800ae60:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae64:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae66:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae68:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae6c:	fbb1 f1f5 	udiv	r1, r1, r5
 800ae70:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800ae74:	2100      	movs	r1, #0
 800ae76:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800ae7a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ae7c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800ae7e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800ae82:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800ae84:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800ae88:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800ae8a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800ae8c:	4608      	mov	r0, r1
 800ae8e:	e7ef      	b.n	800ae70 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800ae90:	2002      	movs	r0, #2
}
 800ae92:	4770      	bx	lr
 800ae94:	0800f8cc 	.word	0x0800f8cc
 800ae98:	0800f8d4 	.word	0x0800f8d4

0800ae9c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800ae9c:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800aea0:	2a01      	cmp	r2, #1
 800aea2:	d037      	beq.n	800af14 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 800aea4:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aea6:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800aea8:	2024      	movs	r0, #36	; 0x24
{
 800aeaa:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800aeac:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aeb0:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800aeb2:	6810      	ldr	r0, [r2, #0]
 800aeb4:	f020 0001 	bic.w	r0, r0, #1
 800aeb8:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aeba:	6890      	ldr	r0, [r2, #8]
 800aebc:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800aec0:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aec2:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aec4:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aec6:	b310      	cbz	r0, 800af0e <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aec8:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aeca:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800aecc:	4d12      	ldr	r5, [pc, #72]	; (800af18 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aece:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aed2:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aed6:	4911      	ldr	r1, [pc, #68]	; (800af1c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800aed8:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aedc:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800aee0:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 800aee4:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aee8:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aeea:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aeec:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aef0:	fbb1 f1f5 	udiv	r1, r1, r5
 800aef4:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800aef8:	2100      	movs	r1, #0
 800aefa:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800aefe:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af00:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800af02:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800af06:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800af08:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800af0c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800af0e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800af10:	4608      	mov	r0, r1
 800af12:	e7ef      	b.n	800aef4 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800af14:	2002      	movs	r0, #2
}
 800af16:	4770      	bx	lr
 800af18:	0800f8cc 	.word	0x0800f8cc
 800af1c:	0800f8d4 	.word	0x0800f8d4

0800af20 <malloc>:
 800af20:	4b02      	ldr	r3, [pc, #8]	; (800af2c <malloc+0xc>)
 800af22:	4601      	mov	r1, r0
 800af24:	6818      	ldr	r0, [r3, #0]
 800af26:	f000 b823 	b.w	800af70 <_malloc_r>
 800af2a:	bf00      	nop
 800af2c:	2000006c 	.word	0x2000006c

0800af30 <sbrk_aligned>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	4e0e      	ldr	r6, [pc, #56]	; (800af6c <sbrk_aligned+0x3c>)
 800af34:	460c      	mov	r4, r1
 800af36:	6831      	ldr	r1, [r6, #0]
 800af38:	4605      	mov	r5, r0
 800af3a:	b911      	cbnz	r1, 800af42 <sbrk_aligned+0x12>
 800af3c:	f001 f818 	bl	800bf70 <_sbrk_r>
 800af40:	6030      	str	r0, [r6, #0]
 800af42:	4621      	mov	r1, r4
 800af44:	4628      	mov	r0, r5
 800af46:	f001 f813 	bl	800bf70 <_sbrk_r>
 800af4a:	1c43      	adds	r3, r0, #1
 800af4c:	d00a      	beq.n	800af64 <sbrk_aligned+0x34>
 800af4e:	1cc4      	adds	r4, r0, #3
 800af50:	f024 0403 	bic.w	r4, r4, #3
 800af54:	42a0      	cmp	r0, r4
 800af56:	d007      	beq.n	800af68 <sbrk_aligned+0x38>
 800af58:	1a21      	subs	r1, r4, r0
 800af5a:	4628      	mov	r0, r5
 800af5c:	f001 f808 	bl	800bf70 <_sbrk_r>
 800af60:	3001      	adds	r0, #1
 800af62:	d101      	bne.n	800af68 <sbrk_aligned+0x38>
 800af64:	f04f 34ff 	mov.w	r4, #4294967295
 800af68:	4620      	mov	r0, r4
 800af6a:	bd70      	pop	{r4, r5, r6, pc}
 800af6c:	20000fb8 	.word	0x20000fb8

0800af70 <_malloc_r>:
 800af70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af74:	1ccd      	adds	r5, r1, #3
 800af76:	f025 0503 	bic.w	r5, r5, #3
 800af7a:	3508      	adds	r5, #8
 800af7c:	2d0c      	cmp	r5, #12
 800af7e:	bf38      	it	cc
 800af80:	250c      	movcc	r5, #12
 800af82:	2d00      	cmp	r5, #0
 800af84:	4607      	mov	r7, r0
 800af86:	db01      	blt.n	800af8c <_malloc_r+0x1c>
 800af88:	42a9      	cmp	r1, r5
 800af8a:	d905      	bls.n	800af98 <_malloc_r+0x28>
 800af8c:	230c      	movs	r3, #12
 800af8e:	603b      	str	r3, [r7, #0]
 800af90:	2600      	movs	r6, #0
 800af92:	4630      	mov	r0, r6
 800af94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af98:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b06c <_malloc_r+0xfc>
 800af9c:	f000 f868 	bl	800b070 <__malloc_lock>
 800afa0:	f8d8 3000 	ldr.w	r3, [r8]
 800afa4:	461c      	mov	r4, r3
 800afa6:	bb5c      	cbnz	r4, 800b000 <_malloc_r+0x90>
 800afa8:	4629      	mov	r1, r5
 800afaa:	4638      	mov	r0, r7
 800afac:	f7ff ffc0 	bl	800af30 <sbrk_aligned>
 800afb0:	1c43      	adds	r3, r0, #1
 800afb2:	4604      	mov	r4, r0
 800afb4:	d155      	bne.n	800b062 <_malloc_r+0xf2>
 800afb6:	f8d8 4000 	ldr.w	r4, [r8]
 800afba:	4626      	mov	r6, r4
 800afbc:	2e00      	cmp	r6, #0
 800afbe:	d145      	bne.n	800b04c <_malloc_r+0xdc>
 800afc0:	2c00      	cmp	r4, #0
 800afc2:	d048      	beq.n	800b056 <_malloc_r+0xe6>
 800afc4:	6823      	ldr	r3, [r4, #0]
 800afc6:	4631      	mov	r1, r6
 800afc8:	4638      	mov	r0, r7
 800afca:	eb04 0903 	add.w	r9, r4, r3
 800afce:	f000 ffcf 	bl	800bf70 <_sbrk_r>
 800afd2:	4581      	cmp	r9, r0
 800afd4:	d13f      	bne.n	800b056 <_malloc_r+0xe6>
 800afd6:	6821      	ldr	r1, [r4, #0]
 800afd8:	1a6d      	subs	r5, r5, r1
 800afda:	4629      	mov	r1, r5
 800afdc:	4638      	mov	r0, r7
 800afde:	f7ff ffa7 	bl	800af30 <sbrk_aligned>
 800afe2:	3001      	adds	r0, #1
 800afe4:	d037      	beq.n	800b056 <_malloc_r+0xe6>
 800afe6:	6823      	ldr	r3, [r4, #0]
 800afe8:	442b      	add	r3, r5
 800afea:	6023      	str	r3, [r4, #0]
 800afec:	f8d8 3000 	ldr.w	r3, [r8]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d038      	beq.n	800b066 <_malloc_r+0xf6>
 800aff4:	685a      	ldr	r2, [r3, #4]
 800aff6:	42a2      	cmp	r2, r4
 800aff8:	d12b      	bne.n	800b052 <_malloc_r+0xe2>
 800affa:	2200      	movs	r2, #0
 800affc:	605a      	str	r2, [r3, #4]
 800affe:	e00f      	b.n	800b020 <_malloc_r+0xb0>
 800b000:	6822      	ldr	r2, [r4, #0]
 800b002:	1b52      	subs	r2, r2, r5
 800b004:	d41f      	bmi.n	800b046 <_malloc_r+0xd6>
 800b006:	2a0b      	cmp	r2, #11
 800b008:	d917      	bls.n	800b03a <_malloc_r+0xca>
 800b00a:	1961      	adds	r1, r4, r5
 800b00c:	42a3      	cmp	r3, r4
 800b00e:	6025      	str	r5, [r4, #0]
 800b010:	bf18      	it	ne
 800b012:	6059      	strne	r1, [r3, #4]
 800b014:	6863      	ldr	r3, [r4, #4]
 800b016:	bf08      	it	eq
 800b018:	f8c8 1000 	streq.w	r1, [r8]
 800b01c:	5162      	str	r2, [r4, r5]
 800b01e:	604b      	str	r3, [r1, #4]
 800b020:	4638      	mov	r0, r7
 800b022:	f104 060b 	add.w	r6, r4, #11
 800b026:	f000 f829 	bl	800b07c <__malloc_unlock>
 800b02a:	f026 0607 	bic.w	r6, r6, #7
 800b02e:	1d23      	adds	r3, r4, #4
 800b030:	1af2      	subs	r2, r6, r3
 800b032:	d0ae      	beq.n	800af92 <_malloc_r+0x22>
 800b034:	1b9b      	subs	r3, r3, r6
 800b036:	50a3      	str	r3, [r4, r2]
 800b038:	e7ab      	b.n	800af92 <_malloc_r+0x22>
 800b03a:	42a3      	cmp	r3, r4
 800b03c:	6862      	ldr	r2, [r4, #4]
 800b03e:	d1dd      	bne.n	800affc <_malloc_r+0x8c>
 800b040:	f8c8 2000 	str.w	r2, [r8]
 800b044:	e7ec      	b.n	800b020 <_malloc_r+0xb0>
 800b046:	4623      	mov	r3, r4
 800b048:	6864      	ldr	r4, [r4, #4]
 800b04a:	e7ac      	b.n	800afa6 <_malloc_r+0x36>
 800b04c:	4634      	mov	r4, r6
 800b04e:	6876      	ldr	r6, [r6, #4]
 800b050:	e7b4      	b.n	800afbc <_malloc_r+0x4c>
 800b052:	4613      	mov	r3, r2
 800b054:	e7cc      	b.n	800aff0 <_malloc_r+0x80>
 800b056:	230c      	movs	r3, #12
 800b058:	603b      	str	r3, [r7, #0]
 800b05a:	4638      	mov	r0, r7
 800b05c:	f000 f80e 	bl	800b07c <__malloc_unlock>
 800b060:	e797      	b.n	800af92 <_malloc_r+0x22>
 800b062:	6025      	str	r5, [r4, #0]
 800b064:	e7dc      	b.n	800b020 <_malloc_r+0xb0>
 800b066:	605b      	str	r3, [r3, #4]
 800b068:	deff      	udf	#255	; 0xff
 800b06a:	bf00      	nop
 800b06c:	20000fb4 	.word	0x20000fb4

0800b070 <__malloc_lock>:
 800b070:	4801      	ldr	r0, [pc, #4]	; (800b078 <__malloc_lock+0x8>)
 800b072:	f000 bfc9 	b.w	800c008 <__retarget_lock_acquire_recursive>
 800b076:	bf00      	nop
 800b078:	200010fc 	.word	0x200010fc

0800b07c <__malloc_unlock>:
 800b07c:	4801      	ldr	r0, [pc, #4]	; (800b084 <__malloc_unlock+0x8>)
 800b07e:	f000 bfc4 	b.w	800c00a <__retarget_lock_release_recursive>
 800b082:	bf00      	nop
 800b084:	200010fc 	.word	0x200010fc

0800b088 <__cvt>:
 800b088:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b08c:	ec55 4b10 	vmov	r4, r5, d0
 800b090:	2d00      	cmp	r5, #0
 800b092:	460e      	mov	r6, r1
 800b094:	4619      	mov	r1, r3
 800b096:	462b      	mov	r3, r5
 800b098:	bfbb      	ittet	lt
 800b09a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b09e:	461d      	movlt	r5, r3
 800b0a0:	2300      	movge	r3, #0
 800b0a2:	232d      	movlt	r3, #45	; 0x2d
 800b0a4:	700b      	strb	r3, [r1, #0]
 800b0a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b0ac:	4691      	mov	r9, r2
 800b0ae:	f023 0820 	bic.w	r8, r3, #32
 800b0b2:	bfbc      	itt	lt
 800b0b4:	4622      	movlt	r2, r4
 800b0b6:	4614      	movlt	r4, r2
 800b0b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b0bc:	d005      	beq.n	800b0ca <__cvt+0x42>
 800b0be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b0c2:	d100      	bne.n	800b0c6 <__cvt+0x3e>
 800b0c4:	3601      	adds	r6, #1
 800b0c6:	2102      	movs	r1, #2
 800b0c8:	e000      	b.n	800b0cc <__cvt+0x44>
 800b0ca:	2103      	movs	r1, #3
 800b0cc:	ab03      	add	r3, sp, #12
 800b0ce:	9301      	str	r3, [sp, #4]
 800b0d0:	ab02      	add	r3, sp, #8
 800b0d2:	9300      	str	r3, [sp, #0]
 800b0d4:	ec45 4b10 	vmov	d0, r4, r5
 800b0d8:	4653      	mov	r3, sl
 800b0da:	4632      	mov	r2, r6
 800b0dc:	f001 f820 	bl	800c120 <_dtoa_r>
 800b0e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b0e4:	4607      	mov	r7, r0
 800b0e6:	d102      	bne.n	800b0ee <__cvt+0x66>
 800b0e8:	f019 0f01 	tst.w	r9, #1
 800b0ec:	d022      	beq.n	800b134 <__cvt+0xac>
 800b0ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b0f2:	eb07 0906 	add.w	r9, r7, r6
 800b0f6:	d110      	bne.n	800b11a <__cvt+0x92>
 800b0f8:	783b      	ldrb	r3, [r7, #0]
 800b0fa:	2b30      	cmp	r3, #48	; 0x30
 800b0fc:	d10a      	bne.n	800b114 <__cvt+0x8c>
 800b0fe:	2200      	movs	r2, #0
 800b100:	2300      	movs	r3, #0
 800b102:	4620      	mov	r0, r4
 800b104:	4629      	mov	r1, r5
 800b106:	f7f5 fd07 	bl	8000b18 <__aeabi_dcmpeq>
 800b10a:	b918      	cbnz	r0, 800b114 <__cvt+0x8c>
 800b10c:	f1c6 0601 	rsb	r6, r6, #1
 800b110:	f8ca 6000 	str.w	r6, [sl]
 800b114:	f8da 3000 	ldr.w	r3, [sl]
 800b118:	4499      	add	r9, r3
 800b11a:	2200      	movs	r2, #0
 800b11c:	2300      	movs	r3, #0
 800b11e:	4620      	mov	r0, r4
 800b120:	4629      	mov	r1, r5
 800b122:	f7f5 fcf9 	bl	8000b18 <__aeabi_dcmpeq>
 800b126:	b108      	cbz	r0, 800b12c <__cvt+0xa4>
 800b128:	f8cd 900c 	str.w	r9, [sp, #12]
 800b12c:	2230      	movs	r2, #48	; 0x30
 800b12e:	9b03      	ldr	r3, [sp, #12]
 800b130:	454b      	cmp	r3, r9
 800b132:	d307      	bcc.n	800b144 <__cvt+0xbc>
 800b134:	9b03      	ldr	r3, [sp, #12]
 800b136:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b138:	1bdb      	subs	r3, r3, r7
 800b13a:	4638      	mov	r0, r7
 800b13c:	6013      	str	r3, [r2, #0]
 800b13e:	b004      	add	sp, #16
 800b140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b144:	1c59      	adds	r1, r3, #1
 800b146:	9103      	str	r1, [sp, #12]
 800b148:	701a      	strb	r2, [r3, #0]
 800b14a:	e7f0      	b.n	800b12e <__cvt+0xa6>

0800b14c <__exponent>:
 800b14c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b14e:	4603      	mov	r3, r0
 800b150:	2900      	cmp	r1, #0
 800b152:	bfb8      	it	lt
 800b154:	4249      	neglt	r1, r1
 800b156:	f803 2b02 	strb.w	r2, [r3], #2
 800b15a:	bfb4      	ite	lt
 800b15c:	222d      	movlt	r2, #45	; 0x2d
 800b15e:	222b      	movge	r2, #43	; 0x2b
 800b160:	2909      	cmp	r1, #9
 800b162:	7042      	strb	r2, [r0, #1]
 800b164:	dd2a      	ble.n	800b1bc <__exponent+0x70>
 800b166:	f10d 0207 	add.w	r2, sp, #7
 800b16a:	4617      	mov	r7, r2
 800b16c:	260a      	movs	r6, #10
 800b16e:	4694      	mov	ip, r2
 800b170:	fb91 f5f6 	sdiv	r5, r1, r6
 800b174:	fb06 1415 	mls	r4, r6, r5, r1
 800b178:	3430      	adds	r4, #48	; 0x30
 800b17a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b17e:	460c      	mov	r4, r1
 800b180:	2c63      	cmp	r4, #99	; 0x63
 800b182:	f102 32ff 	add.w	r2, r2, #4294967295
 800b186:	4629      	mov	r1, r5
 800b188:	dcf1      	bgt.n	800b16e <__exponent+0x22>
 800b18a:	3130      	adds	r1, #48	; 0x30
 800b18c:	f1ac 0402 	sub.w	r4, ip, #2
 800b190:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b194:	1c41      	adds	r1, r0, #1
 800b196:	4622      	mov	r2, r4
 800b198:	42ba      	cmp	r2, r7
 800b19a:	d30a      	bcc.n	800b1b2 <__exponent+0x66>
 800b19c:	f10d 0209 	add.w	r2, sp, #9
 800b1a0:	eba2 020c 	sub.w	r2, r2, ip
 800b1a4:	42bc      	cmp	r4, r7
 800b1a6:	bf88      	it	hi
 800b1a8:	2200      	movhi	r2, #0
 800b1aa:	4413      	add	r3, r2
 800b1ac:	1a18      	subs	r0, r3, r0
 800b1ae:	b003      	add	sp, #12
 800b1b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1b2:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b1b6:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b1ba:	e7ed      	b.n	800b198 <__exponent+0x4c>
 800b1bc:	2330      	movs	r3, #48	; 0x30
 800b1be:	3130      	adds	r1, #48	; 0x30
 800b1c0:	7083      	strb	r3, [r0, #2]
 800b1c2:	70c1      	strb	r1, [r0, #3]
 800b1c4:	1d03      	adds	r3, r0, #4
 800b1c6:	e7f1      	b.n	800b1ac <__exponent+0x60>

0800b1c8 <_printf_float>:
 800b1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1cc:	ed2d 8b02 	vpush	{d8}
 800b1d0:	b08d      	sub	sp, #52	; 0x34
 800b1d2:	460c      	mov	r4, r1
 800b1d4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b1d8:	4616      	mov	r6, r2
 800b1da:	461f      	mov	r7, r3
 800b1dc:	4605      	mov	r5, r0
 800b1de:	f000 fe8f 	bl	800bf00 <_localeconv_r>
 800b1e2:	f8d0 a000 	ldr.w	sl, [r0]
 800b1e6:	4650      	mov	r0, sl
 800b1e8:	f7f5 f86a 	bl	80002c0 <strlen>
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	930a      	str	r3, [sp, #40]	; 0x28
 800b1f0:	6823      	ldr	r3, [r4, #0]
 800b1f2:	9305      	str	r3, [sp, #20]
 800b1f4:	f8d8 3000 	ldr.w	r3, [r8]
 800b1f8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b1fc:	3307      	adds	r3, #7
 800b1fe:	f023 0307 	bic.w	r3, r3, #7
 800b202:	f103 0208 	add.w	r2, r3, #8
 800b206:	f8c8 2000 	str.w	r2, [r8]
 800b20a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b20e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b212:	9307      	str	r3, [sp, #28]
 800b214:	f8cd 8018 	str.w	r8, [sp, #24]
 800b218:	ee08 0a10 	vmov	s16, r0
 800b21c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b220:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b224:	4b9e      	ldr	r3, [pc, #632]	; (800b4a0 <_printf_float+0x2d8>)
 800b226:	f04f 32ff 	mov.w	r2, #4294967295
 800b22a:	f7f5 fca7 	bl	8000b7c <__aeabi_dcmpun>
 800b22e:	bb88      	cbnz	r0, 800b294 <_printf_float+0xcc>
 800b230:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b234:	4b9a      	ldr	r3, [pc, #616]	; (800b4a0 <_printf_float+0x2d8>)
 800b236:	f04f 32ff 	mov.w	r2, #4294967295
 800b23a:	f7f5 fc81 	bl	8000b40 <__aeabi_dcmple>
 800b23e:	bb48      	cbnz	r0, 800b294 <_printf_float+0xcc>
 800b240:	2200      	movs	r2, #0
 800b242:	2300      	movs	r3, #0
 800b244:	4640      	mov	r0, r8
 800b246:	4649      	mov	r1, r9
 800b248:	f7f5 fc70 	bl	8000b2c <__aeabi_dcmplt>
 800b24c:	b110      	cbz	r0, 800b254 <_printf_float+0x8c>
 800b24e:	232d      	movs	r3, #45	; 0x2d
 800b250:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b254:	4a93      	ldr	r2, [pc, #588]	; (800b4a4 <_printf_float+0x2dc>)
 800b256:	4b94      	ldr	r3, [pc, #592]	; (800b4a8 <_printf_float+0x2e0>)
 800b258:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b25c:	bf94      	ite	ls
 800b25e:	4690      	movls	r8, r2
 800b260:	4698      	movhi	r8, r3
 800b262:	2303      	movs	r3, #3
 800b264:	6123      	str	r3, [r4, #16]
 800b266:	9b05      	ldr	r3, [sp, #20]
 800b268:	f023 0304 	bic.w	r3, r3, #4
 800b26c:	6023      	str	r3, [r4, #0]
 800b26e:	f04f 0900 	mov.w	r9, #0
 800b272:	9700      	str	r7, [sp, #0]
 800b274:	4633      	mov	r3, r6
 800b276:	aa0b      	add	r2, sp, #44	; 0x2c
 800b278:	4621      	mov	r1, r4
 800b27a:	4628      	mov	r0, r5
 800b27c:	f000 f9da 	bl	800b634 <_printf_common>
 800b280:	3001      	adds	r0, #1
 800b282:	f040 8090 	bne.w	800b3a6 <_printf_float+0x1de>
 800b286:	f04f 30ff 	mov.w	r0, #4294967295
 800b28a:	b00d      	add	sp, #52	; 0x34
 800b28c:	ecbd 8b02 	vpop	{d8}
 800b290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b294:	4642      	mov	r2, r8
 800b296:	464b      	mov	r3, r9
 800b298:	4640      	mov	r0, r8
 800b29a:	4649      	mov	r1, r9
 800b29c:	f7f5 fc6e 	bl	8000b7c <__aeabi_dcmpun>
 800b2a0:	b140      	cbz	r0, 800b2b4 <_printf_float+0xec>
 800b2a2:	464b      	mov	r3, r9
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	bfbc      	itt	lt
 800b2a8:	232d      	movlt	r3, #45	; 0x2d
 800b2aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b2ae:	4a7f      	ldr	r2, [pc, #508]	; (800b4ac <_printf_float+0x2e4>)
 800b2b0:	4b7f      	ldr	r3, [pc, #508]	; (800b4b0 <_printf_float+0x2e8>)
 800b2b2:	e7d1      	b.n	800b258 <_printf_float+0x90>
 800b2b4:	6863      	ldr	r3, [r4, #4]
 800b2b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b2ba:	9206      	str	r2, [sp, #24]
 800b2bc:	1c5a      	adds	r2, r3, #1
 800b2be:	d13f      	bne.n	800b340 <_printf_float+0x178>
 800b2c0:	2306      	movs	r3, #6
 800b2c2:	6063      	str	r3, [r4, #4]
 800b2c4:	9b05      	ldr	r3, [sp, #20]
 800b2c6:	6861      	ldr	r1, [r4, #4]
 800b2c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	9303      	str	r3, [sp, #12]
 800b2d0:	ab0a      	add	r3, sp, #40	; 0x28
 800b2d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b2d6:	ab09      	add	r3, sp, #36	; 0x24
 800b2d8:	ec49 8b10 	vmov	d0, r8, r9
 800b2dc:	9300      	str	r3, [sp, #0]
 800b2de:	6022      	str	r2, [r4, #0]
 800b2e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b2e4:	4628      	mov	r0, r5
 800b2e6:	f7ff fecf 	bl	800b088 <__cvt>
 800b2ea:	9b06      	ldr	r3, [sp, #24]
 800b2ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b2ee:	2b47      	cmp	r3, #71	; 0x47
 800b2f0:	4680      	mov	r8, r0
 800b2f2:	d108      	bne.n	800b306 <_printf_float+0x13e>
 800b2f4:	1cc8      	adds	r0, r1, #3
 800b2f6:	db02      	blt.n	800b2fe <_printf_float+0x136>
 800b2f8:	6863      	ldr	r3, [r4, #4]
 800b2fa:	4299      	cmp	r1, r3
 800b2fc:	dd41      	ble.n	800b382 <_printf_float+0x1ba>
 800b2fe:	f1ab 0302 	sub.w	r3, fp, #2
 800b302:	fa5f fb83 	uxtb.w	fp, r3
 800b306:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b30a:	d820      	bhi.n	800b34e <_printf_float+0x186>
 800b30c:	3901      	subs	r1, #1
 800b30e:	465a      	mov	r2, fp
 800b310:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b314:	9109      	str	r1, [sp, #36]	; 0x24
 800b316:	f7ff ff19 	bl	800b14c <__exponent>
 800b31a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b31c:	1813      	adds	r3, r2, r0
 800b31e:	2a01      	cmp	r2, #1
 800b320:	4681      	mov	r9, r0
 800b322:	6123      	str	r3, [r4, #16]
 800b324:	dc02      	bgt.n	800b32c <_printf_float+0x164>
 800b326:	6822      	ldr	r2, [r4, #0]
 800b328:	07d2      	lsls	r2, r2, #31
 800b32a:	d501      	bpl.n	800b330 <_printf_float+0x168>
 800b32c:	3301      	adds	r3, #1
 800b32e:	6123      	str	r3, [r4, #16]
 800b330:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b334:	2b00      	cmp	r3, #0
 800b336:	d09c      	beq.n	800b272 <_printf_float+0xaa>
 800b338:	232d      	movs	r3, #45	; 0x2d
 800b33a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b33e:	e798      	b.n	800b272 <_printf_float+0xaa>
 800b340:	9a06      	ldr	r2, [sp, #24]
 800b342:	2a47      	cmp	r2, #71	; 0x47
 800b344:	d1be      	bne.n	800b2c4 <_printf_float+0xfc>
 800b346:	2b00      	cmp	r3, #0
 800b348:	d1bc      	bne.n	800b2c4 <_printf_float+0xfc>
 800b34a:	2301      	movs	r3, #1
 800b34c:	e7b9      	b.n	800b2c2 <_printf_float+0xfa>
 800b34e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b352:	d118      	bne.n	800b386 <_printf_float+0x1be>
 800b354:	2900      	cmp	r1, #0
 800b356:	6863      	ldr	r3, [r4, #4]
 800b358:	dd0b      	ble.n	800b372 <_printf_float+0x1aa>
 800b35a:	6121      	str	r1, [r4, #16]
 800b35c:	b913      	cbnz	r3, 800b364 <_printf_float+0x19c>
 800b35e:	6822      	ldr	r2, [r4, #0]
 800b360:	07d0      	lsls	r0, r2, #31
 800b362:	d502      	bpl.n	800b36a <_printf_float+0x1a2>
 800b364:	3301      	adds	r3, #1
 800b366:	440b      	add	r3, r1
 800b368:	6123      	str	r3, [r4, #16]
 800b36a:	65a1      	str	r1, [r4, #88]	; 0x58
 800b36c:	f04f 0900 	mov.w	r9, #0
 800b370:	e7de      	b.n	800b330 <_printf_float+0x168>
 800b372:	b913      	cbnz	r3, 800b37a <_printf_float+0x1b2>
 800b374:	6822      	ldr	r2, [r4, #0]
 800b376:	07d2      	lsls	r2, r2, #31
 800b378:	d501      	bpl.n	800b37e <_printf_float+0x1b6>
 800b37a:	3302      	adds	r3, #2
 800b37c:	e7f4      	b.n	800b368 <_printf_float+0x1a0>
 800b37e:	2301      	movs	r3, #1
 800b380:	e7f2      	b.n	800b368 <_printf_float+0x1a0>
 800b382:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b388:	4299      	cmp	r1, r3
 800b38a:	db05      	blt.n	800b398 <_printf_float+0x1d0>
 800b38c:	6823      	ldr	r3, [r4, #0]
 800b38e:	6121      	str	r1, [r4, #16]
 800b390:	07d8      	lsls	r0, r3, #31
 800b392:	d5ea      	bpl.n	800b36a <_printf_float+0x1a2>
 800b394:	1c4b      	adds	r3, r1, #1
 800b396:	e7e7      	b.n	800b368 <_printf_float+0x1a0>
 800b398:	2900      	cmp	r1, #0
 800b39a:	bfd4      	ite	le
 800b39c:	f1c1 0202 	rsble	r2, r1, #2
 800b3a0:	2201      	movgt	r2, #1
 800b3a2:	4413      	add	r3, r2
 800b3a4:	e7e0      	b.n	800b368 <_printf_float+0x1a0>
 800b3a6:	6823      	ldr	r3, [r4, #0]
 800b3a8:	055a      	lsls	r2, r3, #21
 800b3aa:	d407      	bmi.n	800b3bc <_printf_float+0x1f4>
 800b3ac:	6923      	ldr	r3, [r4, #16]
 800b3ae:	4642      	mov	r2, r8
 800b3b0:	4631      	mov	r1, r6
 800b3b2:	4628      	mov	r0, r5
 800b3b4:	47b8      	blx	r7
 800b3b6:	3001      	adds	r0, #1
 800b3b8:	d12c      	bne.n	800b414 <_printf_float+0x24c>
 800b3ba:	e764      	b.n	800b286 <_printf_float+0xbe>
 800b3bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b3c0:	f240 80e0 	bls.w	800b584 <_printf_float+0x3bc>
 800b3c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	f7f5 fba4 	bl	8000b18 <__aeabi_dcmpeq>
 800b3d0:	2800      	cmp	r0, #0
 800b3d2:	d034      	beq.n	800b43e <_printf_float+0x276>
 800b3d4:	4a37      	ldr	r2, [pc, #220]	; (800b4b4 <_printf_float+0x2ec>)
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	4631      	mov	r1, r6
 800b3da:	4628      	mov	r0, r5
 800b3dc:	47b8      	blx	r7
 800b3de:	3001      	adds	r0, #1
 800b3e0:	f43f af51 	beq.w	800b286 <_printf_float+0xbe>
 800b3e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	db02      	blt.n	800b3f2 <_printf_float+0x22a>
 800b3ec:	6823      	ldr	r3, [r4, #0]
 800b3ee:	07d8      	lsls	r0, r3, #31
 800b3f0:	d510      	bpl.n	800b414 <_printf_float+0x24c>
 800b3f2:	ee18 3a10 	vmov	r3, s16
 800b3f6:	4652      	mov	r2, sl
 800b3f8:	4631      	mov	r1, r6
 800b3fa:	4628      	mov	r0, r5
 800b3fc:	47b8      	blx	r7
 800b3fe:	3001      	adds	r0, #1
 800b400:	f43f af41 	beq.w	800b286 <_printf_float+0xbe>
 800b404:	f04f 0800 	mov.w	r8, #0
 800b408:	f104 091a 	add.w	r9, r4, #26
 800b40c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b40e:	3b01      	subs	r3, #1
 800b410:	4543      	cmp	r3, r8
 800b412:	dc09      	bgt.n	800b428 <_printf_float+0x260>
 800b414:	6823      	ldr	r3, [r4, #0]
 800b416:	079b      	lsls	r3, r3, #30
 800b418:	f100 8107 	bmi.w	800b62a <_printf_float+0x462>
 800b41c:	68e0      	ldr	r0, [r4, #12]
 800b41e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b420:	4298      	cmp	r0, r3
 800b422:	bfb8      	it	lt
 800b424:	4618      	movlt	r0, r3
 800b426:	e730      	b.n	800b28a <_printf_float+0xc2>
 800b428:	2301      	movs	r3, #1
 800b42a:	464a      	mov	r2, r9
 800b42c:	4631      	mov	r1, r6
 800b42e:	4628      	mov	r0, r5
 800b430:	47b8      	blx	r7
 800b432:	3001      	adds	r0, #1
 800b434:	f43f af27 	beq.w	800b286 <_printf_float+0xbe>
 800b438:	f108 0801 	add.w	r8, r8, #1
 800b43c:	e7e6      	b.n	800b40c <_printf_float+0x244>
 800b43e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b440:	2b00      	cmp	r3, #0
 800b442:	dc39      	bgt.n	800b4b8 <_printf_float+0x2f0>
 800b444:	4a1b      	ldr	r2, [pc, #108]	; (800b4b4 <_printf_float+0x2ec>)
 800b446:	2301      	movs	r3, #1
 800b448:	4631      	mov	r1, r6
 800b44a:	4628      	mov	r0, r5
 800b44c:	47b8      	blx	r7
 800b44e:	3001      	adds	r0, #1
 800b450:	f43f af19 	beq.w	800b286 <_printf_float+0xbe>
 800b454:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b458:	4313      	orrs	r3, r2
 800b45a:	d102      	bne.n	800b462 <_printf_float+0x29a>
 800b45c:	6823      	ldr	r3, [r4, #0]
 800b45e:	07d9      	lsls	r1, r3, #31
 800b460:	d5d8      	bpl.n	800b414 <_printf_float+0x24c>
 800b462:	ee18 3a10 	vmov	r3, s16
 800b466:	4652      	mov	r2, sl
 800b468:	4631      	mov	r1, r6
 800b46a:	4628      	mov	r0, r5
 800b46c:	47b8      	blx	r7
 800b46e:	3001      	adds	r0, #1
 800b470:	f43f af09 	beq.w	800b286 <_printf_float+0xbe>
 800b474:	f04f 0900 	mov.w	r9, #0
 800b478:	f104 0a1a 	add.w	sl, r4, #26
 800b47c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b47e:	425b      	negs	r3, r3
 800b480:	454b      	cmp	r3, r9
 800b482:	dc01      	bgt.n	800b488 <_printf_float+0x2c0>
 800b484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b486:	e792      	b.n	800b3ae <_printf_float+0x1e6>
 800b488:	2301      	movs	r3, #1
 800b48a:	4652      	mov	r2, sl
 800b48c:	4631      	mov	r1, r6
 800b48e:	4628      	mov	r0, r5
 800b490:	47b8      	blx	r7
 800b492:	3001      	adds	r0, #1
 800b494:	f43f aef7 	beq.w	800b286 <_printf_float+0xbe>
 800b498:	f109 0901 	add.w	r9, r9, #1
 800b49c:	e7ee      	b.n	800b47c <_printf_float+0x2b4>
 800b49e:	bf00      	nop
 800b4a0:	7fefffff 	.word	0x7fefffff
 800b4a4:	0800f8dc 	.word	0x0800f8dc
 800b4a8:	0800f8e0 	.word	0x0800f8e0
 800b4ac:	0800f8e4 	.word	0x0800f8e4
 800b4b0:	0800f8e8 	.word	0x0800f8e8
 800b4b4:	0800f8ec 	.word	0x0800f8ec
 800b4b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	bfa8      	it	ge
 800b4c0:	461a      	movge	r2, r3
 800b4c2:	2a00      	cmp	r2, #0
 800b4c4:	4691      	mov	r9, r2
 800b4c6:	dc37      	bgt.n	800b538 <_printf_float+0x370>
 800b4c8:	f04f 0b00 	mov.w	fp, #0
 800b4cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b4d0:	f104 021a 	add.w	r2, r4, #26
 800b4d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b4d6:	9305      	str	r3, [sp, #20]
 800b4d8:	eba3 0309 	sub.w	r3, r3, r9
 800b4dc:	455b      	cmp	r3, fp
 800b4de:	dc33      	bgt.n	800b548 <_printf_float+0x380>
 800b4e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b4e4:	429a      	cmp	r2, r3
 800b4e6:	db3b      	blt.n	800b560 <_printf_float+0x398>
 800b4e8:	6823      	ldr	r3, [r4, #0]
 800b4ea:	07da      	lsls	r2, r3, #31
 800b4ec:	d438      	bmi.n	800b560 <_printf_float+0x398>
 800b4ee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b4f2:	eba2 0903 	sub.w	r9, r2, r3
 800b4f6:	9b05      	ldr	r3, [sp, #20]
 800b4f8:	1ad2      	subs	r2, r2, r3
 800b4fa:	4591      	cmp	r9, r2
 800b4fc:	bfa8      	it	ge
 800b4fe:	4691      	movge	r9, r2
 800b500:	f1b9 0f00 	cmp.w	r9, #0
 800b504:	dc35      	bgt.n	800b572 <_printf_float+0x3aa>
 800b506:	f04f 0800 	mov.w	r8, #0
 800b50a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b50e:	f104 0a1a 	add.w	sl, r4, #26
 800b512:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b516:	1a9b      	subs	r3, r3, r2
 800b518:	eba3 0309 	sub.w	r3, r3, r9
 800b51c:	4543      	cmp	r3, r8
 800b51e:	f77f af79 	ble.w	800b414 <_printf_float+0x24c>
 800b522:	2301      	movs	r3, #1
 800b524:	4652      	mov	r2, sl
 800b526:	4631      	mov	r1, r6
 800b528:	4628      	mov	r0, r5
 800b52a:	47b8      	blx	r7
 800b52c:	3001      	adds	r0, #1
 800b52e:	f43f aeaa 	beq.w	800b286 <_printf_float+0xbe>
 800b532:	f108 0801 	add.w	r8, r8, #1
 800b536:	e7ec      	b.n	800b512 <_printf_float+0x34a>
 800b538:	4613      	mov	r3, r2
 800b53a:	4631      	mov	r1, r6
 800b53c:	4642      	mov	r2, r8
 800b53e:	4628      	mov	r0, r5
 800b540:	47b8      	blx	r7
 800b542:	3001      	adds	r0, #1
 800b544:	d1c0      	bne.n	800b4c8 <_printf_float+0x300>
 800b546:	e69e      	b.n	800b286 <_printf_float+0xbe>
 800b548:	2301      	movs	r3, #1
 800b54a:	4631      	mov	r1, r6
 800b54c:	4628      	mov	r0, r5
 800b54e:	9205      	str	r2, [sp, #20]
 800b550:	47b8      	blx	r7
 800b552:	3001      	adds	r0, #1
 800b554:	f43f ae97 	beq.w	800b286 <_printf_float+0xbe>
 800b558:	9a05      	ldr	r2, [sp, #20]
 800b55a:	f10b 0b01 	add.w	fp, fp, #1
 800b55e:	e7b9      	b.n	800b4d4 <_printf_float+0x30c>
 800b560:	ee18 3a10 	vmov	r3, s16
 800b564:	4652      	mov	r2, sl
 800b566:	4631      	mov	r1, r6
 800b568:	4628      	mov	r0, r5
 800b56a:	47b8      	blx	r7
 800b56c:	3001      	adds	r0, #1
 800b56e:	d1be      	bne.n	800b4ee <_printf_float+0x326>
 800b570:	e689      	b.n	800b286 <_printf_float+0xbe>
 800b572:	9a05      	ldr	r2, [sp, #20]
 800b574:	464b      	mov	r3, r9
 800b576:	4442      	add	r2, r8
 800b578:	4631      	mov	r1, r6
 800b57a:	4628      	mov	r0, r5
 800b57c:	47b8      	blx	r7
 800b57e:	3001      	adds	r0, #1
 800b580:	d1c1      	bne.n	800b506 <_printf_float+0x33e>
 800b582:	e680      	b.n	800b286 <_printf_float+0xbe>
 800b584:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b586:	2a01      	cmp	r2, #1
 800b588:	dc01      	bgt.n	800b58e <_printf_float+0x3c6>
 800b58a:	07db      	lsls	r3, r3, #31
 800b58c:	d53a      	bpl.n	800b604 <_printf_float+0x43c>
 800b58e:	2301      	movs	r3, #1
 800b590:	4642      	mov	r2, r8
 800b592:	4631      	mov	r1, r6
 800b594:	4628      	mov	r0, r5
 800b596:	47b8      	blx	r7
 800b598:	3001      	adds	r0, #1
 800b59a:	f43f ae74 	beq.w	800b286 <_printf_float+0xbe>
 800b59e:	ee18 3a10 	vmov	r3, s16
 800b5a2:	4652      	mov	r2, sl
 800b5a4:	4631      	mov	r1, r6
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	47b8      	blx	r7
 800b5aa:	3001      	adds	r0, #1
 800b5ac:	f43f ae6b 	beq.w	800b286 <_printf_float+0xbe>
 800b5b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b5bc:	f7f5 faac 	bl	8000b18 <__aeabi_dcmpeq>
 800b5c0:	b9d8      	cbnz	r0, 800b5fa <_printf_float+0x432>
 800b5c2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b5c6:	f108 0201 	add.w	r2, r8, #1
 800b5ca:	4631      	mov	r1, r6
 800b5cc:	4628      	mov	r0, r5
 800b5ce:	47b8      	blx	r7
 800b5d0:	3001      	adds	r0, #1
 800b5d2:	d10e      	bne.n	800b5f2 <_printf_float+0x42a>
 800b5d4:	e657      	b.n	800b286 <_printf_float+0xbe>
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	4652      	mov	r2, sl
 800b5da:	4631      	mov	r1, r6
 800b5dc:	4628      	mov	r0, r5
 800b5de:	47b8      	blx	r7
 800b5e0:	3001      	adds	r0, #1
 800b5e2:	f43f ae50 	beq.w	800b286 <_printf_float+0xbe>
 800b5e6:	f108 0801 	add.w	r8, r8, #1
 800b5ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5ec:	3b01      	subs	r3, #1
 800b5ee:	4543      	cmp	r3, r8
 800b5f0:	dcf1      	bgt.n	800b5d6 <_printf_float+0x40e>
 800b5f2:	464b      	mov	r3, r9
 800b5f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b5f8:	e6da      	b.n	800b3b0 <_printf_float+0x1e8>
 800b5fa:	f04f 0800 	mov.w	r8, #0
 800b5fe:	f104 0a1a 	add.w	sl, r4, #26
 800b602:	e7f2      	b.n	800b5ea <_printf_float+0x422>
 800b604:	2301      	movs	r3, #1
 800b606:	4642      	mov	r2, r8
 800b608:	e7df      	b.n	800b5ca <_printf_float+0x402>
 800b60a:	2301      	movs	r3, #1
 800b60c:	464a      	mov	r2, r9
 800b60e:	4631      	mov	r1, r6
 800b610:	4628      	mov	r0, r5
 800b612:	47b8      	blx	r7
 800b614:	3001      	adds	r0, #1
 800b616:	f43f ae36 	beq.w	800b286 <_printf_float+0xbe>
 800b61a:	f108 0801 	add.w	r8, r8, #1
 800b61e:	68e3      	ldr	r3, [r4, #12]
 800b620:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b622:	1a5b      	subs	r3, r3, r1
 800b624:	4543      	cmp	r3, r8
 800b626:	dcf0      	bgt.n	800b60a <_printf_float+0x442>
 800b628:	e6f8      	b.n	800b41c <_printf_float+0x254>
 800b62a:	f04f 0800 	mov.w	r8, #0
 800b62e:	f104 0919 	add.w	r9, r4, #25
 800b632:	e7f4      	b.n	800b61e <_printf_float+0x456>

0800b634 <_printf_common>:
 800b634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b638:	4616      	mov	r6, r2
 800b63a:	4699      	mov	r9, r3
 800b63c:	688a      	ldr	r2, [r1, #8]
 800b63e:	690b      	ldr	r3, [r1, #16]
 800b640:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b644:	4293      	cmp	r3, r2
 800b646:	bfb8      	it	lt
 800b648:	4613      	movlt	r3, r2
 800b64a:	6033      	str	r3, [r6, #0]
 800b64c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b650:	4607      	mov	r7, r0
 800b652:	460c      	mov	r4, r1
 800b654:	b10a      	cbz	r2, 800b65a <_printf_common+0x26>
 800b656:	3301      	adds	r3, #1
 800b658:	6033      	str	r3, [r6, #0]
 800b65a:	6823      	ldr	r3, [r4, #0]
 800b65c:	0699      	lsls	r1, r3, #26
 800b65e:	bf42      	ittt	mi
 800b660:	6833      	ldrmi	r3, [r6, #0]
 800b662:	3302      	addmi	r3, #2
 800b664:	6033      	strmi	r3, [r6, #0]
 800b666:	6825      	ldr	r5, [r4, #0]
 800b668:	f015 0506 	ands.w	r5, r5, #6
 800b66c:	d106      	bne.n	800b67c <_printf_common+0x48>
 800b66e:	f104 0a19 	add.w	sl, r4, #25
 800b672:	68e3      	ldr	r3, [r4, #12]
 800b674:	6832      	ldr	r2, [r6, #0]
 800b676:	1a9b      	subs	r3, r3, r2
 800b678:	42ab      	cmp	r3, r5
 800b67a:	dc26      	bgt.n	800b6ca <_printf_common+0x96>
 800b67c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b680:	1e13      	subs	r3, r2, #0
 800b682:	6822      	ldr	r2, [r4, #0]
 800b684:	bf18      	it	ne
 800b686:	2301      	movne	r3, #1
 800b688:	0692      	lsls	r2, r2, #26
 800b68a:	d42b      	bmi.n	800b6e4 <_printf_common+0xb0>
 800b68c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b690:	4649      	mov	r1, r9
 800b692:	4638      	mov	r0, r7
 800b694:	47c0      	blx	r8
 800b696:	3001      	adds	r0, #1
 800b698:	d01e      	beq.n	800b6d8 <_printf_common+0xa4>
 800b69a:	6823      	ldr	r3, [r4, #0]
 800b69c:	6922      	ldr	r2, [r4, #16]
 800b69e:	f003 0306 	and.w	r3, r3, #6
 800b6a2:	2b04      	cmp	r3, #4
 800b6a4:	bf02      	ittt	eq
 800b6a6:	68e5      	ldreq	r5, [r4, #12]
 800b6a8:	6833      	ldreq	r3, [r6, #0]
 800b6aa:	1aed      	subeq	r5, r5, r3
 800b6ac:	68a3      	ldr	r3, [r4, #8]
 800b6ae:	bf0c      	ite	eq
 800b6b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b6b4:	2500      	movne	r5, #0
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	bfc4      	itt	gt
 800b6ba:	1a9b      	subgt	r3, r3, r2
 800b6bc:	18ed      	addgt	r5, r5, r3
 800b6be:	2600      	movs	r6, #0
 800b6c0:	341a      	adds	r4, #26
 800b6c2:	42b5      	cmp	r5, r6
 800b6c4:	d11a      	bne.n	800b6fc <_printf_common+0xc8>
 800b6c6:	2000      	movs	r0, #0
 800b6c8:	e008      	b.n	800b6dc <_printf_common+0xa8>
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	4652      	mov	r2, sl
 800b6ce:	4649      	mov	r1, r9
 800b6d0:	4638      	mov	r0, r7
 800b6d2:	47c0      	blx	r8
 800b6d4:	3001      	adds	r0, #1
 800b6d6:	d103      	bne.n	800b6e0 <_printf_common+0xac>
 800b6d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6e0:	3501      	adds	r5, #1
 800b6e2:	e7c6      	b.n	800b672 <_printf_common+0x3e>
 800b6e4:	18e1      	adds	r1, r4, r3
 800b6e6:	1c5a      	adds	r2, r3, #1
 800b6e8:	2030      	movs	r0, #48	; 0x30
 800b6ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b6ee:	4422      	add	r2, r4
 800b6f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b6f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b6f8:	3302      	adds	r3, #2
 800b6fa:	e7c7      	b.n	800b68c <_printf_common+0x58>
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	4622      	mov	r2, r4
 800b700:	4649      	mov	r1, r9
 800b702:	4638      	mov	r0, r7
 800b704:	47c0      	blx	r8
 800b706:	3001      	adds	r0, #1
 800b708:	d0e6      	beq.n	800b6d8 <_printf_common+0xa4>
 800b70a:	3601      	adds	r6, #1
 800b70c:	e7d9      	b.n	800b6c2 <_printf_common+0x8e>
	...

0800b710 <_printf_i>:
 800b710:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b714:	7e0f      	ldrb	r7, [r1, #24]
 800b716:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b718:	2f78      	cmp	r7, #120	; 0x78
 800b71a:	4691      	mov	r9, r2
 800b71c:	4680      	mov	r8, r0
 800b71e:	460c      	mov	r4, r1
 800b720:	469a      	mov	sl, r3
 800b722:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b726:	d807      	bhi.n	800b738 <_printf_i+0x28>
 800b728:	2f62      	cmp	r7, #98	; 0x62
 800b72a:	d80a      	bhi.n	800b742 <_printf_i+0x32>
 800b72c:	2f00      	cmp	r7, #0
 800b72e:	f000 80d4 	beq.w	800b8da <_printf_i+0x1ca>
 800b732:	2f58      	cmp	r7, #88	; 0x58
 800b734:	f000 80c0 	beq.w	800b8b8 <_printf_i+0x1a8>
 800b738:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b73c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b740:	e03a      	b.n	800b7b8 <_printf_i+0xa8>
 800b742:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b746:	2b15      	cmp	r3, #21
 800b748:	d8f6      	bhi.n	800b738 <_printf_i+0x28>
 800b74a:	a101      	add	r1, pc, #4	; (adr r1, 800b750 <_printf_i+0x40>)
 800b74c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b750:	0800b7a9 	.word	0x0800b7a9
 800b754:	0800b7bd 	.word	0x0800b7bd
 800b758:	0800b739 	.word	0x0800b739
 800b75c:	0800b739 	.word	0x0800b739
 800b760:	0800b739 	.word	0x0800b739
 800b764:	0800b739 	.word	0x0800b739
 800b768:	0800b7bd 	.word	0x0800b7bd
 800b76c:	0800b739 	.word	0x0800b739
 800b770:	0800b739 	.word	0x0800b739
 800b774:	0800b739 	.word	0x0800b739
 800b778:	0800b739 	.word	0x0800b739
 800b77c:	0800b8c1 	.word	0x0800b8c1
 800b780:	0800b7e9 	.word	0x0800b7e9
 800b784:	0800b87b 	.word	0x0800b87b
 800b788:	0800b739 	.word	0x0800b739
 800b78c:	0800b739 	.word	0x0800b739
 800b790:	0800b8e3 	.word	0x0800b8e3
 800b794:	0800b739 	.word	0x0800b739
 800b798:	0800b7e9 	.word	0x0800b7e9
 800b79c:	0800b739 	.word	0x0800b739
 800b7a0:	0800b739 	.word	0x0800b739
 800b7a4:	0800b883 	.word	0x0800b883
 800b7a8:	682b      	ldr	r3, [r5, #0]
 800b7aa:	1d1a      	adds	r2, r3, #4
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	602a      	str	r2, [r5, #0]
 800b7b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	e09f      	b.n	800b8fc <_printf_i+0x1ec>
 800b7bc:	6820      	ldr	r0, [r4, #0]
 800b7be:	682b      	ldr	r3, [r5, #0]
 800b7c0:	0607      	lsls	r7, r0, #24
 800b7c2:	f103 0104 	add.w	r1, r3, #4
 800b7c6:	6029      	str	r1, [r5, #0]
 800b7c8:	d501      	bpl.n	800b7ce <_printf_i+0xbe>
 800b7ca:	681e      	ldr	r6, [r3, #0]
 800b7cc:	e003      	b.n	800b7d6 <_printf_i+0xc6>
 800b7ce:	0646      	lsls	r6, r0, #25
 800b7d0:	d5fb      	bpl.n	800b7ca <_printf_i+0xba>
 800b7d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b7d6:	2e00      	cmp	r6, #0
 800b7d8:	da03      	bge.n	800b7e2 <_printf_i+0xd2>
 800b7da:	232d      	movs	r3, #45	; 0x2d
 800b7dc:	4276      	negs	r6, r6
 800b7de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7e2:	485a      	ldr	r0, [pc, #360]	; (800b94c <_printf_i+0x23c>)
 800b7e4:	230a      	movs	r3, #10
 800b7e6:	e012      	b.n	800b80e <_printf_i+0xfe>
 800b7e8:	682b      	ldr	r3, [r5, #0]
 800b7ea:	6820      	ldr	r0, [r4, #0]
 800b7ec:	1d19      	adds	r1, r3, #4
 800b7ee:	6029      	str	r1, [r5, #0]
 800b7f0:	0605      	lsls	r5, r0, #24
 800b7f2:	d501      	bpl.n	800b7f8 <_printf_i+0xe8>
 800b7f4:	681e      	ldr	r6, [r3, #0]
 800b7f6:	e002      	b.n	800b7fe <_printf_i+0xee>
 800b7f8:	0641      	lsls	r1, r0, #25
 800b7fa:	d5fb      	bpl.n	800b7f4 <_printf_i+0xe4>
 800b7fc:	881e      	ldrh	r6, [r3, #0]
 800b7fe:	4853      	ldr	r0, [pc, #332]	; (800b94c <_printf_i+0x23c>)
 800b800:	2f6f      	cmp	r7, #111	; 0x6f
 800b802:	bf0c      	ite	eq
 800b804:	2308      	moveq	r3, #8
 800b806:	230a      	movne	r3, #10
 800b808:	2100      	movs	r1, #0
 800b80a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b80e:	6865      	ldr	r5, [r4, #4]
 800b810:	60a5      	str	r5, [r4, #8]
 800b812:	2d00      	cmp	r5, #0
 800b814:	bfa2      	ittt	ge
 800b816:	6821      	ldrge	r1, [r4, #0]
 800b818:	f021 0104 	bicge.w	r1, r1, #4
 800b81c:	6021      	strge	r1, [r4, #0]
 800b81e:	b90e      	cbnz	r6, 800b824 <_printf_i+0x114>
 800b820:	2d00      	cmp	r5, #0
 800b822:	d04b      	beq.n	800b8bc <_printf_i+0x1ac>
 800b824:	4615      	mov	r5, r2
 800b826:	fbb6 f1f3 	udiv	r1, r6, r3
 800b82a:	fb03 6711 	mls	r7, r3, r1, r6
 800b82e:	5dc7      	ldrb	r7, [r0, r7]
 800b830:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b834:	4637      	mov	r7, r6
 800b836:	42bb      	cmp	r3, r7
 800b838:	460e      	mov	r6, r1
 800b83a:	d9f4      	bls.n	800b826 <_printf_i+0x116>
 800b83c:	2b08      	cmp	r3, #8
 800b83e:	d10b      	bne.n	800b858 <_printf_i+0x148>
 800b840:	6823      	ldr	r3, [r4, #0]
 800b842:	07de      	lsls	r6, r3, #31
 800b844:	d508      	bpl.n	800b858 <_printf_i+0x148>
 800b846:	6923      	ldr	r3, [r4, #16]
 800b848:	6861      	ldr	r1, [r4, #4]
 800b84a:	4299      	cmp	r1, r3
 800b84c:	bfde      	ittt	le
 800b84e:	2330      	movle	r3, #48	; 0x30
 800b850:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b854:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b858:	1b52      	subs	r2, r2, r5
 800b85a:	6122      	str	r2, [r4, #16]
 800b85c:	f8cd a000 	str.w	sl, [sp]
 800b860:	464b      	mov	r3, r9
 800b862:	aa03      	add	r2, sp, #12
 800b864:	4621      	mov	r1, r4
 800b866:	4640      	mov	r0, r8
 800b868:	f7ff fee4 	bl	800b634 <_printf_common>
 800b86c:	3001      	adds	r0, #1
 800b86e:	d14a      	bne.n	800b906 <_printf_i+0x1f6>
 800b870:	f04f 30ff 	mov.w	r0, #4294967295
 800b874:	b004      	add	sp, #16
 800b876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b87a:	6823      	ldr	r3, [r4, #0]
 800b87c:	f043 0320 	orr.w	r3, r3, #32
 800b880:	6023      	str	r3, [r4, #0]
 800b882:	4833      	ldr	r0, [pc, #204]	; (800b950 <_printf_i+0x240>)
 800b884:	2778      	movs	r7, #120	; 0x78
 800b886:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b88a:	6823      	ldr	r3, [r4, #0]
 800b88c:	6829      	ldr	r1, [r5, #0]
 800b88e:	061f      	lsls	r7, r3, #24
 800b890:	f851 6b04 	ldr.w	r6, [r1], #4
 800b894:	d402      	bmi.n	800b89c <_printf_i+0x18c>
 800b896:	065f      	lsls	r7, r3, #25
 800b898:	bf48      	it	mi
 800b89a:	b2b6      	uxthmi	r6, r6
 800b89c:	07df      	lsls	r7, r3, #31
 800b89e:	bf48      	it	mi
 800b8a0:	f043 0320 	orrmi.w	r3, r3, #32
 800b8a4:	6029      	str	r1, [r5, #0]
 800b8a6:	bf48      	it	mi
 800b8a8:	6023      	strmi	r3, [r4, #0]
 800b8aa:	b91e      	cbnz	r6, 800b8b4 <_printf_i+0x1a4>
 800b8ac:	6823      	ldr	r3, [r4, #0]
 800b8ae:	f023 0320 	bic.w	r3, r3, #32
 800b8b2:	6023      	str	r3, [r4, #0]
 800b8b4:	2310      	movs	r3, #16
 800b8b6:	e7a7      	b.n	800b808 <_printf_i+0xf8>
 800b8b8:	4824      	ldr	r0, [pc, #144]	; (800b94c <_printf_i+0x23c>)
 800b8ba:	e7e4      	b.n	800b886 <_printf_i+0x176>
 800b8bc:	4615      	mov	r5, r2
 800b8be:	e7bd      	b.n	800b83c <_printf_i+0x12c>
 800b8c0:	682b      	ldr	r3, [r5, #0]
 800b8c2:	6826      	ldr	r6, [r4, #0]
 800b8c4:	6961      	ldr	r1, [r4, #20]
 800b8c6:	1d18      	adds	r0, r3, #4
 800b8c8:	6028      	str	r0, [r5, #0]
 800b8ca:	0635      	lsls	r5, r6, #24
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	d501      	bpl.n	800b8d4 <_printf_i+0x1c4>
 800b8d0:	6019      	str	r1, [r3, #0]
 800b8d2:	e002      	b.n	800b8da <_printf_i+0x1ca>
 800b8d4:	0670      	lsls	r0, r6, #25
 800b8d6:	d5fb      	bpl.n	800b8d0 <_printf_i+0x1c0>
 800b8d8:	8019      	strh	r1, [r3, #0]
 800b8da:	2300      	movs	r3, #0
 800b8dc:	6123      	str	r3, [r4, #16]
 800b8de:	4615      	mov	r5, r2
 800b8e0:	e7bc      	b.n	800b85c <_printf_i+0x14c>
 800b8e2:	682b      	ldr	r3, [r5, #0]
 800b8e4:	1d1a      	adds	r2, r3, #4
 800b8e6:	602a      	str	r2, [r5, #0]
 800b8e8:	681d      	ldr	r5, [r3, #0]
 800b8ea:	6862      	ldr	r2, [r4, #4]
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	4628      	mov	r0, r5
 800b8f0:	f7f4 fc96 	bl	8000220 <memchr>
 800b8f4:	b108      	cbz	r0, 800b8fa <_printf_i+0x1ea>
 800b8f6:	1b40      	subs	r0, r0, r5
 800b8f8:	6060      	str	r0, [r4, #4]
 800b8fa:	6863      	ldr	r3, [r4, #4]
 800b8fc:	6123      	str	r3, [r4, #16]
 800b8fe:	2300      	movs	r3, #0
 800b900:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b904:	e7aa      	b.n	800b85c <_printf_i+0x14c>
 800b906:	6923      	ldr	r3, [r4, #16]
 800b908:	462a      	mov	r2, r5
 800b90a:	4649      	mov	r1, r9
 800b90c:	4640      	mov	r0, r8
 800b90e:	47d0      	blx	sl
 800b910:	3001      	adds	r0, #1
 800b912:	d0ad      	beq.n	800b870 <_printf_i+0x160>
 800b914:	6823      	ldr	r3, [r4, #0]
 800b916:	079b      	lsls	r3, r3, #30
 800b918:	d413      	bmi.n	800b942 <_printf_i+0x232>
 800b91a:	68e0      	ldr	r0, [r4, #12]
 800b91c:	9b03      	ldr	r3, [sp, #12]
 800b91e:	4298      	cmp	r0, r3
 800b920:	bfb8      	it	lt
 800b922:	4618      	movlt	r0, r3
 800b924:	e7a6      	b.n	800b874 <_printf_i+0x164>
 800b926:	2301      	movs	r3, #1
 800b928:	4632      	mov	r2, r6
 800b92a:	4649      	mov	r1, r9
 800b92c:	4640      	mov	r0, r8
 800b92e:	47d0      	blx	sl
 800b930:	3001      	adds	r0, #1
 800b932:	d09d      	beq.n	800b870 <_printf_i+0x160>
 800b934:	3501      	adds	r5, #1
 800b936:	68e3      	ldr	r3, [r4, #12]
 800b938:	9903      	ldr	r1, [sp, #12]
 800b93a:	1a5b      	subs	r3, r3, r1
 800b93c:	42ab      	cmp	r3, r5
 800b93e:	dcf2      	bgt.n	800b926 <_printf_i+0x216>
 800b940:	e7eb      	b.n	800b91a <_printf_i+0x20a>
 800b942:	2500      	movs	r5, #0
 800b944:	f104 0619 	add.w	r6, r4, #25
 800b948:	e7f5      	b.n	800b936 <_printf_i+0x226>
 800b94a:	bf00      	nop
 800b94c:	0800f8ee 	.word	0x0800f8ee
 800b950:	0800f8ff 	.word	0x0800f8ff

0800b954 <std>:
 800b954:	2300      	movs	r3, #0
 800b956:	b510      	push	{r4, lr}
 800b958:	4604      	mov	r4, r0
 800b95a:	e9c0 3300 	strd	r3, r3, [r0]
 800b95e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b962:	6083      	str	r3, [r0, #8]
 800b964:	8181      	strh	r1, [r0, #12]
 800b966:	6643      	str	r3, [r0, #100]	; 0x64
 800b968:	81c2      	strh	r2, [r0, #14]
 800b96a:	6183      	str	r3, [r0, #24]
 800b96c:	4619      	mov	r1, r3
 800b96e:	2208      	movs	r2, #8
 800b970:	305c      	adds	r0, #92	; 0x5c
 800b972:	f000 fabd 	bl	800bef0 <memset>
 800b976:	4b05      	ldr	r3, [pc, #20]	; (800b98c <std+0x38>)
 800b978:	6263      	str	r3, [r4, #36]	; 0x24
 800b97a:	4b05      	ldr	r3, [pc, #20]	; (800b990 <std+0x3c>)
 800b97c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b97e:	4b05      	ldr	r3, [pc, #20]	; (800b994 <std+0x40>)
 800b980:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b982:	4b05      	ldr	r3, [pc, #20]	; (800b998 <std+0x44>)
 800b984:	6224      	str	r4, [r4, #32]
 800b986:	6323      	str	r3, [r4, #48]	; 0x30
 800b988:	bd10      	pop	{r4, pc}
 800b98a:	bf00      	nop
 800b98c:	0800bcfd 	.word	0x0800bcfd
 800b990:	0800bd1f 	.word	0x0800bd1f
 800b994:	0800bd57 	.word	0x0800bd57
 800b998:	0800bd7b 	.word	0x0800bd7b

0800b99c <stdio_exit_handler>:
 800b99c:	4a02      	ldr	r2, [pc, #8]	; (800b9a8 <stdio_exit_handler+0xc>)
 800b99e:	4903      	ldr	r1, [pc, #12]	; (800b9ac <stdio_exit_handler+0x10>)
 800b9a0:	4803      	ldr	r0, [pc, #12]	; (800b9b0 <stdio_exit_handler+0x14>)
 800b9a2:	f000 b869 	b.w	800ba78 <_fwalk_sglue>
 800b9a6:	bf00      	nop
 800b9a8:	20000014 	.word	0x20000014
 800b9ac:	0800dad9 	.word	0x0800dad9
 800b9b0:	20000020 	.word	0x20000020

0800b9b4 <cleanup_stdio>:
 800b9b4:	6841      	ldr	r1, [r0, #4]
 800b9b6:	4b0c      	ldr	r3, [pc, #48]	; (800b9e8 <cleanup_stdio+0x34>)
 800b9b8:	4299      	cmp	r1, r3
 800b9ba:	b510      	push	{r4, lr}
 800b9bc:	4604      	mov	r4, r0
 800b9be:	d001      	beq.n	800b9c4 <cleanup_stdio+0x10>
 800b9c0:	f002 f88a 	bl	800dad8 <_fflush_r>
 800b9c4:	68a1      	ldr	r1, [r4, #8]
 800b9c6:	4b09      	ldr	r3, [pc, #36]	; (800b9ec <cleanup_stdio+0x38>)
 800b9c8:	4299      	cmp	r1, r3
 800b9ca:	d002      	beq.n	800b9d2 <cleanup_stdio+0x1e>
 800b9cc:	4620      	mov	r0, r4
 800b9ce:	f002 f883 	bl	800dad8 <_fflush_r>
 800b9d2:	68e1      	ldr	r1, [r4, #12]
 800b9d4:	4b06      	ldr	r3, [pc, #24]	; (800b9f0 <cleanup_stdio+0x3c>)
 800b9d6:	4299      	cmp	r1, r3
 800b9d8:	d004      	beq.n	800b9e4 <cleanup_stdio+0x30>
 800b9da:	4620      	mov	r0, r4
 800b9dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9e0:	f002 b87a 	b.w	800dad8 <_fflush_r>
 800b9e4:	bd10      	pop	{r4, pc}
 800b9e6:	bf00      	nop
 800b9e8:	20000fbc 	.word	0x20000fbc
 800b9ec:	20001024 	.word	0x20001024
 800b9f0:	2000108c 	.word	0x2000108c

0800b9f4 <global_stdio_init.part.0>:
 800b9f4:	b510      	push	{r4, lr}
 800b9f6:	4b0b      	ldr	r3, [pc, #44]	; (800ba24 <global_stdio_init.part.0+0x30>)
 800b9f8:	4c0b      	ldr	r4, [pc, #44]	; (800ba28 <global_stdio_init.part.0+0x34>)
 800b9fa:	4a0c      	ldr	r2, [pc, #48]	; (800ba2c <global_stdio_init.part.0+0x38>)
 800b9fc:	601a      	str	r2, [r3, #0]
 800b9fe:	4620      	mov	r0, r4
 800ba00:	2200      	movs	r2, #0
 800ba02:	2104      	movs	r1, #4
 800ba04:	f7ff ffa6 	bl	800b954 <std>
 800ba08:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ba0c:	2201      	movs	r2, #1
 800ba0e:	2109      	movs	r1, #9
 800ba10:	f7ff ffa0 	bl	800b954 <std>
 800ba14:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ba18:	2202      	movs	r2, #2
 800ba1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba1e:	2112      	movs	r1, #18
 800ba20:	f7ff bf98 	b.w	800b954 <std>
 800ba24:	200010f4 	.word	0x200010f4
 800ba28:	20000fbc 	.word	0x20000fbc
 800ba2c:	0800b99d 	.word	0x0800b99d

0800ba30 <__sfp_lock_acquire>:
 800ba30:	4801      	ldr	r0, [pc, #4]	; (800ba38 <__sfp_lock_acquire+0x8>)
 800ba32:	f000 bae9 	b.w	800c008 <__retarget_lock_acquire_recursive>
 800ba36:	bf00      	nop
 800ba38:	200010fd 	.word	0x200010fd

0800ba3c <__sfp_lock_release>:
 800ba3c:	4801      	ldr	r0, [pc, #4]	; (800ba44 <__sfp_lock_release+0x8>)
 800ba3e:	f000 bae4 	b.w	800c00a <__retarget_lock_release_recursive>
 800ba42:	bf00      	nop
 800ba44:	200010fd 	.word	0x200010fd

0800ba48 <__sinit>:
 800ba48:	b510      	push	{r4, lr}
 800ba4a:	4604      	mov	r4, r0
 800ba4c:	f7ff fff0 	bl	800ba30 <__sfp_lock_acquire>
 800ba50:	6a23      	ldr	r3, [r4, #32]
 800ba52:	b11b      	cbz	r3, 800ba5c <__sinit+0x14>
 800ba54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba58:	f7ff bff0 	b.w	800ba3c <__sfp_lock_release>
 800ba5c:	4b04      	ldr	r3, [pc, #16]	; (800ba70 <__sinit+0x28>)
 800ba5e:	6223      	str	r3, [r4, #32]
 800ba60:	4b04      	ldr	r3, [pc, #16]	; (800ba74 <__sinit+0x2c>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d1f5      	bne.n	800ba54 <__sinit+0xc>
 800ba68:	f7ff ffc4 	bl	800b9f4 <global_stdio_init.part.0>
 800ba6c:	e7f2      	b.n	800ba54 <__sinit+0xc>
 800ba6e:	bf00      	nop
 800ba70:	0800b9b5 	.word	0x0800b9b5
 800ba74:	200010f4 	.word	0x200010f4

0800ba78 <_fwalk_sglue>:
 800ba78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba7c:	4607      	mov	r7, r0
 800ba7e:	4688      	mov	r8, r1
 800ba80:	4614      	mov	r4, r2
 800ba82:	2600      	movs	r6, #0
 800ba84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba88:	f1b9 0901 	subs.w	r9, r9, #1
 800ba8c:	d505      	bpl.n	800ba9a <_fwalk_sglue+0x22>
 800ba8e:	6824      	ldr	r4, [r4, #0]
 800ba90:	2c00      	cmp	r4, #0
 800ba92:	d1f7      	bne.n	800ba84 <_fwalk_sglue+0xc>
 800ba94:	4630      	mov	r0, r6
 800ba96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba9a:	89ab      	ldrh	r3, [r5, #12]
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	d907      	bls.n	800bab0 <_fwalk_sglue+0x38>
 800baa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800baa4:	3301      	adds	r3, #1
 800baa6:	d003      	beq.n	800bab0 <_fwalk_sglue+0x38>
 800baa8:	4629      	mov	r1, r5
 800baaa:	4638      	mov	r0, r7
 800baac:	47c0      	blx	r8
 800baae:	4306      	orrs	r6, r0
 800bab0:	3568      	adds	r5, #104	; 0x68
 800bab2:	e7e9      	b.n	800ba88 <_fwalk_sglue+0x10>

0800bab4 <iprintf>:
 800bab4:	b40f      	push	{r0, r1, r2, r3}
 800bab6:	b507      	push	{r0, r1, r2, lr}
 800bab8:	4906      	ldr	r1, [pc, #24]	; (800bad4 <iprintf+0x20>)
 800baba:	ab04      	add	r3, sp, #16
 800babc:	6808      	ldr	r0, [r1, #0]
 800babe:	f853 2b04 	ldr.w	r2, [r3], #4
 800bac2:	6881      	ldr	r1, [r0, #8]
 800bac4:	9301      	str	r3, [sp, #4]
 800bac6:	f001 fe67 	bl	800d798 <_vfiprintf_r>
 800baca:	b003      	add	sp, #12
 800bacc:	f85d eb04 	ldr.w	lr, [sp], #4
 800bad0:	b004      	add	sp, #16
 800bad2:	4770      	bx	lr
 800bad4:	2000006c 	.word	0x2000006c

0800bad8 <_puts_r>:
 800bad8:	6a03      	ldr	r3, [r0, #32]
 800bada:	b570      	push	{r4, r5, r6, lr}
 800badc:	6884      	ldr	r4, [r0, #8]
 800bade:	4605      	mov	r5, r0
 800bae0:	460e      	mov	r6, r1
 800bae2:	b90b      	cbnz	r3, 800bae8 <_puts_r+0x10>
 800bae4:	f7ff ffb0 	bl	800ba48 <__sinit>
 800bae8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800baea:	07db      	lsls	r3, r3, #31
 800baec:	d405      	bmi.n	800bafa <_puts_r+0x22>
 800baee:	89a3      	ldrh	r3, [r4, #12]
 800baf0:	0598      	lsls	r0, r3, #22
 800baf2:	d402      	bmi.n	800bafa <_puts_r+0x22>
 800baf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800baf6:	f000 fa87 	bl	800c008 <__retarget_lock_acquire_recursive>
 800bafa:	89a3      	ldrh	r3, [r4, #12]
 800bafc:	0719      	lsls	r1, r3, #28
 800bafe:	d513      	bpl.n	800bb28 <_puts_r+0x50>
 800bb00:	6923      	ldr	r3, [r4, #16]
 800bb02:	b18b      	cbz	r3, 800bb28 <_puts_r+0x50>
 800bb04:	3e01      	subs	r6, #1
 800bb06:	68a3      	ldr	r3, [r4, #8]
 800bb08:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bb0c:	3b01      	subs	r3, #1
 800bb0e:	60a3      	str	r3, [r4, #8]
 800bb10:	b9e9      	cbnz	r1, 800bb4e <_puts_r+0x76>
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	da2e      	bge.n	800bb74 <_puts_r+0x9c>
 800bb16:	4622      	mov	r2, r4
 800bb18:	210a      	movs	r1, #10
 800bb1a:	4628      	mov	r0, r5
 800bb1c:	f000 f952 	bl	800bdc4 <__swbuf_r>
 800bb20:	3001      	adds	r0, #1
 800bb22:	d007      	beq.n	800bb34 <_puts_r+0x5c>
 800bb24:	250a      	movs	r5, #10
 800bb26:	e007      	b.n	800bb38 <_puts_r+0x60>
 800bb28:	4621      	mov	r1, r4
 800bb2a:	4628      	mov	r0, r5
 800bb2c:	f000 f988 	bl	800be40 <__swsetup_r>
 800bb30:	2800      	cmp	r0, #0
 800bb32:	d0e7      	beq.n	800bb04 <_puts_r+0x2c>
 800bb34:	f04f 35ff 	mov.w	r5, #4294967295
 800bb38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb3a:	07da      	lsls	r2, r3, #31
 800bb3c:	d405      	bmi.n	800bb4a <_puts_r+0x72>
 800bb3e:	89a3      	ldrh	r3, [r4, #12]
 800bb40:	059b      	lsls	r3, r3, #22
 800bb42:	d402      	bmi.n	800bb4a <_puts_r+0x72>
 800bb44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb46:	f000 fa60 	bl	800c00a <__retarget_lock_release_recursive>
 800bb4a:	4628      	mov	r0, r5
 800bb4c:	bd70      	pop	{r4, r5, r6, pc}
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	da04      	bge.n	800bb5c <_puts_r+0x84>
 800bb52:	69a2      	ldr	r2, [r4, #24]
 800bb54:	429a      	cmp	r2, r3
 800bb56:	dc06      	bgt.n	800bb66 <_puts_r+0x8e>
 800bb58:	290a      	cmp	r1, #10
 800bb5a:	d004      	beq.n	800bb66 <_puts_r+0x8e>
 800bb5c:	6823      	ldr	r3, [r4, #0]
 800bb5e:	1c5a      	adds	r2, r3, #1
 800bb60:	6022      	str	r2, [r4, #0]
 800bb62:	7019      	strb	r1, [r3, #0]
 800bb64:	e7cf      	b.n	800bb06 <_puts_r+0x2e>
 800bb66:	4622      	mov	r2, r4
 800bb68:	4628      	mov	r0, r5
 800bb6a:	f000 f92b 	bl	800bdc4 <__swbuf_r>
 800bb6e:	3001      	adds	r0, #1
 800bb70:	d1c9      	bne.n	800bb06 <_puts_r+0x2e>
 800bb72:	e7df      	b.n	800bb34 <_puts_r+0x5c>
 800bb74:	6823      	ldr	r3, [r4, #0]
 800bb76:	250a      	movs	r5, #10
 800bb78:	1c5a      	adds	r2, r3, #1
 800bb7a:	6022      	str	r2, [r4, #0]
 800bb7c:	701d      	strb	r5, [r3, #0]
 800bb7e:	e7db      	b.n	800bb38 <_puts_r+0x60>

0800bb80 <puts>:
 800bb80:	4b02      	ldr	r3, [pc, #8]	; (800bb8c <puts+0xc>)
 800bb82:	4601      	mov	r1, r0
 800bb84:	6818      	ldr	r0, [r3, #0]
 800bb86:	f7ff bfa7 	b.w	800bad8 <_puts_r>
 800bb8a:	bf00      	nop
 800bb8c:	2000006c 	.word	0x2000006c

0800bb90 <setbuf>:
 800bb90:	fab1 f281 	clz	r2, r1
 800bb94:	0952      	lsrs	r2, r2, #5
 800bb96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb9a:	0052      	lsls	r2, r2, #1
 800bb9c:	f000 b800 	b.w	800bba0 <setvbuf>

0800bba0 <setvbuf>:
 800bba0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bba4:	461d      	mov	r5, r3
 800bba6:	4b54      	ldr	r3, [pc, #336]	; (800bcf8 <setvbuf+0x158>)
 800bba8:	681f      	ldr	r7, [r3, #0]
 800bbaa:	4604      	mov	r4, r0
 800bbac:	460e      	mov	r6, r1
 800bbae:	4690      	mov	r8, r2
 800bbb0:	b127      	cbz	r7, 800bbbc <setvbuf+0x1c>
 800bbb2:	6a3b      	ldr	r3, [r7, #32]
 800bbb4:	b913      	cbnz	r3, 800bbbc <setvbuf+0x1c>
 800bbb6:	4638      	mov	r0, r7
 800bbb8:	f7ff ff46 	bl	800ba48 <__sinit>
 800bbbc:	f1b8 0f02 	cmp.w	r8, #2
 800bbc0:	d006      	beq.n	800bbd0 <setvbuf+0x30>
 800bbc2:	f1b8 0f01 	cmp.w	r8, #1
 800bbc6:	f200 8094 	bhi.w	800bcf2 <setvbuf+0x152>
 800bbca:	2d00      	cmp	r5, #0
 800bbcc:	f2c0 8091 	blt.w	800bcf2 <setvbuf+0x152>
 800bbd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbd2:	07da      	lsls	r2, r3, #31
 800bbd4:	d405      	bmi.n	800bbe2 <setvbuf+0x42>
 800bbd6:	89a3      	ldrh	r3, [r4, #12]
 800bbd8:	059b      	lsls	r3, r3, #22
 800bbda:	d402      	bmi.n	800bbe2 <setvbuf+0x42>
 800bbdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbde:	f000 fa13 	bl	800c008 <__retarget_lock_acquire_recursive>
 800bbe2:	4621      	mov	r1, r4
 800bbe4:	4638      	mov	r0, r7
 800bbe6:	f001 ff77 	bl	800dad8 <_fflush_r>
 800bbea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bbec:	b141      	cbz	r1, 800bc00 <setvbuf+0x60>
 800bbee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bbf2:	4299      	cmp	r1, r3
 800bbf4:	d002      	beq.n	800bbfc <setvbuf+0x5c>
 800bbf6:	4638      	mov	r0, r7
 800bbf8:	f001 f884 	bl	800cd04 <_free_r>
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	6363      	str	r3, [r4, #52]	; 0x34
 800bc00:	2300      	movs	r3, #0
 800bc02:	61a3      	str	r3, [r4, #24]
 800bc04:	6063      	str	r3, [r4, #4]
 800bc06:	89a3      	ldrh	r3, [r4, #12]
 800bc08:	0618      	lsls	r0, r3, #24
 800bc0a:	d503      	bpl.n	800bc14 <setvbuf+0x74>
 800bc0c:	6921      	ldr	r1, [r4, #16]
 800bc0e:	4638      	mov	r0, r7
 800bc10:	f001 f878 	bl	800cd04 <_free_r>
 800bc14:	89a3      	ldrh	r3, [r4, #12]
 800bc16:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800bc1a:	f023 0303 	bic.w	r3, r3, #3
 800bc1e:	f1b8 0f02 	cmp.w	r8, #2
 800bc22:	81a3      	strh	r3, [r4, #12]
 800bc24:	d05f      	beq.n	800bce6 <setvbuf+0x146>
 800bc26:	ab01      	add	r3, sp, #4
 800bc28:	466a      	mov	r2, sp
 800bc2a:	4621      	mov	r1, r4
 800bc2c:	4638      	mov	r0, r7
 800bc2e:	f001 ff7b 	bl	800db28 <__swhatbuf_r>
 800bc32:	89a3      	ldrh	r3, [r4, #12]
 800bc34:	4318      	orrs	r0, r3
 800bc36:	81a0      	strh	r0, [r4, #12]
 800bc38:	bb2d      	cbnz	r5, 800bc86 <setvbuf+0xe6>
 800bc3a:	9d00      	ldr	r5, [sp, #0]
 800bc3c:	4628      	mov	r0, r5
 800bc3e:	f7ff f96f 	bl	800af20 <malloc>
 800bc42:	4606      	mov	r6, r0
 800bc44:	2800      	cmp	r0, #0
 800bc46:	d150      	bne.n	800bcea <setvbuf+0x14a>
 800bc48:	f8dd 9000 	ldr.w	r9, [sp]
 800bc4c:	45a9      	cmp	r9, r5
 800bc4e:	d13e      	bne.n	800bcce <setvbuf+0x12e>
 800bc50:	f04f 35ff 	mov.w	r5, #4294967295
 800bc54:	2200      	movs	r2, #0
 800bc56:	60a2      	str	r2, [r4, #8]
 800bc58:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800bc5c:	6022      	str	r2, [r4, #0]
 800bc5e:	6122      	str	r2, [r4, #16]
 800bc60:	2201      	movs	r2, #1
 800bc62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc66:	6162      	str	r2, [r4, #20]
 800bc68:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bc6a:	f043 0302 	orr.w	r3, r3, #2
 800bc6e:	07d1      	lsls	r1, r2, #31
 800bc70:	81a3      	strh	r3, [r4, #12]
 800bc72:	d404      	bmi.n	800bc7e <setvbuf+0xde>
 800bc74:	059b      	lsls	r3, r3, #22
 800bc76:	d402      	bmi.n	800bc7e <setvbuf+0xde>
 800bc78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc7a:	f000 f9c6 	bl	800c00a <__retarget_lock_release_recursive>
 800bc7e:	4628      	mov	r0, r5
 800bc80:	b003      	add	sp, #12
 800bc82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bc86:	2e00      	cmp	r6, #0
 800bc88:	d0d8      	beq.n	800bc3c <setvbuf+0x9c>
 800bc8a:	6a3b      	ldr	r3, [r7, #32]
 800bc8c:	b913      	cbnz	r3, 800bc94 <setvbuf+0xf4>
 800bc8e:	4638      	mov	r0, r7
 800bc90:	f7ff feda 	bl	800ba48 <__sinit>
 800bc94:	f1b8 0f01 	cmp.w	r8, #1
 800bc98:	bf08      	it	eq
 800bc9a:	89a3      	ldrheq	r3, [r4, #12]
 800bc9c:	6026      	str	r6, [r4, #0]
 800bc9e:	bf04      	itt	eq
 800bca0:	f043 0301 	orreq.w	r3, r3, #1
 800bca4:	81a3      	strheq	r3, [r4, #12]
 800bca6:	89a3      	ldrh	r3, [r4, #12]
 800bca8:	f013 0208 	ands.w	r2, r3, #8
 800bcac:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800bcb0:	d01d      	beq.n	800bcee <setvbuf+0x14e>
 800bcb2:	07da      	lsls	r2, r3, #31
 800bcb4:	bf41      	itttt	mi
 800bcb6:	2200      	movmi	r2, #0
 800bcb8:	426d      	negmi	r5, r5
 800bcba:	60a2      	strmi	r2, [r4, #8]
 800bcbc:	61a5      	strmi	r5, [r4, #24]
 800bcbe:	bf58      	it	pl
 800bcc0:	60a5      	strpl	r5, [r4, #8]
 800bcc2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800bcc4:	f015 0501 	ands.w	r5, r5, #1
 800bcc8:	d0d4      	beq.n	800bc74 <setvbuf+0xd4>
 800bcca:	2500      	movs	r5, #0
 800bccc:	e7d7      	b.n	800bc7e <setvbuf+0xde>
 800bcce:	4648      	mov	r0, r9
 800bcd0:	f7ff f926 	bl	800af20 <malloc>
 800bcd4:	4606      	mov	r6, r0
 800bcd6:	2800      	cmp	r0, #0
 800bcd8:	d0ba      	beq.n	800bc50 <setvbuf+0xb0>
 800bcda:	89a3      	ldrh	r3, [r4, #12]
 800bcdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bce0:	81a3      	strh	r3, [r4, #12]
 800bce2:	464d      	mov	r5, r9
 800bce4:	e7d1      	b.n	800bc8a <setvbuf+0xea>
 800bce6:	2500      	movs	r5, #0
 800bce8:	e7b4      	b.n	800bc54 <setvbuf+0xb4>
 800bcea:	46a9      	mov	r9, r5
 800bcec:	e7f5      	b.n	800bcda <setvbuf+0x13a>
 800bcee:	60a2      	str	r2, [r4, #8]
 800bcf0:	e7e7      	b.n	800bcc2 <setvbuf+0x122>
 800bcf2:	f04f 35ff 	mov.w	r5, #4294967295
 800bcf6:	e7c2      	b.n	800bc7e <setvbuf+0xde>
 800bcf8:	2000006c 	.word	0x2000006c

0800bcfc <__sread>:
 800bcfc:	b510      	push	{r4, lr}
 800bcfe:	460c      	mov	r4, r1
 800bd00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd04:	f000 f922 	bl	800bf4c <_read_r>
 800bd08:	2800      	cmp	r0, #0
 800bd0a:	bfab      	itete	ge
 800bd0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bd0e:	89a3      	ldrhlt	r3, [r4, #12]
 800bd10:	181b      	addge	r3, r3, r0
 800bd12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bd16:	bfac      	ite	ge
 800bd18:	6563      	strge	r3, [r4, #84]	; 0x54
 800bd1a:	81a3      	strhlt	r3, [r4, #12]
 800bd1c:	bd10      	pop	{r4, pc}

0800bd1e <__swrite>:
 800bd1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd22:	461f      	mov	r7, r3
 800bd24:	898b      	ldrh	r3, [r1, #12]
 800bd26:	05db      	lsls	r3, r3, #23
 800bd28:	4605      	mov	r5, r0
 800bd2a:	460c      	mov	r4, r1
 800bd2c:	4616      	mov	r6, r2
 800bd2e:	d505      	bpl.n	800bd3c <__swrite+0x1e>
 800bd30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd34:	2302      	movs	r3, #2
 800bd36:	2200      	movs	r2, #0
 800bd38:	f000 f8f6 	bl	800bf28 <_lseek_r>
 800bd3c:	89a3      	ldrh	r3, [r4, #12]
 800bd3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bd46:	81a3      	strh	r3, [r4, #12]
 800bd48:	4632      	mov	r2, r6
 800bd4a:	463b      	mov	r3, r7
 800bd4c:	4628      	mov	r0, r5
 800bd4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd52:	f000 b91d 	b.w	800bf90 <_write_r>

0800bd56 <__sseek>:
 800bd56:	b510      	push	{r4, lr}
 800bd58:	460c      	mov	r4, r1
 800bd5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd5e:	f000 f8e3 	bl	800bf28 <_lseek_r>
 800bd62:	1c43      	adds	r3, r0, #1
 800bd64:	89a3      	ldrh	r3, [r4, #12]
 800bd66:	bf15      	itete	ne
 800bd68:	6560      	strne	r0, [r4, #84]	; 0x54
 800bd6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bd6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bd72:	81a3      	strheq	r3, [r4, #12]
 800bd74:	bf18      	it	ne
 800bd76:	81a3      	strhne	r3, [r4, #12]
 800bd78:	bd10      	pop	{r4, pc}

0800bd7a <__sclose>:
 800bd7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd7e:	f000 b8c3 	b.w	800bf08 <_close_r>
	...

0800bd84 <_vsiprintf_r>:
 800bd84:	b500      	push	{lr}
 800bd86:	b09b      	sub	sp, #108	; 0x6c
 800bd88:	9100      	str	r1, [sp, #0]
 800bd8a:	9104      	str	r1, [sp, #16]
 800bd8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bd90:	9105      	str	r1, [sp, #20]
 800bd92:	9102      	str	r1, [sp, #8]
 800bd94:	4905      	ldr	r1, [pc, #20]	; (800bdac <_vsiprintf_r+0x28>)
 800bd96:	9103      	str	r1, [sp, #12]
 800bd98:	4669      	mov	r1, sp
 800bd9a:	f001 fbd5 	bl	800d548 <_svfiprintf_r>
 800bd9e:	9b00      	ldr	r3, [sp, #0]
 800bda0:	2200      	movs	r2, #0
 800bda2:	701a      	strb	r2, [r3, #0]
 800bda4:	b01b      	add	sp, #108	; 0x6c
 800bda6:	f85d fb04 	ldr.w	pc, [sp], #4
 800bdaa:	bf00      	nop
 800bdac:	ffff0208 	.word	0xffff0208

0800bdb0 <vsiprintf>:
 800bdb0:	4613      	mov	r3, r2
 800bdb2:	460a      	mov	r2, r1
 800bdb4:	4601      	mov	r1, r0
 800bdb6:	4802      	ldr	r0, [pc, #8]	; (800bdc0 <vsiprintf+0x10>)
 800bdb8:	6800      	ldr	r0, [r0, #0]
 800bdba:	f7ff bfe3 	b.w	800bd84 <_vsiprintf_r>
 800bdbe:	bf00      	nop
 800bdc0:	2000006c 	.word	0x2000006c

0800bdc4 <__swbuf_r>:
 800bdc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdc6:	460e      	mov	r6, r1
 800bdc8:	4614      	mov	r4, r2
 800bdca:	4605      	mov	r5, r0
 800bdcc:	b118      	cbz	r0, 800bdd6 <__swbuf_r+0x12>
 800bdce:	6a03      	ldr	r3, [r0, #32]
 800bdd0:	b90b      	cbnz	r3, 800bdd6 <__swbuf_r+0x12>
 800bdd2:	f7ff fe39 	bl	800ba48 <__sinit>
 800bdd6:	69a3      	ldr	r3, [r4, #24]
 800bdd8:	60a3      	str	r3, [r4, #8]
 800bdda:	89a3      	ldrh	r3, [r4, #12]
 800bddc:	071a      	lsls	r2, r3, #28
 800bdde:	d525      	bpl.n	800be2c <__swbuf_r+0x68>
 800bde0:	6923      	ldr	r3, [r4, #16]
 800bde2:	b31b      	cbz	r3, 800be2c <__swbuf_r+0x68>
 800bde4:	6823      	ldr	r3, [r4, #0]
 800bde6:	6922      	ldr	r2, [r4, #16]
 800bde8:	1a98      	subs	r0, r3, r2
 800bdea:	6963      	ldr	r3, [r4, #20]
 800bdec:	b2f6      	uxtb	r6, r6
 800bdee:	4283      	cmp	r3, r0
 800bdf0:	4637      	mov	r7, r6
 800bdf2:	dc04      	bgt.n	800bdfe <__swbuf_r+0x3a>
 800bdf4:	4621      	mov	r1, r4
 800bdf6:	4628      	mov	r0, r5
 800bdf8:	f001 fe6e 	bl	800dad8 <_fflush_r>
 800bdfc:	b9e0      	cbnz	r0, 800be38 <__swbuf_r+0x74>
 800bdfe:	68a3      	ldr	r3, [r4, #8]
 800be00:	3b01      	subs	r3, #1
 800be02:	60a3      	str	r3, [r4, #8]
 800be04:	6823      	ldr	r3, [r4, #0]
 800be06:	1c5a      	adds	r2, r3, #1
 800be08:	6022      	str	r2, [r4, #0]
 800be0a:	701e      	strb	r6, [r3, #0]
 800be0c:	6962      	ldr	r2, [r4, #20]
 800be0e:	1c43      	adds	r3, r0, #1
 800be10:	429a      	cmp	r2, r3
 800be12:	d004      	beq.n	800be1e <__swbuf_r+0x5a>
 800be14:	89a3      	ldrh	r3, [r4, #12]
 800be16:	07db      	lsls	r3, r3, #31
 800be18:	d506      	bpl.n	800be28 <__swbuf_r+0x64>
 800be1a:	2e0a      	cmp	r6, #10
 800be1c:	d104      	bne.n	800be28 <__swbuf_r+0x64>
 800be1e:	4621      	mov	r1, r4
 800be20:	4628      	mov	r0, r5
 800be22:	f001 fe59 	bl	800dad8 <_fflush_r>
 800be26:	b938      	cbnz	r0, 800be38 <__swbuf_r+0x74>
 800be28:	4638      	mov	r0, r7
 800be2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be2c:	4621      	mov	r1, r4
 800be2e:	4628      	mov	r0, r5
 800be30:	f000 f806 	bl	800be40 <__swsetup_r>
 800be34:	2800      	cmp	r0, #0
 800be36:	d0d5      	beq.n	800bde4 <__swbuf_r+0x20>
 800be38:	f04f 37ff 	mov.w	r7, #4294967295
 800be3c:	e7f4      	b.n	800be28 <__swbuf_r+0x64>
	...

0800be40 <__swsetup_r>:
 800be40:	b538      	push	{r3, r4, r5, lr}
 800be42:	4b2a      	ldr	r3, [pc, #168]	; (800beec <__swsetup_r+0xac>)
 800be44:	4605      	mov	r5, r0
 800be46:	6818      	ldr	r0, [r3, #0]
 800be48:	460c      	mov	r4, r1
 800be4a:	b118      	cbz	r0, 800be54 <__swsetup_r+0x14>
 800be4c:	6a03      	ldr	r3, [r0, #32]
 800be4e:	b90b      	cbnz	r3, 800be54 <__swsetup_r+0x14>
 800be50:	f7ff fdfa 	bl	800ba48 <__sinit>
 800be54:	89a3      	ldrh	r3, [r4, #12]
 800be56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800be5a:	0718      	lsls	r0, r3, #28
 800be5c:	d422      	bmi.n	800bea4 <__swsetup_r+0x64>
 800be5e:	06d9      	lsls	r1, r3, #27
 800be60:	d407      	bmi.n	800be72 <__swsetup_r+0x32>
 800be62:	2309      	movs	r3, #9
 800be64:	602b      	str	r3, [r5, #0]
 800be66:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800be6a:	81a3      	strh	r3, [r4, #12]
 800be6c:	f04f 30ff 	mov.w	r0, #4294967295
 800be70:	e034      	b.n	800bedc <__swsetup_r+0x9c>
 800be72:	0758      	lsls	r0, r3, #29
 800be74:	d512      	bpl.n	800be9c <__swsetup_r+0x5c>
 800be76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be78:	b141      	cbz	r1, 800be8c <__swsetup_r+0x4c>
 800be7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be7e:	4299      	cmp	r1, r3
 800be80:	d002      	beq.n	800be88 <__swsetup_r+0x48>
 800be82:	4628      	mov	r0, r5
 800be84:	f000 ff3e 	bl	800cd04 <_free_r>
 800be88:	2300      	movs	r3, #0
 800be8a:	6363      	str	r3, [r4, #52]	; 0x34
 800be8c:	89a3      	ldrh	r3, [r4, #12]
 800be8e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800be92:	81a3      	strh	r3, [r4, #12]
 800be94:	2300      	movs	r3, #0
 800be96:	6063      	str	r3, [r4, #4]
 800be98:	6923      	ldr	r3, [r4, #16]
 800be9a:	6023      	str	r3, [r4, #0]
 800be9c:	89a3      	ldrh	r3, [r4, #12]
 800be9e:	f043 0308 	orr.w	r3, r3, #8
 800bea2:	81a3      	strh	r3, [r4, #12]
 800bea4:	6923      	ldr	r3, [r4, #16]
 800bea6:	b94b      	cbnz	r3, 800bebc <__swsetup_r+0x7c>
 800bea8:	89a3      	ldrh	r3, [r4, #12]
 800beaa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800beae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800beb2:	d003      	beq.n	800bebc <__swsetup_r+0x7c>
 800beb4:	4621      	mov	r1, r4
 800beb6:	4628      	mov	r0, r5
 800beb8:	f001 fe5c 	bl	800db74 <__smakebuf_r>
 800bebc:	89a0      	ldrh	r0, [r4, #12]
 800bebe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bec2:	f010 0301 	ands.w	r3, r0, #1
 800bec6:	d00a      	beq.n	800bede <__swsetup_r+0x9e>
 800bec8:	2300      	movs	r3, #0
 800beca:	60a3      	str	r3, [r4, #8]
 800becc:	6963      	ldr	r3, [r4, #20]
 800bece:	425b      	negs	r3, r3
 800bed0:	61a3      	str	r3, [r4, #24]
 800bed2:	6923      	ldr	r3, [r4, #16]
 800bed4:	b943      	cbnz	r3, 800bee8 <__swsetup_r+0xa8>
 800bed6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800beda:	d1c4      	bne.n	800be66 <__swsetup_r+0x26>
 800bedc:	bd38      	pop	{r3, r4, r5, pc}
 800bede:	0781      	lsls	r1, r0, #30
 800bee0:	bf58      	it	pl
 800bee2:	6963      	ldrpl	r3, [r4, #20]
 800bee4:	60a3      	str	r3, [r4, #8]
 800bee6:	e7f4      	b.n	800bed2 <__swsetup_r+0x92>
 800bee8:	2000      	movs	r0, #0
 800beea:	e7f7      	b.n	800bedc <__swsetup_r+0x9c>
 800beec:	2000006c 	.word	0x2000006c

0800bef0 <memset>:
 800bef0:	4402      	add	r2, r0
 800bef2:	4603      	mov	r3, r0
 800bef4:	4293      	cmp	r3, r2
 800bef6:	d100      	bne.n	800befa <memset+0xa>
 800bef8:	4770      	bx	lr
 800befa:	f803 1b01 	strb.w	r1, [r3], #1
 800befe:	e7f9      	b.n	800bef4 <memset+0x4>

0800bf00 <_localeconv_r>:
 800bf00:	4800      	ldr	r0, [pc, #0]	; (800bf04 <_localeconv_r+0x4>)
 800bf02:	4770      	bx	lr
 800bf04:	20000160 	.word	0x20000160

0800bf08 <_close_r>:
 800bf08:	b538      	push	{r3, r4, r5, lr}
 800bf0a:	4d06      	ldr	r5, [pc, #24]	; (800bf24 <_close_r+0x1c>)
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	4604      	mov	r4, r0
 800bf10:	4608      	mov	r0, r1
 800bf12:	602b      	str	r3, [r5, #0]
 800bf14:	f7f9 fc7e 	bl	8005814 <_close>
 800bf18:	1c43      	adds	r3, r0, #1
 800bf1a:	d102      	bne.n	800bf22 <_close_r+0x1a>
 800bf1c:	682b      	ldr	r3, [r5, #0]
 800bf1e:	b103      	cbz	r3, 800bf22 <_close_r+0x1a>
 800bf20:	6023      	str	r3, [r4, #0]
 800bf22:	bd38      	pop	{r3, r4, r5, pc}
 800bf24:	200010f8 	.word	0x200010f8

0800bf28 <_lseek_r>:
 800bf28:	b538      	push	{r3, r4, r5, lr}
 800bf2a:	4d07      	ldr	r5, [pc, #28]	; (800bf48 <_lseek_r+0x20>)
 800bf2c:	4604      	mov	r4, r0
 800bf2e:	4608      	mov	r0, r1
 800bf30:	4611      	mov	r1, r2
 800bf32:	2200      	movs	r2, #0
 800bf34:	602a      	str	r2, [r5, #0]
 800bf36:	461a      	mov	r2, r3
 800bf38:	f7f9 fc78 	bl	800582c <_lseek>
 800bf3c:	1c43      	adds	r3, r0, #1
 800bf3e:	d102      	bne.n	800bf46 <_lseek_r+0x1e>
 800bf40:	682b      	ldr	r3, [r5, #0]
 800bf42:	b103      	cbz	r3, 800bf46 <_lseek_r+0x1e>
 800bf44:	6023      	str	r3, [r4, #0]
 800bf46:	bd38      	pop	{r3, r4, r5, pc}
 800bf48:	200010f8 	.word	0x200010f8

0800bf4c <_read_r>:
 800bf4c:	b538      	push	{r3, r4, r5, lr}
 800bf4e:	4d07      	ldr	r5, [pc, #28]	; (800bf6c <_read_r+0x20>)
 800bf50:	4604      	mov	r4, r0
 800bf52:	4608      	mov	r0, r1
 800bf54:	4611      	mov	r1, r2
 800bf56:	2200      	movs	r2, #0
 800bf58:	602a      	str	r2, [r5, #0]
 800bf5a:	461a      	mov	r2, r3
 800bf5c:	f7f9 fc3e 	bl	80057dc <_read>
 800bf60:	1c43      	adds	r3, r0, #1
 800bf62:	d102      	bne.n	800bf6a <_read_r+0x1e>
 800bf64:	682b      	ldr	r3, [r5, #0]
 800bf66:	b103      	cbz	r3, 800bf6a <_read_r+0x1e>
 800bf68:	6023      	str	r3, [r4, #0]
 800bf6a:	bd38      	pop	{r3, r4, r5, pc}
 800bf6c:	200010f8 	.word	0x200010f8

0800bf70 <_sbrk_r>:
 800bf70:	b538      	push	{r3, r4, r5, lr}
 800bf72:	4d06      	ldr	r5, [pc, #24]	; (800bf8c <_sbrk_r+0x1c>)
 800bf74:	2300      	movs	r3, #0
 800bf76:	4604      	mov	r4, r0
 800bf78:	4608      	mov	r0, r1
 800bf7a:	602b      	str	r3, [r5, #0]
 800bf7c:	f003 f904 	bl	800f188 <_sbrk>
 800bf80:	1c43      	adds	r3, r0, #1
 800bf82:	d102      	bne.n	800bf8a <_sbrk_r+0x1a>
 800bf84:	682b      	ldr	r3, [r5, #0]
 800bf86:	b103      	cbz	r3, 800bf8a <_sbrk_r+0x1a>
 800bf88:	6023      	str	r3, [r4, #0]
 800bf8a:	bd38      	pop	{r3, r4, r5, pc}
 800bf8c:	200010f8 	.word	0x200010f8

0800bf90 <_write_r>:
 800bf90:	b538      	push	{r3, r4, r5, lr}
 800bf92:	4d07      	ldr	r5, [pc, #28]	; (800bfb0 <_write_r+0x20>)
 800bf94:	4604      	mov	r4, r0
 800bf96:	4608      	mov	r0, r1
 800bf98:	4611      	mov	r1, r2
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	602a      	str	r2, [r5, #0]
 800bf9e:	461a      	mov	r2, r3
 800bfa0:	f7f9 fc2a 	bl	80057f8 <_write>
 800bfa4:	1c43      	adds	r3, r0, #1
 800bfa6:	d102      	bne.n	800bfae <_write_r+0x1e>
 800bfa8:	682b      	ldr	r3, [r5, #0]
 800bfaa:	b103      	cbz	r3, 800bfae <_write_r+0x1e>
 800bfac:	6023      	str	r3, [r4, #0]
 800bfae:	bd38      	pop	{r3, r4, r5, pc}
 800bfb0:	200010f8 	.word	0x200010f8

0800bfb4 <__errno>:
 800bfb4:	4b01      	ldr	r3, [pc, #4]	; (800bfbc <__errno+0x8>)
 800bfb6:	6818      	ldr	r0, [r3, #0]
 800bfb8:	4770      	bx	lr
 800bfba:	bf00      	nop
 800bfbc:	2000006c 	.word	0x2000006c

0800bfc0 <__libc_init_array>:
 800bfc0:	b570      	push	{r4, r5, r6, lr}
 800bfc2:	4d0d      	ldr	r5, [pc, #52]	; (800bff8 <__libc_init_array+0x38>)
 800bfc4:	4c0d      	ldr	r4, [pc, #52]	; (800bffc <__libc_init_array+0x3c>)
 800bfc6:	1b64      	subs	r4, r4, r5
 800bfc8:	10a4      	asrs	r4, r4, #2
 800bfca:	2600      	movs	r6, #0
 800bfcc:	42a6      	cmp	r6, r4
 800bfce:	d109      	bne.n	800bfe4 <__libc_init_array+0x24>
 800bfd0:	4d0b      	ldr	r5, [pc, #44]	; (800c000 <__libc_init_array+0x40>)
 800bfd2:	4c0c      	ldr	r4, [pc, #48]	; (800c004 <__libc_init_array+0x44>)
 800bfd4:	f003 f8e6 	bl	800f1a4 <_init>
 800bfd8:	1b64      	subs	r4, r4, r5
 800bfda:	10a4      	asrs	r4, r4, #2
 800bfdc:	2600      	movs	r6, #0
 800bfde:	42a6      	cmp	r6, r4
 800bfe0:	d105      	bne.n	800bfee <__libc_init_array+0x2e>
 800bfe2:	bd70      	pop	{r4, r5, r6, pc}
 800bfe4:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfe8:	4798      	blx	r3
 800bfea:	3601      	adds	r6, #1
 800bfec:	e7ee      	b.n	800bfcc <__libc_init_array+0xc>
 800bfee:	f855 3b04 	ldr.w	r3, [r5], #4
 800bff2:	4798      	blx	r3
 800bff4:	3601      	adds	r6, #1
 800bff6:	e7f2      	b.n	800bfde <__libc_init_array+0x1e>
 800bff8:	0800fe30 	.word	0x0800fe30
 800bffc:	0800fe30 	.word	0x0800fe30
 800c000:	0800fe30 	.word	0x0800fe30
 800c004:	0800fe34 	.word	0x0800fe34

0800c008 <__retarget_lock_acquire_recursive>:
 800c008:	4770      	bx	lr

0800c00a <__retarget_lock_release_recursive>:
 800c00a:	4770      	bx	lr

0800c00c <quorem>:
 800c00c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c010:	6903      	ldr	r3, [r0, #16]
 800c012:	690c      	ldr	r4, [r1, #16]
 800c014:	42a3      	cmp	r3, r4
 800c016:	4607      	mov	r7, r0
 800c018:	db7e      	blt.n	800c118 <quorem+0x10c>
 800c01a:	3c01      	subs	r4, #1
 800c01c:	f101 0814 	add.w	r8, r1, #20
 800c020:	f100 0514 	add.w	r5, r0, #20
 800c024:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c028:	9301      	str	r3, [sp, #4]
 800c02a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c02e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c032:	3301      	adds	r3, #1
 800c034:	429a      	cmp	r2, r3
 800c036:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c03a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c03e:	fbb2 f6f3 	udiv	r6, r2, r3
 800c042:	d331      	bcc.n	800c0a8 <quorem+0x9c>
 800c044:	f04f 0e00 	mov.w	lr, #0
 800c048:	4640      	mov	r0, r8
 800c04a:	46ac      	mov	ip, r5
 800c04c:	46f2      	mov	sl, lr
 800c04e:	f850 2b04 	ldr.w	r2, [r0], #4
 800c052:	b293      	uxth	r3, r2
 800c054:	fb06 e303 	mla	r3, r6, r3, lr
 800c058:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c05c:	0c1a      	lsrs	r2, r3, #16
 800c05e:	b29b      	uxth	r3, r3
 800c060:	ebaa 0303 	sub.w	r3, sl, r3
 800c064:	f8dc a000 	ldr.w	sl, [ip]
 800c068:	fa13 f38a 	uxtah	r3, r3, sl
 800c06c:	fb06 220e 	mla	r2, r6, lr, r2
 800c070:	9300      	str	r3, [sp, #0]
 800c072:	9b00      	ldr	r3, [sp, #0]
 800c074:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c078:	b292      	uxth	r2, r2
 800c07a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c07e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c082:	f8bd 3000 	ldrh.w	r3, [sp]
 800c086:	4581      	cmp	r9, r0
 800c088:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c08c:	f84c 3b04 	str.w	r3, [ip], #4
 800c090:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c094:	d2db      	bcs.n	800c04e <quorem+0x42>
 800c096:	f855 300b 	ldr.w	r3, [r5, fp]
 800c09a:	b92b      	cbnz	r3, 800c0a8 <quorem+0x9c>
 800c09c:	9b01      	ldr	r3, [sp, #4]
 800c09e:	3b04      	subs	r3, #4
 800c0a0:	429d      	cmp	r5, r3
 800c0a2:	461a      	mov	r2, r3
 800c0a4:	d32c      	bcc.n	800c100 <quorem+0xf4>
 800c0a6:	613c      	str	r4, [r7, #16]
 800c0a8:	4638      	mov	r0, r7
 800c0aa:	f001 f8f3 	bl	800d294 <__mcmp>
 800c0ae:	2800      	cmp	r0, #0
 800c0b0:	db22      	blt.n	800c0f8 <quorem+0xec>
 800c0b2:	3601      	adds	r6, #1
 800c0b4:	4629      	mov	r1, r5
 800c0b6:	2000      	movs	r0, #0
 800c0b8:	f858 2b04 	ldr.w	r2, [r8], #4
 800c0bc:	f8d1 c000 	ldr.w	ip, [r1]
 800c0c0:	b293      	uxth	r3, r2
 800c0c2:	1ac3      	subs	r3, r0, r3
 800c0c4:	0c12      	lsrs	r2, r2, #16
 800c0c6:	fa13 f38c 	uxtah	r3, r3, ip
 800c0ca:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c0ce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c0d2:	b29b      	uxth	r3, r3
 800c0d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0d8:	45c1      	cmp	r9, r8
 800c0da:	f841 3b04 	str.w	r3, [r1], #4
 800c0de:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c0e2:	d2e9      	bcs.n	800c0b8 <quorem+0xac>
 800c0e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c0e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c0ec:	b922      	cbnz	r2, 800c0f8 <quorem+0xec>
 800c0ee:	3b04      	subs	r3, #4
 800c0f0:	429d      	cmp	r5, r3
 800c0f2:	461a      	mov	r2, r3
 800c0f4:	d30a      	bcc.n	800c10c <quorem+0x100>
 800c0f6:	613c      	str	r4, [r7, #16]
 800c0f8:	4630      	mov	r0, r6
 800c0fa:	b003      	add	sp, #12
 800c0fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c100:	6812      	ldr	r2, [r2, #0]
 800c102:	3b04      	subs	r3, #4
 800c104:	2a00      	cmp	r2, #0
 800c106:	d1ce      	bne.n	800c0a6 <quorem+0x9a>
 800c108:	3c01      	subs	r4, #1
 800c10a:	e7c9      	b.n	800c0a0 <quorem+0x94>
 800c10c:	6812      	ldr	r2, [r2, #0]
 800c10e:	3b04      	subs	r3, #4
 800c110:	2a00      	cmp	r2, #0
 800c112:	d1f0      	bne.n	800c0f6 <quorem+0xea>
 800c114:	3c01      	subs	r4, #1
 800c116:	e7eb      	b.n	800c0f0 <quorem+0xe4>
 800c118:	2000      	movs	r0, #0
 800c11a:	e7ee      	b.n	800c0fa <quorem+0xee>
 800c11c:	0000      	movs	r0, r0
	...

0800c120 <_dtoa_r>:
 800c120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c124:	ed2d 8b04 	vpush	{d8-d9}
 800c128:	69c5      	ldr	r5, [r0, #28]
 800c12a:	b093      	sub	sp, #76	; 0x4c
 800c12c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c130:	ec57 6b10 	vmov	r6, r7, d0
 800c134:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c138:	9107      	str	r1, [sp, #28]
 800c13a:	4604      	mov	r4, r0
 800c13c:	920a      	str	r2, [sp, #40]	; 0x28
 800c13e:	930d      	str	r3, [sp, #52]	; 0x34
 800c140:	b975      	cbnz	r5, 800c160 <_dtoa_r+0x40>
 800c142:	2010      	movs	r0, #16
 800c144:	f7fe feec 	bl	800af20 <malloc>
 800c148:	4602      	mov	r2, r0
 800c14a:	61e0      	str	r0, [r4, #28]
 800c14c:	b920      	cbnz	r0, 800c158 <_dtoa_r+0x38>
 800c14e:	4bae      	ldr	r3, [pc, #696]	; (800c408 <_dtoa_r+0x2e8>)
 800c150:	21ef      	movs	r1, #239	; 0xef
 800c152:	48ae      	ldr	r0, [pc, #696]	; (800c40c <_dtoa_r+0x2ec>)
 800c154:	f001 fd94 	bl	800dc80 <__assert_func>
 800c158:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c15c:	6005      	str	r5, [r0, #0]
 800c15e:	60c5      	str	r5, [r0, #12]
 800c160:	69e3      	ldr	r3, [r4, #28]
 800c162:	6819      	ldr	r1, [r3, #0]
 800c164:	b151      	cbz	r1, 800c17c <_dtoa_r+0x5c>
 800c166:	685a      	ldr	r2, [r3, #4]
 800c168:	604a      	str	r2, [r1, #4]
 800c16a:	2301      	movs	r3, #1
 800c16c:	4093      	lsls	r3, r2
 800c16e:	608b      	str	r3, [r1, #8]
 800c170:	4620      	mov	r0, r4
 800c172:	f000 fe53 	bl	800ce1c <_Bfree>
 800c176:	69e3      	ldr	r3, [r4, #28]
 800c178:	2200      	movs	r2, #0
 800c17a:	601a      	str	r2, [r3, #0]
 800c17c:	1e3b      	subs	r3, r7, #0
 800c17e:	bfbb      	ittet	lt
 800c180:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c184:	9303      	strlt	r3, [sp, #12]
 800c186:	2300      	movge	r3, #0
 800c188:	2201      	movlt	r2, #1
 800c18a:	bfac      	ite	ge
 800c18c:	f8c8 3000 	strge.w	r3, [r8]
 800c190:	f8c8 2000 	strlt.w	r2, [r8]
 800c194:	4b9e      	ldr	r3, [pc, #632]	; (800c410 <_dtoa_r+0x2f0>)
 800c196:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c19a:	ea33 0308 	bics.w	r3, r3, r8
 800c19e:	d11b      	bne.n	800c1d8 <_dtoa_r+0xb8>
 800c1a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c1a2:	f242 730f 	movw	r3, #9999	; 0x270f
 800c1a6:	6013      	str	r3, [r2, #0]
 800c1a8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c1ac:	4333      	orrs	r3, r6
 800c1ae:	f000 8593 	beq.w	800ccd8 <_dtoa_r+0xbb8>
 800c1b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c1b4:	b963      	cbnz	r3, 800c1d0 <_dtoa_r+0xb0>
 800c1b6:	4b97      	ldr	r3, [pc, #604]	; (800c414 <_dtoa_r+0x2f4>)
 800c1b8:	e027      	b.n	800c20a <_dtoa_r+0xea>
 800c1ba:	4b97      	ldr	r3, [pc, #604]	; (800c418 <_dtoa_r+0x2f8>)
 800c1bc:	9300      	str	r3, [sp, #0]
 800c1be:	3308      	adds	r3, #8
 800c1c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c1c2:	6013      	str	r3, [r2, #0]
 800c1c4:	9800      	ldr	r0, [sp, #0]
 800c1c6:	b013      	add	sp, #76	; 0x4c
 800c1c8:	ecbd 8b04 	vpop	{d8-d9}
 800c1cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1d0:	4b90      	ldr	r3, [pc, #576]	; (800c414 <_dtoa_r+0x2f4>)
 800c1d2:	9300      	str	r3, [sp, #0]
 800c1d4:	3303      	adds	r3, #3
 800c1d6:	e7f3      	b.n	800c1c0 <_dtoa_r+0xa0>
 800c1d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	ec51 0b17 	vmov	r0, r1, d7
 800c1e2:	eeb0 8a47 	vmov.f32	s16, s14
 800c1e6:	eef0 8a67 	vmov.f32	s17, s15
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	f7f4 fc94 	bl	8000b18 <__aeabi_dcmpeq>
 800c1f0:	4681      	mov	r9, r0
 800c1f2:	b160      	cbz	r0, 800c20e <_dtoa_r+0xee>
 800c1f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c1f6:	2301      	movs	r3, #1
 800c1f8:	6013      	str	r3, [r2, #0]
 800c1fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	f000 8568 	beq.w	800ccd2 <_dtoa_r+0xbb2>
 800c202:	4b86      	ldr	r3, [pc, #536]	; (800c41c <_dtoa_r+0x2fc>)
 800c204:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c206:	6013      	str	r3, [r2, #0]
 800c208:	3b01      	subs	r3, #1
 800c20a:	9300      	str	r3, [sp, #0]
 800c20c:	e7da      	b.n	800c1c4 <_dtoa_r+0xa4>
 800c20e:	aa10      	add	r2, sp, #64	; 0x40
 800c210:	a911      	add	r1, sp, #68	; 0x44
 800c212:	4620      	mov	r0, r4
 800c214:	eeb0 0a48 	vmov.f32	s0, s16
 800c218:	eef0 0a68 	vmov.f32	s1, s17
 800c21c:	f001 f8e0 	bl	800d3e0 <__d2b>
 800c220:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c224:	4682      	mov	sl, r0
 800c226:	2d00      	cmp	r5, #0
 800c228:	d07f      	beq.n	800c32a <_dtoa_r+0x20a>
 800c22a:	ee18 3a90 	vmov	r3, s17
 800c22e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c232:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c236:	ec51 0b18 	vmov	r0, r1, d8
 800c23a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c23e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c242:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c246:	4619      	mov	r1, r3
 800c248:	2200      	movs	r2, #0
 800c24a:	4b75      	ldr	r3, [pc, #468]	; (800c420 <_dtoa_r+0x300>)
 800c24c:	f7f4 f844 	bl	80002d8 <__aeabi_dsub>
 800c250:	a367      	add	r3, pc, #412	; (adr r3, 800c3f0 <_dtoa_r+0x2d0>)
 800c252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c256:	f7f4 f9f7 	bl	8000648 <__aeabi_dmul>
 800c25a:	a367      	add	r3, pc, #412	; (adr r3, 800c3f8 <_dtoa_r+0x2d8>)
 800c25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c260:	f7f4 f83c 	bl	80002dc <__adddf3>
 800c264:	4606      	mov	r6, r0
 800c266:	4628      	mov	r0, r5
 800c268:	460f      	mov	r7, r1
 800c26a:	f7f4 f983 	bl	8000574 <__aeabi_i2d>
 800c26e:	a364      	add	r3, pc, #400	; (adr r3, 800c400 <_dtoa_r+0x2e0>)
 800c270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c274:	f7f4 f9e8 	bl	8000648 <__aeabi_dmul>
 800c278:	4602      	mov	r2, r0
 800c27a:	460b      	mov	r3, r1
 800c27c:	4630      	mov	r0, r6
 800c27e:	4639      	mov	r1, r7
 800c280:	f7f4 f82c 	bl	80002dc <__adddf3>
 800c284:	4606      	mov	r6, r0
 800c286:	460f      	mov	r7, r1
 800c288:	f7f4 fc8e 	bl	8000ba8 <__aeabi_d2iz>
 800c28c:	2200      	movs	r2, #0
 800c28e:	4683      	mov	fp, r0
 800c290:	2300      	movs	r3, #0
 800c292:	4630      	mov	r0, r6
 800c294:	4639      	mov	r1, r7
 800c296:	f7f4 fc49 	bl	8000b2c <__aeabi_dcmplt>
 800c29a:	b148      	cbz	r0, 800c2b0 <_dtoa_r+0x190>
 800c29c:	4658      	mov	r0, fp
 800c29e:	f7f4 f969 	bl	8000574 <__aeabi_i2d>
 800c2a2:	4632      	mov	r2, r6
 800c2a4:	463b      	mov	r3, r7
 800c2a6:	f7f4 fc37 	bl	8000b18 <__aeabi_dcmpeq>
 800c2aa:	b908      	cbnz	r0, 800c2b0 <_dtoa_r+0x190>
 800c2ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c2b0:	f1bb 0f16 	cmp.w	fp, #22
 800c2b4:	d857      	bhi.n	800c366 <_dtoa_r+0x246>
 800c2b6:	4b5b      	ldr	r3, [pc, #364]	; (800c424 <_dtoa_r+0x304>)
 800c2b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c0:	ec51 0b18 	vmov	r0, r1, d8
 800c2c4:	f7f4 fc32 	bl	8000b2c <__aeabi_dcmplt>
 800c2c8:	2800      	cmp	r0, #0
 800c2ca:	d04e      	beq.n	800c36a <_dtoa_r+0x24a>
 800c2cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	930c      	str	r3, [sp, #48]	; 0x30
 800c2d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c2d6:	1b5b      	subs	r3, r3, r5
 800c2d8:	1e5a      	subs	r2, r3, #1
 800c2da:	bf45      	ittet	mi
 800c2dc:	f1c3 0301 	rsbmi	r3, r3, #1
 800c2e0:	9305      	strmi	r3, [sp, #20]
 800c2e2:	2300      	movpl	r3, #0
 800c2e4:	2300      	movmi	r3, #0
 800c2e6:	9206      	str	r2, [sp, #24]
 800c2e8:	bf54      	ite	pl
 800c2ea:	9305      	strpl	r3, [sp, #20]
 800c2ec:	9306      	strmi	r3, [sp, #24]
 800c2ee:	f1bb 0f00 	cmp.w	fp, #0
 800c2f2:	db3c      	blt.n	800c36e <_dtoa_r+0x24e>
 800c2f4:	9b06      	ldr	r3, [sp, #24]
 800c2f6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c2fa:	445b      	add	r3, fp
 800c2fc:	9306      	str	r3, [sp, #24]
 800c2fe:	2300      	movs	r3, #0
 800c300:	9308      	str	r3, [sp, #32]
 800c302:	9b07      	ldr	r3, [sp, #28]
 800c304:	2b09      	cmp	r3, #9
 800c306:	d868      	bhi.n	800c3da <_dtoa_r+0x2ba>
 800c308:	2b05      	cmp	r3, #5
 800c30a:	bfc4      	itt	gt
 800c30c:	3b04      	subgt	r3, #4
 800c30e:	9307      	strgt	r3, [sp, #28]
 800c310:	9b07      	ldr	r3, [sp, #28]
 800c312:	f1a3 0302 	sub.w	r3, r3, #2
 800c316:	bfcc      	ite	gt
 800c318:	2500      	movgt	r5, #0
 800c31a:	2501      	movle	r5, #1
 800c31c:	2b03      	cmp	r3, #3
 800c31e:	f200 8085 	bhi.w	800c42c <_dtoa_r+0x30c>
 800c322:	e8df f003 	tbb	[pc, r3]
 800c326:	3b2e      	.short	0x3b2e
 800c328:	5839      	.short	0x5839
 800c32a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c32e:	441d      	add	r5, r3
 800c330:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c334:	2b20      	cmp	r3, #32
 800c336:	bfc1      	itttt	gt
 800c338:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c33c:	fa08 f803 	lslgt.w	r8, r8, r3
 800c340:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c344:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c348:	bfd6      	itet	le
 800c34a:	f1c3 0320 	rsble	r3, r3, #32
 800c34e:	ea48 0003 	orrgt.w	r0, r8, r3
 800c352:	fa06 f003 	lslle.w	r0, r6, r3
 800c356:	f7f4 f8fd 	bl	8000554 <__aeabi_ui2d>
 800c35a:	2201      	movs	r2, #1
 800c35c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c360:	3d01      	subs	r5, #1
 800c362:	920e      	str	r2, [sp, #56]	; 0x38
 800c364:	e76f      	b.n	800c246 <_dtoa_r+0x126>
 800c366:	2301      	movs	r3, #1
 800c368:	e7b3      	b.n	800c2d2 <_dtoa_r+0x1b2>
 800c36a:	900c      	str	r0, [sp, #48]	; 0x30
 800c36c:	e7b2      	b.n	800c2d4 <_dtoa_r+0x1b4>
 800c36e:	9b05      	ldr	r3, [sp, #20]
 800c370:	eba3 030b 	sub.w	r3, r3, fp
 800c374:	9305      	str	r3, [sp, #20]
 800c376:	f1cb 0300 	rsb	r3, fp, #0
 800c37a:	9308      	str	r3, [sp, #32]
 800c37c:	2300      	movs	r3, #0
 800c37e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c380:	e7bf      	b.n	800c302 <_dtoa_r+0x1e2>
 800c382:	2300      	movs	r3, #0
 800c384:	9309      	str	r3, [sp, #36]	; 0x24
 800c386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c388:	2b00      	cmp	r3, #0
 800c38a:	dc52      	bgt.n	800c432 <_dtoa_r+0x312>
 800c38c:	2301      	movs	r3, #1
 800c38e:	9301      	str	r3, [sp, #4]
 800c390:	9304      	str	r3, [sp, #16]
 800c392:	461a      	mov	r2, r3
 800c394:	920a      	str	r2, [sp, #40]	; 0x28
 800c396:	e00b      	b.n	800c3b0 <_dtoa_r+0x290>
 800c398:	2301      	movs	r3, #1
 800c39a:	e7f3      	b.n	800c384 <_dtoa_r+0x264>
 800c39c:	2300      	movs	r3, #0
 800c39e:	9309      	str	r3, [sp, #36]	; 0x24
 800c3a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3a2:	445b      	add	r3, fp
 800c3a4:	9301      	str	r3, [sp, #4]
 800c3a6:	3301      	adds	r3, #1
 800c3a8:	2b01      	cmp	r3, #1
 800c3aa:	9304      	str	r3, [sp, #16]
 800c3ac:	bfb8      	it	lt
 800c3ae:	2301      	movlt	r3, #1
 800c3b0:	69e0      	ldr	r0, [r4, #28]
 800c3b2:	2100      	movs	r1, #0
 800c3b4:	2204      	movs	r2, #4
 800c3b6:	f102 0614 	add.w	r6, r2, #20
 800c3ba:	429e      	cmp	r6, r3
 800c3bc:	d93d      	bls.n	800c43a <_dtoa_r+0x31a>
 800c3be:	6041      	str	r1, [r0, #4]
 800c3c0:	4620      	mov	r0, r4
 800c3c2:	f000 fceb 	bl	800cd9c <_Balloc>
 800c3c6:	9000      	str	r0, [sp, #0]
 800c3c8:	2800      	cmp	r0, #0
 800c3ca:	d139      	bne.n	800c440 <_dtoa_r+0x320>
 800c3cc:	4b16      	ldr	r3, [pc, #88]	; (800c428 <_dtoa_r+0x308>)
 800c3ce:	4602      	mov	r2, r0
 800c3d0:	f240 11af 	movw	r1, #431	; 0x1af
 800c3d4:	e6bd      	b.n	800c152 <_dtoa_r+0x32>
 800c3d6:	2301      	movs	r3, #1
 800c3d8:	e7e1      	b.n	800c39e <_dtoa_r+0x27e>
 800c3da:	2501      	movs	r5, #1
 800c3dc:	2300      	movs	r3, #0
 800c3de:	9307      	str	r3, [sp, #28]
 800c3e0:	9509      	str	r5, [sp, #36]	; 0x24
 800c3e2:	f04f 33ff 	mov.w	r3, #4294967295
 800c3e6:	9301      	str	r3, [sp, #4]
 800c3e8:	9304      	str	r3, [sp, #16]
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	2312      	movs	r3, #18
 800c3ee:	e7d1      	b.n	800c394 <_dtoa_r+0x274>
 800c3f0:	636f4361 	.word	0x636f4361
 800c3f4:	3fd287a7 	.word	0x3fd287a7
 800c3f8:	8b60c8b3 	.word	0x8b60c8b3
 800c3fc:	3fc68a28 	.word	0x3fc68a28
 800c400:	509f79fb 	.word	0x509f79fb
 800c404:	3fd34413 	.word	0x3fd34413
 800c408:	0800f91d 	.word	0x0800f91d
 800c40c:	0800f934 	.word	0x0800f934
 800c410:	7ff00000 	.word	0x7ff00000
 800c414:	0800f919 	.word	0x0800f919
 800c418:	0800f910 	.word	0x0800f910
 800c41c:	0800f8ed 	.word	0x0800f8ed
 800c420:	3ff80000 	.word	0x3ff80000
 800c424:	0800fa20 	.word	0x0800fa20
 800c428:	0800f98c 	.word	0x0800f98c
 800c42c:	2301      	movs	r3, #1
 800c42e:	9309      	str	r3, [sp, #36]	; 0x24
 800c430:	e7d7      	b.n	800c3e2 <_dtoa_r+0x2c2>
 800c432:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c434:	9301      	str	r3, [sp, #4]
 800c436:	9304      	str	r3, [sp, #16]
 800c438:	e7ba      	b.n	800c3b0 <_dtoa_r+0x290>
 800c43a:	3101      	adds	r1, #1
 800c43c:	0052      	lsls	r2, r2, #1
 800c43e:	e7ba      	b.n	800c3b6 <_dtoa_r+0x296>
 800c440:	69e3      	ldr	r3, [r4, #28]
 800c442:	9a00      	ldr	r2, [sp, #0]
 800c444:	601a      	str	r2, [r3, #0]
 800c446:	9b04      	ldr	r3, [sp, #16]
 800c448:	2b0e      	cmp	r3, #14
 800c44a:	f200 80a8 	bhi.w	800c59e <_dtoa_r+0x47e>
 800c44e:	2d00      	cmp	r5, #0
 800c450:	f000 80a5 	beq.w	800c59e <_dtoa_r+0x47e>
 800c454:	f1bb 0f00 	cmp.w	fp, #0
 800c458:	dd38      	ble.n	800c4cc <_dtoa_r+0x3ac>
 800c45a:	4bc0      	ldr	r3, [pc, #768]	; (800c75c <_dtoa_r+0x63c>)
 800c45c:	f00b 020f 	and.w	r2, fp, #15
 800c460:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c464:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c468:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c46c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c470:	d019      	beq.n	800c4a6 <_dtoa_r+0x386>
 800c472:	4bbb      	ldr	r3, [pc, #748]	; (800c760 <_dtoa_r+0x640>)
 800c474:	ec51 0b18 	vmov	r0, r1, d8
 800c478:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c47c:	f7f4 fa0e 	bl	800089c <__aeabi_ddiv>
 800c480:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c484:	f008 080f 	and.w	r8, r8, #15
 800c488:	2503      	movs	r5, #3
 800c48a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c760 <_dtoa_r+0x640>
 800c48e:	f1b8 0f00 	cmp.w	r8, #0
 800c492:	d10a      	bne.n	800c4aa <_dtoa_r+0x38a>
 800c494:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c498:	4632      	mov	r2, r6
 800c49a:	463b      	mov	r3, r7
 800c49c:	f7f4 f9fe 	bl	800089c <__aeabi_ddiv>
 800c4a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4a4:	e02b      	b.n	800c4fe <_dtoa_r+0x3de>
 800c4a6:	2502      	movs	r5, #2
 800c4a8:	e7ef      	b.n	800c48a <_dtoa_r+0x36a>
 800c4aa:	f018 0f01 	tst.w	r8, #1
 800c4ae:	d008      	beq.n	800c4c2 <_dtoa_r+0x3a2>
 800c4b0:	4630      	mov	r0, r6
 800c4b2:	4639      	mov	r1, r7
 800c4b4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c4b8:	f7f4 f8c6 	bl	8000648 <__aeabi_dmul>
 800c4bc:	3501      	adds	r5, #1
 800c4be:	4606      	mov	r6, r0
 800c4c0:	460f      	mov	r7, r1
 800c4c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c4c6:	f109 0908 	add.w	r9, r9, #8
 800c4ca:	e7e0      	b.n	800c48e <_dtoa_r+0x36e>
 800c4cc:	f000 809f 	beq.w	800c60e <_dtoa_r+0x4ee>
 800c4d0:	f1cb 0600 	rsb	r6, fp, #0
 800c4d4:	4ba1      	ldr	r3, [pc, #644]	; (800c75c <_dtoa_r+0x63c>)
 800c4d6:	4fa2      	ldr	r7, [pc, #648]	; (800c760 <_dtoa_r+0x640>)
 800c4d8:	f006 020f 	and.w	r2, r6, #15
 800c4dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e4:	ec51 0b18 	vmov	r0, r1, d8
 800c4e8:	f7f4 f8ae 	bl	8000648 <__aeabi_dmul>
 800c4ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4f0:	1136      	asrs	r6, r6, #4
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	2502      	movs	r5, #2
 800c4f6:	2e00      	cmp	r6, #0
 800c4f8:	d17e      	bne.n	800c5f8 <_dtoa_r+0x4d8>
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d1d0      	bne.n	800c4a0 <_dtoa_r+0x380>
 800c4fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c500:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c504:	2b00      	cmp	r3, #0
 800c506:	f000 8084 	beq.w	800c612 <_dtoa_r+0x4f2>
 800c50a:	4b96      	ldr	r3, [pc, #600]	; (800c764 <_dtoa_r+0x644>)
 800c50c:	2200      	movs	r2, #0
 800c50e:	4640      	mov	r0, r8
 800c510:	4649      	mov	r1, r9
 800c512:	f7f4 fb0b 	bl	8000b2c <__aeabi_dcmplt>
 800c516:	2800      	cmp	r0, #0
 800c518:	d07b      	beq.n	800c612 <_dtoa_r+0x4f2>
 800c51a:	9b04      	ldr	r3, [sp, #16]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d078      	beq.n	800c612 <_dtoa_r+0x4f2>
 800c520:	9b01      	ldr	r3, [sp, #4]
 800c522:	2b00      	cmp	r3, #0
 800c524:	dd39      	ble.n	800c59a <_dtoa_r+0x47a>
 800c526:	4b90      	ldr	r3, [pc, #576]	; (800c768 <_dtoa_r+0x648>)
 800c528:	2200      	movs	r2, #0
 800c52a:	4640      	mov	r0, r8
 800c52c:	4649      	mov	r1, r9
 800c52e:	f7f4 f88b 	bl	8000648 <__aeabi_dmul>
 800c532:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c536:	9e01      	ldr	r6, [sp, #4]
 800c538:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c53c:	3501      	adds	r5, #1
 800c53e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c542:	4628      	mov	r0, r5
 800c544:	f7f4 f816 	bl	8000574 <__aeabi_i2d>
 800c548:	4642      	mov	r2, r8
 800c54a:	464b      	mov	r3, r9
 800c54c:	f7f4 f87c 	bl	8000648 <__aeabi_dmul>
 800c550:	4b86      	ldr	r3, [pc, #536]	; (800c76c <_dtoa_r+0x64c>)
 800c552:	2200      	movs	r2, #0
 800c554:	f7f3 fec2 	bl	80002dc <__adddf3>
 800c558:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c55c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c560:	9303      	str	r3, [sp, #12]
 800c562:	2e00      	cmp	r6, #0
 800c564:	d158      	bne.n	800c618 <_dtoa_r+0x4f8>
 800c566:	4b82      	ldr	r3, [pc, #520]	; (800c770 <_dtoa_r+0x650>)
 800c568:	2200      	movs	r2, #0
 800c56a:	4640      	mov	r0, r8
 800c56c:	4649      	mov	r1, r9
 800c56e:	f7f3 feb3 	bl	80002d8 <__aeabi_dsub>
 800c572:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c576:	4680      	mov	r8, r0
 800c578:	4689      	mov	r9, r1
 800c57a:	f7f4 faf5 	bl	8000b68 <__aeabi_dcmpgt>
 800c57e:	2800      	cmp	r0, #0
 800c580:	f040 8296 	bne.w	800cab0 <_dtoa_r+0x990>
 800c584:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c588:	4640      	mov	r0, r8
 800c58a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c58e:	4649      	mov	r1, r9
 800c590:	f7f4 facc 	bl	8000b2c <__aeabi_dcmplt>
 800c594:	2800      	cmp	r0, #0
 800c596:	f040 8289 	bne.w	800caac <_dtoa_r+0x98c>
 800c59a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c59e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	f2c0 814e 	blt.w	800c842 <_dtoa_r+0x722>
 800c5a6:	f1bb 0f0e 	cmp.w	fp, #14
 800c5aa:	f300 814a 	bgt.w	800c842 <_dtoa_r+0x722>
 800c5ae:	4b6b      	ldr	r3, [pc, #428]	; (800c75c <_dtoa_r+0x63c>)
 800c5b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c5b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c5b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	f280 80dc 	bge.w	800c778 <_dtoa_r+0x658>
 800c5c0:	9b04      	ldr	r3, [sp, #16]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	f300 80d8 	bgt.w	800c778 <_dtoa_r+0x658>
 800c5c8:	f040 826f 	bne.w	800caaa <_dtoa_r+0x98a>
 800c5cc:	4b68      	ldr	r3, [pc, #416]	; (800c770 <_dtoa_r+0x650>)
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	4640      	mov	r0, r8
 800c5d2:	4649      	mov	r1, r9
 800c5d4:	f7f4 f838 	bl	8000648 <__aeabi_dmul>
 800c5d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c5dc:	f7f4 faba 	bl	8000b54 <__aeabi_dcmpge>
 800c5e0:	9e04      	ldr	r6, [sp, #16]
 800c5e2:	4637      	mov	r7, r6
 800c5e4:	2800      	cmp	r0, #0
 800c5e6:	f040 8245 	bne.w	800ca74 <_dtoa_r+0x954>
 800c5ea:	9d00      	ldr	r5, [sp, #0]
 800c5ec:	2331      	movs	r3, #49	; 0x31
 800c5ee:	f805 3b01 	strb.w	r3, [r5], #1
 800c5f2:	f10b 0b01 	add.w	fp, fp, #1
 800c5f6:	e241      	b.n	800ca7c <_dtoa_r+0x95c>
 800c5f8:	07f2      	lsls	r2, r6, #31
 800c5fa:	d505      	bpl.n	800c608 <_dtoa_r+0x4e8>
 800c5fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c600:	f7f4 f822 	bl	8000648 <__aeabi_dmul>
 800c604:	3501      	adds	r5, #1
 800c606:	2301      	movs	r3, #1
 800c608:	1076      	asrs	r6, r6, #1
 800c60a:	3708      	adds	r7, #8
 800c60c:	e773      	b.n	800c4f6 <_dtoa_r+0x3d6>
 800c60e:	2502      	movs	r5, #2
 800c610:	e775      	b.n	800c4fe <_dtoa_r+0x3de>
 800c612:	9e04      	ldr	r6, [sp, #16]
 800c614:	465f      	mov	r7, fp
 800c616:	e792      	b.n	800c53e <_dtoa_r+0x41e>
 800c618:	9900      	ldr	r1, [sp, #0]
 800c61a:	4b50      	ldr	r3, [pc, #320]	; (800c75c <_dtoa_r+0x63c>)
 800c61c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c620:	4431      	add	r1, r6
 800c622:	9102      	str	r1, [sp, #8]
 800c624:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c626:	eeb0 9a47 	vmov.f32	s18, s14
 800c62a:	eef0 9a67 	vmov.f32	s19, s15
 800c62e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c632:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c636:	2900      	cmp	r1, #0
 800c638:	d044      	beq.n	800c6c4 <_dtoa_r+0x5a4>
 800c63a:	494e      	ldr	r1, [pc, #312]	; (800c774 <_dtoa_r+0x654>)
 800c63c:	2000      	movs	r0, #0
 800c63e:	f7f4 f92d 	bl	800089c <__aeabi_ddiv>
 800c642:	ec53 2b19 	vmov	r2, r3, d9
 800c646:	f7f3 fe47 	bl	80002d8 <__aeabi_dsub>
 800c64a:	9d00      	ldr	r5, [sp, #0]
 800c64c:	ec41 0b19 	vmov	d9, r0, r1
 800c650:	4649      	mov	r1, r9
 800c652:	4640      	mov	r0, r8
 800c654:	f7f4 faa8 	bl	8000ba8 <__aeabi_d2iz>
 800c658:	4606      	mov	r6, r0
 800c65a:	f7f3 ff8b 	bl	8000574 <__aeabi_i2d>
 800c65e:	4602      	mov	r2, r0
 800c660:	460b      	mov	r3, r1
 800c662:	4640      	mov	r0, r8
 800c664:	4649      	mov	r1, r9
 800c666:	f7f3 fe37 	bl	80002d8 <__aeabi_dsub>
 800c66a:	3630      	adds	r6, #48	; 0x30
 800c66c:	f805 6b01 	strb.w	r6, [r5], #1
 800c670:	ec53 2b19 	vmov	r2, r3, d9
 800c674:	4680      	mov	r8, r0
 800c676:	4689      	mov	r9, r1
 800c678:	f7f4 fa58 	bl	8000b2c <__aeabi_dcmplt>
 800c67c:	2800      	cmp	r0, #0
 800c67e:	d164      	bne.n	800c74a <_dtoa_r+0x62a>
 800c680:	4642      	mov	r2, r8
 800c682:	464b      	mov	r3, r9
 800c684:	4937      	ldr	r1, [pc, #220]	; (800c764 <_dtoa_r+0x644>)
 800c686:	2000      	movs	r0, #0
 800c688:	f7f3 fe26 	bl	80002d8 <__aeabi_dsub>
 800c68c:	ec53 2b19 	vmov	r2, r3, d9
 800c690:	f7f4 fa4c 	bl	8000b2c <__aeabi_dcmplt>
 800c694:	2800      	cmp	r0, #0
 800c696:	f040 80b6 	bne.w	800c806 <_dtoa_r+0x6e6>
 800c69a:	9b02      	ldr	r3, [sp, #8]
 800c69c:	429d      	cmp	r5, r3
 800c69e:	f43f af7c 	beq.w	800c59a <_dtoa_r+0x47a>
 800c6a2:	4b31      	ldr	r3, [pc, #196]	; (800c768 <_dtoa_r+0x648>)
 800c6a4:	ec51 0b19 	vmov	r0, r1, d9
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	f7f3 ffcd 	bl	8000648 <__aeabi_dmul>
 800c6ae:	4b2e      	ldr	r3, [pc, #184]	; (800c768 <_dtoa_r+0x648>)
 800c6b0:	ec41 0b19 	vmov	d9, r0, r1
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	4640      	mov	r0, r8
 800c6b8:	4649      	mov	r1, r9
 800c6ba:	f7f3 ffc5 	bl	8000648 <__aeabi_dmul>
 800c6be:	4680      	mov	r8, r0
 800c6c0:	4689      	mov	r9, r1
 800c6c2:	e7c5      	b.n	800c650 <_dtoa_r+0x530>
 800c6c4:	ec51 0b17 	vmov	r0, r1, d7
 800c6c8:	f7f3 ffbe 	bl	8000648 <__aeabi_dmul>
 800c6cc:	9b02      	ldr	r3, [sp, #8]
 800c6ce:	9d00      	ldr	r5, [sp, #0]
 800c6d0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6d2:	ec41 0b19 	vmov	d9, r0, r1
 800c6d6:	4649      	mov	r1, r9
 800c6d8:	4640      	mov	r0, r8
 800c6da:	f7f4 fa65 	bl	8000ba8 <__aeabi_d2iz>
 800c6de:	4606      	mov	r6, r0
 800c6e0:	f7f3 ff48 	bl	8000574 <__aeabi_i2d>
 800c6e4:	3630      	adds	r6, #48	; 0x30
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	460b      	mov	r3, r1
 800c6ea:	4640      	mov	r0, r8
 800c6ec:	4649      	mov	r1, r9
 800c6ee:	f7f3 fdf3 	bl	80002d8 <__aeabi_dsub>
 800c6f2:	f805 6b01 	strb.w	r6, [r5], #1
 800c6f6:	9b02      	ldr	r3, [sp, #8]
 800c6f8:	429d      	cmp	r5, r3
 800c6fa:	4680      	mov	r8, r0
 800c6fc:	4689      	mov	r9, r1
 800c6fe:	f04f 0200 	mov.w	r2, #0
 800c702:	d124      	bne.n	800c74e <_dtoa_r+0x62e>
 800c704:	4b1b      	ldr	r3, [pc, #108]	; (800c774 <_dtoa_r+0x654>)
 800c706:	ec51 0b19 	vmov	r0, r1, d9
 800c70a:	f7f3 fde7 	bl	80002dc <__adddf3>
 800c70e:	4602      	mov	r2, r0
 800c710:	460b      	mov	r3, r1
 800c712:	4640      	mov	r0, r8
 800c714:	4649      	mov	r1, r9
 800c716:	f7f4 fa27 	bl	8000b68 <__aeabi_dcmpgt>
 800c71a:	2800      	cmp	r0, #0
 800c71c:	d173      	bne.n	800c806 <_dtoa_r+0x6e6>
 800c71e:	ec53 2b19 	vmov	r2, r3, d9
 800c722:	4914      	ldr	r1, [pc, #80]	; (800c774 <_dtoa_r+0x654>)
 800c724:	2000      	movs	r0, #0
 800c726:	f7f3 fdd7 	bl	80002d8 <__aeabi_dsub>
 800c72a:	4602      	mov	r2, r0
 800c72c:	460b      	mov	r3, r1
 800c72e:	4640      	mov	r0, r8
 800c730:	4649      	mov	r1, r9
 800c732:	f7f4 f9fb 	bl	8000b2c <__aeabi_dcmplt>
 800c736:	2800      	cmp	r0, #0
 800c738:	f43f af2f 	beq.w	800c59a <_dtoa_r+0x47a>
 800c73c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c73e:	1e6b      	subs	r3, r5, #1
 800c740:	930f      	str	r3, [sp, #60]	; 0x3c
 800c742:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c746:	2b30      	cmp	r3, #48	; 0x30
 800c748:	d0f8      	beq.n	800c73c <_dtoa_r+0x61c>
 800c74a:	46bb      	mov	fp, r7
 800c74c:	e04a      	b.n	800c7e4 <_dtoa_r+0x6c4>
 800c74e:	4b06      	ldr	r3, [pc, #24]	; (800c768 <_dtoa_r+0x648>)
 800c750:	f7f3 ff7a 	bl	8000648 <__aeabi_dmul>
 800c754:	4680      	mov	r8, r0
 800c756:	4689      	mov	r9, r1
 800c758:	e7bd      	b.n	800c6d6 <_dtoa_r+0x5b6>
 800c75a:	bf00      	nop
 800c75c:	0800fa20 	.word	0x0800fa20
 800c760:	0800f9f8 	.word	0x0800f9f8
 800c764:	3ff00000 	.word	0x3ff00000
 800c768:	40240000 	.word	0x40240000
 800c76c:	401c0000 	.word	0x401c0000
 800c770:	40140000 	.word	0x40140000
 800c774:	3fe00000 	.word	0x3fe00000
 800c778:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c77c:	9d00      	ldr	r5, [sp, #0]
 800c77e:	4642      	mov	r2, r8
 800c780:	464b      	mov	r3, r9
 800c782:	4630      	mov	r0, r6
 800c784:	4639      	mov	r1, r7
 800c786:	f7f4 f889 	bl	800089c <__aeabi_ddiv>
 800c78a:	f7f4 fa0d 	bl	8000ba8 <__aeabi_d2iz>
 800c78e:	9001      	str	r0, [sp, #4]
 800c790:	f7f3 fef0 	bl	8000574 <__aeabi_i2d>
 800c794:	4642      	mov	r2, r8
 800c796:	464b      	mov	r3, r9
 800c798:	f7f3 ff56 	bl	8000648 <__aeabi_dmul>
 800c79c:	4602      	mov	r2, r0
 800c79e:	460b      	mov	r3, r1
 800c7a0:	4630      	mov	r0, r6
 800c7a2:	4639      	mov	r1, r7
 800c7a4:	f7f3 fd98 	bl	80002d8 <__aeabi_dsub>
 800c7a8:	9e01      	ldr	r6, [sp, #4]
 800c7aa:	9f04      	ldr	r7, [sp, #16]
 800c7ac:	3630      	adds	r6, #48	; 0x30
 800c7ae:	f805 6b01 	strb.w	r6, [r5], #1
 800c7b2:	9e00      	ldr	r6, [sp, #0]
 800c7b4:	1bae      	subs	r6, r5, r6
 800c7b6:	42b7      	cmp	r7, r6
 800c7b8:	4602      	mov	r2, r0
 800c7ba:	460b      	mov	r3, r1
 800c7bc:	d134      	bne.n	800c828 <_dtoa_r+0x708>
 800c7be:	f7f3 fd8d 	bl	80002dc <__adddf3>
 800c7c2:	4642      	mov	r2, r8
 800c7c4:	464b      	mov	r3, r9
 800c7c6:	4606      	mov	r6, r0
 800c7c8:	460f      	mov	r7, r1
 800c7ca:	f7f4 f9cd 	bl	8000b68 <__aeabi_dcmpgt>
 800c7ce:	b9c8      	cbnz	r0, 800c804 <_dtoa_r+0x6e4>
 800c7d0:	4642      	mov	r2, r8
 800c7d2:	464b      	mov	r3, r9
 800c7d4:	4630      	mov	r0, r6
 800c7d6:	4639      	mov	r1, r7
 800c7d8:	f7f4 f99e 	bl	8000b18 <__aeabi_dcmpeq>
 800c7dc:	b110      	cbz	r0, 800c7e4 <_dtoa_r+0x6c4>
 800c7de:	9b01      	ldr	r3, [sp, #4]
 800c7e0:	07db      	lsls	r3, r3, #31
 800c7e2:	d40f      	bmi.n	800c804 <_dtoa_r+0x6e4>
 800c7e4:	4651      	mov	r1, sl
 800c7e6:	4620      	mov	r0, r4
 800c7e8:	f000 fb18 	bl	800ce1c <_Bfree>
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c7f0:	702b      	strb	r3, [r5, #0]
 800c7f2:	f10b 0301 	add.w	r3, fp, #1
 800c7f6:	6013      	str	r3, [r2, #0]
 800c7f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	f43f ace2 	beq.w	800c1c4 <_dtoa_r+0xa4>
 800c800:	601d      	str	r5, [r3, #0]
 800c802:	e4df      	b.n	800c1c4 <_dtoa_r+0xa4>
 800c804:	465f      	mov	r7, fp
 800c806:	462b      	mov	r3, r5
 800c808:	461d      	mov	r5, r3
 800c80a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c80e:	2a39      	cmp	r2, #57	; 0x39
 800c810:	d106      	bne.n	800c820 <_dtoa_r+0x700>
 800c812:	9a00      	ldr	r2, [sp, #0]
 800c814:	429a      	cmp	r2, r3
 800c816:	d1f7      	bne.n	800c808 <_dtoa_r+0x6e8>
 800c818:	9900      	ldr	r1, [sp, #0]
 800c81a:	2230      	movs	r2, #48	; 0x30
 800c81c:	3701      	adds	r7, #1
 800c81e:	700a      	strb	r2, [r1, #0]
 800c820:	781a      	ldrb	r2, [r3, #0]
 800c822:	3201      	adds	r2, #1
 800c824:	701a      	strb	r2, [r3, #0]
 800c826:	e790      	b.n	800c74a <_dtoa_r+0x62a>
 800c828:	4ba3      	ldr	r3, [pc, #652]	; (800cab8 <_dtoa_r+0x998>)
 800c82a:	2200      	movs	r2, #0
 800c82c:	f7f3 ff0c 	bl	8000648 <__aeabi_dmul>
 800c830:	2200      	movs	r2, #0
 800c832:	2300      	movs	r3, #0
 800c834:	4606      	mov	r6, r0
 800c836:	460f      	mov	r7, r1
 800c838:	f7f4 f96e 	bl	8000b18 <__aeabi_dcmpeq>
 800c83c:	2800      	cmp	r0, #0
 800c83e:	d09e      	beq.n	800c77e <_dtoa_r+0x65e>
 800c840:	e7d0      	b.n	800c7e4 <_dtoa_r+0x6c4>
 800c842:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c844:	2a00      	cmp	r2, #0
 800c846:	f000 80ca 	beq.w	800c9de <_dtoa_r+0x8be>
 800c84a:	9a07      	ldr	r2, [sp, #28]
 800c84c:	2a01      	cmp	r2, #1
 800c84e:	f300 80ad 	bgt.w	800c9ac <_dtoa_r+0x88c>
 800c852:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c854:	2a00      	cmp	r2, #0
 800c856:	f000 80a5 	beq.w	800c9a4 <_dtoa_r+0x884>
 800c85a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c85e:	9e08      	ldr	r6, [sp, #32]
 800c860:	9d05      	ldr	r5, [sp, #20]
 800c862:	9a05      	ldr	r2, [sp, #20]
 800c864:	441a      	add	r2, r3
 800c866:	9205      	str	r2, [sp, #20]
 800c868:	9a06      	ldr	r2, [sp, #24]
 800c86a:	2101      	movs	r1, #1
 800c86c:	441a      	add	r2, r3
 800c86e:	4620      	mov	r0, r4
 800c870:	9206      	str	r2, [sp, #24]
 800c872:	f000 fb89 	bl	800cf88 <__i2b>
 800c876:	4607      	mov	r7, r0
 800c878:	b165      	cbz	r5, 800c894 <_dtoa_r+0x774>
 800c87a:	9b06      	ldr	r3, [sp, #24]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	dd09      	ble.n	800c894 <_dtoa_r+0x774>
 800c880:	42ab      	cmp	r3, r5
 800c882:	9a05      	ldr	r2, [sp, #20]
 800c884:	bfa8      	it	ge
 800c886:	462b      	movge	r3, r5
 800c888:	1ad2      	subs	r2, r2, r3
 800c88a:	9205      	str	r2, [sp, #20]
 800c88c:	9a06      	ldr	r2, [sp, #24]
 800c88e:	1aed      	subs	r5, r5, r3
 800c890:	1ad3      	subs	r3, r2, r3
 800c892:	9306      	str	r3, [sp, #24]
 800c894:	9b08      	ldr	r3, [sp, #32]
 800c896:	b1f3      	cbz	r3, 800c8d6 <_dtoa_r+0x7b6>
 800c898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	f000 80a3 	beq.w	800c9e6 <_dtoa_r+0x8c6>
 800c8a0:	2e00      	cmp	r6, #0
 800c8a2:	dd10      	ble.n	800c8c6 <_dtoa_r+0x7a6>
 800c8a4:	4639      	mov	r1, r7
 800c8a6:	4632      	mov	r2, r6
 800c8a8:	4620      	mov	r0, r4
 800c8aa:	f000 fc2d 	bl	800d108 <__pow5mult>
 800c8ae:	4652      	mov	r2, sl
 800c8b0:	4601      	mov	r1, r0
 800c8b2:	4607      	mov	r7, r0
 800c8b4:	4620      	mov	r0, r4
 800c8b6:	f000 fb7d 	bl	800cfb4 <__multiply>
 800c8ba:	4651      	mov	r1, sl
 800c8bc:	4680      	mov	r8, r0
 800c8be:	4620      	mov	r0, r4
 800c8c0:	f000 faac 	bl	800ce1c <_Bfree>
 800c8c4:	46c2      	mov	sl, r8
 800c8c6:	9b08      	ldr	r3, [sp, #32]
 800c8c8:	1b9a      	subs	r2, r3, r6
 800c8ca:	d004      	beq.n	800c8d6 <_dtoa_r+0x7b6>
 800c8cc:	4651      	mov	r1, sl
 800c8ce:	4620      	mov	r0, r4
 800c8d0:	f000 fc1a 	bl	800d108 <__pow5mult>
 800c8d4:	4682      	mov	sl, r0
 800c8d6:	2101      	movs	r1, #1
 800c8d8:	4620      	mov	r0, r4
 800c8da:	f000 fb55 	bl	800cf88 <__i2b>
 800c8de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	4606      	mov	r6, r0
 800c8e4:	f340 8081 	ble.w	800c9ea <_dtoa_r+0x8ca>
 800c8e8:	461a      	mov	r2, r3
 800c8ea:	4601      	mov	r1, r0
 800c8ec:	4620      	mov	r0, r4
 800c8ee:	f000 fc0b 	bl	800d108 <__pow5mult>
 800c8f2:	9b07      	ldr	r3, [sp, #28]
 800c8f4:	2b01      	cmp	r3, #1
 800c8f6:	4606      	mov	r6, r0
 800c8f8:	dd7a      	ble.n	800c9f0 <_dtoa_r+0x8d0>
 800c8fa:	f04f 0800 	mov.w	r8, #0
 800c8fe:	6933      	ldr	r3, [r6, #16]
 800c900:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c904:	6918      	ldr	r0, [r3, #16]
 800c906:	f000 faf1 	bl	800ceec <__hi0bits>
 800c90a:	f1c0 0020 	rsb	r0, r0, #32
 800c90e:	9b06      	ldr	r3, [sp, #24]
 800c910:	4418      	add	r0, r3
 800c912:	f010 001f 	ands.w	r0, r0, #31
 800c916:	f000 8094 	beq.w	800ca42 <_dtoa_r+0x922>
 800c91a:	f1c0 0320 	rsb	r3, r0, #32
 800c91e:	2b04      	cmp	r3, #4
 800c920:	f340 8085 	ble.w	800ca2e <_dtoa_r+0x90e>
 800c924:	9b05      	ldr	r3, [sp, #20]
 800c926:	f1c0 001c 	rsb	r0, r0, #28
 800c92a:	4403      	add	r3, r0
 800c92c:	9305      	str	r3, [sp, #20]
 800c92e:	9b06      	ldr	r3, [sp, #24]
 800c930:	4403      	add	r3, r0
 800c932:	4405      	add	r5, r0
 800c934:	9306      	str	r3, [sp, #24]
 800c936:	9b05      	ldr	r3, [sp, #20]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	dd05      	ble.n	800c948 <_dtoa_r+0x828>
 800c93c:	4651      	mov	r1, sl
 800c93e:	461a      	mov	r2, r3
 800c940:	4620      	mov	r0, r4
 800c942:	f000 fc3b 	bl	800d1bc <__lshift>
 800c946:	4682      	mov	sl, r0
 800c948:	9b06      	ldr	r3, [sp, #24]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	dd05      	ble.n	800c95a <_dtoa_r+0x83a>
 800c94e:	4631      	mov	r1, r6
 800c950:	461a      	mov	r2, r3
 800c952:	4620      	mov	r0, r4
 800c954:	f000 fc32 	bl	800d1bc <__lshift>
 800c958:	4606      	mov	r6, r0
 800c95a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d072      	beq.n	800ca46 <_dtoa_r+0x926>
 800c960:	4631      	mov	r1, r6
 800c962:	4650      	mov	r0, sl
 800c964:	f000 fc96 	bl	800d294 <__mcmp>
 800c968:	2800      	cmp	r0, #0
 800c96a:	da6c      	bge.n	800ca46 <_dtoa_r+0x926>
 800c96c:	2300      	movs	r3, #0
 800c96e:	4651      	mov	r1, sl
 800c970:	220a      	movs	r2, #10
 800c972:	4620      	mov	r0, r4
 800c974:	f000 fa74 	bl	800ce60 <__multadd>
 800c978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c97a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c97e:	4682      	mov	sl, r0
 800c980:	2b00      	cmp	r3, #0
 800c982:	f000 81b0 	beq.w	800cce6 <_dtoa_r+0xbc6>
 800c986:	2300      	movs	r3, #0
 800c988:	4639      	mov	r1, r7
 800c98a:	220a      	movs	r2, #10
 800c98c:	4620      	mov	r0, r4
 800c98e:	f000 fa67 	bl	800ce60 <__multadd>
 800c992:	9b01      	ldr	r3, [sp, #4]
 800c994:	2b00      	cmp	r3, #0
 800c996:	4607      	mov	r7, r0
 800c998:	f300 8096 	bgt.w	800cac8 <_dtoa_r+0x9a8>
 800c99c:	9b07      	ldr	r3, [sp, #28]
 800c99e:	2b02      	cmp	r3, #2
 800c9a0:	dc59      	bgt.n	800ca56 <_dtoa_r+0x936>
 800c9a2:	e091      	b.n	800cac8 <_dtoa_r+0x9a8>
 800c9a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c9a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c9aa:	e758      	b.n	800c85e <_dtoa_r+0x73e>
 800c9ac:	9b04      	ldr	r3, [sp, #16]
 800c9ae:	1e5e      	subs	r6, r3, #1
 800c9b0:	9b08      	ldr	r3, [sp, #32]
 800c9b2:	42b3      	cmp	r3, r6
 800c9b4:	bfbf      	itttt	lt
 800c9b6:	9b08      	ldrlt	r3, [sp, #32]
 800c9b8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c9ba:	9608      	strlt	r6, [sp, #32]
 800c9bc:	1af3      	sublt	r3, r6, r3
 800c9be:	bfb4      	ite	lt
 800c9c0:	18d2      	addlt	r2, r2, r3
 800c9c2:	1b9e      	subge	r6, r3, r6
 800c9c4:	9b04      	ldr	r3, [sp, #16]
 800c9c6:	bfbc      	itt	lt
 800c9c8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c9ca:	2600      	movlt	r6, #0
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	bfb7      	itett	lt
 800c9d0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c9d4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c9d8:	1a9d      	sublt	r5, r3, r2
 800c9da:	2300      	movlt	r3, #0
 800c9dc:	e741      	b.n	800c862 <_dtoa_r+0x742>
 800c9de:	9e08      	ldr	r6, [sp, #32]
 800c9e0:	9d05      	ldr	r5, [sp, #20]
 800c9e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c9e4:	e748      	b.n	800c878 <_dtoa_r+0x758>
 800c9e6:	9a08      	ldr	r2, [sp, #32]
 800c9e8:	e770      	b.n	800c8cc <_dtoa_r+0x7ac>
 800c9ea:	9b07      	ldr	r3, [sp, #28]
 800c9ec:	2b01      	cmp	r3, #1
 800c9ee:	dc19      	bgt.n	800ca24 <_dtoa_r+0x904>
 800c9f0:	9b02      	ldr	r3, [sp, #8]
 800c9f2:	b9bb      	cbnz	r3, 800ca24 <_dtoa_r+0x904>
 800c9f4:	9b03      	ldr	r3, [sp, #12]
 800c9f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9fa:	b99b      	cbnz	r3, 800ca24 <_dtoa_r+0x904>
 800c9fc:	9b03      	ldr	r3, [sp, #12]
 800c9fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca02:	0d1b      	lsrs	r3, r3, #20
 800ca04:	051b      	lsls	r3, r3, #20
 800ca06:	b183      	cbz	r3, 800ca2a <_dtoa_r+0x90a>
 800ca08:	9b05      	ldr	r3, [sp, #20]
 800ca0a:	3301      	adds	r3, #1
 800ca0c:	9305      	str	r3, [sp, #20]
 800ca0e:	9b06      	ldr	r3, [sp, #24]
 800ca10:	3301      	adds	r3, #1
 800ca12:	9306      	str	r3, [sp, #24]
 800ca14:	f04f 0801 	mov.w	r8, #1
 800ca18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	f47f af6f 	bne.w	800c8fe <_dtoa_r+0x7de>
 800ca20:	2001      	movs	r0, #1
 800ca22:	e774      	b.n	800c90e <_dtoa_r+0x7ee>
 800ca24:	f04f 0800 	mov.w	r8, #0
 800ca28:	e7f6      	b.n	800ca18 <_dtoa_r+0x8f8>
 800ca2a:	4698      	mov	r8, r3
 800ca2c:	e7f4      	b.n	800ca18 <_dtoa_r+0x8f8>
 800ca2e:	d082      	beq.n	800c936 <_dtoa_r+0x816>
 800ca30:	9a05      	ldr	r2, [sp, #20]
 800ca32:	331c      	adds	r3, #28
 800ca34:	441a      	add	r2, r3
 800ca36:	9205      	str	r2, [sp, #20]
 800ca38:	9a06      	ldr	r2, [sp, #24]
 800ca3a:	441a      	add	r2, r3
 800ca3c:	441d      	add	r5, r3
 800ca3e:	9206      	str	r2, [sp, #24]
 800ca40:	e779      	b.n	800c936 <_dtoa_r+0x816>
 800ca42:	4603      	mov	r3, r0
 800ca44:	e7f4      	b.n	800ca30 <_dtoa_r+0x910>
 800ca46:	9b04      	ldr	r3, [sp, #16]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	dc37      	bgt.n	800cabc <_dtoa_r+0x99c>
 800ca4c:	9b07      	ldr	r3, [sp, #28]
 800ca4e:	2b02      	cmp	r3, #2
 800ca50:	dd34      	ble.n	800cabc <_dtoa_r+0x99c>
 800ca52:	9b04      	ldr	r3, [sp, #16]
 800ca54:	9301      	str	r3, [sp, #4]
 800ca56:	9b01      	ldr	r3, [sp, #4]
 800ca58:	b963      	cbnz	r3, 800ca74 <_dtoa_r+0x954>
 800ca5a:	4631      	mov	r1, r6
 800ca5c:	2205      	movs	r2, #5
 800ca5e:	4620      	mov	r0, r4
 800ca60:	f000 f9fe 	bl	800ce60 <__multadd>
 800ca64:	4601      	mov	r1, r0
 800ca66:	4606      	mov	r6, r0
 800ca68:	4650      	mov	r0, sl
 800ca6a:	f000 fc13 	bl	800d294 <__mcmp>
 800ca6e:	2800      	cmp	r0, #0
 800ca70:	f73f adbb 	bgt.w	800c5ea <_dtoa_r+0x4ca>
 800ca74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca76:	9d00      	ldr	r5, [sp, #0]
 800ca78:	ea6f 0b03 	mvn.w	fp, r3
 800ca7c:	f04f 0800 	mov.w	r8, #0
 800ca80:	4631      	mov	r1, r6
 800ca82:	4620      	mov	r0, r4
 800ca84:	f000 f9ca 	bl	800ce1c <_Bfree>
 800ca88:	2f00      	cmp	r7, #0
 800ca8a:	f43f aeab 	beq.w	800c7e4 <_dtoa_r+0x6c4>
 800ca8e:	f1b8 0f00 	cmp.w	r8, #0
 800ca92:	d005      	beq.n	800caa0 <_dtoa_r+0x980>
 800ca94:	45b8      	cmp	r8, r7
 800ca96:	d003      	beq.n	800caa0 <_dtoa_r+0x980>
 800ca98:	4641      	mov	r1, r8
 800ca9a:	4620      	mov	r0, r4
 800ca9c:	f000 f9be 	bl	800ce1c <_Bfree>
 800caa0:	4639      	mov	r1, r7
 800caa2:	4620      	mov	r0, r4
 800caa4:	f000 f9ba 	bl	800ce1c <_Bfree>
 800caa8:	e69c      	b.n	800c7e4 <_dtoa_r+0x6c4>
 800caaa:	2600      	movs	r6, #0
 800caac:	4637      	mov	r7, r6
 800caae:	e7e1      	b.n	800ca74 <_dtoa_r+0x954>
 800cab0:	46bb      	mov	fp, r7
 800cab2:	4637      	mov	r7, r6
 800cab4:	e599      	b.n	800c5ea <_dtoa_r+0x4ca>
 800cab6:	bf00      	nop
 800cab8:	40240000 	.word	0x40240000
 800cabc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	f000 80c8 	beq.w	800cc54 <_dtoa_r+0xb34>
 800cac4:	9b04      	ldr	r3, [sp, #16]
 800cac6:	9301      	str	r3, [sp, #4]
 800cac8:	2d00      	cmp	r5, #0
 800caca:	dd05      	ble.n	800cad8 <_dtoa_r+0x9b8>
 800cacc:	4639      	mov	r1, r7
 800cace:	462a      	mov	r2, r5
 800cad0:	4620      	mov	r0, r4
 800cad2:	f000 fb73 	bl	800d1bc <__lshift>
 800cad6:	4607      	mov	r7, r0
 800cad8:	f1b8 0f00 	cmp.w	r8, #0
 800cadc:	d05b      	beq.n	800cb96 <_dtoa_r+0xa76>
 800cade:	6879      	ldr	r1, [r7, #4]
 800cae0:	4620      	mov	r0, r4
 800cae2:	f000 f95b 	bl	800cd9c <_Balloc>
 800cae6:	4605      	mov	r5, r0
 800cae8:	b928      	cbnz	r0, 800caf6 <_dtoa_r+0x9d6>
 800caea:	4b83      	ldr	r3, [pc, #524]	; (800ccf8 <_dtoa_r+0xbd8>)
 800caec:	4602      	mov	r2, r0
 800caee:	f240 21ef 	movw	r1, #751	; 0x2ef
 800caf2:	f7ff bb2e 	b.w	800c152 <_dtoa_r+0x32>
 800caf6:	693a      	ldr	r2, [r7, #16]
 800caf8:	3202      	adds	r2, #2
 800cafa:	0092      	lsls	r2, r2, #2
 800cafc:	f107 010c 	add.w	r1, r7, #12
 800cb00:	300c      	adds	r0, #12
 800cb02:	f001 f8af 	bl	800dc64 <memcpy>
 800cb06:	2201      	movs	r2, #1
 800cb08:	4629      	mov	r1, r5
 800cb0a:	4620      	mov	r0, r4
 800cb0c:	f000 fb56 	bl	800d1bc <__lshift>
 800cb10:	9b00      	ldr	r3, [sp, #0]
 800cb12:	3301      	adds	r3, #1
 800cb14:	9304      	str	r3, [sp, #16]
 800cb16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb1a:	4413      	add	r3, r2
 800cb1c:	9308      	str	r3, [sp, #32]
 800cb1e:	9b02      	ldr	r3, [sp, #8]
 800cb20:	f003 0301 	and.w	r3, r3, #1
 800cb24:	46b8      	mov	r8, r7
 800cb26:	9306      	str	r3, [sp, #24]
 800cb28:	4607      	mov	r7, r0
 800cb2a:	9b04      	ldr	r3, [sp, #16]
 800cb2c:	4631      	mov	r1, r6
 800cb2e:	3b01      	subs	r3, #1
 800cb30:	4650      	mov	r0, sl
 800cb32:	9301      	str	r3, [sp, #4]
 800cb34:	f7ff fa6a 	bl	800c00c <quorem>
 800cb38:	4641      	mov	r1, r8
 800cb3a:	9002      	str	r0, [sp, #8]
 800cb3c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cb40:	4650      	mov	r0, sl
 800cb42:	f000 fba7 	bl	800d294 <__mcmp>
 800cb46:	463a      	mov	r2, r7
 800cb48:	9005      	str	r0, [sp, #20]
 800cb4a:	4631      	mov	r1, r6
 800cb4c:	4620      	mov	r0, r4
 800cb4e:	f000 fbbd 	bl	800d2cc <__mdiff>
 800cb52:	68c2      	ldr	r2, [r0, #12]
 800cb54:	4605      	mov	r5, r0
 800cb56:	bb02      	cbnz	r2, 800cb9a <_dtoa_r+0xa7a>
 800cb58:	4601      	mov	r1, r0
 800cb5a:	4650      	mov	r0, sl
 800cb5c:	f000 fb9a 	bl	800d294 <__mcmp>
 800cb60:	4602      	mov	r2, r0
 800cb62:	4629      	mov	r1, r5
 800cb64:	4620      	mov	r0, r4
 800cb66:	9209      	str	r2, [sp, #36]	; 0x24
 800cb68:	f000 f958 	bl	800ce1c <_Bfree>
 800cb6c:	9b07      	ldr	r3, [sp, #28]
 800cb6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb70:	9d04      	ldr	r5, [sp, #16]
 800cb72:	ea43 0102 	orr.w	r1, r3, r2
 800cb76:	9b06      	ldr	r3, [sp, #24]
 800cb78:	4319      	orrs	r1, r3
 800cb7a:	d110      	bne.n	800cb9e <_dtoa_r+0xa7e>
 800cb7c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cb80:	d029      	beq.n	800cbd6 <_dtoa_r+0xab6>
 800cb82:	9b05      	ldr	r3, [sp, #20]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	dd02      	ble.n	800cb8e <_dtoa_r+0xa6e>
 800cb88:	9b02      	ldr	r3, [sp, #8]
 800cb8a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cb8e:	9b01      	ldr	r3, [sp, #4]
 800cb90:	f883 9000 	strb.w	r9, [r3]
 800cb94:	e774      	b.n	800ca80 <_dtoa_r+0x960>
 800cb96:	4638      	mov	r0, r7
 800cb98:	e7ba      	b.n	800cb10 <_dtoa_r+0x9f0>
 800cb9a:	2201      	movs	r2, #1
 800cb9c:	e7e1      	b.n	800cb62 <_dtoa_r+0xa42>
 800cb9e:	9b05      	ldr	r3, [sp, #20]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	db04      	blt.n	800cbae <_dtoa_r+0xa8e>
 800cba4:	9907      	ldr	r1, [sp, #28]
 800cba6:	430b      	orrs	r3, r1
 800cba8:	9906      	ldr	r1, [sp, #24]
 800cbaa:	430b      	orrs	r3, r1
 800cbac:	d120      	bne.n	800cbf0 <_dtoa_r+0xad0>
 800cbae:	2a00      	cmp	r2, #0
 800cbb0:	dded      	ble.n	800cb8e <_dtoa_r+0xa6e>
 800cbb2:	4651      	mov	r1, sl
 800cbb4:	2201      	movs	r2, #1
 800cbb6:	4620      	mov	r0, r4
 800cbb8:	f000 fb00 	bl	800d1bc <__lshift>
 800cbbc:	4631      	mov	r1, r6
 800cbbe:	4682      	mov	sl, r0
 800cbc0:	f000 fb68 	bl	800d294 <__mcmp>
 800cbc4:	2800      	cmp	r0, #0
 800cbc6:	dc03      	bgt.n	800cbd0 <_dtoa_r+0xab0>
 800cbc8:	d1e1      	bne.n	800cb8e <_dtoa_r+0xa6e>
 800cbca:	f019 0f01 	tst.w	r9, #1
 800cbce:	d0de      	beq.n	800cb8e <_dtoa_r+0xa6e>
 800cbd0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cbd4:	d1d8      	bne.n	800cb88 <_dtoa_r+0xa68>
 800cbd6:	9a01      	ldr	r2, [sp, #4]
 800cbd8:	2339      	movs	r3, #57	; 0x39
 800cbda:	7013      	strb	r3, [r2, #0]
 800cbdc:	462b      	mov	r3, r5
 800cbde:	461d      	mov	r5, r3
 800cbe0:	3b01      	subs	r3, #1
 800cbe2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cbe6:	2a39      	cmp	r2, #57	; 0x39
 800cbe8:	d06c      	beq.n	800ccc4 <_dtoa_r+0xba4>
 800cbea:	3201      	adds	r2, #1
 800cbec:	701a      	strb	r2, [r3, #0]
 800cbee:	e747      	b.n	800ca80 <_dtoa_r+0x960>
 800cbf0:	2a00      	cmp	r2, #0
 800cbf2:	dd07      	ble.n	800cc04 <_dtoa_r+0xae4>
 800cbf4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cbf8:	d0ed      	beq.n	800cbd6 <_dtoa_r+0xab6>
 800cbfa:	9a01      	ldr	r2, [sp, #4]
 800cbfc:	f109 0301 	add.w	r3, r9, #1
 800cc00:	7013      	strb	r3, [r2, #0]
 800cc02:	e73d      	b.n	800ca80 <_dtoa_r+0x960>
 800cc04:	9b04      	ldr	r3, [sp, #16]
 800cc06:	9a08      	ldr	r2, [sp, #32]
 800cc08:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cc0c:	4293      	cmp	r3, r2
 800cc0e:	d043      	beq.n	800cc98 <_dtoa_r+0xb78>
 800cc10:	4651      	mov	r1, sl
 800cc12:	2300      	movs	r3, #0
 800cc14:	220a      	movs	r2, #10
 800cc16:	4620      	mov	r0, r4
 800cc18:	f000 f922 	bl	800ce60 <__multadd>
 800cc1c:	45b8      	cmp	r8, r7
 800cc1e:	4682      	mov	sl, r0
 800cc20:	f04f 0300 	mov.w	r3, #0
 800cc24:	f04f 020a 	mov.w	r2, #10
 800cc28:	4641      	mov	r1, r8
 800cc2a:	4620      	mov	r0, r4
 800cc2c:	d107      	bne.n	800cc3e <_dtoa_r+0xb1e>
 800cc2e:	f000 f917 	bl	800ce60 <__multadd>
 800cc32:	4680      	mov	r8, r0
 800cc34:	4607      	mov	r7, r0
 800cc36:	9b04      	ldr	r3, [sp, #16]
 800cc38:	3301      	adds	r3, #1
 800cc3a:	9304      	str	r3, [sp, #16]
 800cc3c:	e775      	b.n	800cb2a <_dtoa_r+0xa0a>
 800cc3e:	f000 f90f 	bl	800ce60 <__multadd>
 800cc42:	4639      	mov	r1, r7
 800cc44:	4680      	mov	r8, r0
 800cc46:	2300      	movs	r3, #0
 800cc48:	220a      	movs	r2, #10
 800cc4a:	4620      	mov	r0, r4
 800cc4c:	f000 f908 	bl	800ce60 <__multadd>
 800cc50:	4607      	mov	r7, r0
 800cc52:	e7f0      	b.n	800cc36 <_dtoa_r+0xb16>
 800cc54:	9b04      	ldr	r3, [sp, #16]
 800cc56:	9301      	str	r3, [sp, #4]
 800cc58:	9d00      	ldr	r5, [sp, #0]
 800cc5a:	4631      	mov	r1, r6
 800cc5c:	4650      	mov	r0, sl
 800cc5e:	f7ff f9d5 	bl	800c00c <quorem>
 800cc62:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cc66:	9b00      	ldr	r3, [sp, #0]
 800cc68:	f805 9b01 	strb.w	r9, [r5], #1
 800cc6c:	1aea      	subs	r2, r5, r3
 800cc6e:	9b01      	ldr	r3, [sp, #4]
 800cc70:	4293      	cmp	r3, r2
 800cc72:	dd07      	ble.n	800cc84 <_dtoa_r+0xb64>
 800cc74:	4651      	mov	r1, sl
 800cc76:	2300      	movs	r3, #0
 800cc78:	220a      	movs	r2, #10
 800cc7a:	4620      	mov	r0, r4
 800cc7c:	f000 f8f0 	bl	800ce60 <__multadd>
 800cc80:	4682      	mov	sl, r0
 800cc82:	e7ea      	b.n	800cc5a <_dtoa_r+0xb3a>
 800cc84:	9b01      	ldr	r3, [sp, #4]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	bfc8      	it	gt
 800cc8a:	461d      	movgt	r5, r3
 800cc8c:	9b00      	ldr	r3, [sp, #0]
 800cc8e:	bfd8      	it	le
 800cc90:	2501      	movle	r5, #1
 800cc92:	441d      	add	r5, r3
 800cc94:	f04f 0800 	mov.w	r8, #0
 800cc98:	4651      	mov	r1, sl
 800cc9a:	2201      	movs	r2, #1
 800cc9c:	4620      	mov	r0, r4
 800cc9e:	f000 fa8d 	bl	800d1bc <__lshift>
 800cca2:	4631      	mov	r1, r6
 800cca4:	4682      	mov	sl, r0
 800cca6:	f000 faf5 	bl	800d294 <__mcmp>
 800ccaa:	2800      	cmp	r0, #0
 800ccac:	dc96      	bgt.n	800cbdc <_dtoa_r+0xabc>
 800ccae:	d102      	bne.n	800ccb6 <_dtoa_r+0xb96>
 800ccb0:	f019 0f01 	tst.w	r9, #1
 800ccb4:	d192      	bne.n	800cbdc <_dtoa_r+0xabc>
 800ccb6:	462b      	mov	r3, r5
 800ccb8:	461d      	mov	r5, r3
 800ccba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ccbe:	2a30      	cmp	r2, #48	; 0x30
 800ccc0:	d0fa      	beq.n	800ccb8 <_dtoa_r+0xb98>
 800ccc2:	e6dd      	b.n	800ca80 <_dtoa_r+0x960>
 800ccc4:	9a00      	ldr	r2, [sp, #0]
 800ccc6:	429a      	cmp	r2, r3
 800ccc8:	d189      	bne.n	800cbde <_dtoa_r+0xabe>
 800ccca:	f10b 0b01 	add.w	fp, fp, #1
 800ccce:	2331      	movs	r3, #49	; 0x31
 800ccd0:	e796      	b.n	800cc00 <_dtoa_r+0xae0>
 800ccd2:	4b0a      	ldr	r3, [pc, #40]	; (800ccfc <_dtoa_r+0xbdc>)
 800ccd4:	f7ff ba99 	b.w	800c20a <_dtoa_r+0xea>
 800ccd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	f47f aa6d 	bne.w	800c1ba <_dtoa_r+0x9a>
 800cce0:	4b07      	ldr	r3, [pc, #28]	; (800cd00 <_dtoa_r+0xbe0>)
 800cce2:	f7ff ba92 	b.w	800c20a <_dtoa_r+0xea>
 800cce6:	9b01      	ldr	r3, [sp, #4]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	dcb5      	bgt.n	800cc58 <_dtoa_r+0xb38>
 800ccec:	9b07      	ldr	r3, [sp, #28]
 800ccee:	2b02      	cmp	r3, #2
 800ccf0:	f73f aeb1 	bgt.w	800ca56 <_dtoa_r+0x936>
 800ccf4:	e7b0      	b.n	800cc58 <_dtoa_r+0xb38>
 800ccf6:	bf00      	nop
 800ccf8:	0800f98c 	.word	0x0800f98c
 800ccfc:	0800f8ec 	.word	0x0800f8ec
 800cd00:	0800f910 	.word	0x0800f910

0800cd04 <_free_r>:
 800cd04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cd06:	2900      	cmp	r1, #0
 800cd08:	d044      	beq.n	800cd94 <_free_r+0x90>
 800cd0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd0e:	9001      	str	r0, [sp, #4]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	f1a1 0404 	sub.w	r4, r1, #4
 800cd16:	bfb8      	it	lt
 800cd18:	18e4      	addlt	r4, r4, r3
 800cd1a:	f7fe f9a9 	bl	800b070 <__malloc_lock>
 800cd1e:	4a1e      	ldr	r2, [pc, #120]	; (800cd98 <_free_r+0x94>)
 800cd20:	9801      	ldr	r0, [sp, #4]
 800cd22:	6813      	ldr	r3, [r2, #0]
 800cd24:	b933      	cbnz	r3, 800cd34 <_free_r+0x30>
 800cd26:	6063      	str	r3, [r4, #4]
 800cd28:	6014      	str	r4, [r2, #0]
 800cd2a:	b003      	add	sp, #12
 800cd2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cd30:	f7fe b9a4 	b.w	800b07c <__malloc_unlock>
 800cd34:	42a3      	cmp	r3, r4
 800cd36:	d908      	bls.n	800cd4a <_free_r+0x46>
 800cd38:	6825      	ldr	r5, [r4, #0]
 800cd3a:	1961      	adds	r1, r4, r5
 800cd3c:	428b      	cmp	r3, r1
 800cd3e:	bf01      	itttt	eq
 800cd40:	6819      	ldreq	r1, [r3, #0]
 800cd42:	685b      	ldreq	r3, [r3, #4]
 800cd44:	1949      	addeq	r1, r1, r5
 800cd46:	6021      	streq	r1, [r4, #0]
 800cd48:	e7ed      	b.n	800cd26 <_free_r+0x22>
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	685b      	ldr	r3, [r3, #4]
 800cd4e:	b10b      	cbz	r3, 800cd54 <_free_r+0x50>
 800cd50:	42a3      	cmp	r3, r4
 800cd52:	d9fa      	bls.n	800cd4a <_free_r+0x46>
 800cd54:	6811      	ldr	r1, [r2, #0]
 800cd56:	1855      	adds	r5, r2, r1
 800cd58:	42a5      	cmp	r5, r4
 800cd5a:	d10b      	bne.n	800cd74 <_free_r+0x70>
 800cd5c:	6824      	ldr	r4, [r4, #0]
 800cd5e:	4421      	add	r1, r4
 800cd60:	1854      	adds	r4, r2, r1
 800cd62:	42a3      	cmp	r3, r4
 800cd64:	6011      	str	r1, [r2, #0]
 800cd66:	d1e0      	bne.n	800cd2a <_free_r+0x26>
 800cd68:	681c      	ldr	r4, [r3, #0]
 800cd6a:	685b      	ldr	r3, [r3, #4]
 800cd6c:	6053      	str	r3, [r2, #4]
 800cd6e:	440c      	add	r4, r1
 800cd70:	6014      	str	r4, [r2, #0]
 800cd72:	e7da      	b.n	800cd2a <_free_r+0x26>
 800cd74:	d902      	bls.n	800cd7c <_free_r+0x78>
 800cd76:	230c      	movs	r3, #12
 800cd78:	6003      	str	r3, [r0, #0]
 800cd7a:	e7d6      	b.n	800cd2a <_free_r+0x26>
 800cd7c:	6825      	ldr	r5, [r4, #0]
 800cd7e:	1961      	adds	r1, r4, r5
 800cd80:	428b      	cmp	r3, r1
 800cd82:	bf04      	itt	eq
 800cd84:	6819      	ldreq	r1, [r3, #0]
 800cd86:	685b      	ldreq	r3, [r3, #4]
 800cd88:	6063      	str	r3, [r4, #4]
 800cd8a:	bf04      	itt	eq
 800cd8c:	1949      	addeq	r1, r1, r5
 800cd8e:	6021      	streq	r1, [r4, #0]
 800cd90:	6054      	str	r4, [r2, #4]
 800cd92:	e7ca      	b.n	800cd2a <_free_r+0x26>
 800cd94:	b003      	add	sp, #12
 800cd96:	bd30      	pop	{r4, r5, pc}
 800cd98:	20000fb4 	.word	0x20000fb4

0800cd9c <_Balloc>:
 800cd9c:	b570      	push	{r4, r5, r6, lr}
 800cd9e:	69c6      	ldr	r6, [r0, #28]
 800cda0:	4604      	mov	r4, r0
 800cda2:	460d      	mov	r5, r1
 800cda4:	b976      	cbnz	r6, 800cdc4 <_Balloc+0x28>
 800cda6:	2010      	movs	r0, #16
 800cda8:	f7fe f8ba 	bl	800af20 <malloc>
 800cdac:	4602      	mov	r2, r0
 800cdae:	61e0      	str	r0, [r4, #28]
 800cdb0:	b920      	cbnz	r0, 800cdbc <_Balloc+0x20>
 800cdb2:	4b18      	ldr	r3, [pc, #96]	; (800ce14 <_Balloc+0x78>)
 800cdb4:	4818      	ldr	r0, [pc, #96]	; (800ce18 <_Balloc+0x7c>)
 800cdb6:	216b      	movs	r1, #107	; 0x6b
 800cdb8:	f000 ff62 	bl	800dc80 <__assert_func>
 800cdbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cdc0:	6006      	str	r6, [r0, #0]
 800cdc2:	60c6      	str	r6, [r0, #12]
 800cdc4:	69e6      	ldr	r6, [r4, #28]
 800cdc6:	68f3      	ldr	r3, [r6, #12]
 800cdc8:	b183      	cbz	r3, 800cdec <_Balloc+0x50>
 800cdca:	69e3      	ldr	r3, [r4, #28]
 800cdcc:	68db      	ldr	r3, [r3, #12]
 800cdce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cdd2:	b9b8      	cbnz	r0, 800ce04 <_Balloc+0x68>
 800cdd4:	2101      	movs	r1, #1
 800cdd6:	fa01 f605 	lsl.w	r6, r1, r5
 800cdda:	1d72      	adds	r2, r6, #5
 800cddc:	0092      	lsls	r2, r2, #2
 800cdde:	4620      	mov	r0, r4
 800cde0:	f000 ff6c 	bl	800dcbc <_calloc_r>
 800cde4:	b160      	cbz	r0, 800ce00 <_Balloc+0x64>
 800cde6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cdea:	e00e      	b.n	800ce0a <_Balloc+0x6e>
 800cdec:	2221      	movs	r2, #33	; 0x21
 800cdee:	2104      	movs	r1, #4
 800cdf0:	4620      	mov	r0, r4
 800cdf2:	f000 ff63 	bl	800dcbc <_calloc_r>
 800cdf6:	69e3      	ldr	r3, [r4, #28]
 800cdf8:	60f0      	str	r0, [r6, #12]
 800cdfa:	68db      	ldr	r3, [r3, #12]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d1e4      	bne.n	800cdca <_Balloc+0x2e>
 800ce00:	2000      	movs	r0, #0
 800ce02:	bd70      	pop	{r4, r5, r6, pc}
 800ce04:	6802      	ldr	r2, [r0, #0]
 800ce06:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ce10:	e7f7      	b.n	800ce02 <_Balloc+0x66>
 800ce12:	bf00      	nop
 800ce14:	0800f91d 	.word	0x0800f91d
 800ce18:	0800f99d 	.word	0x0800f99d

0800ce1c <_Bfree>:
 800ce1c:	b570      	push	{r4, r5, r6, lr}
 800ce1e:	69c6      	ldr	r6, [r0, #28]
 800ce20:	4605      	mov	r5, r0
 800ce22:	460c      	mov	r4, r1
 800ce24:	b976      	cbnz	r6, 800ce44 <_Bfree+0x28>
 800ce26:	2010      	movs	r0, #16
 800ce28:	f7fe f87a 	bl	800af20 <malloc>
 800ce2c:	4602      	mov	r2, r0
 800ce2e:	61e8      	str	r0, [r5, #28]
 800ce30:	b920      	cbnz	r0, 800ce3c <_Bfree+0x20>
 800ce32:	4b09      	ldr	r3, [pc, #36]	; (800ce58 <_Bfree+0x3c>)
 800ce34:	4809      	ldr	r0, [pc, #36]	; (800ce5c <_Bfree+0x40>)
 800ce36:	218f      	movs	r1, #143	; 0x8f
 800ce38:	f000 ff22 	bl	800dc80 <__assert_func>
 800ce3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce40:	6006      	str	r6, [r0, #0]
 800ce42:	60c6      	str	r6, [r0, #12]
 800ce44:	b13c      	cbz	r4, 800ce56 <_Bfree+0x3a>
 800ce46:	69eb      	ldr	r3, [r5, #28]
 800ce48:	6862      	ldr	r2, [r4, #4]
 800ce4a:	68db      	ldr	r3, [r3, #12]
 800ce4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ce50:	6021      	str	r1, [r4, #0]
 800ce52:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ce56:	bd70      	pop	{r4, r5, r6, pc}
 800ce58:	0800f91d 	.word	0x0800f91d
 800ce5c:	0800f99d 	.word	0x0800f99d

0800ce60 <__multadd>:
 800ce60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce64:	690d      	ldr	r5, [r1, #16]
 800ce66:	4607      	mov	r7, r0
 800ce68:	460c      	mov	r4, r1
 800ce6a:	461e      	mov	r6, r3
 800ce6c:	f101 0c14 	add.w	ip, r1, #20
 800ce70:	2000      	movs	r0, #0
 800ce72:	f8dc 3000 	ldr.w	r3, [ip]
 800ce76:	b299      	uxth	r1, r3
 800ce78:	fb02 6101 	mla	r1, r2, r1, r6
 800ce7c:	0c1e      	lsrs	r6, r3, #16
 800ce7e:	0c0b      	lsrs	r3, r1, #16
 800ce80:	fb02 3306 	mla	r3, r2, r6, r3
 800ce84:	b289      	uxth	r1, r1
 800ce86:	3001      	adds	r0, #1
 800ce88:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ce8c:	4285      	cmp	r5, r0
 800ce8e:	f84c 1b04 	str.w	r1, [ip], #4
 800ce92:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ce96:	dcec      	bgt.n	800ce72 <__multadd+0x12>
 800ce98:	b30e      	cbz	r6, 800cede <__multadd+0x7e>
 800ce9a:	68a3      	ldr	r3, [r4, #8]
 800ce9c:	42ab      	cmp	r3, r5
 800ce9e:	dc19      	bgt.n	800ced4 <__multadd+0x74>
 800cea0:	6861      	ldr	r1, [r4, #4]
 800cea2:	4638      	mov	r0, r7
 800cea4:	3101      	adds	r1, #1
 800cea6:	f7ff ff79 	bl	800cd9c <_Balloc>
 800ceaa:	4680      	mov	r8, r0
 800ceac:	b928      	cbnz	r0, 800ceba <__multadd+0x5a>
 800ceae:	4602      	mov	r2, r0
 800ceb0:	4b0c      	ldr	r3, [pc, #48]	; (800cee4 <__multadd+0x84>)
 800ceb2:	480d      	ldr	r0, [pc, #52]	; (800cee8 <__multadd+0x88>)
 800ceb4:	21ba      	movs	r1, #186	; 0xba
 800ceb6:	f000 fee3 	bl	800dc80 <__assert_func>
 800ceba:	6922      	ldr	r2, [r4, #16]
 800cebc:	3202      	adds	r2, #2
 800cebe:	f104 010c 	add.w	r1, r4, #12
 800cec2:	0092      	lsls	r2, r2, #2
 800cec4:	300c      	adds	r0, #12
 800cec6:	f000 fecd 	bl	800dc64 <memcpy>
 800ceca:	4621      	mov	r1, r4
 800cecc:	4638      	mov	r0, r7
 800cece:	f7ff ffa5 	bl	800ce1c <_Bfree>
 800ced2:	4644      	mov	r4, r8
 800ced4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ced8:	3501      	adds	r5, #1
 800ceda:	615e      	str	r6, [r3, #20]
 800cedc:	6125      	str	r5, [r4, #16]
 800cede:	4620      	mov	r0, r4
 800cee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cee4:	0800f98c 	.word	0x0800f98c
 800cee8:	0800f99d 	.word	0x0800f99d

0800ceec <__hi0bits>:
 800ceec:	0c03      	lsrs	r3, r0, #16
 800ceee:	041b      	lsls	r3, r3, #16
 800cef0:	b9d3      	cbnz	r3, 800cf28 <__hi0bits+0x3c>
 800cef2:	0400      	lsls	r0, r0, #16
 800cef4:	2310      	movs	r3, #16
 800cef6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cefa:	bf04      	itt	eq
 800cefc:	0200      	lsleq	r0, r0, #8
 800cefe:	3308      	addeq	r3, #8
 800cf00:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cf04:	bf04      	itt	eq
 800cf06:	0100      	lsleq	r0, r0, #4
 800cf08:	3304      	addeq	r3, #4
 800cf0a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cf0e:	bf04      	itt	eq
 800cf10:	0080      	lsleq	r0, r0, #2
 800cf12:	3302      	addeq	r3, #2
 800cf14:	2800      	cmp	r0, #0
 800cf16:	db05      	blt.n	800cf24 <__hi0bits+0x38>
 800cf18:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cf1c:	f103 0301 	add.w	r3, r3, #1
 800cf20:	bf08      	it	eq
 800cf22:	2320      	moveq	r3, #32
 800cf24:	4618      	mov	r0, r3
 800cf26:	4770      	bx	lr
 800cf28:	2300      	movs	r3, #0
 800cf2a:	e7e4      	b.n	800cef6 <__hi0bits+0xa>

0800cf2c <__lo0bits>:
 800cf2c:	6803      	ldr	r3, [r0, #0]
 800cf2e:	f013 0207 	ands.w	r2, r3, #7
 800cf32:	d00c      	beq.n	800cf4e <__lo0bits+0x22>
 800cf34:	07d9      	lsls	r1, r3, #31
 800cf36:	d422      	bmi.n	800cf7e <__lo0bits+0x52>
 800cf38:	079a      	lsls	r2, r3, #30
 800cf3a:	bf49      	itett	mi
 800cf3c:	085b      	lsrmi	r3, r3, #1
 800cf3e:	089b      	lsrpl	r3, r3, #2
 800cf40:	6003      	strmi	r3, [r0, #0]
 800cf42:	2201      	movmi	r2, #1
 800cf44:	bf5c      	itt	pl
 800cf46:	6003      	strpl	r3, [r0, #0]
 800cf48:	2202      	movpl	r2, #2
 800cf4a:	4610      	mov	r0, r2
 800cf4c:	4770      	bx	lr
 800cf4e:	b299      	uxth	r1, r3
 800cf50:	b909      	cbnz	r1, 800cf56 <__lo0bits+0x2a>
 800cf52:	0c1b      	lsrs	r3, r3, #16
 800cf54:	2210      	movs	r2, #16
 800cf56:	b2d9      	uxtb	r1, r3
 800cf58:	b909      	cbnz	r1, 800cf5e <__lo0bits+0x32>
 800cf5a:	3208      	adds	r2, #8
 800cf5c:	0a1b      	lsrs	r3, r3, #8
 800cf5e:	0719      	lsls	r1, r3, #28
 800cf60:	bf04      	itt	eq
 800cf62:	091b      	lsreq	r3, r3, #4
 800cf64:	3204      	addeq	r2, #4
 800cf66:	0799      	lsls	r1, r3, #30
 800cf68:	bf04      	itt	eq
 800cf6a:	089b      	lsreq	r3, r3, #2
 800cf6c:	3202      	addeq	r2, #2
 800cf6e:	07d9      	lsls	r1, r3, #31
 800cf70:	d403      	bmi.n	800cf7a <__lo0bits+0x4e>
 800cf72:	085b      	lsrs	r3, r3, #1
 800cf74:	f102 0201 	add.w	r2, r2, #1
 800cf78:	d003      	beq.n	800cf82 <__lo0bits+0x56>
 800cf7a:	6003      	str	r3, [r0, #0]
 800cf7c:	e7e5      	b.n	800cf4a <__lo0bits+0x1e>
 800cf7e:	2200      	movs	r2, #0
 800cf80:	e7e3      	b.n	800cf4a <__lo0bits+0x1e>
 800cf82:	2220      	movs	r2, #32
 800cf84:	e7e1      	b.n	800cf4a <__lo0bits+0x1e>
	...

0800cf88 <__i2b>:
 800cf88:	b510      	push	{r4, lr}
 800cf8a:	460c      	mov	r4, r1
 800cf8c:	2101      	movs	r1, #1
 800cf8e:	f7ff ff05 	bl	800cd9c <_Balloc>
 800cf92:	4602      	mov	r2, r0
 800cf94:	b928      	cbnz	r0, 800cfa2 <__i2b+0x1a>
 800cf96:	4b05      	ldr	r3, [pc, #20]	; (800cfac <__i2b+0x24>)
 800cf98:	4805      	ldr	r0, [pc, #20]	; (800cfb0 <__i2b+0x28>)
 800cf9a:	f240 1145 	movw	r1, #325	; 0x145
 800cf9e:	f000 fe6f 	bl	800dc80 <__assert_func>
 800cfa2:	2301      	movs	r3, #1
 800cfa4:	6144      	str	r4, [r0, #20]
 800cfa6:	6103      	str	r3, [r0, #16]
 800cfa8:	bd10      	pop	{r4, pc}
 800cfaa:	bf00      	nop
 800cfac:	0800f98c 	.word	0x0800f98c
 800cfb0:	0800f99d 	.word	0x0800f99d

0800cfb4 <__multiply>:
 800cfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfb8:	4691      	mov	r9, r2
 800cfba:	690a      	ldr	r2, [r1, #16]
 800cfbc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cfc0:	429a      	cmp	r2, r3
 800cfc2:	bfb8      	it	lt
 800cfc4:	460b      	movlt	r3, r1
 800cfc6:	460c      	mov	r4, r1
 800cfc8:	bfbc      	itt	lt
 800cfca:	464c      	movlt	r4, r9
 800cfcc:	4699      	movlt	r9, r3
 800cfce:	6927      	ldr	r7, [r4, #16]
 800cfd0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cfd4:	68a3      	ldr	r3, [r4, #8]
 800cfd6:	6861      	ldr	r1, [r4, #4]
 800cfd8:	eb07 060a 	add.w	r6, r7, sl
 800cfdc:	42b3      	cmp	r3, r6
 800cfde:	b085      	sub	sp, #20
 800cfe0:	bfb8      	it	lt
 800cfe2:	3101      	addlt	r1, #1
 800cfe4:	f7ff feda 	bl	800cd9c <_Balloc>
 800cfe8:	b930      	cbnz	r0, 800cff8 <__multiply+0x44>
 800cfea:	4602      	mov	r2, r0
 800cfec:	4b44      	ldr	r3, [pc, #272]	; (800d100 <__multiply+0x14c>)
 800cfee:	4845      	ldr	r0, [pc, #276]	; (800d104 <__multiply+0x150>)
 800cff0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800cff4:	f000 fe44 	bl	800dc80 <__assert_func>
 800cff8:	f100 0514 	add.w	r5, r0, #20
 800cffc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d000:	462b      	mov	r3, r5
 800d002:	2200      	movs	r2, #0
 800d004:	4543      	cmp	r3, r8
 800d006:	d321      	bcc.n	800d04c <__multiply+0x98>
 800d008:	f104 0314 	add.w	r3, r4, #20
 800d00c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d010:	f109 0314 	add.w	r3, r9, #20
 800d014:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d018:	9202      	str	r2, [sp, #8]
 800d01a:	1b3a      	subs	r2, r7, r4
 800d01c:	3a15      	subs	r2, #21
 800d01e:	f022 0203 	bic.w	r2, r2, #3
 800d022:	3204      	adds	r2, #4
 800d024:	f104 0115 	add.w	r1, r4, #21
 800d028:	428f      	cmp	r7, r1
 800d02a:	bf38      	it	cc
 800d02c:	2204      	movcc	r2, #4
 800d02e:	9201      	str	r2, [sp, #4]
 800d030:	9a02      	ldr	r2, [sp, #8]
 800d032:	9303      	str	r3, [sp, #12]
 800d034:	429a      	cmp	r2, r3
 800d036:	d80c      	bhi.n	800d052 <__multiply+0x9e>
 800d038:	2e00      	cmp	r6, #0
 800d03a:	dd03      	ble.n	800d044 <__multiply+0x90>
 800d03c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d040:	2b00      	cmp	r3, #0
 800d042:	d05b      	beq.n	800d0fc <__multiply+0x148>
 800d044:	6106      	str	r6, [r0, #16]
 800d046:	b005      	add	sp, #20
 800d048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d04c:	f843 2b04 	str.w	r2, [r3], #4
 800d050:	e7d8      	b.n	800d004 <__multiply+0x50>
 800d052:	f8b3 a000 	ldrh.w	sl, [r3]
 800d056:	f1ba 0f00 	cmp.w	sl, #0
 800d05a:	d024      	beq.n	800d0a6 <__multiply+0xf2>
 800d05c:	f104 0e14 	add.w	lr, r4, #20
 800d060:	46a9      	mov	r9, r5
 800d062:	f04f 0c00 	mov.w	ip, #0
 800d066:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d06a:	f8d9 1000 	ldr.w	r1, [r9]
 800d06e:	fa1f fb82 	uxth.w	fp, r2
 800d072:	b289      	uxth	r1, r1
 800d074:	fb0a 110b 	mla	r1, sl, fp, r1
 800d078:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d07c:	f8d9 2000 	ldr.w	r2, [r9]
 800d080:	4461      	add	r1, ip
 800d082:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d086:	fb0a c20b 	mla	r2, sl, fp, ip
 800d08a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d08e:	b289      	uxth	r1, r1
 800d090:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d094:	4577      	cmp	r7, lr
 800d096:	f849 1b04 	str.w	r1, [r9], #4
 800d09a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d09e:	d8e2      	bhi.n	800d066 <__multiply+0xb2>
 800d0a0:	9a01      	ldr	r2, [sp, #4]
 800d0a2:	f845 c002 	str.w	ip, [r5, r2]
 800d0a6:	9a03      	ldr	r2, [sp, #12]
 800d0a8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d0ac:	3304      	adds	r3, #4
 800d0ae:	f1b9 0f00 	cmp.w	r9, #0
 800d0b2:	d021      	beq.n	800d0f8 <__multiply+0x144>
 800d0b4:	6829      	ldr	r1, [r5, #0]
 800d0b6:	f104 0c14 	add.w	ip, r4, #20
 800d0ba:	46ae      	mov	lr, r5
 800d0bc:	f04f 0a00 	mov.w	sl, #0
 800d0c0:	f8bc b000 	ldrh.w	fp, [ip]
 800d0c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d0c8:	fb09 220b 	mla	r2, r9, fp, r2
 800d0cc:	4452      	add	r2, sl
 800d0ce:	b289      	uxth	r1, r1
 800d0d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d0d4:	f84e 1b04 	str.w	r1, [lr], #4
 800d0d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d0dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d0e0:	f8be 1000 	ldrh.w	r1, [lr]
 800d0e4:	fb09 110a 	mla	r1, r9, sl, r1
 800d0e8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d0ec:	4567      	cmp	r7, ip
 800d0ee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d0f2:	d8e5      	bhi.n	800d0c0 <__multiply+0x10c>
 800d0f4:	9a01      	ldr	r2, [sp, #4]
 800d0f6:	50a9      	str	r1, [r5, r2]
 800d0f8:	3504      	adds	r5, #4
 800d0fa:	e799      	b.n	800d030 <__multiply+0x7c>
 800d0fc:	3e01      	subs	r6, #1
 800d0fe:	e79b      	b.n	800d038 <__multiply+0x84>
 800d100:	0800f98c 	.word	0x0800f98c
 800d104:	0800f99d 	.word	0x0800f99d

0800d108 <__pow5mult>:
 800d108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d10c:	4615      	mov	r5, r2
 800d10e:	f012 0203 	ands.w	r2, r2, #3
 800d112:	4606      	mov	r6, r0
 800d114:	460f      	mov	r7, r1
 800d116:	d007      	beq.n	800d128 <__pow5mult+0x20>
 800d118:	4c25      	ldr	r4, [pc, #148]	; (800d1b0 <__pow5mult+0xa8>)
 800d11a:	3a01      	subs	r2, #1
 800d11c:	2300      	movs	r3, #0
 800d11e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d122:	f7ff fe9d 	bl	800ce60 <__multadd>
 800d126:	4607      	mov	r7, r0
 800d128:	10ad      	asrs	r5, r5, #2
 800d12a:	d03d      	beq.n	800d1a8 <__pow5mult+0xa0>
 800d12c:	69f4      	ldr	r4, [r6, #28]
 800d12e:	b97c      	cbnz	r4, 800d150 <__pow5mult+0x48>
 800d130:	2010      	movs	r0, #16
 800d132:	f7fd fef5 	bl	800af20 <malloc>
 800d136:	4602      	mov	r2, r0
 800d138:	61f0      	str	r0, [r6, #28]
 800d13a:	b928      	cbnz	r0, 800d148 <__pow5mult+0x40>
 800d13c:	4b1d      	ldr	r3, [pc, #116]	; (800d1b4 <__pow5mult+0xac>)
 800d13e:	481e      	ldr	r0, [pc, #120]	; (800d1b8 <__pow5mult+0xb0>)
 800d140:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d144:	f000 fd9c 	bl	800dc80 <__assert_func>
 800d148:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d14c:	6004      	str	r4, [r0, #0]
 800d14e:	60c4      	str	r4, [r0, #12]
 800d150:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d154:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d158:	b94c      	cbnz	r4, 800d16e <__pow5mult+0x66>
 800d15a:	f240 2171 	movw	r1, #625	; 0x271
 800d15e:	4630      	mov	r0, r6
 800d160:	f7ff ff12 	bl	800cf88 <__i2b>
 800d164:	2300      	movs	r3, #0
 800d166:	f8c8 0008 	str.w	r0, [r8, #8]
 800d16a:	4604      	mov	r4, r0
 800d16c:	6003      	str	r3, [r0, #0]
 800d16e:	f04f 0900 	mov.w	r9, #0
 800d172:	07eb      	lsls	r3, r5, #31
 800d174:	d50a      	bpl.n	800d18c <__pow5mult+0x84>
 800d176:	4639      	mov	r1, r7
 800d178:	4622      	mov	r2, r4
 800d17a:	4630      	mov	r0, r6
 800d17c:	f7ff ff1a 	bl	800cfb4 <__multiply>
 800d180:	4639      	mov	r1, r7
 800d182:	4680      	mov	r8, r0
 800d184:	4630      	mov	r0, r6
 800d186:	f7ff fe49 	bl	800ce1c <_Bfree>
 800d18a:	4647      	mov	r7, r8
 800d18c:	106d      	asrs	r5, r5, #1
 800d18e:	d00b      	beq.n	800d1a8 <__pow5mult+0xa0>
 800d190:	6820      	ldr	r0, [r4, #0]
 800d192:	b938      	cbnz	r0, 800d1a4 <__pow5mult+0x9c>
 800d194:	4622      	mov	r2, r4
 800d196:	4621      	mov	r1, r4
 800d198:	4630      	mov	r0, r6
 800d19a:	f7ff ff0b 	bl	800cfb4 <__multiply>
 800d19e:	6020      	str	r0, [r4, #0]
 800d1a0:	f8c0 9000 	str.w	r9, [r0]
 800d1a4:	4604      	mov	r4, r0
 800d1a6:	e7e4      	b.n	800d172 <__pow5mult+0x6a>
 800d1a8:	4638      	mov	r0, r7
 800d1aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1ae:	bf00      	nop
 800d1b0:	0800fae8 	.word	0x0800fae8
 800d1b4:	0800f91d 	.word	0x0800f91d
 800d1b8:	0800f99d 	.word	0x0800f99d

0800d1bc <__lshift>:
 800d1bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1c0:	460c      	mov	r4, r1
 800d1c2:	6849      	ldr	r1, [r1, #4]
 800d1c4:	6923      	ldr	r3, [r4, #16]
 800d1c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d1ca:	68a3      	ldr	r3, [r4, #8]
 800d1cc:	4607      	mov	r7, r0
 800d1ce:	4691      	mov	r9, r2
 800d1d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d1d4:	f108 0601 	add.w	r6, r8, #1
 800d1d8:	42b3      	cmp	r3, r6
 800d1da:	db0b      	blt.n	800d1f4 <__lshift+0x38>
 800d1dc:	4638      	mov	r0, r7
 800d1de:	f7ff fddd 	bl	800cd9c <_Balloc>
 800d1e2:	4605      	mov	r5, r0
 800d1e4:	b948      	cbnz	r0, 800d1fa <__lshift+0x3e>
 800d1e6:	4602      	mov	r2, r0
 800d1e8:	4b28      	ldr	r3, [pc, #160]	; (800d28c <__lshift+0xd0>)
 800d1ea:	4829      	ldr	r0, [pc, #164]	; (800d290 <__lshift+0xd4>)
 800d1ec:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d1f0:	f000 fd46 	bl	800dc80 <__assert_func>
 800d1f4:	3101      	adds	r1, #1
 800d1f6:	005b      	lsls	r3, r3, #1
 800d1f8:	e7ee      	b.n	800d1d8 <__lshift+0x1c>
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	f100 0114 	add.w	r1, r0, #20
 800d200:	f100 0210 	add.w	r2, r0, #16
 800d204:	4618      	mov	r0, r3
 800d206:	4553      	cmp	r3, sl
 800d208:	db33      	blt.n	800d272 <__lshift+0xb6>
 800d20a:	6920      	ldr	r0, [r4, #16]
 800d20c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d210:	f104 0314 	add.w	r3, r4, #20
 800d214:	f019 091f 	ands.w	r9, r9, #31
 800d218:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d21c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d220:	d02b      	beq.n	800d27a <__lshift+0xbe>
 800d222:	f1c9 0e20 	rsb	lr, r9, #32
 800d226:	468a      	mov	sl, r1
 800d228:	2200      	movs	r2, #0
 800d22a:	6818      	ldr	r0, [r3, #0]
 800d22c:	fa00 f009 	lsl.w	r0, r0, r9
 800d230:	4310      	orrs	r0, r2
 800d232:	f84a 0b04 	str.w	r0, [sl], #4
 800d236:	f853 2b04 	ldr.w	r2, [r3], #4
 800d23a:	459c      	cmp	ip, r3
 800d23c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d240:	d8f3      	bhi.n	800d22a <__lshift+0x6e>
 800d242:	ebac 0304 	sub.w	r3, ip, r4
 800d246:	3b15      	subs	r3, #21
 800d248:	f023 0303 	bic.w	r3, r3, #3
 800d24c:	3304      	adds	r3, #4
 800d24e:	f104 0015 	add.w	r0, r4, #21
 800d252:	4584      	cmp	ip, r0
 800d254:	bf38      	it	cc
 800d256:	2304      	movcc	r3, #4
 800d258:	50ca      	str	r2, [r1, r3]
 800d25a:	b10a      	cbz	r2, 800d260 <__lshift+0xa4>
 800d25c:	f108 0602 	add.w	r6, r8, #2
 800d260:	3e01      	subs	r6, #1
 800d262:	4638      	mov	r0, r7
 800d264:	612e      	str	r6, [r5, #16]
 800d266:	4621      	mov	r1, r4
 800d268:	f7ff fdd8 	bl	800ce1c <_Bfree>
 800d26c:	4628      	mov	r0, r5
 800d26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d272:	f842 0f04 	str.w	r0, [r2, #4]!
 800d276:	3301      	adds	r3, #1
 800d278:	e7c5      	b.n	800d206 <__lshift+0x4a>
 800d27a:	3904      	subs	r1, #4
 800d27c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d280:	f841 2f04 	str.w	r2, [r1, #4]!
 800d284:	459c      	cmp	ip, r3
 800d286:	d8f9      	bhi.n	800d27c <__lshift+0xc0>
 800d288:	e7ea      	b.n	800d260 <__lshift+0xa4>
 800d28a:	bf00      	nop
 800d28c:	0800f98c 	.word	0x0800f98c
 800d290:	0800f99d 	.word	0x0800f99d

0800d294 <__mcmp>:
 800d294:	b530      	push	{r4, r5, lr}
 800d296:	6902      	ldr	r2, [r0, #16]
 800d298:	690c      	ldr	r4, [r1, #16]
 800d29a:	1b12      	subs	r2, r2, r4
 800d29c:	d10e      	bne.n	800d2bc <__mcmp+0x28>
 800d29e:	f100 0314 	add.w	r3, r0, #20
 800d2a2:	3114      	adds	r1, #20
 800d2a4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d2a8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d2ac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d2b0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d2b4:	42a5      	cmp	r5, r4
 800d2b6:	d003      	beq.n	800d2c0 <__mcmp+0x2c>
 800d2b8:	d305      	bcc.n	800d2c6 <__mcmp+0x32>
 800d2ba:	2201      	movs	r2, #1
 800d2bc:	4610      	mov	r0, r2
 800d2be:	bd30      	pop	{r4, r5, pc}
 800d2c0:	4283      	cmp	r3, r0
 800d2c2:	d3f3      	bcc.n	800d2ac <__mcmp+0x18>
 800d2c4:	e7fa      	b.n	800d2bc <__mcmp+0x28>
 800d2c6:	f04f 32ff 	mov.w	r2, #4294967295
 800d2ca:	e7f7      	b.n	800d2bc <__mcmp+0x28>

0800d2cc <__mdiff>:
 800d2cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2d0:	460c      	mov	r4, r1
 800d2d2:	4606      	mov	r6, r0
 800d2d4:	4611      	mov	r1, r2
 800d2d6:	4620      	mov	r0, r4
 800d2d8:	4690      	mov	r8, r2
 800d2da:	f7ff ffdb 	bl	800d294 <__mcmp>
 800d2de:	1e05      	subs	r5, r0, #0
 800d2e0:	d110      	bne.n	800d304 <__mdiff+0x38>
 800d2e2:	4629      	mov	r1, r5
 800d2e4:	4630      	mov	r0, r6
 800d2e6:	f7ff fd59 	bl	800cd9c <_Balloc>
 800d2ea:	b930      	cbnz	r0, 800d2fa <__mdiff+0x2e>
 800d2ec:	4b3a      	ldr	r3, [pc, #232]	; (800d3d8 <__mdiff+0x10c>)
 800d2ee:	4602      	mov	r2, r0
 800d2f0:	f240 2137 	movw	r1, #567	; 0x237
 800d2f4:	4839      	ldr	r0, [pc, #228]	; (800d3dc <__mdiff+0x110>)
 800d2f6:	f000 fcc3 	bl	800dc80 <__assert_func>
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d300:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d304:	bfa4      	itt	ge
 800d306:	4643      	movge	r3, r8
 800d308:	46a0      	movge	r8, r4
 800d30a:	4630      	mov	r0, r6
 800d30c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d310:	bfa6      	itte	ge
 800d312:	461c      	movge	r4, r3
 800d314:	2500      	movge	r5, #0
 800d316:	2501      	movlt	r5, #1
 800d318:	f7ff fd40 	bl	800cd9c <_Balloc>
 800d31c:	b920      	cbnz	r0, 800d328 <__mdiff+0x5c>
 800d31e:	4b2e      	ldr	r3, [pc, #184]	; (800d3d8 <__mdiff+0x10c>)
 800d320:	4602      	mov	r2, r0
 800d322:	f240 2145 	movw	r1, #581	; 0x245
 800d326:	e7e5      	b.n	800d2f4 <__mdiff+0x28>
 800d328:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d32c:	6926      	ldr	r6, [r4, #16]
 800d32e:	60c5      	str	r5, [r0, #12]
 800d330:	f104 0914 	add.w	r9, r4, #20
 800d334:	f108 0514 	add.w	r5, r8, #20
 800d338:	f100 0e14 	add.w	lr, r0, #20
 800d33c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d340:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d344:	f108 0210 	add.w	r2, r8, #16
 800d348:	46f2      	mov	sl, lr
 800d34a:	2100      	movs	r1, #0
 800d34c:	f859 3b04 	ldr.w	r3, [r9], #4
 800d350:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d354:	fa11 f88b 	uxtah	r8, r1, fp
 800d358:	b299      	uxth	r1, r3
 800d35a:	0c1b      	lsrs	r3, r3, #16
 800d35c:	eba8 0801 	sub.w	r8, r8, r1
 800d360:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d364:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d368:	fa1f f888 	uxth.w	r8, r8
 800d36c:	1419      	asrs	r1, r3, #16
 800d36e:	454e      	cmp	r6, r9
 800d370:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d374:	f84a 3b04 	str.w	r3, [sl], #4
 800d378:	d8e8      	bhi.n	800d34c <__mdiff+0x80>
 800d37a:	1b33      	subs	r3, r6, r4
 800d37c:	3b15      	subs	r3, #21
 800d37e:	f023 0303 	bic.w	r3, r3, #3
 800d382:	3304      	adds	r3, #4
 800d384:	3415      	adds	r4, #21
 800d386:	42a6      	cmp	r6, r4
 800d388:	bf38      	it	cc
 800d38a:	2304      	movcc	r3, #4
 800d38c:	441d      	add	r5, r3
 800d38e:	4473      	add	r3, lr
 800d390:	469e      	mov	lr, r3
 800d392:	462e      	mov	r6, r5
 800d394:	4566      	cmp	r6, ip
 800d396:	d30e      	bcc.n	800d3b6 <__mdiff+0xea>
 800d398:	f10c 0203 	add.w	r2, ip, #3
 800d39c:	1b52      	subs	r2, r2, r5
 800d39e:	f022 0203 	bic.w	r2, r2, #3
 800d3a2:	3d03      	subs	r5, #3
 800d3a4:	45ac      	cmp	ip, r5
 800d3a6:	bf38      	it	cc
 800d3a8:	2200      	movcc	r2, #0
 800d3aa:	4413      	add	r3, r2
 800d3ac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d3b0:	b17a      	cbz	r2, 800d3d2 <__mdiff+0x106>
 800d3b2:	6107      	str	r7, [r0, #16]
 800d3b4:	e7a4      	b.n	800d300 <__mdiff+0x34>
 800d3b6:	f856 8b04 	ldr.w	r8, [r6], #4
 800d3ba:	fa11 f288 	uxtah	r2, r1, r8
 800d3be:	1414      	asrs	r4, r2, #16
 800d3c0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d3c4:	b292      	uxth	r2, r2
 800d3c6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d3ca:	f84e 2b04 	str.w	r2, [lr], #4
 800d3ce:	1421      	asrs	r1, r4, #16
 800d3d0:	e7e0      	b.n	800d394 <__mdiff+0xc8>
 800d3d2:	3f01      	subs	r7, #1
 800d3d4:	e7ea      	b.n	800d3ac <__mdiff+0xe0>
 800d3d6:	bf00      	nop
 800d3d8:	0800f98c 	.word	0x0800f98c
 800d3dc:	0800f99d 	.word	0x0800f99d

0800d3e0 <__d2b>:
 800d3e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d3e4:	460f      	mov	r7, r1
 800d3e6:	2101      	movs	r1, #1
 800d3e8:	ec59 8b10 	vmov	r8, r9, d0
 800d3ec:	4616      	mov	r6, r2
 800d3ee:	f7ff fcd5 	bl	800cd9c <_Balloc>
 800d3f2:	4604      	mov	r4, r0
 800d3f4:	b930      	cbnz	r0, 800d404 <__d2b+0x24>
 800d3f6:	4602      	mov	r2, r0
 800d3f8:	4b24      	ldr	r3, [pc, #144]	; (800d48c <__d2b+0xac>)
 800d3fa:	4825      	ldr	r0, [pc, #148]	; (800d490 <__d2b+0xb0>)
 800d3fc:	f240 310f 	movw	r1, #783	; 0x30f
 800d400:	f000 fc3e 	bl	800dc80 <__assert_func>
 800d404:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d408:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d40c:	bb2d      	cbnz	r5, 800d45a <__d2b+0x7a>
 800d40e:	9301      	str	r3, [sp, #4]
 800d410:	f1b8 0300 	subs.w	r3, r8, #0
 800d414:	d026      	beq.n	800d464 <__d2b+0x84>
 800d416:	4668      	mov	r0, sp
 800d418:	9300      	str	r3, [sp, #0]
 800d41a:	f7ff fd87 	bl	800cf2c <__lo0bits>
 800d41e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d422:	b1e8      	cbz	r0, 800d460 <__d2b+0x80>
 800d424:	f1c0 0320 	rsb	r3, r0, #32
 800d428:	fa02 f303 	lsl.w	r3, r2, r3
 800d42c:	430b      	orrs	r3, r1
 800d42e:	40c2      	lsrs	r2, r0
 800d430:	6163      	str	r3, [r4, #20]
 800d432:	9201      	str	r2, [sp, #4]
 800d434:	9b01      	ldr	r3, [sp, #4]
 800d436:	61a3      	str	r3, [r4, #24]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	bf14      	ite	ne
 800d43c:	2202      	movne	r2, #2
 800d43e:	2201      	moveq	r2, #1
 800d440:	6122      	str	r2, [r4, #16]
 800d442:	b1bd      	cbz	r5, 800d474 <__d2b+0x94>
 800d444:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d448:	4405      	add	r5, r0
 800d44a:	603d      	str	r5, [r7, #0]
 800d44c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d450:	6030      	str	r0, [r6, #0]
 800d452:	4620      	mov	r0, r4
 800d454:	b003      	add	sp, #12
 800d456:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d45a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d45e:	e7d6      	b.n	800d40e <__d2b+0x2e>
 800d460:	6161      	str	r1, [r4, #20]
 800d462:	e7e7      	b.n	800d434 <__d2b+0x54>
 800d464:	a801      	add	r0, sp, #4
 800d466:	f7ff fd61 	bl	800cf2c <__lo0bits>
 800d46a:	9b01      	ldr	r3, [sp, #4]
 800d46c:	6163      	str	r3, [r4, #20]
 800d46e:	3020      	adds	r0, #32
 800d470:	2201      	movs	r2, #1
 800d472:	e7e5      	b.n	800d440 <__d2b+0x60>
 800d474:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d478:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d47c:	6038      	str	r0, [r7, #0]
 800d47e:	6918      	ldr	r0, [r3, #16]
 800d480:	f7ff fd34 	bl	800ceec <__hi0bits>
 800d484:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d488:	e7e2      	b.n	800d450 <__d2b+0x70>
 800d48a:	bf00      	nop
 800d48c:	0800f98c 	.word	0x0800f98c
 800d490:	0800f99d 	.word	0x0800f99d

0800d494 <__ssputs_r>:
 800d494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d498:	688e      	ldr	r6, [r1, #8]
 800d49a:	461f      	mov	r7, r3
 800d49c:	42be      	cmp	r6, r7
 800d49e:	680b      	ldr	r3, [r1, #0]
 800d4a0:	4682      	mov	sl, r0
 800d4a2:	460c      	mov	r4, r1
 800d4a4:	4690      	mov	r8, r2
 800d4a6:	d82c      	bhi.n	800d502 <__ssputs_r+0x6e>
 800d4a8:	898a      	ldrh	r2, [r1, #12]
 800d4aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d4ae:	d026      	beq.n	800d4fe <__ssputs_r+0x6a>
 800d4b0:	6965      	ldr	r5, [r4, #20]
 800d4b2:	6909      	ldr	r1, [r1, #16]
 800d4b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d4b8:	eba3 0901 	sub.w	r9, r3, r1
 800d4bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d4c0:	1c7b      	adds	r3, r7, #1
 800d4c2:	444b      	add	r3, r9
 800d4c4:	106d      	asrs	r5, r5, #1
 800d4c6:	429d      	cmp	r5, r3
 800d4c8:	bf38      	it	cc
 800d4ca:	461d      	movcc	r5, r3
 800d4cc:	0553      	lsls	r3, r2, #21
 800d4ce:	d527      	bpl.n	800d520 <__ssputs_r+0x8c>
 800d4d0:	4629      	mov	r1, r5
 800d4d2:	f7fd fd4d 	bl	800af70 <_malloc_r>
 800d4d6:	4606      	mov	r6, r0
 800d4d8:	b360      	cbz	r0, 800d534 <__ssputs_r+0xa0>
 800d4da:	6921      	ldr	r1, [r4, #16]
 800d4dc:	464a      	mov	r2, r9
 800d4de:	f000 fbc1 	bl	800dc64 <memcpy>
 800d4e2:	89a3      	ldrh	r3, [r4, #12]
 800d4e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d4e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d4ec:	81a3      	strh	r3, [r4, #12]
 800d4ee:	6126      	str	r6, [r4, #16]
 800d4f0:	6165      	str	r5, [r4, #20]
 800d4f2:	444e      	add	r6, r9
 800d4f4:	eba5 0509 	sub.w	r5, r5, r9
 800d4f8:	6026      	str	r6, [r4, #0]
 800d4fa:	60a5      	str	r5, [r4, #8]
 800d4fc:	463e      	mov	r6, r7
 800d4fe:	42be      	cmp	r6, r7
 800d500:	d900      	bls.n	800d504 <__ssputs_r+0x70>
 800d502:	463e      	mov	r6, r7
 800d504:	6820      	ldr	r0, [r4, #0]
 800d506:	4632      	mov	r2, r6
 800d508:	4641      	mov	r1, r8
 800d50a:	f000 fb6f 	bl	800dbec <memmove>
 800d50e:	68a3      	ldr	r3, [r4, #8]
 800d510:	1b9b      	subs	r3, r3, r6
 800d512:	60a3      	str	r3, [r4, #8]
 800d514:	6823      	ldr	r3, [r4, #0]
 800d516:	4433      	add	r3, r6
 800d518:	6023      	str	r3, [r4, #0]
 800d51a:	2000      	movs	r0, #0
 800d51c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d520:	462a      	mov	r2, r5
 800d522:	f000 fbf3 	bl	800dd0c <_realloc_r>
 800d526:	4606      	mov	r6, r0
 800d528:	2800      	cmp	r0, #0
 800d52a:	d1e0      	bne.n	800d4ee <__ssputs_r+0x5a>
 800d52c:	6921      	ldr	r1, [r4, #16]
 800d52e:	4650      	mov	r0, sl
 800d530:	f7ff fbe8 	bl	800cd04 <_free_r>
 800d534:	230c      	movs	r3, #12
 800d536:	f8ca 3000 	str.w	r3, [sl]
 800d53a:	89a3      	ldrh	r3, [r4, #12]
 800d53c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d540:	81a3      	strh	r3, [r4, #12]
 800d542:	f04f 30ff 	mov.w	r0, #4294967295
 800d546:	e7e9      	b.n	800d51c <__ssputs_r+0x88>

0800d548 <_svfiprintf_r>:
 800d548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d54c:	4698      	mov	r8, r3
 800d54e:	898b      	ldrh	r3, [r1, #12]
 800d550:	061b      	lsls	r3, r3, #24
 800d552:	b09d      	sub	sp, #116	; 0x74
 800d554:	4607      	mov	r7, r0
 800d556:	460d      	mov	r5, r1
 800d558:	4614      	mov	r4, r2
 800d55a:	d50e      	bpl.n	800d57a <_svfiprintf_r+0x32>
 800d55c:	690b      	ldr	r3, [r1, #16]
 800d55e:	b963      	cbnz	r3, 800d57a <_svfiprintf_r+0x32>
 800d560:	2140      	movs	r1, #64	; 0x40
 800d562:	f7fd fd05 	bl	800af70 <_malloc_r>
 800d566:	6028      	str	r0, [r5, #0]
 800d568:	6128      	str	r0, [r5, #16]
 800d56a:	b920      	cbnz	r0, 800d576 <_svfiprintf_r+0x2e>
 800d56c:	230c      	movs	r3, #12
 800d56e:	603b      	str	r3, [r7, #0]
 800d570:	f04f 30ff 	mov.w	r0, #4294967295
 800d574:	e0d0      	b.n	800d718 <_svfiprintf_r+0x1d0>
 800d576:	2340      	movs	r3, #64	; 0x40
 800d578:	616b      	str	r3, [r5, #20]
 800d57a:	2300      	movs	r3, #0
 800d57c:	9309      	str	r3, [sp, #36]	; 0x24
 800d57e:	2320      	movs	r3, #32
 800d580:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d584:	f8cd 800c 	str.w	r8, [sp, #12]
 800d588:	2330      	movs	r3, #48	; 0x30
 800d58a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d730 <_svfiprintf_r+0x1e8>
 800d58e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d592:	f04f 0901 	mov.w	r9, #1
 800d596:	4623      	mov	r3, r4
 800d598:	469a      	mov	sl, r3
 800d59a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d59e:	b10a      	cbz	r2, 800d5a4 <_svfiprintf_r+0x5c>
 800d5a0:	2a25      	cmp	r2, #37	; 0x25
 800d5a2:	d1f9      	bne.n	800d598 <_svfiprintf_r+0x50>
 800d5a4:	ebba 0b04 	subs.w	fp, sl, r4
 800d5a8:	d00b      	beq.n	800d5c2 <_svfiprintf_r+0x7a>
 800d5aa:	465b      	mov	r3, fp
 800d5ac:	4622      	mov	r2, r4
 800d5ae:	4629      	mov	r1, r5
 800d5b0:	4638      	mov	r0, r7
 800d5b2:	f7ff ff6f 	bl	800d494 <__ssputs_r>
 800d5b6:	3001      	adds	r0, #1
 800d5b8:	f000 80a9 	beq.w	800d70e <_svfiprintf_r+0x1c6>
 800d5bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5be:	445a      	add	r2, fp
 800d5c0:	9209      	str	r2, [sp, #36]	; 0x24
 800d5c2:	f89a 3000 	ldrb.w	r3, [sl]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	f000 80a1 	beq.w	800d70e <_svfiprintf_r+0x1c6>
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	f04f 32ff 	mov.w	r2, #4294967295
 800d5d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d5d6:	f10a 0a01 	add.w	sl, sl, #1
 800d5da:	9304      	str	r3, [sp, #16]
 800d5dc:	9307      	str	r3, [sp, #28]
 800d5de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d5e2:	931a      	str	r3, [sp, #104]	; 0x68
 800d5e4:	4654      	mov	r4, sl
 800d5e6:	2205      	movs	r2, #5
 800d5e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5ec:	4850      	ldr	r0, [pc, #320]	; (800d730 <_svfiprintf_r+0x1e8>)
 800d5ee:	f7f2 fe17 	bl	8000220 <memchr>
 800d5f2:	9a04      	ldr	r2, [sp, #16]
 800d5f4:	b9d8      	cbnz	r0, 800d62e <_svfiprintf_r+0xe6>
 800d5f6:	06d0      	lsls	r0, r2, #27
 800d5f8:	bf44      	itt	mi
 800d5fa:	2320      	movmi	r3, #32
 800d5fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d600:	0711      	lsls	r1, r2, #28
 800d602:	bf44      	itt	mi
 800d604:	232b      	movmi	r3, #43	; 0x2b
 800d606:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d60a:	f89a 3000 	ldrb.w	r3, [sl]
 800d60e:	2b2a      	cmp	r3, #42	; 0x2a
 800d610:	d015      	beq.n	800d63e <_svfiprintf_r+0xf6>
 800d612:	9a07      	ldr	r2, [sp, #28]
 800d614:	4654      	mov	r4, sl
 800d616:	2000      	movs	r0, #0
 800d618:	f04f 0c0a 	mov.w	ip, #10
 800d61c:	4621      	mov	r1, r4
 800d61e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d622:	3b30      	subs	r3, #48	; 0x30
 800d624:	2b09      	cmp	r3, #9
 800d626:	d94d      	bls.n	800d6c4 <_svfiprintf_r+0x17c>
 800d628:	b1b0      	cbz	r0, 800d658 <_svfiprintf_r+0x110>
 800d62a:	9207      	str	r2, [sp, #28]
 800d62c:	e014      	b.n	800d658 <_svfiprintf_r+0x110>
 800d62e:	eba0 0308 	sub.w	r3, r0, r8
 800d632:	fa09 f303 	lsl.w	r3, r9, r3
 800d636:	4313      	orrs	r3, r2
 800d638:	9304      	str	r3, [sp, #16]
 800d63a:	46a2      	mov	sl, r4
 800d63c:	e7d2      	b.n	800d5e4 <_svfiprintf_r+0x9c>
 800d63e:	9b03      	ldr	r3, [sp, #12]
 800d640:	1d19      	adds	r1, r3, #4
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	9103      	str	r1, [sp, #12]
 800d646:	2b00      	cmp	r3, #0
 800d648:	bfbb      	ittet	lt
 800d64a:	425b      	neglt	r3, r3
 800d64c:	f042 0202 	orrlt.w	r2, r2, #2
 800d650:	9307      	strge	r3, [sp, #28]
 800d652:	9307      	strlt	r3, [sp, #28]
 800d654:	bfb8      	it	lt
 800d656:	9204      	strlt	r2, [sp, #16]
 800d658:	7823      	ldrb	r3, [r4, #0]
 800d65a:	2b2e      	cmp	r3, #46	; 0x2e
 800d65c:	d10c      	bne.n	800d678 <_svfiprintf_r+0x130>
 800d65e:	7863      	ldrb	r3, [r4, #1]
 800d660:	2b2a      	cmp	r3, #42	; 0x2a
 800d662:	d134      	bne.n	800d6ce <_svfiprintf_r+0x186>
 800d664:	9b03      	ldr	r3, [sp, #12]
 800d666:	1d1a      	adds	r2, r3, #4
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	9203      	str	r2, [sp, #12]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	bfb8      	it	lt
 800d670:	f04f 33ff 	movlt.w	r3, #4294967295
 800d674:	3402      	adds	r4, #2
 800d676:	9305      	str	r3, [sp, #20]
 800d678:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d740 <_svfiprintf_r+0x1f8>
 800d67c:	7821      	ldrb	r1, [r4, #0]
 800d67e:	2203      	movs	r2, #3
 800d680:	4650      	mov	r0, sl
 800d682:	f7f2 fdcd 	bl	8000220 <memchr>
 800d686:	b138      	cbz	r0, 800d698 <_svfiprintf_r+0x150>
 800d688:	9b04      	ldr	r3, [sp, #16]
 800d68a:	eba0 000a 	sub.w	r0, r0, sl
 800d68e:	2240      	movs	r2, #64	; 0x40
 800d690:	4082      	lsls	r2, r0
 800d692:	4313      	orrs	r3, r2
 800d694:	3401      	adds	r4, #1
 800d696:	9304      	str	r3, [sp, #16]
 800d698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d69c:	4825      	ldr	r0, [pc, #148]	; (800d734 <_svfiprintf_r+0x1ec>)
 800d69e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d6a2:	2206      	movs	r2, #6
 800d6a4:	f7f2 fdbc 	bl	8000220 <memchr>
 800d6a8:	2800      	cmp	r0, #0
 800d6aa:	d038      	beq.n	800d71e <_svfiprintf_r+0x1d6>
 800d6ac:	4b22      	ldr	r3, [pc, #136]	; (800d738 <_svfiprintf_r+0x1f0>)
 800d6ae:	bb1b      	cbnz	r3, 800d6f8 <_svfiprintf_r+0x1b0>
 800d6b0:	9b03      	ldr	r3, [sp, #12]
 800d6b2:	3307      	adds	r3, #7
 800d6b4:	f023 0307 	bic.w	r3, r3, #7
 800d6b8:	3308      	adds	r3, #8
 800d6ba:	9303      	str	r3, [sp, #12]
 800d6bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6be:	4433      	add	r3, r6
 800d6c0:	9309      	str	r3, [sp, #36]	; 0x24
 800d6c2:	e768      	b.n	800d596 <_svfiprintf_r+0x4e>
 800d6c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800d6c8:	460c      	mov	r4, r1
 800d6ca:	2001      	movs	r0, #1
 800d6cc:	e7a6      	b.n	800d61c <_svfiprintf_r+0xd4>
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	3401      	adds	r4, #1
 800d6d2:	9305      	str	r3, [sp, #20]
 800d6d4:	4619      	mov	r1, r3
 800d6d6:	f04f 0c0a 	mov.w	ip, #10
 800d6da:	4620      	mov	r0, r4
 800d6dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d6e0:	3a30      	subs	r2, #48	; 0x30
 800d6e2:	2a09      	cmp	r2, #9
 800d6e4:	d903      	bls.n	800d6ee <_svfiprintf_r+0x1a6>
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d0c6      	beq.n	800d678 <_svfiprintf_r+0x130>
 800d6ea:	9105      	str	r1, [sp, #20]
 800d6ec:	e7c4      	b.n	800d678 <_svfiprintf_r+0x130>
 800d6ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800d6f2:	4604      	mov	r4, r0
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	e7f0      	b.n	800d6da <_svfiprintf_r+0x192>
 800d6f8:	ab03      	add	r3, sp, #12
 800d6fa:	9300      	str	r3, [sp, #0]
 800d6fc:	462a      	mov	r2, r5
 800d6fe:	4b0f      	ldr	r3, [pc, #60]	; (800d73c <_svfiprintf_r+0x1f4>)
 800d700:	a904      	add	r1, sp, #16
 800d702:	4638      	mov	r0, r7
 800d704:	f7fd fd60 	bl	800b1c8 <_printf_float>
 800d708:	1c42      	adds	r2, r0, #1
 800d70a:	4606      	mov	r6, r0
 800d70c:	d1d6      	bne.n	800d6bc <_svfiprintf_r+0x174>
 800d70e:	89ab      	ldrh	r3, [r5, #12]
 800d710:	065b      	lsls	r3, r3, #25
 800d712:	f53f af2d 	bmi.w	800d570 <_svfiprintf_r+0x28>
 800d716:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d718:	b01d      	add	sp, #116	; 0x74
 800d71a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d71e:	ab03      	add	r3, sp, #12
 800d720:	9300      	str	r3, [sp, #0]
 800d722:	462a      	mov	r2, r5
 800d724:	4b05      	ldr	r3, [pc, #20]	; (800d73c <_svfiprintf_r+0x1f4>)
 800d726:	a904      	add	r1, sp, #16
 800d728:	4638      	mov	r0, r7
 800d72a:	f7fd fff1 	bl	800b710 <_printf_i>
 800d72e:	e7eb      	b.n	800d708 <_svfiprintf_r+0x1c0>
 800d730:	0800faf4 	.word	0x0800faf4
 800d734:	0800fafe 	.word	0x0800fafe
 800d738:	0800b1c9 	.word	0x0800b1c9
 800d73c:	0800d495 	.word	0x0800d495
 800d740:	0800fafa 	.word	0x0800fafa

0800d744 <__sfputc_r>:
 800d744:	6893      	ldr	r3, [r2, #8]
 800d746:	3b01      	subs	r3, #1
 800d748:	2b00      	cmp	r3, #0
 800d74a:	b410      	push	{r4}
 800d74c:	6093      	str	r3, [r2, #8]
 800d74e:	da08      	bge.n	800d762 <__sfputc_r+0x1e>
 800d750:	6994      	ldr	r4, [r2, #24]
 800d752:	42a3      	cmp	r3, r4
 800d754:	db01      	blt.n	800d75a <__sfputc_r+0x16>
 800d756:	290a      	cmp	r1, #10
 800d758:	d103      	bne.n	800d762 <__sfputc_r+0x1e>
 800d75a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d75e:	f7fe bb31 	b.w	800bdc4 <__swbuf_r>
 800d762:	6813      	ldr	r3, [r2, #0]
 800d764:	1c58      	adds	r0, r3, #1
 800d766:	6010      	str	r0, [r2, #0]
 800d768:	7019      	strb	r1, [r3, #0]
 800d76a:	4608      	mov	r0, r1
 800d76c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d770:	4770      	bx	lr

0800d772 <__sfputs_r>:
 800d772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d774:	4606      	mov	r6, r0
 800d776:	460f      	mov	r7, r1
 800d778:	4614      	mov	r4, r2
 800d77a:	18d5      	adds	r5, r2, r3
 800d77c:	42ac      	cmp	r4, r5
 800d77e:	d101      	bne.n	800d784 <__sfputs_r+0x12>
 800d780:	2000      	movs	r0, #0
 800d782:	e007      	b.n	800d794 <__sfputs_r+0x22>
 800d784:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d788:	463a      	mov	r2, r7
 800d78a:	4630      	mov	r0, r6
 800d78c:	f7ff ffda 	bl	800d744 <__sfputc_r>
 800d790:	1c43      	adds	r3, r0, #1
 800d792:	d1f3      	bne.n	800d77c <__sfputs_r+0xa>
 800d794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d798 <_vfiprintf_r>:
 800d798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d79c:	460d      	mov	r5, r1
 800d79e:	b09d      	sub	sp, #116	; 0x74
 800d7a0:	4614      	mov	r4, r2
 800d7a2:	4698      	mov	r8, r3
 800d7a4:	4606      	mov	r6, r0
 800d7a6:	b118      	cbz	r0, 800d7b0 <_vfiprintf_r+0x18>
 800d7a8:	6a03      	ldr	r3, [r0, #32]
 800d7aa:	b90b      	cbnz	r3, 800d7b0 <_vfiprintf_r+0x18>
 800d7ac:	f7fe f94c 	bl	800ba48 <__sinit>
 800d7b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d7b2:	07d9      	lsls	r1, r3, #31
 800d7b4:	d405      	bmi.n	800d7c2 <_vfiprintf_r+0x2a>
 800d7b6:	89ab      	ldrh	r3, [r5, #12]
 800d7b8:	059a      	lsls	r2, r3, #22
 800d7ba:	d402      	bmi.n	800d7c2 <_vfiprintf_r+0x2a>
 800d7bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d7be:	f7fe fc23 	bl	800c008 <__retarget_lock_acquire_recursive>
 800d7c2:	89ab      	ldrh	r3, [r5, #12]
 800d7c4:	071b      	lsls	r3, r3, #28
 800d7c6:	d501      	bpl.n	800d7cc <_vfiprintf_r+0x34>
 800d7c8:	692b      	ldr	r3, [r5, #16]
 800d7ca:	b99b      	cbnz	r3, 800d7f4 <_vfiprintf_r+0x5c>
 800d7cc:	4629      	mov	r1, r5
 800d7ce:	4630      	mov	r0, r6
 800d7d0:	f7fe fb36 	bl	800be40 <__swsetup_r>
 800d7d4:	b170      	cbz	r0, 800d7f4 <_vfiprintf_r+0x5c>
 800d7d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d7d8:	07dc      	lsls	r4, r3, #31
 800d7da:	d504      	bpl.n	800d7e6 <_vfiprintf_r+0x4e>
 800d7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d7e0:	b01d      	add	sp, #116	; 0x74
 800d7e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7e6:	89ab      	ldrh	r3, [r5, #12]
 800d7e8:	0598      	lsls	r0, r3, #22
 800d7ea:	d4f7      	bmi.n	800d7dc <_vfiprintf_r+0x44>
 800d7ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d7ee:	f7fe fc0c 	bl	800c00a <__retarget_lock_release_recursive>
 800d7f2:	e7f3      	b.n	800d7dc <_vfiprintf_r+0x44>
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	9309      	str	r3, [sp, #36]	; 0x24
 800d7f8:	2320      	movs	r3, #32
 800d7fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d7fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800d802:	2330      	movs	r3, #48	; 0x30
 800d804:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d9b8 <_vfiprintf_r+0x220>
 800d808:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d80c:	f04f 0901 	mov.w	r9, #1
 800d810:	4623      	mov	r3, r4
 800d812:	469a      	mov	sl, r3
 800d814:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d818:	b10a      	cbz	r2, 800d81e <_vfiprintf_r+0x86>
 800d81a:	2a25      	cmp	r2, #37	; 0x25
 800d81c:	d1f9      	bne.n	800d812 <_vfiprintf_r+0x7a>
 800d81e:	ebba 0b04 	subs.w	fp, sl, r4
 800d822:	d00b      	beq.n	800d83c <_vfiprintf_r+0xa4>
 800d824:	465b      	mov	r3, fp
 800d826:	4622      	mov	r2, r4
 800d828:	4629      	mov	r1, r5
 800d82a:	4630      	mov	r0, r6
 800d82c:	f7ff ffa1 	bl	800d772 <__sfputs_r>
 800d830:	3001      	adds	r0, #1
 800d832:	f000 80a9 	beq.w	800d988 <_vfiprintf_r+0x1f0>
 800d836:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d838:	445a      	add	r2, fp
 800d83a:	9209      	str	r2, [sp, #36]	; 0x24
 800d83c:	f89a 3000 	ldrb.w	r3, [sl]
 800d840:	2b00      	cmp	r3, #0
 800d842:	f000 80a1 	beq.w	800d988 <_vfiprintf_r+0x1f0>
 800d846:	2300      	movs	r3, #0
 800d848:	f04f 32ff 	mov.w	r2, #4294967295
 800d84c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d850:	f10a 0a01 	add.w	sl, sl, #1
 800d854:	9304      	str	r3, [sp, #16]
 800d856:	9307      	str	r3, [sp, #28]
 800d858:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d85c:	931a      	str	r3, [sp, #104]	; 0x68
 800d85e:	4654      	mov	r4, sl
 800d860:	2205      	movs	r2, #5
 800d862:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d866:	4854      	ldr	r0, [pc, #336]	; (800d9b8 <_vfiprintf_r+0x220>)
 800d868:	f7f2 fcda 	bl	8000220 <memchr>
 800d86c:	9a04      	ldr	r2, [sp, #16]
 800d86e:	b9d8      	cbnz	r0, 800d8a8 <_vfiprintf_r+0x110>
 800d870:	06d1      	lsls	r1, r2, #27
 800d872:	bf44      	itt	mi
 800d874:	2320      	movmi	r3, #32
 800d876:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d87a:	0713      	lsls	r3, r2, #28
 800d87c:	bf44      	itt	mi
 800d87e:	232b      	movmi	r3, #43	; 0x2b
 800d880:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d884:	f89a 3000 	ldrb.w	r3, [sl]
 800d888:	2b2a      	cmp	r3, #42	; 0x2a
 800d88a:	d015      	beq.n	800d8b8 <_vfiprintf_r+0x120>
 800d88c:	9a07      	ldr	r2, [sp, #28]
 800d88e:	4654      	mov	r4, sl
 800d890:	2000      	movs	r0, #0
 800d892:	f04f 0c0a 	mov.w	ip, #10
 800d896:	4621      	mov	r1, r4
 800d898:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d89c:	3b30      	subs	r3, #48	; 0x30
 800d89e:	2b09      	cmp	r3, #9
 800d8a0:	d94d      	bls.n	800d93e <_vfiprintf_r+0x1a6>
 800d8a2:	b1b0      	cbz	r0, 800d8d2 <_vfiprintf_r+0x13a>
 800d8a4:	9207      	str	r2, [sp, #28]
 800d8a6:	e014      	b.n	800d8d2 <_vfiprintf_r+0x13a>
 800d8a8:	eba0 0308 	sub.w	r3, r0, r8
 800d8ac:	fa09 f303 	lsl.w	r3, r9, r3
 800d8b0:	4313      	orrs	r3, r2
 800d8b2:	9304      	str	r3, [sp, #16]
 800d8b4:	46a2      	mov	sl, r4
 800d8b6:	e7d2      	b.n	800d85e <_vfiprintf_r+0xc6>
 800d8b8:	9b03      	ldr	r3, [sp, #12]
 800d8ba:	1d19      	adds	r1, r3, #4
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	9103      	str	r1, [sp, #12]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	bfbb      	ittet	lt
 800d8c4:	425b      	neglt	r3, r3
 800d8c6:	f042 0202 	orrlt.w	r2, r2, #2
 800d8ca:	9307      	strge	r3, [sp, #28]
 800d8cc:	9307      	strlt	r3, [sp, #28]
 800d8ce:	bfb8      	it	lt
 800d8d0:	9204      	strlt	r2, [sp, #16]
 800d8d2:	7823      	ldrb	r3, [r4, #0]
 800d8d4:	2b2e      	cmp	r3, #46	; 0x2e
 800d8d6:	d10c      	bne.n	800d8f2 <_vfiprintf_r+0x15a>
 800d8d8:	7863      	ldrb	r3, [r4, #1]
 800d8da:	2b2a      	cmp	r3, #42	; 0x2a
 800d8dc:	d134      	bne.n	800d948 <_vfiprintf_r+0x1b0>
 800d8de:	9b03      	ldr	r3, [sp, #12]
 800d8e0:	1d1a      	adds	r2, r3, #4
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	9203      	str	r2, [sp, #12]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	bfb8      	it	lt
 800d8ea:	f04f 33ff 	movlt.w	r3, #4294967295
 800d8ee:	3402      	adds	r4, #2
 800d8f0:	9305      	str	r3, [sp, #20]
 800d8f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d9c8 <_vfiprintf_r+0x230>
 800d8f6:	7821      	ldrb	r1, [r4, #0]
 800d8f8:	2203      	movs	r2, #3
 800d8fa:	4650      	mov	r0, sl
 800d8fc:	f7f2 fc90 	bl	8000220 <memchr>
 800d900:	b138      	cbz	r0, 800d912 <_vfiprintf_r+0x17a>
 800d902:	9b04      	ldr	r3, [sp, #16]
 800d904:	eba0 000a 	sub.w	r0, r0, sl
 800d908:	2240      	movs	r2, #64	; 0x40
 800d90a:	4082      	lsls	r2, r0
 800d90c:	4313      	orrs	r3, r2
 800d90e:	3401      	adds	r4, #1
 800d910:	9304      	str	r3, [sp, #16]
 800d912:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d916:	4829      	ldr	r0, [pc, #164]	; (800d9bc <_vfiprintf_r+0x224>)
 800d918:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d91c:	2206      	movs	r2, #6
 800d91e:	f7f2 fc7f 	bl	8000220 <memchr>
 800d922:	2800      	cmp	r0, #0
 800d924:	d03f      	beq.n	800d9a6 <_vfiprintf_r+0x20e>
 800d926:	4b26      	ldr	r3, [pc, #152]	; (800d9c0 <_vfiprintf_r+0x228>)
 800d928:	bb1b      	cbnz	r3, 800d972 <_vfiprintf_r+0x1da>
 800d92a:	9b03      	ldr	r3, [sp, #12]
 800d92c:	3307      	adds	r3, #7
 800d92e:	f023 0307 	bic.w	r3, r3, #7
 800d932:	3308      	adds	r3, #8
 800d934:	9303      	str	r3, [sp, #12]
 800d936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d938:	443b      	add	r3, r7
 800d93a:	9309      	str	r3, [sp, #36]	; 0x24
 800d93c:	e768      	b.n	800d810 <_vfiprintf_r+0x78>
 800d93e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d942:	460c      	mov	r4, r1
 800d944:	2001      	movs	r0, #1
 800d946:	e7a6      	b.n	800d896 <_vfiprintf_r+0xfe>
 800d948:	2300      	movs	r3, #0
 800d94a:	3401      	adds	r4, #1
 800d94c:	9305      	str	r3, [sp, #20]
 800d94e:	4619      	mov	r1, r3
 800d950:	f04f 0c0a 	mov.w	ip, #10
 800d954:	4620      	mov	r0, r4
 800d956:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d95a:	3a30      	subs	r2, #48	; 0x30
 800d95c:	2a09      	cmp	r2, #9
 800d95e:	d903      	bls.n	800d968 <_vfiprintf_r+0x1d0>
 800d960:	2b00      	cmp	r3, #0
 800d962:	d0c6      	beq.n	800d8f2 <_vfiprintf_r+0x15a>
 800d964:	9105      	str	r1, [sp, #20]
 800d966:	e7c4      	b.n	800d8f2 <_vfiprintf_r+0x15a>
 800d968:	fb0c 2101 	mla	r1, ip, r1, r2
 800d96c:	4604      	mov	r4, r0
 800d96e:	2301      	movs	r3, #1
 800d970:	e7f0      	b.n	800d954 <_vfiprintf_r+0x1bc>
 800d972:	ab03      	add	r3, sp, #12
 800d974:	9300      	str	r3, [sp, #0]
 800d976:	462a      	mov	r2, r5
 800d978:	4b12      	ldr	r3, [pc, #72]	; (800d9c4 <_vfiprintf_r+0x22c>)
 800d97a:	a904      	add	r1, sp, #16
 800d97c:	4630      	mov	r0, r6
 800d97e:	f7fd fc23 	bl	800b1c8 <_printf_float>
 800d982:	4607      	mov	r7, r0
 800d984:	1c78      	adds	r0, r7, #1
 800d986:	d1d6      	bne.n	800d936 <_vfiprintf_r+0x19e>
 800d988:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d98a:	07d9      	lsls	r1, r3, #31
 800d98c:	d405      	bmi.n	800d99a <_vfiprintf_r+0x202>
 800d98e:	89ab      	ldrh	r3, [r5, #12]
 800d990:	059a      	lsls	r2, r3, #22
 800d992:	d402      	bmi.n	800d99a <_vfiprintf_r+0x202>
 800d994:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d996:	f7fe fb38 	bl	800c00a <__retarget_lock_release_recursive>
 800d99a:	89ab      	ldrh	r3, [r5, #12]
 800d99c:	065b      	lsls	r3, r3, #25
 800d99e:	f53f af1d 	bmi.w	800d7dc <_vfiprintf_r+0x44>
 800d9a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d9a4:	e71c      	b.n	800d7e0 <_vfiprintf_r+0x48>
 800d9a6:	ab03      	add	r3, sp, #12
 800d9a8:	9300      	str	r3, [sp, #0]
 800d9aa:	462a      	mov	r2, r5
 800d9ac:	4b05      	ldr	r3, [pc, #20]	; (800d9c4 <_vfiprintf_r+0x22c>)
 800d9ae:	a904      	add	r1, sp, #16
 800d9b0:	4630      	mov	r0, r6
 800d9b2:	f7fd fead 	bl	800b710 <_printf_i>
 800d9b6:	e7e4      	b.n	800d982 <_vfiprintf_r+0x1ea>
 800d9b8:	0800faf4 	.word	0x0800faf4
 800d9bc:	0800fafe 	.word	0x0800fafe
 800d9c0:	0800b1c9 	.word	0x0800b1c9
 800d9c4:	0800d773 	.word	0x0800d773
 800d9c8:	0800fafa 	.word	0x0800fafa

0800d9cc <__sflush_r>:
 800d9cc:	898a      	ldrh	r2, [r1, #12]
 800d9ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9d2:	4605      	mov	r5, r0
 800d9d4:	0710      	lsls	r0, r2, #28
 800d9d6:	460c      	mov	r4, r1
 800d9d8:	d458      	bmi.n	800da8c <__sflush_r+0xc0>
 800d9da:	684b      	ldr	r3, [r1, #4]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	dc05      	bgt.n	800d9ec <__sflush_r+0x20>
 800d9e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	dc02      	bgt.n	800d9ec <__sflush_r+0x20>
 800d9e6:	2000      	movs	r0, #0
 800d9e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d9ee:	2e00      	cmp	r6, #0
 800d9f0:	d0f9      	beq.n	800d9e6 <__sflush_r+0x1a>
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d9f8:	682f      	ldr	r7, [r5, #0]
 800d9fa:	6a21      	ldr	r1, [r4, #32]
 800d9fc:	602b      	str	r3, [r5, #0]
 800d9fe:	d032      	beq.n	800da66 <__sflush_r+0x9a>
 800da00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800da02:	89a3      	ldrh	r3, [r4, #12]
 800da04:	075a      	lsls	r2, r3, #29
 800da06:	d505      	bpl.n	800da14 <__sflush_r+0x48>
 800da08:	6863      	ldr	r3, [r4, #4]
 800da0a:	1ac0      	subs	r0, r0, r3
 800da0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800da0e:	b10b      	cbz	r3, 800da14 <__sflush_r+0x48>
 800da10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800da12:	1ac0      	subs	r0, r0, r3
 800da14:	2300      	movs	r3, #0
 800da16:	4602      	mov	r2, r0
 800da18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800da1a:	6a21      	ldr	r1, [r4, #32]
 800da1c:	4628      	mov	r0, r5
 800da1e:	47b0      	blx	r6
 800da20:	1c43      	adds	r3, r0, #1
 800da22:	89a3      	ldrh	r3, [r4, #12]
 800da24:	d106      	bne.n	800da34 <__sflush_r+0x68>
 800da26:	6829      	ldr	r1, [r5, #0]
 800da28:	291d      	cmp	r1, #29
 800da2a:	d82b      	bhi.n	800da84 <__sflush_r+0xb8>
 800da2c:	4a29      	ldr	r2, [pc, #164]	; (800dad4 <__sflush_r+0x108>)
 800da2e:	410a      	asrs	r2, r1
 800da30:	07d6      	lsls	r6, r2, #31
 800da32:	d427      	bmi.n	800da84 <__sflush_r+0xb8>
 800da34:	2200      	movs	r2, #0
 800da36:	6062      	str	r2, [r4, #4]
 800da38:	04d9      	lsls	r1, r3, #19
 800da3a:	6922      	ldr	r2, [r4, #16]
 800da3c:	6022      	str	r2, [r4, #0]
 800da3e:	d504      	bpl.n	800da4a <__sflush_r+0x7e>
 800da40:	1c42      	adds	r2, r0, #1
 800da42:	d101      	bne.n	800da48 <__sflush_r+0x7c>
 800da44:	682b      	ldr	r3, [r5, #0]
 800da46:	b903      	cbnz	r3, 800da4a <__sflush_r+0x7e>
 800da48:	6560      	str	r0, [r4, #84]	; 0x54
 800da4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800da4c:	602f      	str	r7, [r5, #0]
 800da4e:	2900      	cmp	r1, #0
 800da50:	d0c9      	beq.n	800d9e6 <__sflush_r+0x1a>
 800da52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da56:	4299      	cmp	r1, r3
 800da58:	d002      	beq.n	800da60 <__sflush_r+0x94>
 800da5a:	4628      	mov	r0, r5
 800da5c:	f7ff f952 	bl	800cd04 <_free_r>
 800da60:	2000      	movs	r0, #0
 800da62:	6360      	str	r0, [r4, #52]	; 0x34
 800da64:	e7c0      	b.n	800d9e8 <__sflush_r+0x1c>
 800da66:	2301      	movs	r3, #1
 800da68:	4628      	mov	r0, r5
 800da6a:	47b0      	blx	r6
 800da6c:	1c41      	adds	r1, r0, #1
 800da6e:	d1c8      	bne.n	800da02 <__sflush_r+0x36>
 800da70:	682b      	ldr	r3, [r5, #0]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d0c5      	beq.n	800da02 <__sflush_r+0x36>
 800da76:	2b1d      	cmp	r3, #29
 800da78:	d001      	beq.n	800da7e <__sflush_r+0xb2>
 800da7a:	2b16      	cmp	r3, #22
 800da7c:	d101      	bne.n	800da82 <__sflush_r+0xb6>
 800da7e:	602f      	str	r7, [r5, #0]
 800da80:	e7b1      	b.n	800d9e6 <__sflush_r+0x1a>
 800da82:	89a3      	ldrh	r3, [r4, #12]
 800da84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da88:	81a3      	strh	r3, [r4, #12]
 800da8a:	e7ad      	b.n	800d9e8 <__sflush_r+0x1c>
 800da8c:	690f      	ldr	r7, [r1, #16]
 800da8e:	2f00      	cmp	r7, #0
 800da90:	d0a9      	beq.n	800d9e6 <__sflush_r+0x1a>
 800da92:	0793      	lsls	r3, r2, #30
 800da94:	680e      	ldr	r6, [r1, #0]
 800da96:	bf08      	it	eq
 800da98:	694b      	ldreq	r3, [r1, #20]
 800da9a:	600f      	str	r7, [r1, #0]
 800da9c:	bf18      	it	ne
 800da9e:	2300      	movne	r3, #0
 800daa0:	eba6 0807 	sub.w	r8, r6, r7
 800daa4:	608b      	str	r3, [r1, #8]
 800daa6:	f1b8 0f00 	cmp.w	r8, #0
 800daaa:	dd9c      	ble.n	800d9e6 <__sflush_r+0x1a>
 800daac:	6a21      	ldr	r1, [r4, #32]
 800daae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dab0:	4643      	mov	r3, r8
 800dab2:	463a      	mov	r2, r7
 800dab4:	4628      	mov	r0, r5
 800dab6:	47b0      	blx	r6
 800dab8:	2800      	cmp	r0, #0
 800daba:	dc06      	bgt.n	800daca <__sflush_r+0xfe>
 800dabc:	89a3      	ldrh	r3, [r4, #12]
 800dabe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dac2:	81a3      	strh	r3, [r4, #12]
 800dac4:	f04f 30ff 	mov.w	r0, #4294967295
 800dac8:	e78e      	b.n	800d9e8 <__sflush_r+0x1c>
 800daca:	4407      	add	r7, r0
 800dacc:	eba8 0800 	sub.w	r8, r8, r0
 800dad0:	e7e9      	b.n	800daa6 <__sflush_r+0xda>
 800dad2:	bf00      	nop
 800dad4:	dfbffffe 	.word	0xdfbffffe

0800dad8 <_fflush_r>:
 800dad8:	b538      	push	{r3, r4, r5, lr}
 800dada:	690b      	ldr	r3, [r1, #16]
 800dadc:	4605      	mov	r5, r0
 800dade:	460c      	mov	r4, r1
 800dae0:	b913      	cbnz	r3, 800dae8 <_fflush_r+0x10>
 800dae2:	2500      	movs	r5, #0
 800dae4:	4628      	mov	r0, r5
 800dae6:	bd38      	pop	{r3, r4, r5, pc}
 800dae8:	b118      	cbz	r0, 800daf2 <_fflush_r+0x1a>
 800daea:	6a03      	ldr	r3, [r0, #32]
 800daec:	b90b      	cbnz	r3, 800daf2 <_fflush_r+0x1a>
 800daee:	f7fd ffab 	bl	800ba48 <__sinit>
 800daf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d0f3      	beq.n	800dae2 <_fflush_r+0xa>
 800dafa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dafc:	07d0      	lsls	r0, r2, #31
 800dafe:	d404      	bmi.n	800db0a <_fflush_r+0x32>
 800db00:	0599      	lsls	r1, r3, #22
 800db02:	d402      	bmi.n	800db0a <_fflush_r+0x32>
 800db04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db06:	f7fe fa7f 	bl	800c008 <__retarget_lock_acquire_recursive>
 800db0a:	4628      	mov	r0, r5
 800db0c:	4621      	mov	r1, r4
 800db0e:	f7ff ff5d 	bl	800d9cc <__sflush_r>
 800db12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800db14:	07da      	lsls	r2, r3, #31
 800db16:	4605      	mov	r5, r0
 800db18:	d4e4      	bmi.n	800dae4 <_fflush_r+0xc>
 800db1a:	89a3      	ldrh	r3, [r4, #12]
 800db1c:	059b      	lsls	r3, r3, #22
 800db1e:	d4e1      	bmi.n	800dae4 <_fflush_r+0xc>
 800db20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db22:	f7fe fa72 	bl	800c00a <__retarget_lock_release_recursive>
 800db26:	e7dd      	b.n	800dae4 <_fflush_r+0xc>

0800db28 <__swhatbuf_r>:
 800db28:	b570      	push	{r4, r5, r6, lr}
 800db2a:	460c      	mov	r4, r1
 800db2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db30:	2900      	cmp	r1, #0
 800db32:	b096      	sub	sp, #88	; 0x58
 800db34:	4615      	mov	r5, r2
 800db36:	461e      	mov	r6, r3
 800db38:	da0d      	bge.n	800db56 <__swhatbuf_r+0x2e>
 800db3a:	89a3      	ldrh	r3, [r4, #12]
 800db3c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800db40:	f04f 0100 	mov.w	r1, #0
 800db44:	bf0c      	ite	eq
 800db46:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800db4a:	2340      	movne	r3, #64	; 0x40
 800db4c:	2000      	movs	r0, #0
 800db4e:	6031      	str	r1, [r6, #0]
 800db50:	602b      	str	r3, [r5, #0]
 800db52:	b016      	add	sp, #88	; 0x58
 800db54:	bd70      	pop	{r4, r5, r6, pc}
 800db56:	466a      	mov	r2, sp
 800db58:	f000 f862 	bl	800dc20 <_fstat_r>
 800db5c:	2800      	cmp	r0, #0
 800db5e:	dbec      	blt.n	800db3a <__swhatbuf_r+0x12>
 800db60:	9901      	ldr	r1, [sp, #4]
 800db62:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800db66:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800db6a:	4259      	negs	r1, r3
 800db6c:	4159      	adcs	r1, r3
 800db6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db72:	e7eb      	b.n	800db4c <__swhatbuf_r+0x24>

0800db74 <__smakebuf_r>:
 800db74:	898b      	ldrh	r3, [r1, #12]
 800db76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800db78:	079d      	lsls	r5, r3, #30
 800db7a:	4606      	mov	r6, r0
 800db7c:	460c      	mov	r4, r1
 800db7e:	d507      	bpl.n	800db90 <__smakebuf_r+0x1c>
 800db80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800db84:	6023      	str	r3, [r4, #0]
 800db86:	6123      	str	r3, [r4, #16]
 800db88:	2301      	movs	r3, #1
 800db8a:	6163      	str	r3, [r4, #20]
 800db8c:	b002      	add	sp, #8
 800db8e:	bd70      	pop	{r4, r5, r6, pc}
 800db90:	ab01      	add	r3, sp, #4
 800db92:	466a      	mov	r2, sp
 800db94:	f7ff ffc8 	bl	800db28 <__swhatbuf_r>
 800db98:	9900      	ldr	r1, [sp, #0]
 800db9a:	4605      	mov	r5, r0
 800db9c:	4630      	mov	r0, r6
 800db9e:	f7fd f9e7 	bl	800af70 <_malloc_r>
 800dba2:	b948      	cbnz	r0, 800dbb8 <__smakebuf_r+0x44>
 800dba4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dba8:	059a      	lsls	r2, r3, #22
 800dbaa:	d4ef      	bmi.n	800db8c <__smakebuf_r+0x18>
 800dbac:	f023 0303 	bic.w	r3, r3, #3
 800dbb0:	f043 0302 	orr.w	r3, r3, #2
 800dbb4:	81a3      	strh	r3, [r4, #12]
 800dbb6:	e7e3      	b.n	800db80 <__smakebuf_r+0xc>
 800dbb8:	89a3      	ldrh	r3, [r4, #12]
 800dbba:	6020      	str	r0, [r4, #0]
 800dbbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dbc0:	81a3      	strh	r3, [r4, #12]
 800dbc2:	9b00      	ldr	r3, [sp, #0]
 800dbc4:	6163      	str	r3, [r4, #20]
 800dbc6:	9b01      	ldr	r3, [sp, #4]
 800dbc8:	6120      	str	r0, [r4, #16]
 800dbca:	b15b      	cbz	r3, 800dbe4 <__smakebuf_r+0x70>
 800dbcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dbd0:	4630      	mov	r0, r6
 800dbd2:	f000 f837 	bl	800dc44 <_isatty_r>
 800dbd6:	b128      	cbz	r0, 800dbe4 <__smakebuf_r+0x70>
 800dbd8:	89a3      	ldrh	r3, [r4, #12]
 800dbda:	f023 0303 	bic.w	r3, r3, #3
 800dbde:	f043 0301 	orr.w	r3, r3, #1
 800dbe2:	81a3      	strh	r3, [r4, #12]
 800dbe4:	89a3      	ldrh	r3, [r4, #12]
 800dbe6:	431d      	orrs	r5, r3
 800dbe8:	81a5      	strh	r5, [r4, #12]
 800dbea:	e7cf      	b.n	800db8c <__smakebuf_r+0x18>

0800dbec <memmove>:
 800dbec:	4288      	cmp	r0, r1
 800dbee:	b510      	push	{r4, lr}
 800dbf0:	eb01 0402 	add.w	r4, r1, r2
 800dbf4:	d902      	bls.n	800dbfc <memmove+0x10>
 800dbf6:	4284      	cmp	r4, r0
 800dbf8:	4623      	mov	r3, r4
 800dbfa:	d807      	bhi.n	800dc0c <memmove+0x20>
 800dbfc:	1e43      	subs	r3, r0, #1
 800dbfe:	42a1      	cmp	r1, r4
 800dc00:	d008      	beq.n	800dc14 <memmove+0x28>
 800dc02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc06:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dc0a:	e7f8      	b.n	800dbfe <memmove+0x12>
 800dc0c:	4402      	add	r2, r0
 800dc0e:	4601      	mov	r1, r0
 800dc10:	428a      	cmp	r2, r1
 800dc12:	d100      	bne.n	800dc16 <memmove+0x2a>
 800dc14:	bd10      	pop	{r4, pc}
 800dc16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dc1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dc1e:	e7f7      	b.n	800dc10 <memmove+0x24>

0800dc20 <_fstat_r>:
 800dc20:	b538      	push	{r3, r4, r5, lr}
 800dc22:	4d07      	ldr	r5, [pc, #28]	; (800dc40 <_fstat_r+0x20>)
 800dc24:	2300      	movs	r3, #0
 800dc26:	4604      	mov	r4, r0
 800dc28:	4608      	mov	r0, r1
 800dc2a:	4611      	mov	r1, r2
 800dc2c:	602b      	str	r3, [r5, #0]
 800dc2e:	f7f7 fdf5 	bl	800581c <_fstat>
 800dc32:	1c43      	adds	r3, r0, #1
 800dc34:	d102      	bne.n	800dc3c <_fstat_r+0x1c>
 800dc36:	682b      	ldr	r3, [r5, #0]
 800dc38:	b103      	cbz	r3, 800dc3c <_fstat_r+0x1c>
 800dc3a:	6023      	str	r3, [r4, #0]
 800dc3c:	bd38      	pop	{r3, r4, r5, pc}
 800dc3e:	bf00      	nop
 800dc40:	200010f8 	.word	0x200010f8

0800dc44 <_isatty_r>:
 800dc44:	b538      	push	{r3, r4, r5, lr}
 800dc46:	4d06      	ldr	r5, [pc, #24]	; (800dc60 <_isatty_r+0x1c>)
 800dc48:	2300      	movs	r3, #0
 800dc4a:	4604      	mov	r4, r0
 800dc4c:	4608      	mov	r0, r1
 800dc4e:	602b      	str	r3, [r5, #0]
 800dc50:	f7f7 fdea 	bl	8005828 <_isatty>
 800dc54:	1c43      	adds	r3, r0, #1
 800dc56:	d102      	bne.n	800dc5e <_isatty_r+0x1a>
 800dc58:	682b      	ldr	r3, [r5, #0]
 800dc5a:	b103      	cbz	r3, 800dc5e <_isatty_r+0x1a>
 800dc5c:	6023      	str	r3, [r4, #0]
 800dc5e:	bd38      	pop	{r3, r4, r5, pc}
 800dc60:	200010f8 	.word	0x200010f8

0800dc64 <memcpy>:
 800dc64:	440a      	add	r2, r1
 800dc66:	4291      	cmp	r1, r2
 800dc68:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc6c:	d100      	bne.n	800dc70 <memcpy+0xc>
 800dc6e:	4770      	bx	lr
 800dc70:	b510      	push	{r4, lr}
 800dc72:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc76:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc7a:	4291      	cmp	r1, r2
 800dc7c:	d1f9      	bne.n	800dc72 <memcpy+0xe>
 800dc7e:	bd10      	pop	{r4, pc}

0800dc80 <__assert_func>:
 800dc80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc82:	4614      	mov	r4, r2
 800dc84:	461a      	mov	r2, r3
 800dc86:	4b09      	ldr	r3, [pc, #36]	; (800dcac <__assert_func+0x2c>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	4605      	mov	r5, r0
 800dc8c:	68d8      	ldr	r0, [r3, #12]
 800dc8e:	b14c      	cbz	r4, 800dca4 <__assert_func+0x24>
 800dc90:	4b07      	ldr	r3, [pc, #28]	; (800dcb0 <__assert_func+0x30>)
 800dc92:	9100      	str	r1, [sp, #0]
 800dc94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc98:	4906      	ldr	r1, [pc, #24]	; (800dcb4 <__assert_func+0x34>)
 800dc9a:	462b      	mov	r3, r5
 800dc9c:	f000 f872 	bl	800dd84 <fiprintf>
 800dca0:	f000 f882 	bl	800dda8 <abort>
 800dca4:	4b04      	ldr	r3, [pc, #16]	; (800dcb8 <__assert_func+0x38>)
 800dca6:	461c      	mov	r4, r3
 800dca8:	e7f3      	b.n	800dc92 <__assert_func+0x12>
 800dcaa:	bf00      	nop
 800dcac:	2000006c 	.word	0x2000006c
 800dcb0:	0800fb0f 	.word	0x0800fb0f
 800dcb4:	0800fb1c 	.word	0x0800fb1c
 800dcb8:	0800fb4a 	.word	0x0800fb4a

0800dcbc <_calloc_r>:
 800dcbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dcbe:	fba1 2402 	umull	r2, r4, r1, r2
 800dcc2:	b94c      	cbnz	r4, 800dcd8 <_calloc_r+0x1c>
 800dcc4:	4611      	mov	r1, r2
 800dcc6:	9201      	str	r2, [sp, #4]
 800dcc8:	f7fd f952 	bl	800af70 <_malloc_r>
 800dccc:	9a01      	ldr	r2, [sp, #4]
 800dcce:	4605      	mov	r5, r0
 800dcd0:	b930      	cbnz	r0, 800dce0 <_calloc_r+0x24>
 800dcd2:	4628      	mov	r0, r5
 800dcd4:	b003      	add	sp, #12
 800dcd6:	bd30      	pop	{r4, r5, pc}
 800dcd8:	220c      	movs	r2, #12
 800dcda:	6002      	str	r2, [r0, #0]
 800dcdc:	2500      	movs	r5, #0
 800dcde:	e7f8      	b.n	800dcd2 <_calloc_r+0x16>
 800dce0:	4621      	mov	r1, r4
 800dce2:	f7fe f905 	bl	800bef0 <memset>
 800dce6:	e7f4      	b.n	800dcd2 <_calloc_r+0x16>

0800dce8 <__ascii_mbtowc>:
 800dce8:	b082      	sub	sp, #8
 800dcea:	b901      	cbnz	r1, 800dcee <__ascii_mbtowc+0x6>
 800dcec:	a901      	add	r1, sp, #4
 800dcee:	b142      	cbz	r2, 800dd02 <__ascii_mbtowc+0x1a>
 800dcf0:	b14b      	cbz	r3, 800dd06 <__ascii_mbtowc+0x1e>
 800dcf2:	7813      	ldrb	r3, [r2, #0]
 800dcf4:	600b      	str	r3, [r1, #0]
 800dcf6:	7812      	ldrb	r2, [r2, #0]
 800dcf8:	1e10      	subs	r0, r2, #0
 800dcfa:	bf18      	it	ne
 800dcfc:	2001      	movne	r0, #1
 800dcfe:	b002      	add	sp, #8
 800dd00:	4770      	bx	lr
 800dd02:	4610      	mov	r0, r2
 800dd04:	e7fb      	b.n	800dcfe <__ascii_mbtowc+0x16>
 800dd06:	f06f 0001 	mvn.w	r0, #1
 800dd0a:	e7f8      	b.n	800dcfe <__ascii_mbtowc+0x16>

0800dd0c <_realloc_r>:
 800dd0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd10:	4680      	mov	r8, r0
 800dd12:	4614      	mov	r4, r2
 800dd14:	460e      	mov	r6, r1
 800dd16:	b921      	cbnz	r1, 800dd22 <_realloc_r+0x16>
 800dd18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd1c:	4611      	mov	r1, r2
 800dd1e:	f7fd b927 	b.w	800af70 <_malloc_r>
 800dd22:	b92a      	cbnz	r2, 800dd30 <_realloc_r+0x24>
 800dd24:	f7fe ffee 	bl	800cd04 <_free_r>
 800dd28:	4625      	mov	r5, r4
 800dd2a:	4628      	mov	r0, r5
 800dd2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd30:	f000 f841 	bl	800ddb6 <_malloc_usable_size_r>
 800dd34:	4284      	cmp	r4, r0
 800dd36:	4607      	mov	r7, r0
 800dd38:	d802      	bhi.n	800dd40 <_realloc_r+0x34>
 800dd3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dd3e:	d812      	bhi.n	800dd66 <_realloc_r+0x5a>
 800dd40:	4621      	mov	r1, r4
 800dd42:	4640      	mov	r0, r8
 800dd44:	f7fd f914 	bl	800af70 <_malloc_r>
 800dd48:	4605      	mov	r5, r0
 800dd4a:	2800      	cmp	r0, #0
 800dd4c:	d0ed      	beq.n	800dd2a <_realloc_r+0x1e>
 800dd4e:	42bc      	cmp	r4, r7
 800dd50:	4622      	mov	r2, r4
 800dd52:	4631      	mov	r1, r6
 800dd54:	bf28      	it	cs
 800dd56:	463a      	movcs	r2, r7
 800dd58:	f7ff ff84 	bl	800dc64 <memcpy>
 800dd5c:	4631      	mov	r1, r6
 800dd5e:	4640      	mov	r0, r8
 800dd60:	f7fe ffd0 	bl	800cd04 <_free_r>
 800dd64:	e7e1      	b.n	800dd2a <_realloc_r+0x1e>
 800dd66:	4635      	mov	r5, r6
 800dd68:	e7df      	b.n	800dd2a <_realloc_r+0x1e>

0800dd6a <__ascii_wctomb>:
 800dd6a:	b149      	cbz	r1, 800dd80 <__ascii_wctomb+0x16>
 800dd6c:	2aff      	cmp	r2, #255	; 0xff
 800dd6e:	bf85      	ittet	hi
 800dd70:	238a      	movhi	r3, #138	; 0x8a
 800dd72:	6003      	strhi	r3, [r0, #0]
 800dd74:	700a      	strbls	r2, [r1, #0]
 800dd76:	f04f 30ff 	movhi.w	r0, #4294967295
 800dd7a:	bf98      	it	ls
 800dd7c:	2001      	movls	r0, #1
 800dd7e:	4770      	bx	lr
 800dd80:	4608      	mov	r0, r1
 800dd82:	4770      	bx	lr

0800dd84 <fiprintf>:
 800dd84:	b40e      	push	{r1, r2, r3}
 800dd86:	b503      	push	{r0, r1, lr}
 800dd88:	4601      	mov	r1, r0
 800dd8a:	ab03      	add	r3, sp, #12
 800dd8c:	4805      	ldr	r0, [pc, #20]	; (800dda4 <fiprintf+0x20>)
 800dd8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd92:	6800      	ldr	r0, [r0, #0]
 800dd94:	9301      	str	r3, [sp, #4]
 800dd96:	f7ff fcff 	bl	800d798 <_vfiprintf_r>
 800dd9a:	b002      	add	sp, #8
 800dd9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dda0:	b003      	add	sp, #12
 800dda2:	4770      	bx	lr
 800dda4:	2000006c 	.word	0x2000006c

0800dda8 <abort>:
 800dda8:	b508      	push	{r3, lr}
 800ddaa:	2006      	movs	r0, #6
 800ddac:	f000 f834 	bl	800de18 <raise>
 800ddb0:	2001      	movs	r0, #1
 800ddb2:	f7f7 fd0d 	bl	80057d0 <_exit>

0800ddb6 <_malloc_usable_size_r>:
 800ddb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddba:	1f18      	subs	r0, r3, #4
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	bfbc      	itt	lt
 800ddc0:	580b      	ldrlt	r3, [r1, r0]
 800ddc2:	18c0      	addlt	r0, r0, r3
 800ddc4:	4770      	bx	lr

0800ddc6 <_raise_r>:
 800ddc6:	291f      	cmp	r1, #31
 800ddc8:	b538      	push	{r3, r4, r5, lr}
 800ddca:	4604      	mov	r4, r0
 800ddcc:	460d      	mov	r5, r1
 800ddce:	d904      	bls.n	800ddda <_raise_r+0x14>
 800ddd0:	2316      	movs	r3, #22
 800ddd2:	6003      	str	r3, [r0, #0]
 800ddd4:	f04f 30ff 	mov.w	r0, #4294967295
 800ddd8:	bd38      	pop	{r3, r4, r5, pc}
 800ddda:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800dddc:	b112      	cbz	r2, 800dde4 <_raise_r+0x1e>
 800ddde:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dde2:	b94b      	cbnz	r3, 800ddf8 <_raise_r+0x32>
 800dde4:	4620      	mov	r0, r4
 800dde6:	f000 f831 	bl	800de4c <_getpid_r>
 800ddea:	462a      	mov	r2, r5
 800ddec:	4601      	mov	r1, r0
 800ddee:	4620      	mov	r0, r4
 800ddf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddf4:	f000 b818 	b.w	800de28 <_kill_r>
 800ddf8:	2b01      	cmp	r3, #1
 800ddfa:	d00a      	beq.n	800de12 <_raise_r+0x4c>
 800ddfc:	1c59      	adds	r1, r3, #1
 800ddfe:	d103      	bne.n	800de08 <_raise_r+0x42>
 800de00:	2316      	movs	r3, #22
 800de02:	6003      	str	r3, [r0, #0]
 800de04:	2001      	movs	r0, #1
 800de06:	e7e7      	b.n	800ddd8 <_raise_r+0x12>
 800de08:	2400      	movs	r4, #0
 800de0a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800de0e:	4628      	mov	r0, r5
 800de10:	4798      	blx	r3
 800de12:	2000      	movs	r0, #0
 800de14:	e7e0      	b.n	800ddd8 <_raise_r+0x12>
	...

0800de18 <raise>:
 800de18:	4b02      	ldr	r3, [pc, #8]	; (800de24 <raise+0xc>)
 800de1a:	4601      	mov	r1, r0
 800de1c:	6818      	ldr	r0, [r3, #0]
 800de1e:	f7ff bfd2 	b.w	800ddc6 <_raise_r>
 800de22:	bf00      	nop
 800de24:	2000006c 	.word	0x2000006c

0800de28 <_kill_r>:
 800de28:	b538      	push	{r3, r4, r5, lr}
 800de2a:	4d07      	ldr	r5, [pc, #28]	; (800de48 <_kill_r+0x20>)
 800de2c:	2300      	movs	r3, #0
 800de2e:	4604      	mov	r4, r0
 800de30:	4608      	mov	r0, r1
 800de32:	4611      	mov	r1, r2
 800de34:	602b      	str	r3, [r5, #0]
 800de36:	f7f7 fcc3 	bl	80057c0 <_kill>
 800de3a:	1c43      	adds	r3, r0, #1
 800de3c:	d102      	bne.n	800de44 <_kill_r+0x1c>
 800de3e:	682b      	ldr	r3, [r5, #0]
 800de40:	b103      	cbz	r3, 800de44 <_kill_r+0x1c>
 800de42:	6023      	str	r3, [r4, #0]
 800de44:	bd38      	pop	{r3, r4, r5, pc}
 800de46:	bf00      	nop
 800de48:	200010f8 	.word	0x200010f8

0800de4c <_getpid_r>:
 800de4c:	f7f7 bcb6 	b.w	80057bc <_getpid>

0800de50 <sqrt>:
 800de50:	b538      	push	{r3, r4, r5, lr}
 800de52:	ed2d 8b02 	vpush	{d8}
 800de56:	ec55 4b10 	vmov	r4, r5, d0
 800de5a:	f000 f8d1 	bl	800e000 <__ieee754_sqrt>
 800de5e:	4622      	mov	r2, r4
 800de60:	462b      	mov	r3, r5
 800de62:	4620      	mov	r0, r4
 800de64:	4629      	mov	r1, r5
 800de66:	eeb0 8a40 	vmov.f32	s16, s0
 800de6a:	eef0 8a60 	vmov.f32	s17, s1
 800de6e:	f7f2 fe85 	bl	8000b7c <__aeabi_dcmpun>
 800de72:	b990      	cbnz	r0, 800de9a <sqrt+0x4a>
 800de74:	2200      	movs	r2, #0
 800de76:	2300      	movs	r3, #0
 800de78:	4620      	mov	r0, r4
 800de7a:	4629      	mov	r1, r5
 800de7c:	f7f2 fe56 	bl	8000b2c <__aeabi_dcmplt>
 800de80:	b158      	cbz	r0, 800de9a <sqrt+0x4a>
 800de82:	f7fe f897 	bl	800bfb4 <__errno>
 800de86:	2321      	movs	r3, #33	; 0x21
 800de88:	6003      	str	r3, [r0, #0]
 800de8a:	2200      	movs	r2, #0
 800de8c:	2300      	movs	r3, #0
 800de8e:	4610      	mov	r0, r2
 800de90:	4619      	mov	r1, r3
 800de92:	f7f2 fd03 	bl	800089c <__aeabi_ddiv>
 800de96:	ec41 0b18 	vmov	d8, r0, r1
 800de9a:	eeb0 0a48 	vmov.f32	s0, s16
 800de9e:	eef0 0a68 	vmov.f32	s1, s17
 800dea2:	ecbd 8b02 	vpop	{d8}
 800dea6:	bd38      	pop	{r3, r4, r5, pc}

0800dea8 <cos>:
 800dea8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800deaa:	ec53 2b10 	vmov	r2, r3, d0
 800deae:	4826      	ldr	r0, [pc, #152]	; (800df48 <cos+0xa0>)
 800deb0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800deb4:	4281      	cmp	r1, r0
 800deb6:	dc06      	bgt.n	800dec6 <cos+0x1e>
 800deb8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800df40 <cos+0x98>
 800debc:	b005      	add	sp, #20
 800debe:	f85d eb04 	ldr.w	lr, [sp], #4
 800dec2:	f000 b979 	b.w	800e1b8 <__kernel_cos>
 800dec6:	4821      	ldr	r0, [pc, #132]	; (800df4c <cos+0xa4>)
 800dec8:	4281      	cmp	r1, r0
 800deca:	dd09      	ble.n	800dee0 <cos+0x38>
 800decc:	ee10 0a10 	vmov	r0, s0
 800ded0:	4619      	mov	r1, r3
 800ded2:	f7f2 fa01 	bl	80002d8 <__aeabi_dsub>
 800ded6:	ec41 0b10 	vmov	d0, r0, r1
 800deda:	b005      	add	sp, #20
 800dedc:	f85d fb04 	ldr.w	pc, [sp], #4
 800dee0:	4668      	mov	r0, sp
 800dee2:	f000 faf1 	bl	800e4c8 <__ieee754_rem_pio2>
 800dee6:	f000 0003 	and.w	r0, r0, #3
 800deea:	2801      	cmp	r0, #1
 800deec:	d00b      	beq.n	800df06 <cos+0x5e>
 800deee:	2802      	cmp	r0, #2
 800def0:	d016      	beq.n	800df20 <cos+0x78>
 800def2:	b9e0      	cbnz	r0, 800df2e <cos+0x86>
 800def4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800def8:	ed9d 0b00 	vldr	d0, [sp]
 800defc:	f000 f95c 	bl	800e1b8 <__kernel_cos>
 800df00:	ec51 0b10 	vmov	r0, r1, d0
 800df04:	e7e7      	b.n	800ded6 <cos+0x2e>
 800df06:	ed9d 1b02 	vldr	d1, [sp, #8]
 800df0a:	ed9d 0b00 	vldr	d0, [sp]
 800df0e:	f000 fa1b 	bl	800e348 <__kernel_sin>
 800df12:	ec53 2b10 	vmov	r2, r3, d0
 800df16:	ee10 0a10 	vmov	r0, s0
 800df1a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800df1e:	e7da      	b.n	800ded6 <cos+0x2e>
 800df20:	ed9d 1b02 	vldr	d1, [sp, #8]
 800df24:	ed9d 0b00 	vldr	d0, [sp]
 800df28:	f000 f946 	bl	800e1b8 <__kernel_cos>
 800df2c:	e7f1      	b.n	800df12 <cos+0x6a>
 800df2e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800df32:	ed9d 0b00 	vldr	d0, [sp]
 800df36:	2001      	movs	r0, #1
 800df38:	f000 fa06 	bl	800e348 <__kernel_sin>
 800df3c:	e7e0      	b.n	800df00 <cos+0x58>
 800df3e:	bf00      	nop
	...
 800df48:	3fe921fb 	.word	0x3fe921fb
 800df4c:	7fefffff 	.word	0x7fefffff

0800df50 <sin>:
 800df50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800df52:	ec53 2b10 	vmov	r2, r3, d0
 800df56:	4828      	ldr	r0, [pc, #160]	; (800dff8 <sin+0xa8>)
 800df58:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800df5c:	4281      	cmp	r1, r0
 800df5e:	dc07      	bgt.n	800df70 <sin+0x20>
 800df60:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800dff0 <sin+0xa0>
 800df64:	2000      	movs	r0, #0
 800df66:	b005      	add	sp, #20
 800df68:	f85d eb04 	ldr.w	lr, [sp], #4
 800df6c:	f000 b9ec 	b.w	800e348 <__kernel_sin>
 800df70:	4822      	ldr	r0, [pc, #136]	; (800dffc <sin+0xac>)
 800df72:	4281      	cmp	r1, r0
 800df74:	dd09      	ble.n	800df8a <sin+0x3a>
 800df76:	ee10 0a10 	vmov	r0, s0
 800df7a:	4619      	mov	r1, r3
 800df7c:	f7f2 f9ac 	bl	80002d8 <__aeabi_dsub>
 800df80:	ec41 0b10 	vmov	d0, r0, r1
 800df84:	b005      	add	sp, #20
 800df86:	f85d fb04 	ldr.w	pc, [sp], #4
 800df8a:	4668      	mov	r0, sp
 800df8c:	f000 fa9c 	bl	800e4c8 <__ieee754_rem_pio2>
 800df90:	f000 0003 	and.w	r0, r0, #3
 800df94:	2801      	cmp	r0, #1
 800df96:	d00c      	beq.n	800dfb2 <sin+0x62>
 800df98:	2802      	cmp	r0, #2
 800df9a:	d011      	beq.n	800dfc0 <sin+0x70>
 800df9c:	b9f0      	cbnz	r0, 800dfdc <sin+0x8c>
 800df9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dfa2:	ed9d 0b00 	vldr	d0, [sp]
 800dfa6:	2001      	movs	r0, #1
 800dfa8:	f000 f9ce 	bl	800e348 <__kernel_sin>
 800dfac:	ec51 0b10 	vmov	r0, r1, d0
 800dfb0:	e7e6      	b.n	800df80 <sin+0x30>
 800dfb2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dfb6:	ed9d 0b00 	vldr	d0, [sp]
 800dfba:	f000 f8fd 	bl	800e1b8 <__kernel_cos>
 800dfbe:	e7f5      	b.n	800dfac <sin+0x5c>
 800dfc0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dfc4:	ed9d 0b00 	vldr	d0, [sp]
 800dfc8:	2001      	movs	r0, #1
 800dfca:	f000 f9bd 	bl	800e348 <__kernel_sin>
 800dfce:	ec53 2b10 	vmov	r2, r3, d0
 800dfd2:	ee10 0a10 	vmov	r0, s0
 800dfd6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800dfda:	e7d1      	b.n	800df80 <sin+0x30>
 800dfdc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dfe0:	ed9d 0b00 	vldr	d0, [sp]
 800dfe4:	f000 f8e8 	bl	800e1b8 <__kernel_cos>
 800dfe8:	e7f1      	b.n	800dfce <sin+0x7e>
 800dfea:	bf00      	nop
 800dfec:	f3af 8000 	nop.w
	...
 800dff8:	3fe921fb 	.word	0x3fe921fb
 800dffc:	7fefffff 	.word	0x7fefffff

0800e000 <__ieee754_sqrt>:
 800e000:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e004:	ec55 4b10 	vmov	r4, r5, d0
 800e008:	4e67      	ldr	r6, [pc, #412]	; (800e1a8 <__ieee754_sqrt+0x1a8>)
 800e00a:	43ae      	bics	r6, r5
 800e00c:	ee10 0a10 	vmov	r0, s0
 800e010:	ee10 2a10 	vmov	r2, s0
 800e014:	4629      	mov	r1, r5
 800e016:	462b      	mov	r3, r5
 800e018:	d10d      	bne.n	800e036 <__ieee754_sqrt+0x36>
 800e01a:	f7f2 fb15 	bl	8000648 <__aeabi_dmul>
 800e01e:	4602      	mov	r2, r0
 800e020:	460b      	mov	r3, r1
 800e022:	4620      	mov	r0, r4
 800e024:	4629      	mov	r1, r5
 800e026:	f7f2 f959 	bl	80002dc <__adddf3>
 800e02a:	4604      	mov	r4, r0
 800e02c:	460d      	mov	r5, r1
 800e02e:	ec45 4b10 	vmov	d0, r4, r5
 800e032:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e036:	2d00      	cmp	r5, #0
 800e038:	dc0b      	bgt.n	800e052 <__ieee754_sqrt+0x52>
 800e03a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e03e:	4326      	orrs	r6, r4
 800e040:	d0f5      	beq.n	800e02e <__ieee754_sqrt+0x2e>
 800e042:	b135      	cbz	r5, 800e052 <__ieee754_sqrt+0x52>
 800e044:	f7f2 f948 	bl	80002d8 <__aeabi_dsub>
 800e048:	4602      	mov	r2, r0
 800e04a:	460b      	mov	r3, r1
 800e04c:	f7f2 fc26 	bl	800089c <__aeabi_ddiv>
 800e050:	e7eb      	b.n	800e02a <__ieee754_sqrt+0x2a>
 800e052:	1509      	asrs	r1, r1, #20
 800e054:	f000 808d 	beq.w	800e172 <__ieee754_sqrt+0x172>
 800e058:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e05c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800e060:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e064:	07c9      	lsls	r1, r1, #31
 800e066:	bf5c      	itt	pl
 800e068:	005b      	lslpl	r3, r3, #1
 800e06a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800e06e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e072:	bf58      	it	pl
 800e074:	0052      	lslpl	r2, r2, #1
 800e076:	2500      	movs	r5, #0
 800e078:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e07c:	1076      	asrs	r6, r6, #1
 800e07e:	0052      	lsls	r2, r2, #1
 800e080:	f04f 0e16 	mov.w	lr, #22
 800e084:	46ac      	mov	ip, r5
 800e086:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e08a:	eb0c 0001 	add.w	r0, ip, r1
 800e08e:	4298      	cmp	r0, r3
 800e090:	bfde      	ittt	le
 800e092:	1a1b      	suble	r3, r3, r0
 800e094:	eb00 0c01 	addle.w	ip, r0, r1
 800e098:	186d      	addle	r5, r5, r1
 800e09a:	005b      	lsls	r3, r3, #1
 800e09c:	f1be 0e01 	subs.w	lr, lr, #1
 800e0a0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e0a4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e0a8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e0ac:	d1ed      	bne.n	800e08a <__ieee754_sqrt+0x8a>
 800e0ae:	4674      	mov	r4, lr
 800e0b0:	2720      	movs	r7, #32
 800e0b2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e0b6:	4563      	cmp	r3, ip
 800e0b8:	eb01 000e 	add.w	r0, r1, lr
 800e0bc:	dc02      	bgt.n	800e0c4 <__ieee754_sqrt+0xc4>
 800e0be:	d113      	bne.n	800e0e8 <__ieee754_sqrt+0xe8>
 800e0c0:	4290      	cmp	r0, r2
 800e0c2:	d811      	bhi.n	800e0e8 <__ieee754_sqrt+0xe8>
 800e0c4:	2800      	cmp	r0, #0
 800e0c6:	eb00 0e01 	add.w	lr, r0, r1
 800e0ca:	da57      	bge.n	800e17c <__ieee754_sqrt+0x17c>
 800e0cc:	f1be 0f00 	cmp.w	lr, #0
 800e0d0:	db54      	blt.n	800e17c <__ieee754_sqrt+0x17c>
 800e0d2:	f10c 0801 	add.w	r8, ip, #1
 800e0d6:	eba3 030c 	sub.w	r3, r3, ip
 800e0da:	4290      	cmp	r0, r2
 800e0dc:	bf88      	it	hi
 800e0de:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e0e2:	1a12      	subs	r2, r2, r0
 800e0e4:	440c      	add	r4, r1
 800e0e6:	46c4      	mov	ip, r8
 800e0e8:	005b      	lsls	r3, r3, #1
 800e0ea:	3f01      	subs	r7, #1
 800e0ec:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e0f0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e0f4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e0f8:	d1dd      	bne.n	800e0b6 <__ieee754_sqrt+0xb6>
 800e0fa:	4313      	orrs	r3, r2
 800e0fc:	d01b      	beq.n	800e136 <__ieee754_sqrt+0x136>
 800e0fe:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800e1ac <__ieee754_sqrt+0x1ac>
 800e102:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800e1b0 <__ieee754_sqrt+0x1b0>
 800e106:	e9da 0100 	ldrd	r0, r1, [sl]
 800e10a:	e9db 2300 	ldrd	r2, r3, [fp]
 800e10e:	f7f2 f8e3 	bl	80002d8 <__aeabi_dsub>
 800e112:	e9da 8900 	ldrd	r8, r9, [sl]
 800e116:	4602      	mov	r2, r0
 800e118:	460b      	mov	r3, r1
 800e11a:	4640      	mov	r0, r8
 800e11c:	4649      	mov	r1, r9
 800e11e:	f7f2 fd0f 	bl	8000b40 <__aeabi_dcmple>
 800e122:	b140      	cbz	r0, 800e136 <__ieee754_sqrt+0x136>
 800e124:	f1b4 3fff 	cmp.w	r4, #4294967295
 800e128:	e9da 0100 	ldrd	r0, r1, [sl]
 800e12c:	e9db 2300 	ldrd	r2, r3, [fp]
 800e130:	d126      	bne.n	800e180 <__ieee754_sqrt+0x180>
 800e132:	3501      	adds	r5, #1
 800e134:	463c      	mov	r4, r7
 800e136:	106a      	asrs	r2, r5, #1
 800e138:	0863      	lsrs	r3, r4, #1
 800e13a:	07e9      	lsls	r1, r5, #31
 800e13c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800e140:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800e144:	bf48      	it	mi
 800e146:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800e14a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800e14e:	461c      	mov	r4, r3
 800e150:	e76d      	b.n	800e02e <__ieee754_sqrt+0x2e>
 800e152:	0ad3      	lsrs	r3, r2, #11
 800e154:	3815      	subs	r0, #21
 800e156:	0552      	lsls	r2, r2, #21
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d0fa      	beq.n	800e152 <__ieee754_sqrt+0x152>
 800e15c:	02dc      	lsls	r4, r3, #11
 800e15e:	d50a      	bpl.n	800e176 <__ieee754_sqrt+0x176>
 800e160:	f1c1 0420 	rsb	r4, r1, #32
 800e164:	fa22 f404 	lsr.w	r4, r2, r4
 800e168:	1e4d      	subs	r5, r1, #1
 800e16a:	408a      	lsls	r2, r1
 800e16c:	4323      	orrs	r3, r4
 800e16e:	1b41      	subs	r1, r0, r5
 800e170:	e772      	b.n	800e058 <__ieee754_sqrt+0x58>
 800e172:	4608      	mov	r0, r1
 800e174:	e7f0      	b.n	800e158 <__ieee754_sqrt+0x158>
 800e176:	005b      	lsls	r3, r3, #1
 800e178:	3101      	adds	r1, #1
 800e17a:	e7ef      	b.n	800e15c <__ieee754_sqrt+0x15c>
 800e17c:	46e0      	mov	r8, ip
 800e17e:	e7aa      	b.n	800e0d6 <__ieee754_sqrt+0xd6>
 800e180:	f7f2 f8ac 	bl	80002dc <__adddf3>
 800e184:	e9da 8900 	ldrd	r8, r9, [sl]
 800e188:	4602      	mov	r2, r0
 800e18a:	460b      	mov	r3, r1
 800e18c:	4640      	mov	r0, r8
 800e18e:	4649      	mov	r1, r9
 800e190:	f7f2 fccc 	bl	8000b2c <__aeabi_dcmplt>
 800e194:	b120      	cbz	r0, 800e1a0 <__ieee754_sqrt+0x1a0>
 800e196:	1ca0      	adds	r0, r4, #2
 800e198:	bf08      	it	eq
 800e19a:	3501      	addeq	r5, #1
 800e19c:	3402      	adds	r4, #2
 800e19e:	e7ca      	b.n	800e136 <__ieee754_sqrt+0x136>
 800e1a0:	3401      	adds	r4, #1
 800e1a2:	f024 0401 	bic.w	r4, r4, #1
 800e1a6:	e7c6      	b.n	800e136 <__ieee754_sqrt+0x136>
 800e1a8:	7ff00000 	.word	0x7ff00000
 800e1ac:	200001e0 	.word	0x200001e0
 800e1b0:	200001e8 	.word	0x200001e8
 800e1b4:	00000000 	.word	0x00000000

0800e1b8 <__kernel_cos>:
 800e1b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1bc:	ec57 6b10 	vmov	r6, r7, d0
 800e1c0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800e1c4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800e1c8:	ed8d 1b00 	vstr	d1, [sp]
 800e1cc:	da07      	bge.n	800e1de <__kernel_cos+0x26>
 800e1ce:	ee10 0a10 	vmov	r0, s0
 800e1d2:	4639      	mov	r1, r7
 800e1d4:	f7f2 fce8 	bl	8000ba8 <__aeabi_d2iz>
 800e1d8:	2800      	cmp	r0, #0
 800e1da:	f000 8088 	beq.w	800e2ee <__kernel_cos+0x136>
 800e1de:	4632      	mov	r2, r6
 800e1e0:	463b      	mov	r3, r7
 800e1e2:	4630      	mov	r0, r6
 800e1e4:	4639      	mov	r1, r7
 800e1e6:	f7f2 fa2f 	bl	8000648 <__aeabi_dmul>
 800e1ea:	4b51      	ldr	r3, [pc, #324]	; (800e330 <__kernel_cos+0x178>)
 800e1ec:	2200      	movs	r2, #0
 800e1ee:	4604      	mov	r4, r0
 800e1f0:	460d      	mov	r5, r1
 800e1f2:	f7f2 fa29 	bl	8000648 <__aeabi_dmul>
 800e1f6:	a340      	add	r3, pc, #256	; (adr r3, 800e2f8 <__kernel_cos+0x140>)
 800e1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1fc:	4682      	mov	sl, r0
 800e1fe:	468b      	mov	fp, r1
 800e200:	4620      	mov	r0, r4
 800e202:	4629      	mov	r1, r5
 800e204:	f7f2 fa20 	bl	8000648 <__aeabi_dmul>
 800e208:	a33d      	add	r3, pc, #244	; (adr r3, 800e300 <__kernel_cos+0x148>)
 800e20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e20e:	f7f2 f865 	bl	80002dc <__adddf3>
 800e212:	4622      	mov	r2, r4
 800e214:	462b      	mov	r3, r5
 800e216:	f7f2 fa17 	bl	8000648 <__aeabi_dmul>
 800e21a:	a33b      	add	r3, pc, #236	; (adr r3, 800e308 <__kernel_cos+0x150>)
 800e21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e220:	f7f2 f85a 	bl	80002d8 <__aeabi_dsub>
 800e224:	4622      	mov	r2, r4
 800e226:	462b      	mov	r3, r5
 800e228:	f7f2 fa0e 	bl	8000648 <__aeabi_dmul>
 800e22c:	a338      	add	r3, pc, #224	; (adr r3, 800e310 <__kernel_cos+0x158>)
 800e22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e232:	f7f2 f853 	bl	80002dc <__adddf3>
 800e236:	4622      	mov	r2, r4
 800e238:	462b      	mov	r3, r5
 800e23a:	f7f2 fa05 	bl	8000648 <__aeabi_dmul>
 800e23e:	a336      	add	r3, pc, #216	; (adr r3, 800e318 <__kernel_cos+0x160>)
 800e240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e244:	f7f2 f848 	bl	80002d8 <__aeabi_dsub>
 800e248:	4622      	mov	r2, r4
 800e24a:	462b      	mov	r3, r5
 800e24c:	f7f2 f9fc 	bl	8000648 <__aeabi_dmul>
 800e250:	a333      	add	r3, pc, #204	; (adr r3, 800e320 <__kernel_cos+0x168>)
 800e252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e256:	f7f2 f841 	bl	80002dc <__adddf3>
 800e25a:	4622      	mov	r2, r4
 800e25c:	462b      	mov	r3, r5
 800e25e:	f7f2 f9f3 	bl	8000648 <__aeabi_dmul>
 800e262:	4622      	mov	r2, r4
 800e264:	462b      	mov	r3, r5
 800e266:	f7f2 f9ef 	bl	8000648 <__aeabi_dmul>
 800e26a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e26e:	4604      	mov	r4, r0
 800e270:	460d      	mov	r5, r1
 800e272:	4630      	mov	r0, r6
 800e274:	4639      	mov	r1, r7
 800e276:	f7f2 f9e7 	bl	8000648 <__aeabi_dmul>
 800e27a:	460b      	mov	r3, r1
 800e27c:	4602      	mov	r2, r0
 800e27e:	4629      	mov	r1, r5
 800e280:	4620      	mov	r0, r4
 800e282:	f7f2 f829 	bl	80002d8 <__aeabi_dsub>
 800e286:	4b2b      	ldr	r3, [pc, #172]	; (800e334 <__kernel_cos+0x17c>)
 800e288:	4598      	cmp	r8, r3
 800e28a:	4606      	mov	r6, r0
 800e28c:	460f      	mov	r7, r1
 800e28e:	dc10      	bgt.n	800e2b2 <__kernel_cos+0xfa>
 800e290:	4602      	mov	r2, r0
 800e292:	460b      	mov	r3, r1
 800e294:	4650      	mov	r0, sl
 800e296:	4659      	mov	r1, fp
 800e298:	f7f2 f81e 	bl	80002d8 <__aeabi_dsub>
 800e29c:	460b      	mov	r3, r1
 800e29e:	4926      	ldr	r1, [pc, #152]	; (800e338 <__kernel_cos+0x180>)
 800e2a0:	4602      	mov	r2, r0
 800e2a2:	2000      	movs	r0, #0
 800e2a4:	f7f2 f818 	bl	80002d8 <__aeabi_dsub>
 800e2a8:	ec41 0b10 	vmov	d0, r0, r1
 800e2ac:	b003      	add	sp, #12
 800e2ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2b2:	4b22      	ldr	r3, [pc, #136]	; (800e33c <__kernel_cos+0x184>)
 800e2b4:	4920      	ldr	r1, [pc, #128]	; (800e338 <__kernel_cos+0x180>)
 800e2b6:	4598      	cmp	r8, r3
 800e2b8:	bfcc      	ite	gt
 800e2ba:	4d21      	ldrgt	r5, [pc, #132]	; (800e340 <__kernel_cos+0x188>)
 800e2bc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800e2c0:	2400      	movs	r4, #0
 800e2c2:	4622      	mov	r2, r4
 800e2c4:	462b      	mov	r3, r5
 800e2c6:	2000      	movs	r0, #0
 800e2c8:	f7f2 f806 	bl	80002d8 <__aeabi_dsub>
 800e2cc:	4622      	mov	r2, r4
 800e2ce:	4680      	mov	r8, r0
 800e2d0:	4689      	mov	r9, r1
 800e2d2:	462b      	mov	r3, r5
 800e2d4:	4650      	mov	r0, sl
 800e2d6:	4659      	mov	r1, fp
 800e2d8:	f7f1 fffe 	bl	80002d8 <__aeabi_dsub>
 800e2dc:	4632      	mov	r2, r6
 800e2de:	463b      	mov	r3, r7
 800e2e0:	f7f1 fffa 	bl	80002d8 <__aeabi_dsub>
 800e2e4:	4602      	mov	r2, r0
 800e2e6:	460b      	mov	r3, r1
 800e2e8:	4640      	mov	r0, r8
 800e2ea:	4649      	mov	r1, r9
 800e2ec:	e7da      	b.n	800e2a4 <__kernel_cos+0xec>
 800e2ee:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800e328 <__kernel_cos+0x170>
 800e2f2:	e7db      	b.n	800e2ac <__kernel_cos+0xf4>
 800e2f4:	f3af 8000 	nop.w
 800e2f8:	be8838d4 	.word	0xbe8838d4
 800e2fc:	bda8fae9 	.word	0xbda8fae9
 800e300:	bdb4b1c4 	.word	0xbdb4b1c4
 800e304:	3e21ee9e 	.word	0x3e21ee9e
 800e308:	809c52ad 	.word	0x809c52ad
 800e30c:	3e927e4f 	.word	0x3e927e4f
 800e310:	19cb1590 	.word	0x19cb1590
 800e314:	3efa01a0 	.word	0x3efa01a0
 800e318:	16c15177 	.word	0x16c15177
 800e31c:	3f56c16c 	.word	0x3f56c16c
 800e320:	5555554c 	.word	0x5555554c
 800e324:	3fa55555 	.word	0x3fa55555
 800e328:	00000000 	.word	0x00000000
 800e32c:	3ff00000 	.word	0x3ff00000
 800e330:	3fe00000 	.word	0x3fe00000
 800e334:	3fd33332 	.word	0x3fd33332
 800e338:	3ff00000 	.word	0x3ff00000
 800e33c:	3fe90000 	.word	0x3fe90000
 800e340:	3fd20000 	.word	0x3fd20000
 800e344:	00000000 	.word	0x00000000

0800e348 <__kernel_sin>:
 800e348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e34c:	ed2d 8b04 	vpush	{d8-d9}
 800e350:	eeb0 8a41 	vmov.f32	s16, s2
 800e354:	eef0 8a61 	vmov.f32	s17, s3
 800e358:	ec55 4b10 	vmov	r4, r5, d0
 800e35c:	b083      	sub	sp, #12
 800e35e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e362:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800e366:	9001      	str	r0, [sp, #4]
 800e368:	da06      	bge.n	800e378 <__kernel_sin+0x30>
 800e36a:	ee10 0a10 	vmov	r0, s0
 800e36e:	4629      	mov	r1, r5
 800e370:	f7f2 fc1a 	bl	8000ba8 <__aeabi_d2iz>
 800e374:	2800      	cmp	r0, #0
 800e376:	d051      	beq.n	800e41c <__kernel_sin+0xd4>
 800e378:	4622      	mov	r2, r4
 800e37a:	462b      	mov	r3, r5
 800e37c:	4620      	mov	r0, r4
 800e37e:	4629      	mov	r1, r5
 800e380:	f7f2 f962 	bl	8000648 <__aeabi_dmul>
 800e384:	4682      	mov	sl, r0
 800e386:	468b      	mov	fp, r1
 800e388:	4602      	mov	r2, r0
 800e38a:	460b      	mov	r3, r1
 800e38c:	4620      	mov	r0, r4
 800e38e:	4629      	mov	r1, r5
 800e390:	f7f2 f95a 	bl	8000648 <__aeabi_dmul>
 800e394:	a341      	add	r3, pc, #260	; (adr r3, 800e49c <__kernel_sin+0x154>)
 800e396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e39a:	4680      	mov	r8, r0
 800e39c:	4689      	mov	r9, r1
 800e39e:	4650      	mov	r0, sl
 800e3a0:	4659      	mov	r1, fp
 800e3a2:	f7f2 f951 	bl	8000648 <__aeabi_dmul>
 800e3a6:	a33f      	add	r3, pc, #252	; (adr r3, 800e4a4 <__kernel_sin+0x15c>)
 800e3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ac:	f7f1 ff94 	bl	80002d8 <__aeabi_dsub>
 800e3b0:	4652      	mov	r2, sl
 800e3b2:	465b      	mov	r3, fp
 800e3b4:	f7f2 f948 	bl	8000648 <__aeabi_dmul>
 800e3b8:	a33c      	add	r3, pc, #240	; (adr r3, 800e4ac <__kernel_sin+0x164>)
 800e3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3be:	f7f1 ff8d 	bl	80002dc <__adddf3>
 800e3c2:	4652      	mov	r2, sl
 800e3c4:	465b      	mov	r3, fp
 800e3c6:	f7f2 f93f 	bl	8000648 <__aeabi_dmul>
 800e3ca:	a33a      	add	r3, pc, #232	; (adr r3, 800e4b4 <__kernel_sin+0x16c>)
 800e3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3d0:	f7f1 ff82 	bl	80002d8 <__aeabi_dsub>
 800e3d4:	4652      	mov	r2, sl
 800e3d6:	465b      	mov	r3, fp
 800e3d8:	f7f2 f936 	bl	8000648 <__aeabi_dmul>
 800e3dc:	a337      	add	r3, pc, #220	; (adr r3, 800e4bc <__kernel_sin+0x174>)
 800e3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3e2:	f7f1 ff7b 	bl	80002dc <__adddf3>
 800e3e6:	9b01      	ldr	r3, [sp, #4]
 800e3e8:	4606      	mov	r6, r0
 800e3ea:	460f      	mov	r7, r1
 800e3ec:	b9eb      	cbnz	r3, 800e42a <__kernel_sin+0xe2>
 800e3ee:	4602      	mov	r2, r0
 800e3f0:	460b      	mov	r3, r1
 800e3f2:	4650      	mov	r0, sl
 800e3f4:	4659      	mov	r1, fp
 800e3f6:	f7f2 f927 	bl	8000648 <__aeabi_dmul>
 800e3fa:	a325      	add	r3, pc, #148	; (adr r3, 800e490 <__kernel_sin+0x148>)
 800e3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e400:	f7f1 ff6a 	bl	80002d8 <__aeabi_dsub>
 800e404:	4642      	mov	r2, r8
 800e406:	464b      	mov	r3, r9
 800e408:	f7f2 f91e 	bl	8000648 <__aeabi_dmul>
 800e40c:	4602      	mov	r2, r0
 800e40e:	460b      	mov	r3, r1
 800e410:	4620      	mov	r0, r4
 800e412:	4629      	mov	r1, r5
 800e414:	f7f1 ff62 	bl	80002dc <__adddf3>
 800e418:	4604      	mov	r4, r0
 800e41a:	460d      	mov	r5, r1
 800e41c:	ec45 4b10 	vmov	d0, r4, r5
 800e420:	b003      	add	sp, #12
 800e422:	ecbd 8b04 	vpop	{d8-d9}
 800e426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e42a:	4b1b      	ldr	r3, [pc, #108]	; (800e498 <__kernel_sin+0x150>)
 800e42c:	ec51 0b18 	vmov	r0, r1, d8
 800e430:	2200      	movs	r2, #0
 800e432:	f7f2 f909 	bl	8000648 <__aeabi_dmul>
 800e436:	4632      	mov	r2, r6
 800e438:	ec41 0b19 	vmov	d9, r0, r1
 800e43c:	463b      	mov	r3, r7
 800e43e:	4640      	mov	r0, r8
 800e440:	4649      	mov	r1, r9
 800e442:	f7f2 f901 	bl	8000648 <__aeabi_dmul>
 800e446:	4602      	mov	r2, r0
 800e448:	460b      	mov	r3, r1
 800e44a:	ec51 0b19 	vmov	r0, r1, d9
 800e44e:	f7f1 ff43 	bl	80002d8 <__aeabi_dsub>
 800e452:	4652      	mov	r2, sl
 800e454:	465b      	mov	r3, fp
 800e456:	f7f2 f8f7 	bl	8000648 <__aeabi_dmul>
 800e45a:	ec53 2b18 	vmov	r2, r3, d8
 800e45e:	f7f1 ff3b 	bl	80002d8 <__aeabi_dsub>
 800e462:	a30b      	add	r3, pc, #44	; (adr r3, 800e490 <__kernel_sin+0x148>)
 800e464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e468:	4606      	mov	r6, r0
 800e46a:	460f      	mov	r7, r1
 800e46c:	4640      	mov	r0, r8
 800e46e:	4649      	mov	r1, r9
 800e470:	f7f2 f8ea 	bl	8000648 <__aeabi_dmul>
 800e474:	4602      	mov	r2, r0
 800e476:	460b      	mov	r3, r1
 800e478:	4630      	mov	r0, r6
 800e47a:	4639      	mov	r1, r7
 800e47c:	f7f1 ff2e 	bl	80002dc <__adddf3>
 800e480:	4602      	mov	r2, r0
 800e482:	460b      	mov	r3, r1
 800e484:	4620      	mov	r0, r4
 800e486:	4629      	mov	r1, r5
 800e488:	f7f1 ff26 	bl	80002d8 <__aeabi_dsub>
 800e48c:	e7c4      	b.n	800e418 <__kernel_sin+0xd0>
 800e48e:	bf00      	nop
 800e490:	55555549 	.word	0x55555549
 800e494:	3fc55555 	.word	0x3fc55555
 800e498:	3fe00000 	.word	0x3fe00000
 800e49c:	5acfd57c 	.word	0x5acfd57c
 800e4a0:	3de5d93a 	.word	0x3de5d93a
 800e4a4:	8a2b9ceb 	.word	0x8a2b9ceb
 800e4a8:	3e5ae5e6 	.word	0x3e5ae5e6
 800e4ac:	57b1fe7d 	.word	0x57b1fe7d
 800e4b0:	3ec71de3 	.word	0x3ec71de3
 800e4b4:	19c161d5 	.word	0x19c161d5
 800e4b8:	3f2a01a0 	.word	0x3f2a01a0
 800e4bc:	1110f8a6 	.word	0x1110f8a6
 800e4c0:	3f811111 	.word	0x3f811111
 800e4c4:	00000000 	.word	0x00000000

0800e4c8 <__ieee754_rem_pio2>:
 800e4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4cc:	ed2d 8b02 	vpush	{d8}
 800e4d0:	ec55 4b10 	vmov	r4, r5, d0
 800e4d4:	4bca      	ldr	r3, [pc, #808]	; (800e800 <__ieee754_rem_pio2+0x338>)
 800e4d6:	b08b      	sub	sp, #44	; 0x2c
 800e4d8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800e4dc:	4598      	cmp	r8, r3
 800e4de:	4682      	mov	sl, r0
 800e4e0:	9502      	str	r5, [sp, #8]
 800e4e2:	dc08      	bgt.n	800e4f6 <__ieee754_rem_pio2+0x2e>
 800e4e4:	2200      	movs	r2, #0
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	ed80 0b00 	vstr	d0, [r0]
 800e4ec:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e4f0:	f04f 0b00 	mov.w	fp, #0
 800e4f4:	e028      	b.n	800e548 <__ieee754_rem_pio2+0x80>
 800e4f6:	4bc3      	ldr	r3, [pc, #780]	; (800e804 <__ieee754_rem_pio2+0x33c>)
 800e4f8:	4598      	cmp	r8, r3
 800e4fa:	dc78      	bgt.n	800e5ee <__ieee754_rem_pio2+0x126>
 800e4fc:	9b02      	ldr	r3, [sp, #8]
 800e4fe:	4ec2      	ldr	r6, [pc, #776]	; (800e808 <__ieee754_rem_pio2+0x340>)
 800e500:	2b00      	cmp	r3, #0
 800e502:	ee10 0a10 	vmov	r0, s0
 800e506:	a3b0      	add	r3, pc, #704	; (adr r3, 800e7c8 <__ieee754_rem_pio2+0x300>)
 800e508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e50c:	4629      	mov	r1, r5
 800e50e:	dd39      	ble.n	800e584 <__ieee754_rem_pio2+0xbc>
 800e510:	f7f1 fee2 	bl	80002d8 <__aeabi_dsub>
 800e514:	45b0      	cmp	r8, r6
 800e516:	4604      	mov	r4, r0
 800e518:	460d      	mov	r5, r1
 800e51a:	d01b      	beq.n	800e554 <__ieee754_rem_pio2+0x8c>
 800e51c:	a3ac      	add	r3, pc, #688	; (adr r3, 800e7d0 <__ieee754_rem_pio2+0x308>)
 800e51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e522:	f7f1 fed9 	bl	80002d8 <__aeabi_dsub>
 800e526:	4602      	mov	r2, r0
 800e528:	460b      	mov	r3, r1
 800e52a:	e9ca 2300 	strd	r2, r3, [sl]
 800e52e:	4620      	mov	r0, r4
 800e530:	4629      	mov	r1, r5
 800e532:	f7f1 fed1 	bl	80002d8 <__aeabi_dsub>
 800e536:	a3a6      	add	r3, pc, #664	; (adr r3, 800e7d0 <__ieee754_rem_pio2+0x308>)
 800e538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e53c:	f7f1 fecc 	bl	80002d8 <__aeabi_dsub>
 800e540:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e544:	f04f 0b01 	mov.w	fp, #1
 800e548:	4658      	mov	r0, fp
 800e54a:	b00b      	add	sp, #44	; 0x2c
 800e54c:	ecbd 8b02 	vpop	{d8}
 800e550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e554:	a3a0      	add	r3, pc, #640	; (adr r3, 800e7d8 <__ieee754_rem_pio2+0x310>)
 800e556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e55a:	f7f1 febd 	bl	80002d8 <__aeabi_dsub>
 800e55e:	a3a0      	add	r3, pc, #640	; (adr r3, 800e7e0 <__ieee754_rem_pio2+0x318>)
 800e560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e564:	4604      	mov	r4, r0
 800e566:	460d      	mov	r5, r1
 800e568:	f7f1 feb6 	bl	80002d8 <__aeabi_dsub>
 800e56c:	4602      	mov	r2, r0
 800e56e:	460b      	mov	r3, r1
 800e570:	e9ca 2300 	strd	r2, r3, [sl]
 800e574:	4620      	mov	r0, r4
 800e576:	4629      	mov	r1, r5
 800e578:	f7f1 feae 	bl	80002d8 <__aeabi_dsub>
 800e57c:	a398      	add	r3, pc, #608	; (adr r3, 800e7e0 <__ieee754_rem_pio2+0x318>)
 800e57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e582:	e7db      	b.n	800e53c <__ieee754_rem_pio2+0x74>
 800e584:	f7f1 feaa 	bl	80002dc <__adddf3>
 800e588:	45b0      	cmp	r8, r6
 800e58a:	4604      	mov	r4, r0
 800e58c:	460d      	mov	r5, r1
 800e58e:	d016      	beq.n	800e5be <__ieee754_rem_pio2+0xf6>
 800e590:	a38f      	add	r3, pc, #572	; (adr r3, 800e7d0 <__ieee754_rem_pio2+0x308>)
 800e592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e596:	f7f1 fea1 	bl	80002dc <__adddf3>
 800e59a:	4602      	mov	r2, r0
 800e59c:	460b      	mov	r3, r1
 800e59e:	e9ca 2300 	strd	r2, r3, [sl]
 800e5a2:	4620      	mov	r0, r4
 800e5a4:	4629      	mov	r1, r5
 800e5a6:	f7f1 fe97 	bl	80002d8 <__aeabi_dsub>
 800e5aa:	a389      	add	r3, pc, #548	; (adr r3, 800e7d0 <__ieee754_rem_pio2+0x308>)
 800e5ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5b0:	f7f1 fe94 	bl	80002dc <__adddf3>
 800e5b4:	f04f 3bff 	mov.w	fp, #4294967295
 800e5b8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e5bc:	e7c4      	b.n	800e548 <__ieee754_rem_pio2+0x80>
 800e5be:	a386      	add	r3, pc, #536	; (adr r3, 800e7d8 <__ieee754_rem_pio2+0x310>)
 800e5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c4:	f7f1 fe8a 	bl	80002dc <__adddf3>
 800e5c8:	a385      	add	r3, pc, #532	; (adr r3, 800e7e0 <__ieee754_rem_pio2+0x318>)
 800e5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ce:	4604      	mov	r4, r0
 800e5d0:	460d      	mov	r5, r1
 800e5d2:	f7f1 fe83 	bl	80002dc <__adddf3>
 800e5d6:	4602      	mov	r2, r0
 800e5d8:	460b      	mov	r3, r1
 800e5da:	e9ca 2300 	strd	r2, r3, [sl]
 800e5de:	4620      	mov	r0, r4
 800e5e0:	4629      	mov	r1, r5
 800e5e2:	f7f1 fe79 	bl	80002d8 <__aeabi_dsub>
 800e5e6:	a37e      	add	r3, pc, #504	; (adr r3, 800e7e0 <__ieee754_rem_pio2+0x318>)
 800e5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ec:	e7e0      	b.n	800e5b0 <__ieee754_rem_pio2+0xe8>
 800e5ee:	4b87      	ldr	r3, [pc, #540]	; (800e80c <__ieee754_rem_pio2+0x344>)
 800e5f0:	4598      	cmp	r8, r3
 800e5f2:	f300 80d8 	bgt.w	800e7a6 <__ieee754_rem_pio2+0x2de>
 800e5f6:	f000 f96d 	bl	800e8d4 <fabs>
 800e5fa:	ec55 4b10 	vmov	r4, r5, d0
 800e5fe:	ee10 0a10 	vmov	r0, s0
 800e602:	a379      	add	r3, pc, #484	; (adr r3, 800e7e8 <__ieee754_rem_pio2+0x320>)
 800e604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e608:	4629      	mov	r1, r5
 800e60a:	f7f2 f81d 	bl	8000648 <__aeabi_dmul>
 800e60e:	4b80      	ldr	r3, [pc, #512]	; (800e810 <__ieee754_rem_pio2+0x348>)
 800e610:	2200      	movs	r2, #0
 800e612:	f7f1 fe63 	bl	80002dc <__adddf3>
 800e616:	f7f2 fac7 	bl	8000ba8 <__aeabi_d2iz>
 800e61a:	4683      	mov	fp, r0
 800e61c:	f7f1 ffaa 	bl	8000574 <__aeabi_i2d>
 800e620:	4602      	mov	r2, r0
 800e622:	460b      	mov	r3, r1
 800e624:	ec43 2b18 	vmov	d8, r2, r3
 800e628:	a367      	add	r3, pc, #412	; (adr r3, 800e7c8 <__ieee754_rem_pio2+0x300>)
 800e62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e62e:	f7f2 f80b 	bl	8000648 <__aeabi_dmul>
 800e632:	4602      	mov	r2, r0
 800e634:	460b      	mov	r3, r1
 800e636:	4620      	mov	r0, r4
 800e638:	4629      	mov	r1, r5
 800e63a:	f7f1 fe4d 	bl	80002d8 <__aeabi_dsub>
 800e63e:	a364      	add	r3, pc, #400	; (adr r3, 800e7d0 <__ieee754_rem_pio2+0x308>)
 800e640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e644:	4606      	mov	r6, r0
 800e646:	460f      	mov	r7, r1
 800e648:	ec51 0b18 	vmov	r0, r1, d8
 800e64c:	f7f1 fffc 	bl	8000648 <__aeabi_dmul>
 800e650:	f1bb 0f1f 	cmp.w	fp, #31
 800e654:	4604      	mov	r4, r0
 800e656:	460d      	mov	r5, r1
 800e658:	dc0d      	bgt.n	800e676 <__ieee754_rem_pio2+0x1ae>
 800e65a:	4b6e      	ldr	r3, [pc, #440]	; (800e814 <__ieee754_rem_pio2+0x34c>)
 800e65c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800e660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e664:	4543      	cmp	r3, r8
 800e666:	d006      	beq.n	800e676 <__ieee754_rem_pio2+0x1ae>
 800e668:	4622      	mov	r2, r4
 800e66a:	462b      	mov	r3, r5
 800e66c:	4630      	mov	r0, r6
 800e66e:	4639      	mov	r1, r7
 800e670:	f7f1 fe32 	bl	80002d8 <__aeabi_dsub>
 800e674:	e00e      	b.n	800e694 <__ieee754_rem_pio2+0x1cc>
 800e676:	462b      	mov	r3, r5
 800e678:	4622      	mov	r2, r4
 800e67a:	4630      	mov	r0, r6
 800e67c:	4639      	mov	r1, r7
 800e67e:	f7f1 fe2b 	bl	80002d8 <__aeabi_dsub>
 800e682:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e686:	9303      	str	r3, [sp, #12]
 800e688:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e68c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e690:	2b10      	cmp	r3, #16
 800e692:	dc02      	bgt.n	800e69a <__ieee754_rem_pio2+0x1d2>
 800e694:	e9ca 0100 	strd	r0, r1, [sl]
 800e698:	e039      	b.n	800e70e <__ieee754_rem_pio2+0x246>
 800e69a:	a34f      	add	r3, pc, #316	; (adr r3, 800e7d8 <__ieee754_rem_pio2+0x310>)
 800e69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6a0:	ec51 0b18 	vmov	r0, r1, d8
 800e6a4:	f7f1 ffd0 	bl	8000648 <__aeabi_dmul>
 800e6a8:	4604      	mov	r4, r0
 800e6aa:	460d      	mov	r5, r1
 800e6ac:	4602      	mov	r2, r0
 800e6ae:	460b      	mov	r3, r1
 800e6b0:	4630      	mov	r0, r6
 800e6b2:	4639      	mov	r1, r7
 800e6b4:	f7f1 fe10 	bl	80002d8 <__aeabi_dsub>
 800e6b8:	4602      	mov	r2, r0
 800e6ba:	460b      	mov	r3, r1
 800e6bc:	4680      	mov	r8, r0
 800e6be:	4689      	mov	r9, r1
 800e6c0:	4630      	mov	r0, r6
 800e6c2:	4639      	mov	r1, r7
 800e6c4:	f7f1 fe08 	bl	80002d8 <__aeabi_dsub>
 800e6c8:	4622      	mov	r2, r4
 800e6ca:	462b      	mov	r3, r5
 800e6cc:	f7f1 fe04 	bl	80002d8 <__aeabi_dsub>
 800e6d0:	a343      	add	r3, pc, #268	; (adr r3, 800e7e0 <__ieee754_rem_pio2+0x318>)
 800e6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6d6:	4604      	mov	r4, r0
 800e6d8:	460d      	mov	r5, r1
 800e6da:	ec51 0b18 	vmov	r0, r1, d8
 800e6de:	f7f1 ffb3 	bl	8000648 <__aeabi_dmul>
 800e6e2:	4622      	mov	r2, r4
 800e6e4:	462b      	mov	r3, r5
 800e6e6:	f7f1 fdf7 	bl	80002d8 <__aeabi_dsub>
 800e6ea:	4602      	mov	r2, r0
 800e6ec:	460b      	mov	r3, r1
 800e6ee:	4604      	mov	r4, r0
 800e6f0:	460d      	mov	r5, r1
 800e6f2:	4640      	mov	r0, r8
 800e6f4:	4649      	mov	r1, r9
 800e6f6:	f7f1 fdef 	bl	80002d8 <__aeabi_dsub>
 800e6fa:	9a03      	ldr	r2, [sp, #12]
 800e6fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e700:	1ad3      	subs	r3, r2, r3
 800e702:	2b31      	cmp	r3, #49	; 0x31
 800e704:	dc24      	bgt.n	800e750 <__ieee754_rem_pio2+0x288>
 800e706:	e9ca 0100 	strd	r0, r1, [sl]
 800e70a:	4646      	mov	r6, r8
 800e70c:	464f      	mov	r7, r9
 800e70e:	e9da 8900 	ldrd	r8, r9, [sl]
 800e712:	4630      	mov	r0, r6
 800e714:	4642      	mov	r2, r8
 800e716:	464b      	mov	r3, r9
 800e718:	4639      	mov	r1, r7
 800e71a:	f7f1 fddd 	bl	80002d8 <__aeabi_dsub>
 800e71e:	462b      	mov	r3, r5
 800e720:	4622      	mov	r2, r4
 800e722:	f7f1 fdd9 	bl	80002d8 <__aeabi_dsub>
 800e726:	9b02      	ldr	r3, [sp, #8]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e72e:	f6bf af0b 	bge.w	800e548 <__ieee754_rem_pio2+0x80>
 800e732:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e736:	f8ca 3004 	str.w	r3, [sl, #4]
 800e73a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e73e:	f8ca 8000 	str.w	r8, [sl]
 800e742:	f8ca 0008 	str.w	r0, [sl, #8]
 800e746:	f8ca 300c 	str.w	r3, [sl, #12]
 800e74a:	f1cb 0b00 	rsb	fp, fp, #0
 800e74e:	e6fb      	b.n	800e548 <__ieee754_rem_pio2+0x80>
 800e750:	a327      	add	r3, pc, #156	; (adr r3, 800e7f0 <__ieee754_rem_pio2+0x328>)
 800e752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e756:	ec51 0b18 	vmov	r0, r1, d8
 800e75a:	f7f1 ff75 	bl	8000648 <__aeabi_dmul>
 800e75e:	4604      	mov	r4, r0
 800e760:	460d      	mov	r5, r1
 800e762:	4602      	mov	r2, r0
 800e764:	460b      	mov	r3, r1
 800e766:	4640      	mov	r0, r8
 800e768:	4649      	mov	r1, r9
 800e76a:	f7f1 fdb5 	bl	80002d8 <__aeabi_dsub>
 800e76e:	4602      	mov	r2, r0
 800e770:	460b      	mov	r3, r1
 800e772:	4606      	mov	r6, r0
 800e774:	460f      	mov	r7, r1
 800e776:	4640      	mov	r0, r8
 800e778:	4649      	mov	r1, r9
 800e77a:	f7f1 fdad 	bl	80002d8 <__aeabi_dsub>
 800e77e:	4622      	mov	r2, r4
 800e780:	462b      	mov	r3, r5
 800e782:	f7f1 fda9 	bl	80002d8 <__aeabi_dsub>
 800e786:	a31c      	add	r3, pc, #112	; (adr r3, 800e7f8 <__ieee754_rem_pio2+0x330>)
 800e788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e78c:	4604      	mov	r4, r0
 800e78e:	460d      	mov	r5, r1
 800e790:	ec51 0b18 	vmov	r0, r1, d8
 800e794:	f7f1 ff58 	bl	8000648 <__aeabi_dmul>
 800e798:	4622      	mov	r2, r4
 800e79a:	462b      	mov	r3, r5
 800e79c:	f7f1 fd9c 	bl	80002d8 <__aeabi_dsub>
 800e7a0:	4604      	mov	r4, r0
 800e7a2:	460d      	mov	r5, r1
 800e7a4:	e760      	b.n	800e668 <__ieee754_rem_pio2+0x1a0>
 800e7a6:	4b1c      	ldr	r3, [pc, #112]	; (800e818 <__ieee754_rem_pio2+0x350>)
 800e7a8:	4598      	cmp	r8, r3
 800e7aa:	dd37      	ble.n	800e81c <__ieee754_rem_pio2+0x354>
 800e7ac:	ee10 2a10 	vmov	r2, s0
 800e7b0:	462b      	mov	r3, r5
 800e7b2:	4620      	mov	r0, r4
 800e7b4:	4629      	mov	r1, r5
 800e7b6:	f7f1 fd8f 	bl	80002d8 <__aeabi_dsub>
 800e7ba:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e7be:	e9ca 0100 	strd	r0, r1, [sl]
 800e7c2:	e695      	b.n	800e4f0 <__ieee754_rem_pio2+0x28>
 800e7c4:	f3af 8000 	nop.w
 800e7c8:	54400000 	.word	0x54400000
 800e7cc:	3ff921fb 	.word	0x3ff921fb
 800e7d0:	1a626331 	.word	0x1a626331
 800e7d4:	3dd0b461 	.word	0x3dd0b461
 800e7d8:	1a600000 	.word	0x1a600000
 800e7dc:	3dd0b461 	.word	0x3dd0b461
 800e7e0:	2e037073 	.word	0x2e037073
 800e7e4:	3ba3198a 	.word	0x3ba3198a
 800e7e8:	6dc9c883 	.word	0x6dc9c883
 800e7ec:	3fe45f30 	.word	0x3fe45f30
 800e7f0:	2e000000 	.word	0x2e000000
 800e7f4:	3ba3198a 	.word	0x3ba3198a
 800e7f8:	252049c1 	.word	0x252049c1
 800e7fc:	397b839a 	.word	0x397b839a
 800e800:	3fe921fb 	.word	0x3fe921fb
 800e804:	4002d97b 	.word	0x4002d97b
 800e808:	3ff921fb 	.word	0x3ff921fb
 800e80c:	413921fb 	.word	0x413921fb
 800e810:	3fe00000 	.word	0x3fe00000
 800e814:	0800fc4c 	.word	0x0800fc4c
 800e818:	7fefffff 	.word	0x7fefffff
 800e81c:	ea4f 5628 	mov.w	r6, r8, asr #20
 800e820:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800e824:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800e828:	4620      	mov	r0, r4
 800e82a:	460d      	mov	r5, r1
 800e82c:	f7f2 f9bc 	bl	8000ba8 <__aeabi_d2iz>
 800e830:	f7f1 fea0 	bl	8000574 <__aeabi_i2d>
 800e834:	4602      	mov	r2, r0
 800e836:	460b      	mov	r3, r1
 800e838:	4620      	mov	r0, r4
 800e83a:	4629      	mov	r1, r5
 800e83c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e840:	f7f1 fd4a 	bl	80002d8 <__aeabi_dsub>
 800e844:	4b21      	ldr	r3, [pc, #132]	; (800e8cc <__ieee754_rem_pio2+0x404>)
 800e846:	2200      	movs	r2, #0
 800e848:	f7f1 fefe 	bl	8000648 <__aeabi_dmul>
 800e84c:	460d      	mov	r5, r1
 800e84e:	4604      	mov	r4, r0
 800e850:	f7f2 f9aa 	bl	8000ba8 <__aeabi_d2iz>
 800e854:	f7f1 fe8e 	bl	8000574 <__aeabi_i2d>
 800e858:	4602      	mov	r2, r0
 800e85a:	460b      	mov	r3, r1
 800e85c:	4620      	mov	r0, r4
 800e85e:	4629      	mov	r1, r5
 800e860:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e864:	f7f1 fd38 	bl	80002d8 <__aeabi_dsub>
 800e868:	4b18      	ldr	r3, [pc, #96]	; (800e8cc <__ieee754_rem_pio2+0x404>)
 800e86a:	2200      	movs	r2, #0
 800e86c:	f7f1 feec 	bl	8000648 <__aeabi_dmul>
 800e870:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e874:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800e878:	2703      	movs	r7, #3
 800e87a:	2400      	movs	r4, #0
 800e87c:	2500      	movs	r5, #0
 800e87e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800e882:	4622      	mov	r2, r4
 800e884:	462b      	mov	r3, r5
 800e886:	46b9      	mov	r9, r7
 800e888:	3f01      	subs	r7, #1
 800e88a:	f7f2 f945 	bl	8000b18 <__aeabi_dcmpeq>
 800e88e:	2800      	cmp	r0, #0
 800e890:	d1f5      	bne.n	800e87e <__ieee754_rem_pio2+0x3b6>
 800e892:	4b0f      	ldr	r3, [pc, #60]	; (800e8d0 <__ieee754_rem_pio2+0x408>)
 800e894:	9301      	str	r3, [sp, #4]
 800e896:	2302      	movs	r3, #2
 800e898:	9300      	str	r3, [sp, #0]
 800e89a:	4632      	mov	r2, r6
 800e89c:	464b      	mov	r3, r9
 800e89e:	4651      	mov	r1, sl
 800e8a0:	a804      	add	r0, sp, #16
 800e8a2:	f000 f821 	bl	800e8e8 <__kernel_rem_pio2>
 800e8a6:	9b02      	ldr	r3, [sp, #8]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	4683      	mov	fp, r0
 800e8ac:	f6bf ae4c 	bge.w	800e548 <__ieee754_rem_pio2+0x80>
 800e8b0:	e9da 2100 	ldrd	r2, r1, [sl]
 800e8b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e8b8:	e9ca 2300 	strd	r2, r3, [sl]
 800e8bc:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800e8c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e8c4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800e8c8:	e73f      	b.n	800e74a <__ieee754_rem_pio2+0x282>
 800e8ca:	bf00      	nop
 800e8cc:	41700000 	.word	0x41700000
 800e8d0:	0800fccc 	.word	0x0800fccc

0800e8d4 <fabs>:
 800e8d4:	ec51 0b10 	vmov	r0, r1, d0
 800e8d8:	ee10 2a10 	vmov	r2, s0
 800e8dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e8e0:	ec43 2b10 	vmov	d0, r2, r3
 800e8e4:	4770      	bx	lr
	...

0800e8e8 <__kernel_rem_pio2>:
 800e8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8ec:	ed2d 8b02 	vpush	{d8}
 800e8f0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800e8f4:	f112 0f14 	cmn.w	r2, #20
 800e8f8:	9306      	str	r3, [sp, #24]
 800e8fa:	9104      	str	r1, [sp, #16]
 800e8fc:	4bc2      	ldr	r3, [pc, #776]	; (800ec08 <__kernel_rem_pio2+0x320>)
 800e8fe:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800e900:	9009      	str	r0, [sp, #36]	; 0x24
 800e902:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e906:	9300      	str	r3, [sp, #0]
 800e908:	9b06      	ldr	r3, [sp, #24]
 800e90a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e90e:	bfa8      	it	ge
 800e910:	1ed4      	subge	r4, r2, #3
 800e912:	9305      	str	r3, [sp, #20]
 800e914:	bfb2      	itee	lt
 800e916:	2400      	movlt	r4, #0
 800e918:	2318      	movge	r3, #24
 800e91a:	fb94 f4f3 	sdivge	r4, r4, r3
 800e91e:	f06f 0317 	mvn.w	r3, #23
 800e922:	fb04 3303 	mla	r3, r4, r3, r3
 800e926:	eb03 0a02 	add.w	sl, r3, r2
 800e92a:	9b00      	ldr	r3, [sp, #0]
 800e92c:	9a05      	ldr	r2, [sp, #20]
 800e92e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800ebf8 <__kernel_rem_pio2+0x310>
 800e932:	eb03 0802 	add.w	r8, r3, r2
 800e936:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e938:	1aa7      	subs	r7, r4, r2
 800e93a:	ae20      	add	r6, sp, #128	; 0x80
 800e93c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e940:	2500      	movs	r5, #0
 800e942:	4545      	cmp	r5, r8
 800e944:	dd13      	ble.n	800e96e <__kernel_rem_pio2+0x86>
 800e946:	9b06      	ldr	r3, [sp, #24]
 800e948:	aa20      	add	r2, sp, #128	; 0x80
 800e94a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e94e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800e952:	f04f 0800 	mov.w	r8, #0
 800e956:	9b00      	ldr	r3, [sp, #0]
 800e958:	4598      	cmp	r8, r3
 800e95a:	dc31      	bgt.n	800e9c0 <__kernel_rem_pio2+0xd8>
 800e95c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800ebf8 <__kernel_rem_pio2+0x310>
 800e960:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e964:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e968:	462f      	mov	r7, r5
 800e96a:	2600      	movs	r6, #0
 800e96c:	e01b      	b.n	800e9a6 <__kernel_rem_pio2+0xbe>
 800e96e:	42ef      	cmn	r7, r5
 800e970:	d407      	bmi.n	800e982 <__kernel_rem_pio2+0x9a>
 800e972:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e976:	f7f1 fdfd 	bl	8000574 <__aeabi_i2d>
 800e97a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e97e:	3501      	adds	r5, #1
 800e980:	e7df      	b.n	800e942 <__kernel_rem_pio2+0x5a>
 800e982:	ec51 0b18 	vmov	r0, r1, d8
 800e986:	e7f8      	b.n	800e97a <__kernel_rem_pio2+0x92>
 800e988:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e98c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e990:	f7f1 fe5a 	bl	8000648 <__aeabi_dmul>
 800e994:	4602      	mov	r2, r0
 800e996:	460b      	mov	r3, r1
 800e998:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e99c:	f7f1 fc9e 	bl	80002dc <__adddf3>
 800e9a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e9a4:	3601      	adds	r6, #1
 800e9a6:	9b05      	ldr	r3, [sp, #20]
 800e9a8:	429e      	cmp	r6, r3
 800e9aa:	f1a7 0708 	sub.w	r7, r7, #8
 800e9ae:	ddeb      	ble.n	800e988 <__kernel_rem_pio2+0xa0>
 800e9b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e9b4:	f108 0801 	add.w	r8, r8, #1
 800e9b8:	ecab 7b02 	vstmia	fp!, {d7}
 800e9bc:	3508      	adds	r5, #8
 800e9be:	e7ca      	b.n	800e956 <__kernel_rem_pio2+0x6e>
 800e9c0:	9b00      	ldr	r3, [sp, #0]
 800e9c2:	aa0c      	add	r2, sp, #48	; 0x30
 800e9c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e9c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800e9ca:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e9cc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e9d0:	9c00      	ldr	r4, [sp, #0]
 800e9d2:	930a      	str	r3, [sp, #40]	; 0x28
 800e9d4:	00e3      	lsls	r3, r4, #3
 800e9d6:	9308      	str	r3, [sp, #32]
 800e9d8:	ab98      	add	r3, sp, #608	; 0x260
 800e9da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e9de:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800e9e2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800e9e6:	ab70      	add	r3, sp, #448	; 0x1c0
 800e9e8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800e9ec:	46c3      	mov	fp, r8
 800e9ee:	46a1      	mov	r9, r4
 800e9f0:	f1b9 0f00 	cmp.w	r9, #0
 800e9f4:	f1a5 0508 	sub.w	r5, r5, #8
 800e9f8:	dc77      	bgt.n	800eaea <__kernel_rem_pio2+0x202>
 800e9fa:	ec47 6b10 	vmov	d0, r6, r7
 800e9fe:	4650      	mov	r0, sl
 800ea00:	f000 fac2 	bl	800ef88 <scalbn>
 800ea04:	ec57 6b10 	vmov	r6, r7, d0
 800ea08:	2200      	movs	r2, #0
 800ea0a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800ea0e:	ee10 0a10 	vmov	r0, s0
 800ea12:	4639      	mov	r1, r7
 800ea14:	f7f1 fe18 	bl	8000648 <__aeabi_dmul>
 800ea18:	ec41 0b10 	vmov	d0, r0, r1
 800ea1c:	f000 fb34 	bl	800f088 <floor>
 800ea20:	4b7a      	ldr	r3, [pc, #488]	; (800ec0c <__kernel_rem_pio2+0x324>)
 800ea22:	ec51 0b10 	vmov	r0, r1, d0
 800ea26:	2200      	movs	r2, #0
 800ea28:	f7f1 fe0e 	bl	8000648 <__aeabi_dmul>
 800ea2c:	4602      	mov	r2, r0
 800ea2e:	460b      	mov	r3, r1
 800ea30:	4630      	mov	r0, r6
 800ea32:	4639      	mov	r1, r7
 800ea34:	f7f1 fc50 	bl	80002d8 <__aeabi_dsub>
 800ea38:	460f      	mov	r7, r1
 800ea3a:	4606      	mov	r6, r0
 800ea3c:	f7f2 f8b4 	bl	8000ba8 <__aeabi_d2iz>
 800ea40:	9002      	str	r0, [sp, #8]
 800ea42:	f7f1 fd97 	bl	8000574 <__aeabi_i2d>
 800ea46:	4602      	mov	r2, r0
 800ea48:	460b      	mov	r3, r1
 800ea4a:	4630      	mov	r0, r6
 800ea4c:	4639      	mov	r1, r7
 800ea4e:	f7f1 fc43 	bl	80002d8 <__aeabi_dsub>
 800ea52:	f1ba 0f00 	cmp.w	sl, #0
 800ea56:	4606      	mov	r6, r0
 800ea58:	460f      	mov	r7, r1
 800ea5a:	dd6d      	ble.n	800eb38 <__kernel_rem_pio2+0x250>
 800ea5c:	1e61      	subs	r1, r4, #1
 800ea5e:	ab0c      	add	r3, sp, #48	; 0x30
 800ea60:	9d02      	ldr	r5, [sp, #8]
 800ea62:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ea66:	f1ca 0018 	rsb	r0, sl, #24
 800ea6a:	fa43 f200 	asr.w	r2, r3, r0
 800ea6e:	4415      	add	r5, r2
 800ea70:	4082      	lsls	r2, r0
 800ea72:	1a9b      	subs	r3, r3, r2
 800ea74:	aa0c      	add	r2, sp, #48	; 0x30
 800ea76:	9502      	str	r5, [sp, #8]
 800ea78:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ea7c:	f1ca 0217 	rsb	r2, sl, #23
 800ea80:	fa43 fb02 	asr.w	fp, r3, r2
 800ea84:	f1bb 0f00 	cmp.w	fp, #0
 800ea88:	dd65      	ble.n	800eb56 <__kernel_rem_pio2+0x26e>
 800ea8a:	9b02      	ldr	r3, [sp, #8]
 800ea8c:	2200      	movs	r2, #0
 800ea8e:	3301      	adds	r3, #1
 800ea90:	9302      	str	r3, [sp, #8]
 800ea92:	4615      	mov	r5, r2
 800ea94:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ea98:	4294      	cmp	r4, r2
 800ea9a:	f300 809f 	bgt.w	800ebdc <__kernel_rem_pio2+0x2f4>
 800ea9e:	f1ba 0f00 	cmp.w	sl, #0
 800eaa2:	dd07      	ble.n	800eab4 <__kernel_rem_pio2+0x1cc>
 800eaa4:	f1ba 0f01 	cmp.w	sl, #1
 800eaa8:	f000 80c1 	beq.w	800ec2e <__kernel_rem_pio2+0x346>
 800eaac:	f1ba 0f02 	cmp.w	sl, #2
 800eab0:	f000 80c7 	beq.w	800ec42 <__kernel_rem_pio2+0x35a>
 800eab4:	f1bb 0f02 	cmp.w	fp, #2
 800eab8:	d14d      	bne.n	800eb56 <__kernel_rem_pio2+0x26e>
 800eaba:	4632      	mov	r2, r6
 800eabc:	463b      	mov	r3, r7
 800eabe:	4954      	ldr	r1, [pc, #336]	; (800ec10 <__kernel_rem_pio2+0x328>)
 800eac0:	2000      	movs	r0, #0
 800eac2:	f7f1 fc09 	bl	80002d8 <__aeabi_dsub>
 800eac6:	4606      	mov	r6, r0
 800eac8:	460f      	mov	r7, r1
 800eaca:	2d00      	cmp	r5, #0
 800eacc:	d043      	beq.n	800eb56 <__kernel_rem_pio2+0x26e>
 800eace:	4650      	mov	r0, sl
 800ead0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800ec00 <__kernel_rem_pio2+0x318>
 800ead4:	f000 fa58 	bl	800ef88 <scalbn>
 800ead8:	4630      	mov	r0, r6
 800eada:	4639      	mov	r1, r7
 800eadc:	ec53 2b10 	vmov	r2, r3, d0
 800eae0:	f7f1 fbfa 	bl	80002d8 <__aeabi_dsub>
 800eae4:	4606      	mov	r6, r0
 800eae6:	460f      	mov	r7, r1
 800eae8:	e035      	b.n	800eb56 <__kernel_rem_pio2+0x26e>
 800eaea:	4b4a      	ldr	r3, [pc, #296]	; (800ec14 <__kernel_rem_pio2+0x32c>)
 800eaec:	2200      	movs	r2, #0
 800eaee:	4630      	mov	r0, r6
 800eaf0:	4639      	mov	r1, r7
 800eaf2:	f7f1 fda9 	bl	8000648 <__aeabi_dmul>
 800eaf6:	f7f2 f857 	bl	8000ba8 <__aeabi_d2iz>
 800eafa:	f7f1 fd3b 	bl	8000574 <__aeabi_i2d>
 800eafe:	4602      	mov	r2, r0
 800eb00:	460b      	mov	r3, r1
 800eb02:	ec43 2b18 	vmov	d8, r2, r3
 800eb06:	4b44      	ldr	r3, [pc, #272]	; (800ec18 <__kernel_rem_pio2+0x330>)
 800eb08:	2200      	movs	r2, #0
 800eb0a:	f7f1 fd9d 	bl	8000648 <__aeabi_dmul>
 800eb0e:	4602      	mov	r2, r0
 800eb10:	460b      	mov	r3, r1
 800eb12:	4630      	mov	r0, r6
 800eb14:	4639      	mov	r1, r7
 800eb16:	f7f1 fbdf 	bl	80002d8 <__aeabi_dsub>
 800eb1a:	f7f2 f845 	bl	8000ba8 <__aeabi_d2iz>
 800eb1e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eb22:	f84b 0b04 	str.w	r0, [fp], #4
 800eb26:	ec51 0b18 	vmov	r0, r1, d8
 800eb2a:	f7f1 fbd7 	bl	80002dc <__adddf3>
 800eb2e:	f109 39ff 	add.w	r9, r9, #4294967295
 800eb32:	4606      	mov	r6, r0
 800eb34:	460f      	mov	r7, r1
 800eb36:	e75b      	b.n	800e9f0 <__kernel_rem_pio2+0x108>
 800eb38:	d106      	bne.n	800eb48 <__kernel_rem_pio2+0x260>
 800eb3a:	1e63      	subs	r3, r4, #1
 800eb3c:	aa0c      	add	r2, sp, #48	; 0x30
 800eb3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb42:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800eb46:	e79d      	b.n	800ea84 <__kernel_rem_pio2+0x19c>
 800eb48:	4b34      	ldr	r3, [pc, #208]	; (800ec1c <__kernel_rem_pio2+0x334>)
 800eb4a:	2200      	movs	r2, #0
 800eb4c:	f7f2 f802 	bl	8000b54 <__aeabi_dcmpge>
 800eb50:	2800      	cmp	r0, #0
 800eb52:	d140      	bne.n	800ebd6 <__kernel_rem_pio2+0x2ee>
 800eb54:	4683      	mov	fp, r0
 800eb56:	2200      	movs	r2, #0
 800eb58:	2300      	movs	r3, #0
 800eb5a:	4630      	mov	r0, r6
 800eb5c:	4639      	mov	r1, r7
 800eb5e:	f7f1 ffdb 	bl	8000b18 <__aeabi_dcmpeq>
 800eb62:	2800      	cmp	r0, #0
 800eb64:	f000 80c1 	beq.w	800ecea <__kernel_rem_pio2+0x402>
 800eb68:	1e65      	subs	r5, r4, #1
 800eb6a:	462b      	mov	r3, r5
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	9900      	ldr	r1, [sp, #0]
 800eb70:	428b      	cmp	r3, r1
 800eb72:	da6d      	bge.n	800ec50 <__kernel_rem_pio2+0x368>
 800eb74:	2a00      	cmp	r2, #0
 800eb76:	f000 808a 	beq.w	800ec8e <__kernel_rem_pio2+0x3a6>
 800eb7a:	ab0c      	add	r3, sp, #48	; 0x30
 800eb7c:	f1aa 0a18 	sub.w	sl, sl, #24
 800eb80:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	f000 80ae 	beq.w	800ece6 <__kernel_rem_pio2+0x3fe>
 800eb8a:	4650      	mov	r0, sl
 800eb8c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800ec00 <__kernel_rem_pio2+0x318>
 800eb90:	f000 f9fa 	bl	800ef88 <scalbn>
 800eb94:	1c6b      	adds	r3, r5, #1
 800eb96:	00da      	lsls	r2, r3, #3
 800eb98:	9205      	str	r2, [sp, #20]
 800eb9a:	ec57 6b10 	vmov	r6, r7, d0
 800eb9e:	aa70      	add	r2, sp, #448	; 0x1c0
 800eba0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800ec14 <__kernel_rem_pio2+0x32c>
 800eba4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800eba8:	462c      	mov	r4, r5
 800ebaa:	f04f 0800 	mov.w	r8, #0
 800ebae:	2c00      	cmp	r4, #0
 800ebb0:	f280 80d4 	bge.w	800ed5c <__kernel_rem_pio2+0x474>
 800ebb4:	462c      	mov	r4, r5
 800ebb6:	2c00      	cmp	r4, #0
 800ebb8:	f2c0 8102 	blt.w	800edc0 <__kernel_rem_pio2+0x4d8>
 800ebbc:	4b18      	ldr	r3, [pc, #96]	; (800ec20 <__kernel_rem_pio2+0x338>)
 800ebbe:	461e      	mov	r6, r3
 800ebc0:	ab70      	add	r3, sp, #448	; 0x1c0
 800ebc2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800ebc6:	1b2b      	subs	r3, r5, r4
 800ebc8:	f04f 0900 	mov.w	r9, #0
 800ebcc:	f04f 0a00 	mov.w	sl, #0
 800ebd0:	2700      	movs	r7, #0
 800ebd2:	9306      	str	r3, [sp, #24]
 800ebd4:	e0e6      	b.n	800eda4 <__kernel_rem_pio2+0x4bc>
 800ebd6:	f04f 0b02 	mov.w	fp, #2
 800ebda:	e756      	b.n	800ea8a <__kernel_rem_pio2+0x1a2>
 800ebdc:	f8d8 3000 	ldr.w	r3, [r8]
 800ebe0:	bb05      	cbnz	r5, 800ec24 <__kernel_rem_pio2+0x33c>
 800ebe2:	b123      	cbz	r3, 800ebee <__kernel_rem_pio2+0x306>
 800ebe4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800ebe8:	f8c8 3000 	str.w	r3, [r8]
 800ebec:	2301      	movs	r3, #1
 800ebee:	3201      	adds	r2, #1
 800ebf0:	f108 0804 	add.w	r8, r8, #4
 800ebf4:	461d      	mov	r5, r3
 800ebf6:	e74f      	b.n	800ea98 <__kernel_rem_pio2+0x1b0>
	...
 800ec04:	3ff00000 	.word	0x3ff00000
 800ec08:	0800fe18 	.word	0x0800fe18
 800ec0c:	40200000 	.word	0x40200000
 800ec10:	3ff00000 	.word	0x3ff00000
 800ec14:	3e700000 	.word	0x3e700000
 800ec18:	41700000 	.word	0x41700000
 800ec1c:	3fe00000 	.word	0x3fe00000
 800ec20:	0800fdd8 	.word	0x0800fdd8
 800ec24:	1acb      	subs	r3, r1, r3
 800ec26:	f8c8 3000 	str.w	r3, [r8]
 800ec2a:	462b      	mov	r3, r5
 800ec2c:	e7df      	b.n	800ebee <__kernel_rem_pio2+0x306>
 800ec2e:	1e62      	subs	r2, r4, #1
 800ec30:	ab0c      	add	r3, sp, #48	; 0x30
 800ec32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec36:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ec3a:	a90c      	add	r1, sp, #48	; 0x30
 800ec3c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ec40:	e738      	b.n	800eab4 <__kernel_rem_pio2+0x1cc>
 800ec42:	1e62      	subs	r2, r4, #1
 800ec44:	ab0c      	add	r3, sp, #48	; 0x30
 800ec46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec4a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ec4e:	e7f4      	b.n	800ec3a <__kernel_rem_pio2+0x352>
 800ec50:	a90c      	add	r1, sp, #48	; 0x30
 800ec52:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ec56:	3b01      	subs	r3, #1
 800ec58:	430a      	orrs	r2, r1
 800ec5a:	e788      	b.n	800eb6e <__kernel_rem_pio2+0x286>
 800ec5c:	3301      	adds	r3, #1
 800ec5e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800ec62:	2900      	cmp	r1, #0
 800ec64:	d0fa      	beq.n	800ec5c <__kernel_rem_pio2+0x374>
 800ec66:	9a08      	ldr	r2, [sp, #32]
 800ec68:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800ec6c:	446a      	add	r2, sp
 800ec6e:	3a98      	subs	r2, #152	; 0x98
 800ec70:	9208      	str	r2, [sp, #32]
 800ec72:	9a06      	ldr	r2, [sp, #24]
 800ec74:	a920      	add	r1, sp, #128	; 0x80
 800ec76:	18a2      	adds	r2, r4, r2
 800ec78:	18e3      	adds	r3, r4, r3
 800ec7a:	f104 0801 	add.w	r8, r4, #1
 800ec7e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800ec82:	9302      	str	r3, [sp, #8]
 800ec84:	9b02      	ldr	r3, [sp, #8]
 800ec86:	4543      	cmp	r3, r8
 800ec88:	da04      	bge.n	800ec94 <__kernel_rem_pio2+0x3ac>
 800ec8a:	461c      	mov	r4, r3
 800ec8c:	e6a2      	b.n	800e9d4 <__kernel_rem_pio2+0xec>
 800ec8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ec90:	2301      	movs	r3, #1
 800ec92:	e7e4      	b.n	800ec5e <__kernel_rem_pio2+0x376>
 800ec94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec96:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800ec9a:	f7f1 fc6b 	bl	8000574 <__aeabi_i2d>
 800ec9e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800eca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eca4:	46ab      	mov	fp, r5
 800eca6:	461c      	mov	r4, r3
 800eca8:	f04f 0900 	mov.w	r9, #0
 800ecac:	2600      	movs	r6, #0
 800ecae:	2700      	movs	r7, #0
 800ecb0:	9b05      	ldr	r3, [sp, #20]
 800ecb2:	4599      	cmp	r9, r3
 800ecb4:	dd06      	ble.n	800ecc4 <__kernel_rem_pio2+0x3dc>
 800ecb6:	9b08      	ldr	r3, [sp, #32]
 800ecb8:	e8e3 6702 	strd	r6, r7, [r3], #8
 800ecbc:	f108 0801 	add.w	r8, r8, #1
 800ecc0:	9308      	str	r3, [sp, #32]
 800ecc2:	e7df      	b.n	800ec84 <__kernel_rem_pio2+0x39c>
 800ecc4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800ecc8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800eccc:	f7f1 fcbc 	bl	8000648 <__aeabi_dmul>
 800ecd0:	4602      	mov	r2, r0
 800ecd2:	460b      	mov	r3, r1
 800ecd4:	4630      	mov	r0, r6
 800ecd6:	4639      	mov	r1, r7
 800ecd8:	f7f1 fb00 	bl	80002dc <__adddf3>
 800ecdc:	f109 0901 	add.w	r9, r9, #1
 800ece0:	4606      	mov	r6, r0
 800ece2:	460f      	mov	r7, r1
 800ece4:	e7e4      	b.n	800ecb0 <__kernel_rem_pio2+0x3c8>
 800ece6:	3d01      	subs	r5, #1
 800ece8:	e747      	b.n	800eb7a <__kernel_rem_pio2+0x292>
 800ecea:	ec47 6b10 	vmov	d0, r6, r7
 800ecee:	f1ca 0000 	rsb	r0, sl, #0
 800ecf2:	f000 f949 	bl	800ef88 <scalbn>
 800ecf6:	ec57 6b10 	vmov	r6, r7, d0
 800ecfa:	4ba0      	ldr	r3, [pc, #640]	; (800ef7c <__kernel_rem_pio2+0x694>)
 800ecfc:	ee10 0a10 	vmov	r0, s0
 800ed00:	2200      	movs	r2, #0
 800ed02:	4639      	mov	r1, r7
 800ed04:	f7f1 ff26 	bl	8000b54 <__aeabi_dcmpge>
 800ed08:	b1f8      	cbz	r0, 800ed4a <__kernel_rem_pio2+0x462>
 800ed0a:	4b9d      	ldr	r3, [pc, #628]	; (800ef80 <__kernel_rem_pio2+0x698>)
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	4630      	mov	r0, r6
 800ed10:	4639      	mov	r1, r7
 800ed12:	f7f1 fc99 	bl	8000648 <__aeabi_dmul>
 800ed16:	f7f1 ff47 	bl	8000ba8 <__aeabi_d2iz>
 800ed1a:	4680      	mov	r8, r0
 800ed1c:	f7f1 fc2a 	bl	8000574 <__aeabi_i2d>
 800ed20:	4b96      	ldr	r3, [pc, #600]	; (800ef7c <__kernel_rem_pio2+0x694>)
 800ed22:	2200      	movs	r2, #0
 800ed24:	f7f1 fc90 	bl	8000648 <__aeabi_dmul>
 800ed28:	460b      	mov	r3, r1
 800ed2a:	4602      	mov	r2, r0
 800ed2c:	4639      	mov	r1, r7
 800ed2e:	4630      	mov	r0, r6
 800ed30:	f7f1 fad2 	bl	80002d8 <__aeabi_dsub>
 800ed34:	f7f1 ff38 	bl	8000ba8 <__aeabi_d2iz>
 800ed38:	1c65      	adds	r5, r4, #1
 800ed3a:	ab0c      	add	r3, sp, #48	; 0x30
 800ed3c:	f10a 0a18 	add.w	sl, sl, #24
 800ed40:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ed44:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800ed48:	e71f      	b.n	800eb8a <__kernel_rem_pio2+0x2a2>
 800ed4a:	4630      	mov	r0, r6
 800ed4c:	4639      	mov	r1, r7
 800ed4e:	f7f1 ff2b 	bl	8000ba8 <__aeabi_d2iz>
 800ed52:	ab0c      	add	r3, sp, #48	; 0x30
 800ed54:	4625      	mov	r5, r4
 800ed56:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ed5a:	e716      	b.n	800eb8a <__kernel_rem_pio2+0x2a2>
 800ed5c:	ab0c      	add	r3, sp, #48	; 0x30
 800ed5e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800ed62:	f7f1 fc07 	bl	8000574 <__aeabi_i2d>
 800ed66:	4632      	mov	r2, r6
 800ed68:	463b      	mov	r3, r7
 800ed6a:	f7f1 fc6d 	bl	8000648 <__aeabi_dmul>
 800ed6e:	4642      	mov	r2, r8
 800ed70:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800ed74:	464b      	mov	r3, r9
 800ed76:	4630      	mov	r0, r6
 800ed78:	4639      	mov	r1, r7
 800ed7a:	f7f1 fc65 	bl	8000648 <__aeabi_dmul>
 800ed7e:	3c01      	subs	r4, #1
 800ed80:	4606      	mov	r6, r0
 800ed82:	460f      	mov	r7, r1
 800ed84:	e713      	b.n	800ebae <__kernel_rem_pio2+0x2c6>
 800ed86:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800ed8a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800ed8e:	f7f1 fc5b 	bl	8000648 <__aeabi_dmul>
 800ed92:	4602      	mov	r2, r0
 800ed94:	460b      	mov	r3, r1
 800ed96:	4648      	mov	r0, r9
 800ed98:	4651      	mov	r1, sl
 800ed9a:	f7f1 fa9f 	bl	80002dc <__adddf3>
 800ed9e:	3701      	adds	r7, #1
 800eda0:	4681      	mov	r9, r0
 800eda2:	468a      	mov	sl, r1
 800eda4:	9b00      	ldr	r3, [sp, #0]
 800eda6:	429f      	cmp	r7, r3
 800eda8:	dc02      	bgt.n	800edb0 <__kernel_rem_pio2+0x4c8>
 800edaa:	9b06      	ldr	r3, [sp, #24]
 800edac:	429f      	cmp	r7, r3
 800edae:	ddea      	ble.n	800ed86 <__kernel_rem_pio2+0x49e>
 800edb0:	9a06      	ldr	r2, [sp, #24]
 800edb2:	ab48      	add	r3, sp, #288	; 0x120
 800edb4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800edb8:	e9c6 9a00 	strd	r9, sl, [r6]
 800edbc:	3c01      	subs	r4, #1
 800edbe:	e6fa      	b.n	800ebb6 <__kernel_rem_pio2+0x2ce>
 800edc0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800edc2:	2b02      	cmp	r3, #2
 800edc4:	dc0b      	bgt.n	800edde <__kernel_rem_pio2+0x4f6>
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	dc39      	bgt.n	800ee3e <__kernel_rem_pio2+0x556>
 800edca:	d05d      	beq.n	800ee88 <__kernel_rem_pio2+0x5a0>
 800edcc:	9b02      	ldr	r3, [sp, #8]
 800edce:	f003 0007 	and.w	r0, r3, #7
 800edd2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800edd6:	ecbd 8b02 	vpop	{d8}
 800edda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edde:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800ede0:	2b03      	cmp	r3, #3
 800ede2:	d1f3      	bne.n	800edcc <__kernel_rem_pio2+0x4e4>
 800ede4:	9b05      	ldr	r3, [sp, #20]
 800ede6:	9500      	str	r5, [sp, #0]
 800ede8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800edec:	eb0d 0403 	add.w	r4, sp, r3
 800edf0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800edf4:	46a2      	mov	sl, r4
 800edf6:	9b00      	ldr	r3, [sp, #0]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	f1aa 0a08 	sub.w	sl, sl, #8
 800edfe:	dc69      	bgt.n	800eed4 <__kernel_rem_pio2+0x5ec>
 800ee00:	46aa      	mov	sl, r5
 800ee02:	f1ba 0f01 	cmp.w	sl, #1
 800ee06:	f1a4 0408 	sub.w	r4, r4, #8
 800ee0a:	f300 8083 	bgt.w	800ef14 <__kernel_rem_pio2+0x62c>
 800ee0e:	9c05      	ldr	r4, [sp, #20]
 800ee10:	ab48      	add	r3, sp, #288	; 0x120
 800ee12:	441c      	add	r4, r3
 800ee14:	2000      	movs	r0, #0
 800ee16:	2100      	movs	r1, #0
 800ee18:	2d01      	cmp	r5, #1
 800ee1a:	f300 809a 	bgt.w	800ef52 <__kernel_rem_pio2+0x66a>
 800ee1e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800ee22:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800ee26:	f1bb 0f00 	cmp.w	fp, #0
 800ee2a:	f040 8098 	bne.w	800ef5e <__kernel_rem_pio2+0x676>
 800ee2e:	9b04      	ldr	r3, [sp, #16]
 800ee30:	e9c3 7800 	strd	r7, r8, [r3]
 800ee34:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800ee38:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ee3c:	e7c6      	b.n	800edcc <__kernel_rem_pio2+0x4e4>
 800ee3e:	9e05      	ldr	r6, [sp, #20]
 800ee40:	ab48      	add	r3, sp, #288	; 0x120
 800ee42:	441e      	add	r6, r3
 800ee44:	462c      	mov	r4, r5
 800ee46:	2000      	movs	r0, #0
 800ee48:	2100      	movs	r1, #0
 800ee4a:	2c00      	cmp	r4, #0
 800ee4c:	da33      	bge.n	800eeb6 <__kernel_rem_pio2+0x5ce>
 800ee4e:	f1bb 0f00 	cmp.w	fp, #0
 800ee52:	d036      	beq.n	800eec2 <__kernel_rem_pio2+0x5da>
 800ee54:	4602      	mov	r2, r0
 800ee56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ee5a:	9c04      	ldr	r4, [sp, #16]
 800ee5c:	e9c4 2300 	strd	r2, r3, [r4]
 800ee60:	4602      	mov	r2, r0
 800ee62:	460b      	mov	r3, r1
 800ee64:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800ee68:	f7f1 fa36 	bl	80002d8 <__aeabi_dsub>
 800ee6c:	ae4a      	add	r6, sp, #296	; 0x128
 800ee6e:	2401      	movs	r4, #1
 800ee70:	42a5      	cmp	r5, r4
 800ee72:	da29      	bge.n	800eec8 <__kernel_rem_pio2+0x5e0>
 800ee74:	f1bb 0f00 	cmp.w	fp, #0
 800ee78:	d002      	beq.n	800ee80 <__kernel_rem_pio2+0x598>
 800ee7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ee7e:	4619      	mov	r1, r3
 800ee80:	9b04      	ldr	r3, [sp, #16]
 800ee82:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ee86:	e7a1      	b.n	800edcc <__kernel_rem_pio2+0x4e4>
 800ee88:	9c05      	ldr	r4, [sp, #20]
 800ee8a:	ab48      	add	r3, sp, #288	; 0x120
 800ee8c:	441c      	add	r4, r3
 800ee8e:	2000      	movs	r0, #0
 800ee90:	2100      	movs	r1, #0
 800ee92:	2d00      	cmp	r5, #0
 800ee94:	da09      	bge.n	800eeaa <__kernel_rem_pio2+0x5c2>
 800ee96:	f1bb 0f00 	cmp.w	fp, #0
 800ee9a:	d002      	beq.n	800eea2 <__kernel_rem_pio2+0x5ba>
 800ee9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eea0:	4619      	mov	r1, r3
 800eea2:	9b04      	ldr	r3, [sp, #16]
 800eea4:	e9c3 0100 	strd	r0, r1, [r3]
 800eea8:	e790      	b.n	800edcc <__kernel_rem_pio2+0x4e4>
 800eeaa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800eeae:	f7f1 fa15 	bl	80002dc <__adddf3>
 800eeb2:	3d01      	subs	r5, #1
 800eeb4:	e7ed      	b.n	800ee92 <__kernel_rem_pio2+0x5aa>
 800eeb6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800eeba:	f7f1 fa0f 	bl	80002dc <__adddf3>
 800eebe:	3c01      	subs	r4, #1
 800eec0:	e7c3      	b.n	800ee4a <__kernel_rem_pio2+0x562>
 800eec2:	4602      	mov	r2, r0
 800eec4:	460b      	mov	r3, r1
 800eec6:	e7c8      	b.n	800ee5a <__kernel_rem_pio2+0x572>
 800eec8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800eecc:	f7f1 fa06 	bl	80002dc <__adddf3>
 800eed0:	3401      	adds	r4, #1
 800eed2:	e7cd      	b.n	800ee70 <__kernel_rem_pio2+0x588>
 800eed4:	e9da 8900 	ldrd	r8, r9, [sl]
 800eed8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800eedc:	9b00      	ldr	r3, [sp, #0]
 800eede:	3b01      	subs	r3, #1
 800eee0:	9300      	str	r3, [sp, #0]
 800eee2:	4632      	mov	r2, r6
 800eee4:	463b      	mov	r3, r7
 800eee6:	4640      	mov	r0, r8
 800eee8:	4649      	mov	r1, r9
 800eeea:	f7f1 f9f7 	bl	80002dc <__adddf3>
 800eeee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800eef2:	4602      	mov	r2, r0
 800eef4:	460b      	mov	r3, r1
 800eef6:	4640      	mov	r0, r8
 800eef8:	4649      	mov	r1, r9
 800eefa:	f7f1 f9ed 	bl	80002d8 <__aeabi_dsub>
 800eefe:	4632      	mov	r2, r6
 800ef00:	463b      	mov	r3, r7
 800ef02:	f7f1 f9eb 	bl	80002dc <__adddf3>
 800ef06:	ed9d 7b06 	vldr	d7, [sp, #24]
 800ef0a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ef0e:	ed8a 7b00 	vstr	d7, [sl]
 800ef12:	e770      	b.n	800edf6 <__kernel_rem_pio2+0x50e>
 800ef14:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ef18:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800ef1c:	4640      	mov	r0, r8
 800ef1e:	4632      	mov	r2, r6
 800ef20:	463b      	mov	r3, r7
 800ef22:	4649      	mov	r1, r9
 800ef24:	f7f1 f9da 	bl	80002dc <__adddf3>
 800ef28:	e9cd 0100 	strd	r0, r1, [sp]
 800ef2c:	4602      	mov	r2, r0
 800ef2e:	460b      	mov	r3, r1
 800ef30:	4640      	mov	r0, r8
 800ef32:	4649      	mov	r1, r9
 800ef34:	f7f1 f9d0 	bl	80002d8 <__aeabi_dsub>
 800ef38:	4632      	mov	r2, r6
 800ef3a:	463b      	mov	r3, r7
 800ef3c:	f7f1 f9ce 	bl	80002dc <__adddf3>
 800ef40:	ed9d 7b00 	vldr	d7, [sp]
 800ef44:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ef48:	ed84 7b00 	vstr	d7, [r4]
 800ef4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ef50:	e757      	b.n	800ee02 <__kernel_rem_pio2+0x51a>
 800ef52:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ef56:	f7f1 f9c1 	bl	80002dc <__adddf3>
 800ef5a:	3d01      	subs	r5, #1
 800ef5c:	e75c      	b.n	800ee18 <__kernel_rem_pio2+0x530>
 800ef5e:	9b04      	ldr	r3, [sp, #16]
 800ef60:	9a04      	ldr	r2, [sp, #16]
 800ef62:	601f      	str	r7, [r3, #0]
 800ef64:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800ef68:	605c      	str	r4, [r3, #4]
 800ef6a:	609d      	str	r5, [r3, #8]
 800ef6c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ef70:	60d3      	str	r3, [r2, #12]
 800ef72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ef76:	6110      	str	r0, [r2, #16]
 800ef78:	6153      	str	r3, [r2, #20]
 800ef7a:	e727      	b.n	800edcc <__kernel_rem_pio2+0x4e4>
 800ef7c:	41700000 	.word	0x41700000
 800ef80:	3e700000 	.word	0x3e700000
 800ef84:	00000000 	.word	0x00000000

0800ef88 <scalbn>:
 800ef88:	b570      	push	{r4, r5, r6, lr}
 800ef8a:	ec55 4b10 	vmov	r4, r5, d0
 800ef8e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ef92:	4606      	mov	r6, r0
 800ef94:	462b      	mov	r3, r5
 800ef96:	b999      	cbnz	r1, 800efc0 <scalbn+0x38>
 800ef98:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ef9c:	4323      	orrs	r3, r4
 800ef9e:	d03f      	beq.n	800f020 <scalbn+0x98>
 800efa0:	4b35      	ldr	r3, [pc, #212]	; (800f078 <scalbn+0xf0>)
 800efa2:	4629      	mov	r1, r5
 800efa4:	ee10 0a10 	vmov	r0, s0
 800efa8:	2200      	movs	r2, #0
 800efaa:	f7f1 fb4d 	bl	8000648 <__aeabi_dmul>
 800efae:	4b33      	ldr	r3, [pc, #204]	; (800f07c <scalbn+0xf4>)
 800efb0:	429e      	cmp	r6, r3
 800efb2:	4604      	mov	r4, r0
 800efb4:	460d      	mov	r5, r1
 800efb6:	da10      	bge.n	800efda <scalbn+0x52>
 800efb8:	a327      	add	r3, pc, #156	; (adr r3, 800f058 <scalbn+0xd0>)
 800efba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efbe:	e01f      	b.n	800f000 <scalbn+0x78>
 800efc0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800efc4:	4291      	cmp	r1, r2
 800efc6:	d10c      	bne.n	800efe2 <scalbn+0x5a>
 800efc8:	ee10 2a10 	vmov	r2, s0
 800efcc:	4620      	mov	r0, r4
 800efce:	4629      	mov	r1, r5
 800efd0:	f7f1 f984 	bl	80002dc <__adddf3>
 800efd4:	4604      	mov	r4, r0
 800efd6:	460d      	mov	r5, r1
 800efd8:	e022      	b.n	800f020 <scalbn+0x98>
 800efda:	460b      	mov	r3, r1
 800efdc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800efe0:	3936      	subs	r1, #54	; 0x36
 800efe2:	f24c 3250 	movw	r2, #50000	; 0xc350
 800efe6:	4296      	cmp	r6, r2
 800efe8:	dd0d      	ble.n	800f006 <scalbn+0x7e>
 800efea:	2d00      	cmp	r5, #0
 800efec:	a11c      	add	r1, pc, #112	; (adr r1, 800f060 <scalbn+0xd8>)
 800efee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eff2:	da02      	bge.n	800effa <scalbn+0x72>
 800eff4:	a11c      	add	r1, pc, #112	; (adr r1, 800f068 <scalbn+0xe0>)
 800eff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800effa:	a319      	add	r3, pc, #100	; (adr r3, 800f060 <scalbn+0xd8>)
 800effc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f000:	f7f1 fb22 	bl	8000648 <__aeabi_dmul>
 800f004:	e7e6      	b.n	800efd4 <scalbn+0x4c>
 800f006:	1872      	adds	r2, r6, r1
 800f008:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f00c:	428a      	cmp	r2, r1
 800f00e:	dcec      	bgt.n	800efea <scalbn+0x62>
 800f010:	2a00      	cmp	r2, #0
 800f012:	dd08      	ble.n	800f026 <scalbn+0x9e>
 800f014:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f018:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f01c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f020:	ec45 4b10 	vmov	d0, r4, r5
 800f024:	bd70      	pop	{r4, r5, r6, pc}
 800f026:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f02a:	da08      	bge.n	800f03e <scalbn+0xb6>
 800f02c:	2d00      	cmp	r5, #0
 800f02e:	a10a      	add	r1, pc, #40	; (adr r1, 800f058 <scalbn+0xd0>)
 800f030:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f034:	dac0      	bge.n	800efb8 <scalbn+0x30>
 800f036:	a10e      	add	r1, pc, #56	; (adr r1, 800f070 <scalbn+0xe8>)
 800f038:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f03c:	e7bc      	b.n	800efb8 <scalbn+0x30>
 800f03e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f042:	3236      	adds	r2, #54	; 0x36
 800f044:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f048:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800f04c:	4620      	mov	r0, r4
 800f04e:	4b0c      	ldr	r3, [pc, #48]	; (800f080 <scalbn+0xf8>)
 800f050:	2200      	movs	r2, #0
 800f052:	e7d5      	b.n	800f000 <scalbn+0x78>
 800f054:	f3af 8000 	nop.w
 800f058:	c2f8f359 	.word	0xc2f8f359
 800f05c:	01a56e1f 	.word	0x01a56e1f
 800f060:	8800759c 	.word	0x8800759c
 800f064:	7e37e43c 	.word	0x7e37e43c
 800f068:	8800759c 	.word	0x8800759c
 800f06c:	fe37e43c 	.word	0xfe37e43c
 800f070:	c2f8f359 	.word	0xc2f8f359
 800f074:	81a56e1f 	.word	0x81a56e1f
 800f078:	43500000 	.word	0x43500000
 800f07c:	ffff3cb0 	.word	0xffff3cb0
 800f080:	3c900000 	.word	0x3c900000
 800f084:	00000000 	.word	0x00000000

0800f088 <floor>:
 800f088:	ec51 0b10 	vmov	r0, r1, d0
 800f08c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f094:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800f098:	2e13      	cmp	r6, #19
 800f09a:	ee10 5a10 	vmov	r5, s0
 800f09e:	ee10 8a10 	vmov	r8, s0
 800f0a2:	460c      	mov	r4, r1
 800f0a4:	dc31      	bgt.n	800f10a <floor+0x82>
 800f0a6:	2e00      	cmp	r6, #0
 800f0a8:	da14      	bge.n	800f0d4 <floor+0x4c>
 800f0aa:	a333      	add	r3, pc, #204	; (adr r3, 800f178 <floor+0xf0>)
 800f0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0b0:	f7f1 f914 	bl	80002dc <__adddf3>
 800f0b4:	2200      	movs	r2, #0
 800f0b6:	2300      	movs	r3, #0
 800f0b8:	f7f1 fd56 	bl	8000b68 <__aeabi_dcmpgt>
 800f0bc:	b138      	cbz	r0, 800f0ce <floor+0x46>
 800f0be:	2c00      	cmp	r4, #0
 800f0c0:	da53      	bge.n	800f16a <floor+0xe2>
 800f0c2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800f0c6:	4325      	orrs	r5, r4
 800f0c8:	d052      	beq.n	800f170 <floor+0xe8>
 800f0ca:	4c2d      	ldr	r4, [pc, #180]	; (800f180 <floor+0xf8>)
 800f0cc:	2500      	movs	r5, #0
 800f0ce:	4621      	mov	r1, r4
 800f0d0:	4628      	mov	r0, r5
 800f0d2:	e024      	b.n	800f11e <floor+0x96>
 800f0d4:	4f2b      	ldr	r7, [pc, #172]	; (800f184 <floor+0xfc>)
 800f0d6:	4137      	asrs	r7, r6
 800f0d8:	ea01 0307 	and.w	r3, r1, r7
 800f0dc:	4303      	orrs	r3, r0
 800f0de:	d01e      	beq.n	800f11e <floor+0x96>
 800f0e0:	a325      	add	r3, pc, #148	; (adr r3, 800f178 <floor+0xf0>)
 800f0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0e6:	f7f1 f8f9 	bl	80002dc <__adddf3>
 800f0ea:	2200      	movs	r2, #0
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	f7f1 fd3b 	bl	8000b68 <__aeabi_dcmpgt>
 800f0f2:	2800      	cmp	r0, #0
 800f0f4:	d0eb      	beq.n	800f0ce <floor+0x46>
 800f0f6:	2c00      	cmp	r4, #0
 800f0f8:	bfbe      	ittt	lt
 800f0fa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800f0fe:	4133      	asrlt	r3, r6
 800f100:	18e4      	addlt	r4, r4, r3
 800f102:	ea24 0407 	bic.w	r4, r4, r7
 800f106:	2500      	movs	r5, #0
 800f108:	e7e1      	b.n	800f0ce <floor+0x46>
 800f10a:	2e33      	cmp	r6, #51	; 0x33
 800f10c:	dd0b      	ble.n	800f126 <floor+0x9e>
 800f10e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800f112:	d104      	bne.n	800f11e <floor+0x96>
 800f114:	ee10 2a10 	vmov	r2, s0
 800f118:	460b      	mov	r3, r1
 800f11a:	f7f1 f8df 	bl	80002dc <__adddf3>
 800f11e:	ec41 0b10 	vmov	d0, r0, r1
 800f122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f126:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800f12a:	f04f 37ff 	mov.w	r7, #4294967295
 800f12e:	40df      	lsrs	r7, r3
 800f130:	4238      	tst	r0, r7
 800f132:	d0f4      	beq.n	800f11e <floor+0x96>
 800f134:	a310      	add	r3, pc, #64	; (adr r3, 800f178 <floor+0xf0>)
 800f136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f13a:	f7f1 f8cf 	bl	80002dc <__adddf3>
 800f13e:	2200      	movs	r2, #0
 800f140:	2300      	movs	r3, #0
 800f142:	f7f1 fd11 	bl	8000b68 <__aeabi_dcmpgt>
 800f146:	2800      	cmp	r0, #0
 800f148:	d0c1      	beq.n	800f0ce <floor+0x46>
 800f14a:	2c00      	cmp	r4, #0
 800f14c:	da0a      	bge.n	800f164 <floor+0xdc>
 800f14e:	2e14      	cmp	r6, #20
 800f150:	d101      	bne.n	800f156 <floor+0xce>
 800f152:	3401      	adds	r4, #1
 800f154:	e006      	b.n	800f164 <floor+0xdc>
 800f156:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800f15a:	2301      	movs	r3, #1
 800f15c:	40b3      	lsls	r3, r6
 800f15e:	441d      	add	r5, r3
 800f160:	45a8      	cmp	r8, r5
 800f162:	d8f6      	bhi.n	800f152 <floor+0xca>
 800f164:	ea25 0507 	bic.w	r5, r5, r7
 800f168:	e7b1      	b.n	800f0ce <floor+0x46>
 800f16a:	2500      	movs	r5, #0
 800f16c:	462c      	mov	r4, r5
 800f16e:	e7ae      	b.n	800f0ce <floor+0x46>
 800f170:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800f174:	e7ab      	b.n	800f0ce <floor+0x46>
 800f176:	bf00      	nop
 800f178:	8800759c 	.word	0x8800759c
 800f17c:	7e37e43c 	.word	0x7e37e43c
 800f180:	bff00000 	.word	0xbff00000
 800f184:	000fffff 	.word	0x000fffff

0800f188 <_sbrk>:
 800f188:	4a04      	ldr	r2, [pc, #16]	; (800f19c <_sbrk+0x14>)
 800f18a:	6811      	ldr	r1, [r2, #0]
 800f18c:	4603      	mov	r3, r0
 800f18e:	b909      	cbnz	r1, 800f194 <_sbrk+0xc>
 800f190:	4903      	ldr	r1, [pc, #12]	; (800f1a0 <_sbrk+0x18>)
 800f192:	6011      	str	r1, [r2, #0]
 800f194:	6810      	ldr	r0, [r2, #0]
 800f196:	4403      	add	r3, r0
 800f198:	6013      	str	r3, [r2, #0]
 800f19a:	4770      	bx	lr
 800f19c:	20001100 	.word	0x20001100
 800f1a0:	20001108 	.word	0x20001108

0800f1a4 <_init>:
 800f1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1a6:	bf00      	nop
 800f1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f1aa:	bc08      	pop	{r3}
 800f1ac:	469e      	mov	lr, r3
 800f1ae:	4770      	bx	lr

0800f1b0 <_fini>:
 800f1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1b2:	bf00      	nop
 800f1b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f1b6:	bc08      	pop	{r3}
 800f1b8:	469e      	mov	lr, r3
 800f1ba:	4770      	bx	lr
