{"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"components","kind":"identifier"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing16IncludeComponentO","text":"IncludeComponent","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent"},{"text":"]","kind":"text"}],"languages":["swift"]}],"kind":"declarations"},{"kind":"content","content":[{"anchor":"discussion","type":"heading","text":"Discussion","level":2},{"type":"paragraph","inlineContent":[{"text":"This is the modules that are imported.","type":"text"}]}]}],"metadata":{"fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"components","kind":"identifier"},{"text":": [","kind":"text"},{"text":"IncludeComponent","preciseIdentifier":"s:11VHDLParsing16IncludeComponentO","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"title":"components","modules":[{"name":"VHDLParsing"}],"role":"symbol","roleHeading":"Instance Property","symbolKind":"property","externalID":"s:11VHDLParsing12UseStatementV10componentsSayAA16IncludeComponentOGvp"},"variants":[{"paths":["\/documentation\/vhdlparsing\/usestatement\/components"],"traits":[{"interfaceLanguage":"swift"}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement"]]},"abstract":[{"text":"Each component of the statement.","type":"text"}],"kind":"symbol","identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement\/components"},"sections":[],"schemaVersion":{"minor":3,"major":0,"patch":0},"references":{"doc://VHDLParsing/documentation/VHDLParsing/UseStatement":{"url":"\/documentation\/vhdlparsing\/usestatement","fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"UseStatement","kind":"identifier"}],"type":"topic","title":"UseStatement","kind":"symbol","navigatorTitle":[{"text":"UseStatement","kind":"identifier"}],"abstract":[{"text":"An include statement that imports module from a library.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/IncludeComponent":{"url":"\/documentation\/vhdlparsing\/includecomponent","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"IncludeComponent","kind":"identifier"}],"type":"topic","title":"IncludeComponent","kind":"symbol","navigatorTitle":[{"text":"IncludeComponent","kind":"identifier"}],"abstract":[{"text":"A type for describing individual components in a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" use-statement.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/UseStatement/components":{"url":"\/documentation\/vhdlparsing\/usestatement\/components","role":"symbol","type":"topic","abstract":[{"type":"text","text":"Each component of the statement."}],"kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement\/components","title":"components","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"components"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"IncludeComponent","preciseIdentifier":"s:11VHDLParsing16IncludeComponentO"},{"kind":"text","text":"]"}]}}}