
---------- Begin Simulation Statistics ----------
final_tick                               2542160151500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231473                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   231471                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.13                       # Real time elapsed on the host
host_tick_rate                              670247623                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196120                       # Number of instructions simulated
sim_ops                                       4196120                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012150                       # Number of seconds simulated
sim_ticks                                 12150306500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.130781                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  359384                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               663918                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2642                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114859                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            987209                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25334                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          157591                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           132257                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1195242                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72293                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28128                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196120                       # Number of instructions committed
system.cpu.committedOps                       4196120                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.788005                       # CPI: cycles per instruction
system.cpu.discardedOps                        329993                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618529                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1479594                       # DTB hits
system.cpu.dtb.data_misses                       8481                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416846                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875486                       # DTB read hits
system.cpu.dtb.read_misses                       7574                       # DTB read misses
system.cpu.dtb.write_accesses                  201683                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604108                       # DTB write hits
system.cpu.dtb.write_misses                       907                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18272                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3723318                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1164608                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688027                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17076446                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172771                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  979345                       # ITB accesses
system.cpu.itb.fetch_acv                          302                       # ITB acv
system.cpu.itb.fetch_hits                      974786                       # ITB hits
system.cpu.itb.fetch_misses                      4559                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11195196000     92.11%     92.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9344500      0.08%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19374500      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930771000      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12154686000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8195708000     67.43%     67.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3958978000     32.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24287162                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541560     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839332     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592550     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196120                       # Class of committed instruction
system.cpu.quiesceCycles                        13451                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7210716                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317891                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22887455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22887455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22887455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22887455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117371.564103                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117371.564103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117371.564103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117371.564103                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13125488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13125488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13125488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13125488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67310.194872                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67310.194872                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67310.194872                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67310.194872                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22537958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22537958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117385.197917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117385.197917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12925991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12925991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67322.869792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67322.869792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.294660                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539657128000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.294660                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205916                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205916                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130686                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34899                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88644                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34579                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28982                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28982                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41346                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11379840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11379840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18114489                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               71                       # Total snoops (count)
system.membus.snoopTraffic                       4544                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159977                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002738                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052253                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159539     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159977                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835425036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378348250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473225000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5706624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10207296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5706624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5706624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469669140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370416335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840085474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469669140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469669140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183825486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183825486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183825486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469669140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370416335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023910961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000251862250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7469                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7469                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413731                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113949                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159489                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123324                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159489                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123324                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10415                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2012                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5797                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2041576750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4836714250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13695.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32445.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105492                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81970                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159489                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123324                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.728115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.510375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.312224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35055     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24608     29.69%     71.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10144     12.24%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4730      5.71%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2572      3.10%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1460      1.76%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          912      1.10%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          623      0.75%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2784      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82888                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.957960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.368417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.657697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1354     18.13%     18.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5606     75.06%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           322      4.31%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.19%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      0.25%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7469                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.730153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6663     89.21%     89.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.37%     90.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              489      6.55%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              160      2.14%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               53      0.71%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7469                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9540736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7762368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10207296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7892736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12150301500                       # Total gap between requests
system.mem_ctrls.avgGap                      42962.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5072256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7762368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417459098.665535748005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367766854.276474416256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638861908.545270085335                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123324                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2578325000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258389250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298348373250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28916.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32114.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419223.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318543960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169287360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568372560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314807760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5312030640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192429120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834309800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.782895                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    446710250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11297996250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273354900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145272600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496015800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318310380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5243713860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249959040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7685464980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.532602                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    595276250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11149430250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12143106500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1695118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1695118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1695118                       # number of overall hits
system.cpu.icache.overall_hits::total         1695118                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89235                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89235                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89235                       # number of overall misses
system.cpu.icache.overall_misses::total         89235                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5497919500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5497919500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5497919500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5497919500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1784353                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1784353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1784353                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1784353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61611.693842                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61611.693842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61611.693842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61611.693842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88644                       # number of writebacks
system.cpu.icache.writebacks::total             88644                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89235                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89235                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89235                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89235                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5408685500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5408685500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5408685500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5408685500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60611.705048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60611.705048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60611.705048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60611.705048                       # average overall mshr miss latency
system.cpu.icache.replacements                  88644                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1695118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1695118                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89235                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89235                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5497919500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5497919500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1784353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1784353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61611.693842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61611.693842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5408685500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5408685500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60611.705048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60611.705048                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.854647                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1751727                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88722                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.743998                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.854647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3657940                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3657940                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336239                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336239                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336239                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336239                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106017                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106017                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106017                       # number of overall misses
system.cpu.dcache.overall_misses::total        106017                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6795896500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6795896500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6795896500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6795896500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073508                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073508                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073508                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073508                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64101.950631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64101.950631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64101.950631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64101.950631                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34723                       # number of writebacks
system.cpu.dcache.writebacks::total             34723                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36566                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4421794500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4421794500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4421794500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4421794500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048154                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048154                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048154                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048154                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63667.830557                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63667.830557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63667.830557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63667.830557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49576                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49576                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66993.868001                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66993.868001                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40456                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40456                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2701241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2701241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66769.848725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66769.848725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474608500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474608500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61561.781329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61561.781329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59339.662011                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59339.662011                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62720000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62720000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079467                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079467                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70551.181102                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70551.181102                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61831000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61831000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079467                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079467                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69551.181102                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69551.181102                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542160151500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.330193                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397708                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69299                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.169238                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.330193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2999449                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2999449                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741503717500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 315001                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   315001                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   283.83                       # Real time elapsed on the host
host_tick_rate                              694215495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89407773                       # Number of instructions simulated
sim_ops                                      89407773                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197042                       # Number of seconds simulated
sim_ticks                                197041724000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.834771                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6136310                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8542256                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4091                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            356306                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9412192                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             308495                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1510589                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1202094                       # Number of indirect misses.
system.cpu.branchPred.lookups                10596971                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  482494                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        76378                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84472539                       # Number of instructions committed
system.cpu.committedOps                      84472539                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.658745                       # CPI: cycles per instruction
system.cpu.discardedOps                       1285964                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17051512                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32148774                       # DTB hits
system.cpu.dtb.data_misses                      35920                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3634397                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8725910                       # DTB read hits
system.cpu.dtb.read_misses                       9701                       # DTB read misses
system.cpu.dtb.write_accesses                13417115                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23422864                       # DTB write hits
system.cpu.dtb.write_misses                     26219                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4527                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49144875                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9554463                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24025943                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288413098                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214650                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12116958                       # ITB accesses
system.cpu.itb.fetch_acv                          255                       # ITB acv
system.cpu.itb.fetch_hits                    12115790                       # ITB hits
system.cpu.itb.fetch_misses                      1168                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54487     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1046      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8044     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63833                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88790                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29535     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32995     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62859                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28242     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28243     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56814                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180499189500     91.60%     91.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               241531000      0.12%     91.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               230729500      0.12%     91.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16073196000      8.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197044646000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956221                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855978                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903832                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6504                      
system.cpu.kern.mode_good::user                  6504                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8173                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6504                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.795791                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886285                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118301381500     60.04%     60.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78743264500     39.96%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        393536003                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026426      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44677826     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61200      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709314     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428914     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564207      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84472539                       # Class of committed instruction
system.cpu.quiesceCycles                       547445                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105122905                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          822                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2888226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5775748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20988936042                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20988936042                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20988936042                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20988936042                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118061.289470                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118061.289470                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118061.289470                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118061.289470                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1387                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   40                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    34.675000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12090010494                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12090010494                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12090010494                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12090010494                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68005.458961                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68005.458961                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68005.458961                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68005.458961                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43822878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43822878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117803.435484                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117803.435484                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25222878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25222878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67803.435484                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67803.435484                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20945113164                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20945113164                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118061.830154                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118061.830154                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12064787616                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12064787616                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68005.882576                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68005.882576                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1028795                       # Transaction distribution
system.membus.trans_dist::WriteReq               2380                       # Transaction distribution
system.membus.trans_dist::WriteResp              2380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1894183                       # Transaction distribution
system.membus.trans_dist::WritebackClean       422514                       # Transaction distribution
system.membus.trans_dist::CleanEvict           570819                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682832                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682832                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         422515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        604764                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1267544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1267544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6861679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6869479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8492591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54081856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54081856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8707                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256254784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256263491                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321699971                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2891446                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016817                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2890628     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     818      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2891446                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7338500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15555572320                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1983878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12088350750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2228387500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27040960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146381184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173422656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27040960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27040960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121227712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121227712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          422515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2287206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2709729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1894183                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1894183                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137234690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         742894353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             880131642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137234690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137234690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      615238791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            615238791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      615238791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137234690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        742894353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1495370432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2313490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    339093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2280100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171638500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143181                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143181                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7277879                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2176696                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2709729                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2316507                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2709729                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2316507                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90528                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3017                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            170470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            168110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           182690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            157208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            186278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            127116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           145782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           189351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151219                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25785007750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13096005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74895026500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9844.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28594.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       684                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2280849                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2004980                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2709729                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2316507                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2566541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       646846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.045637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.915668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.282517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       161119     24.91%     24.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118253     18.28%     43.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59877      9.26%     52.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38429      5.94%     58.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21908      3.39%     61.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17926      2.77%     64.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15501      2.40%     66.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12364      1.91%     68.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201469     31.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       646846                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.292902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.179542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129676     90.57%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11038      7.71%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1201      0.84%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          659      0.46%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          526      0.37%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           47      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143181                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.145353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.734948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136209     95.13%     95.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5941      4.15%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           926      0.65%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            54      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            23      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143181                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167628864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5793792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148062976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173422656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148256448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       850.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       751.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    880.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    752.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197041724000                       # Total gap between requests
system.mem_ctrls.avgGap                      39202.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21701952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145926400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148062976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110138865.817069277167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 740586293.286796450615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2598.434431075116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 751429560.167672872543                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       422515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2287206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2316507                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11648666500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63245517000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       843000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4892652105000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27569.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27651.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    105375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2112081.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2330503140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1238665230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9325425480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5942834280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15554079840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77361872880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10517410080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122270790930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.532486                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26160852000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6579560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 164301906750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2288127240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1216141905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9375733920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6133635720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15554079840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78279371100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9744753120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122591842845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.161847                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24077347750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6579560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166385341250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179788                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179788                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7796                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8707                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365795                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1175500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5416000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926340042                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5461000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              549000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               44500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199057966000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24821107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24821107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24821107                       # number of overall hits
system.cpu.icache.overall_hits::total        24821107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       422515                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         422515                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       422515                       # number of overall misses
system.cpu.icache.overall_misses::total        422515                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25139163500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25139163500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25139163500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25139163500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25243622                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25243622                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25243622                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25243622                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016737                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016737                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016737                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016737                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59498.866312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59498.866312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59498.866312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59498.866312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       422514                       # number of writebacks
system.cpu.icache.writebacks::total            422514                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       422515                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       422515                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       422515                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       422515                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24716648500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24716648500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24716648500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24716648500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016737                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016737                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58498.866312                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58498.866312                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58498.866312                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58498.866312                       # average overall mshr miss latency
system.cpu.icache.replacements                 422514                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24821107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24821107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       422515                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        422515                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25139163500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25139163500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25243622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25243622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016737                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016737                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59498.866312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59498.866312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       422515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       422515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24716648500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24716648500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58498.866312                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58498.866312                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25071569                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            422514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.339025                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50909759                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50909759                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27663381                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27663381                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27663381                       # number of overall hits
system.cpu.dcache.overall_hits::total        27663381                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4148112                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4148112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4148112                       # number of overall misses
system.cpu.dcache.overall_misses::total       4148112                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254879263500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254879263500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254879263500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254879263500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31811493                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31811493                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31811493                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31811493                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130397                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130397                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130397                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130397                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61444.643611                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61444.643611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61444.643611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61444.643611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716775                       # number of writebacks
system.cpu.dcache.writebacks::total           1716775                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1866034                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1866034                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1866034                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1866034                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2282078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2282078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2282078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2282078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3898                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3898                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134896534500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134896534500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134896534500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134896534500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255283000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255283000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071738                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071738                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071738                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59111.272489                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59111.272489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59111.272489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59111.272489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65490.764495                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65490.764495                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2287222                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7728813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7728813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       801048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        801048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48797275000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48797275000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8529861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8529861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60916.792751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60916.792751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201816                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201816                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       599232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       599232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35778214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35778214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255283000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255283000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59706.781347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59706.781347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168170.619236                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168170.619236                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3347064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3347064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206081988500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206081988500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281632                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281632                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61570.973396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61570.973396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682846                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682846                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2380                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2380                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99118320500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99118320500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58899.222210                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58899.222210                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103321                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103321                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5188                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5188                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    392454000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    392454000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047812                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047812                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75646.491904                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75646.491904                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5175                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5175                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    386450500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    386450500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047692                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047692                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74676.425121                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74676.425121                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108412                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108412                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108412                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108412                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199343566000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29768661                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2287222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.015204                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          716                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66344050                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66344050                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3153901058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 529491                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   529491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1492.67                       # Real time elapsed on the host
host_tick_rate                              276282345                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   790352684                       # Number of instructions simulated
sim_ops                                     790352684                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.412397                       # Number of seconds simulated
sim_ticks                                412397340500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.250197                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                29848335                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             34606686                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23638                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12464935                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          39551247                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             128474                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          984695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           856221                       # Number of indirect misses.
system.cpu.branchPred.lookups                49863585                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7428689                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        89534                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   700944911                       # Number of instructions committed
system.cpu.committedOps                     700944911                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.176690                       # CPI: cycles per instruction
system.cpu.discardedOps                      13375841                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                123220824                       # DTB accesses
system.cpu.dtb.data_acv                            12                       # DTB access violations
system.cpu.dtb.data_hits                    126193970                       # DTB hits
system.cpu.dtb.data_misses                      33296                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 97305847                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     98313534                       # DTB read hits
system.cpu.dtb.read_misses                      28124                       # DTB read misses
system.cpu.dtb.write_accesses                25914977                       # DTB write accesses
system.cpu.dtb.write_acv                           12                       # DTB write access violations
system.cpu.dtb.write_hits                    27880436                       # DTB write hits
system.cpu.dtb.write_misses                      5172                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              210721                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          599867358                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         107199283                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         32021720                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       197469131                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.849842                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               140704691                       # ITB accesses
system.cpu.itb.fetch_acv                         3629                       # ITB acv
system.cpu.itb.fetch_hits                   140701790                       # ITB hits
system.cpu.itb.fetch_misses                      2901                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   550      1.10%      1.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      1.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19228     38.53%     39.64% # number of callpals executed
system.cpu.kern.callpal::rdps                     871      1.75%     41.38% # number of callpals executed
system.cpu.kern.callpal::rti                     2622      5.25%     46.64% # number of callpals executed
system.cpu.kern.callpal::callsys                  867      1.74%     48.38% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     48.38% # number of callpals executed
system.cpu.kern.callpal::rdunique               25758     51.62%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  49898                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      71091                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8647     38.82%     38.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     422      1.89%     40.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13203     59.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22272                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8647     48.81%     48.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      422      2.38%     51.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8647     48.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17716                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             400971494000     97.36%     97.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               652718500      0.16%     97.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10204408500      2.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         411828621000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.654927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.795438                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2604                      
system.cpu.kern.mode_good::user                  2604                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3172                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2604                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.820933                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.901662                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30340764000      7.37%      7.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         381487757000     92.63%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      550                       # number of times the context was actually changed
system.cpu.numCycles                        824794681                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            24403322      3.48%      3.48% # Class of committed instruction
system.cpu.op_class_0::IntAlu               552153434     78.77%     82.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                  87712      0.01%     82.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.27% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 84650      0.01%     82.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22959      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7653      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::MemRead               96044229     13.70%     95.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite              27707857      3.95%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             40284      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            39783      0.01%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               353028      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                700944911                       # Class of committed instruction
system.cpu.tickCycles                       627325550                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           89                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1748130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3496261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1309522                       # Transaction distribution
system.membus.trans_dist::WriteReq                422                       # Transaction distribution
system.membus.trans_dist::WriteResp               422                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       750394                       # Transaction distribution
system.membus.trans_dist::WritebackClean       553698                       # Transaction distribution
system.membus.trans_dist::CleanEvict           444038                       # Transaction distribution
system.membus.trans_dist::ReadExReq            438608                       # Transaction distribution
system.membus.trans_dist::ReadExResp           438608                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         553698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        755825                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1661094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1661094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3583296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3584142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5245236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     70873344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     70873344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    124468864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    124472240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               195345584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1748553                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000051                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007134                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1748464     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      89      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1748553                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1055000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9087915500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6368167750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2930322999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       35436672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       76443648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111880320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     35436672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35436672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48025216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48025216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          553698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1194432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1748130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       750394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             750394                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          85928469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         185364066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271292535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     85928469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         85928469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116453748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116453748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116453748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         85928469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        185364066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            387746283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1289645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    482365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1163831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000583488500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        77410                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        77410                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4612565                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1213190                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1748130                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1304059                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1748130                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1304059                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 101934                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14414                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             78015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            155531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            141604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             60342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             76515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            100818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            152387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           102607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            72313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            95797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           117366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            76857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           100625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             61313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            115650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            123669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            107578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             82260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             82420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             65746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            94685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            55416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79975                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21295498000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8230980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             52161673000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12936.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31686.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1212307                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  975921                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1748130                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1304059                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1547599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   95091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  78974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  78145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  78232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  78235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  77948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  77909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  77706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  77444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  77420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  77411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       747619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.325020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.286597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.659616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       274306     36.69%     36.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       212138     28.38%     65.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        95048     12.71%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47438      6.35%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38072      5.09%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17865      2.39%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17793      2.38%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8939      1.20%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36020      4.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       747619                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        77410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.265805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.533297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.327624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             198      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          10223     13.21%     13.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         53131     68.64%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          7171      9.26%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2597      3.35%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1232      1.59%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           801      1.03%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           562      0.73%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           403      0.52%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           289      0.37%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           196      0.25%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           188      0.24%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          117      0.15%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           87      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           72      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           34      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           42      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           32      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            9      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         77410                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        77410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.659863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.630921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.002085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52737     68.13%     68.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1165      1.50%     69.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21352     27.58%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1528      1.97%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              526      0.68%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               91      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         77410                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              105356544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6523776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                82536960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111880320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83459776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       255.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    202.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  412397083000                       # Total gap between requests
system.mem_ctrls.avgGap                     135115.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30871360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     74485184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     82536960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 74858290.702289342880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 180615092.982152730227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 200139408.997958868742                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       553698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1194432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1304059                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15543055000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  36618618000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9842892078000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28071.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30657.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7547888.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2717369760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1444339050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5716076940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3131608500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32554407600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     136423262490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43477831680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       225464896020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.717629                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 111756112250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13770900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 286870328250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2620551360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1392875055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6037762500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3600312300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32554407600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     137937044550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42203067840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       226346021205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.854221                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 108463180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13770900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 290163260500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 422                       # Transaction distribution
system.iobus.trans_dist::WriteResp                422                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1055000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    412397340500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    142166135                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        142166135                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    142166135                       # number of overall hits
system.cpu.icache.overall_hits::total       142166135                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       553697                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         553697                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       553697                       # number of overall misses
system.cpu.icache.overall_misses::total        553697                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  33557092500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  33557092500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  33557092500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  33557092500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    142719832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    142719832                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    142719832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    142719832                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003880                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003880                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003880                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003880                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60605.516194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60605.516194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60605.516194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60605.516194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       553698                       # number of writebacks
system.cpu.icache.writebacks::total            553698                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       553697                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       553697                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       553697                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       553697                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  33003394500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  33003394500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  33003394500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33003394500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003880                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003880                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003880                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003880                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59605.514388                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59605.514388                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59605.514388                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59605.514388                       # average overall mshr miss latency
system.cpu.icache.replacements                 553698                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    142166135                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       142166135                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       553697                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        553697                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  33557092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  33557092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    142719832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    142719832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60605.516194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60605.516194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       553697                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       553697                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  33003394500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  33003394500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59605.514388                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59605.514388                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           142942217                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            554210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            257.920674                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         285993362                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        285993362                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    123135513                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        123135513                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    123135513                       # number of overall hits
system.cpu.dcache.overall_hits::total       123135513                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1713434                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1713434                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1713434                       # number of overall misses
system.cpu.dcache.overall_misses::total       1713434                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 107390950500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 107390950500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 107390950500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 107390950500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    124848947                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    124848947                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    124848947                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    124848947                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013724                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013724                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013724                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013724                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62675.860582                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62675.860582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62675.860582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62675.860582                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       750394                       # number of writebacks
system.cpu.dcache.writebacks::total            750394                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       523917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       523917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       523917                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       523917                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1189517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1189517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1189517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1189517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          422                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          422                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  73794418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73794418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  73794418000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73794418000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009528                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009528                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62037.295810                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62037.295810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62037.295810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62037.295810                       # average overall mshr miss latency
system.cpu.dcache.replacements                1194432                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     96340926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        96340926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       853185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        853185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  55310285000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55310285000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     97194111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     97194111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64828.009166                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64828.009166                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       102270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       102270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       750915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       750915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  48178150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48178150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64159.259037                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64159.259037                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26794587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26794587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       860249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       860249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  52080665500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52080665500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27654836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27654836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60541.384529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60541.384529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       421647                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       421647                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       438602                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       438602                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          422                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          422                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25616268000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25616268000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58404.357481                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58404.357481                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        78444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        78444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4916                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4916                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    352691000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    352691000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        83360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        83360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058973                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058973                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71743.490643                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71743.490643                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4916                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4916                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    347775000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    347775000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058973                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058973                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70743.490643                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70743.490643                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        83197                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        83197                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        83197                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        83197                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 412397340500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           124916867                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1195456                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.493070                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         251225440                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        251225440                       # Number of data accesses

---------- End Simulation Statistics   ----------
