#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 30 20:14:47 2022
# Process ID: 11200
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5304 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-IH2NQ0H, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8424 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
ERROR: [BD 41-424] Failed to read block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>
ERROR: [BD 41-424] Failed to read block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>
ERROR: [BD 41-1159] NULL Block Design Repository given to Parser
ERROR: [BD 41-424] Failed to read block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>
ERROR: [BD 41-1159] NULL Block Design Repository given to Parser
ERROR: [BD 41-424] Failed to read block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>
ERROR: [BD 41-2004] The design in block design file 'top_level.bd' is empty. An error must have occurred while reading the file.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator/Intellight_Accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 1647.676 ; gain = 0.000
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>...
Successfully read diagram <intellight_v2> from block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1647.676 ; gain = 0.000
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/RAM/RAM.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/RAM/RAM.bd>...
Successfully read diagram <RAM> from block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/RAM/RAM.bd>
export_ip_user_files -of_objects  [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/RAM/RAM.bd] -no_script -reset -force -quiet
remove_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/RAM/RAM.bd
file delete -force D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/RAM
file delete -force d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/RAM
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/Q_Matrix.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/Q_Matrix.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_0_8bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1_1bit
Successfully read diagram <Q_Matrix> from block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/Q_Matrix.bd>
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix_AXI/Q_Matrix_AXI.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix_AXI/Q_Matrix_AXI.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_3
Successfully read diagram <Q_Matrix_AXI> from block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix_AXI/Q_Matrix_AXI.bd>
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>...
ERROR: [BD 41-424] Failed to read block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>
ERROR: [BD 41-423] Could not initialize Reader using <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>
ERROR: [BD 41-1159] NULL Block Design Repository given to Parser
ERROR: [BD 41-425] Failed to read Diagram <UNKNOWN> from block design file <UNKNOWN>
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -reset -force -quiet
remove_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd
file delete -force D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram/action_ram.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram/action_ram.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_0_8bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1_1bit
Successfully read diagram <action_ram> from block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram/action_ram.bd>
export_ip_user_files -of_objects  [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -no_script -reset -force -quiet
remove_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2/intellight_v2.bd
file delete -force D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2
file delete -force d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/intellight_v2
regenerate_bd_layout
current_bd_design [get_bd_designs Q_Matrix_AXI]
regenerate_bd_layout
current_bd_design [get_bd_designs Q_Matrix]
regenerate_bd_layout
current_bd_design [get_bd_designs action_ram]
export_ip_user_files -of_objects  [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram/action_ram.bd] -no_script -reset -force -quiet
remove_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram/action_ram.bd
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram/ui/bd_a132b655.ui> 
file delete -force D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram
file delete -force d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/action_ram
create_bd_design "top_level"
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 Intellight_Accelerat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
create_bd_cell -type container -reference Q_Matrix Q_Matrix_0
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/ui/bd_41881b2f.ui> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ui/bd_60a34e87.ui> 
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1647.676 ; gain = 0.000
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.676 ; gain = 0.000
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Intellight_Accelerat_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Intellight_Accelerat_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Intellight_Accelerat_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/Intellight_Accelerat_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Q_Matrix_0/clk]
endgroup
regenerate_bd_layout
set_property location {3.5 1246 454} [get_bd_cells Intellight_Accelerat_0]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road0] [get_bd_pins Intellight_Accelerat_0/D_road0]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road1] [get_bd_pins Intellight_Accelerat_0/D_road1]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road2] [get_bd_pins Intellight_Accelerat_0/D_road2]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road3] [get_bd_pins Intellight_Accelerat_0/D_road3]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/rd_addr] [get_bd_pins Q_Matrix_0/rd_addr]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wr_addr] [get_bd_pins Q_Matrix_0/wr_addr]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/D_new] [get_bd_pins Q_Matrix_0/D_new]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/Q_Matrix.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells action_ram_0]
WARNING: [BD 41-1684] Pin /action_ram_0/ena is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /action_ram_0/enb is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets wen0_1]
endgroup
delete_bd_objs [get_bd_ports wen0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Operating_Mode_B {READ_FIRST}] [get_bd_cells action_ram_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells action_ram_1]
WARNING: [BD 41-1684] Pin /action_ram_1/ena is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /action_ram_1/enb is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets wen1_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells action_ram_2]
WARNING: [BD 41-1684] Pin /action_ram_2/ena is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /action_ram_2/enb is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets wen2_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells action_ram_3]
WARNING: [BD 41-1684] Pin /action_ram_3/ena is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /action_ram_3/enb is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets wen3_1] [get_bd_nets xlconstant_0_dout]
endgroup
delete_bd_objs [get_bd_ports wen3]
delete_bd_objs [get_bd_ports wen1]
delete_bd_objs [get_bd_ports wen]
delete_bd_objs [get_bd_nets wea_0_1]
startgroup
create_bd_port -dir I -from 7 -to 0 wea0
connect_bd_net [get_bd_pins /action_ram_0/wea] [get_bd_ports wea0]
WARNING: [BD 41-1306] The connection to interface pin </action_ram_0/wea> is being overridden by the user with net <wea0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 wea1
connect_bd_net [get_bd_pins /action_ram_1/wea] [get_bd_ports wea1]
WARNING: [BD 41-1306] The connection to interface pin </action_ram_1/wea> is being overridden by the user with net <wea1_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
delete_bd_objs [get_bd_ports wen2]
startgroup
create_bd_port -dir I -from 7 -to 0 wea2
connect_bd_net [get_bd_pins /action_ram_2/wea] [get_bd_ports wea2]
WARNING: [BD 41-1306] The connection to interface pin </action_ram_2/wea> is being overridden by the user with net <wea2_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 wea3
connect_bd_net [get_bd_pins /action_ram_3/wea] [get_bd_ports wea3]
WARNING: [BD 41-1306] The connection to interface pin </action_ram_3/wea> is being overridden by the user with net <wea3_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
delete_bd_objs [get_bd_cells const_1_1bit]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\Q_Matrix\Q_Matrix.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/ui/bd_41881b2f.ui> 
close_bd_design [get_bd_designs Q_Matrix]
upgrade_bd_cells [get_bd_cells Q_Matrix_0]
INFO: [BD 41-1794] Referenced block design(Q_Matrix.bd) is not validated, the design will be opening in background if not open and then validating...
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\Q_Matrix\Q_Matrix.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ui/bd_60a34e87.ui> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
INFO: [BD 41-2537] Upgraded Block Design source 'Q_Matrix.bd' of Block Design Container </Q_Matrix_0>
upgrade_bd_cells: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1647.676 ; gain = 0.000
connect_bd_net [get_bd_pins Q_Matrix_0/wea0] [get_bd_pins Intellight_Accelerat_0/wen_bram0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/rst] [get_bd_pins Q_Matrix_0/rst]
connect_bd_net [get_bd_pins Q_Matrix_0/wea1] [get_bd_pins Intellight_Accelerat_0/wen_bram1]
connect_bd_net [get_bd_pins Q_Matrix_0/wea2] [get_bd_pins Intellight_Accelerat_0/wen_bram2]
connect_bd_net [get_bd_pins Q_Matrix_0/wea3] [get_bd_pins Intellight_Accelerat_0/wen_bram3]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_reset] [get_bd_pins Intellight_Accelerat_0/rst]
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.C_IRQ_CONNECTION {1}] [get_bd_cells axi_intc_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4180_0000 [ 64K ]>.
connect_bd_net [get_bd_pins axi_intc_0/intr] [get_bd_pins Intellight_Accelerat_0/finish]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Intellight_Accelerat_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1662] The design 'Q_Matrix_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/synth/Q_Matrix_inst_0.v
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/sim/Q_Matrix_inst_0.v
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/hdl/Q_Matrix_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block const_0_8bit .
Exporting to file D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/hw_handoff/Q_Matrix_inst_0.hwh
Generated Hardware Definition File D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/synth/Q_Matrix_inst_0.hwdef
Exporting to file D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
generate_target: Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1780.363 ; gain = 132.688
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_3_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_3_0] }
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all top_level_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_level_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs Q_Matrix_inst_0_action_ram_0_0_synth_1 Q_Matrix_inst_0_action_ram_1_0_synth_1 Q_Matrix_inst_0_action_ram_2_0_synth_1 Q_Matrix_inst_0_action_ram_3_0_synth_1 top_level_Intellight_Accelerat_0_0_synth_1 top_level_processing_system7_0_0_synth_1 top_level_rst_ps7_0_100M_0_synth_1 top_level_xbar_0_synth_1 top_level_axi_intc_0_0_synth_1 top_level_auto_pc_0_synth_1 -jobs 8
[Wed Nov 30 20:33:36 2022] Launched Q_Matrix_inst_0_action_ram_0_0_synth_1, Q_Matrix_inst_0_action_ram_1_0_synth_1, Q_Matrix_inst_0_action_ram_2_0_synth_1, Q_Matrix_inst_0_action_ram_3_0_synth_1, top_level_Intellight_Accelerat_0_0_synth_1, top_level_processing_system7_0_0_synth_1, top_level_rst_ps7_0_100M_0_synth_1, top_level_xbar_0_synth_1, top_level_axi_intc_0_0_synth_1, top_level_auto_pc_0_synth_1...
Run output will be captured here:
Q_Matrix_inst_0_action_ram_0_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/Q_Matrix_inst_0_action_ram_0_0_synth_1/runme.log
Q_Matrix_inst_0_action_ram_1_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/Q_Matrix_inst_0_action_ram_1_0_synth_1/runme.log
Q_Matrix_inst_0_action_ram_2_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/Q_Matrix_inst_0_action_ram_2_0_synth_1/runme.log
Q_Matrix_inst_0_action_ram_3_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/Q_Matrix_inst_0_action_ram_3_0_synth_1/runme.log
top_level_Intellight_Accelerat_0_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_Intellight_Accelerat_0_0_synth_1/runme.log
top_level_processing_system7_0_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_processing_system7_0_0_synth_1/runme.log
top_level_rst_ps7_0_100M_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_rst_ps7_0_100M_0_synth_1/runme.log
top_level_xbar_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_xbar_0_synth_1/runme.log
top_level_axi_intc_0_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_axi_intc_0_0_synth_1/runme.log
top_level_auto_pc_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1787.922 ; gain = 0.000
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
add_files -norecurse d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 30 21:17:04 2022] Launched synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Nov 30 21:19:10 2022] Launched impl_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.334 . Memory (MB): peak = 2011.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 2719.969 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.844 . Memory (MB): peak = 2719.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2719.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2853.824 ; gain = 991.809
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 21:27:14 2022] Launched impl_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 03:06:06 2022...
