
---------- Begin Simulation Statistics ----------
final_tick                                10515490000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142434                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735984                       # Number of bytes of host memory used
host_op_rate                                   224290                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.21                       # Real time elapsed on the host
host_tick_rate                              149775426                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      15747029                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010515                       # Number of seconds simulated
sim_ticks                                 10515490000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2075238                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               9484                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            167684                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2616820                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1031847                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2075238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1043391                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2616820                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  211747                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        88030                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   9876967                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9140640                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            167807                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1224107                       # Number of branches committed
system.cpu.commit.bw_lim_events                450809                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             731                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         6482164                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               15747029                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9536413                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.651253                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.133105                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3993808     41.88%     41.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1880100     19.71%     61.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1298292     13.61%     75.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       989754     10.38%     85.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       269512      2.83%     88.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       353888      3.71%     92.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       254627      2.67%     94.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        45623      0.48%     95.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       450809      4.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9536413                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     292526                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               178106                       # Number of function calls committed.
system.cpu.commit.int_insts                  15713886                       # Number of committed integer instructions.
system.cpu.commit.loads                       2665236                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        17918      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11426651     72.56%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              48      0.00%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            25549      0.16%     72.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6541      0.04%     72.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.01%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             286      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             236      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2404      0.02%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         6489      0.04%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         2163      0.01%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2657469     16.88%     89.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1326877      8.43%     98.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         7767      0.05%     98.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       265391      1.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          15747029                       # Class of committed instruction
system.cpu.commit.refs                        4257504                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      15747029                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.051549                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.051549                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2280463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2280463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65517.015474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65517.015474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66344.840740                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66344.840740                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2246729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2246729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2210151000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2210151000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014793                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014793                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        33734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    695692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    695692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004598                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004598                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10486                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1592278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1592278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60154.312995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60154.312995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58145.369447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58145.369447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1556565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1556565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2148290980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2148290980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022429                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022429                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        35713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2075905980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2075905980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35702                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.315152                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    20.333333                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               495                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        12036                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      3872741                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3872741                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62759.254971                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62759.254971                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60006.884472                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60006.884472                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3803294                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3803294                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4358441980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4358441980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017932                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        69447                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69447                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        23259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2771597980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2771597980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        46188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      3872741                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3872741                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62759.254971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62759.254971                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60006.884472                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60006.884472                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3803294                       # number of overall hits
system.cpu.dcache.overall_hits::total         3803294                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4358441980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4358441980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017932                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017932                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        69447                       # number of overall misses
system.cpu.dcache.overall_misses::total         69447                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        23259                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23259                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2771597980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2771597980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        46188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46188                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  45163                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          976                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             83.345573                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          7791669                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.251265                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             46187                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           7791669                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1015.251265                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3849482                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        35897                       # number of writebacks
system.cpu.dcache.writebacks::total             35897                       # number of writebacks
system.cpu.decode.BlockedCycles               5145006                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               24726572                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1577486                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2754931                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 167964                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                822375                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3207632                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         33829                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1676829                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1382                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2616820                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1741647                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8404673                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 45864                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       15438841                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1303                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  335928                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.248854                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1893657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1243594                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.468200                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10467762                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.486183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.336663                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6153161     58.78%     58.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   235365      2.25%     61.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   247771      2.37%     63.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   447878      4.28%     67.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   238494      2.28%     69.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   485415      4.64%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   219469      2.10%     76.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   269308      2.57%     79.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2170901     20.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10467762                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    452844                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   231224                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1741647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1741647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57619.032361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57619.032361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57536.576309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57536.576309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1738526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1738526                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179829000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179829000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001792                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001792                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         3121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3121                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          428                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          428                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154946000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154946000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2693                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2693                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1741647                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1741647                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57619.032361                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57619.032361                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57536.576309                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57536.576309                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1738526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1738526                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    179829000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179829000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001792                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001792                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         3121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3121                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          428                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          428                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001546                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001546                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2693                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2693                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1741647                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1741647                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57619.032361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57619.032361                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57536.576309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57536.576309                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1738526                       # number of overall hits
system.cpu.icache.overall_hits::total         1738526                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    179829000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179829000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001792                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001792                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         3121                       # number of overall misses
system.cpu.icache.overall_misses::total          3121                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          428                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          428                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154946000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154946000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001546                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001546                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2693                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2693                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2437                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            646.572224                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          3485987                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.766216                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              2693                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           3485987                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           254.766216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1741219                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         2437                       # number of writebacks
system.cpu.icache.writebacks::total              2437                       # number of writebacks
system.cpu.idleCycles                           47729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               242225                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1539934                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.849071                       # Inst execution rate
system.cpu.iew.exec_refs                      4886116                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1676802                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  946602                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3585344                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1510                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3380                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1827604                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22229220                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3209314                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            400811                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19443891                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2124                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                911304                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 167964                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                914791                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           449                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           894063                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1001                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       920089                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       235336                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            234                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       179631                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          62594                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24917498                       # num instructions consuming a value
system.cpu.iew.wb_count                      19202147                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571537                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14241272                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.826082                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19326759                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32129655                       # number of integer regfile reads
system.cpu.int_regfile_writes                15862349                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.950978                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.950978                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             44895      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14619212     73.67%     73.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  250      0.00%     73.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28492      0.14%     74.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               85220      0.43%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1268      0.01%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   22      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  542      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  350      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2792      0.01%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 33      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           70001      0.35%     74.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          13733      0.07%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3189265     16.07%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1443688      7.27%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           79519      0.40%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         265422      1.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19844704                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  519363                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1038456                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       486632                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             982992                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      265544                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013381                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  190349     71.68%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     4      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     39      0.01%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  68842     25.92%     97.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5904      2.22%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               379      0.14%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               20      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19545990                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49458861                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18715515                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          27728531                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22226353                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19844704                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2867                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6482126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             74605                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2136                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     10842777                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10467762                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.895792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.114277                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4179930     39.93%     39.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1466617     14.01%     53.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1178720     11.26%     65.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1337132     12.77%     77.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              902858      8.63%     86.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              577102      5.51%     92.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              431527      4.12%     96.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              227861      2.18%     98.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              166015      1.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10467762                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.887188                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1741878                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           430                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             81172                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            99366                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3585344                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1827604                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8277468                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                         10515491                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     10515490000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 1936790                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21424635                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               71                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 724908                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1936321                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 776958                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8047                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              65239959                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               23895834                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            30774053                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3199369                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1719710                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 167964                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3214895                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  9349315                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            705672                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         39927199                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12423                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                900                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   3754130                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            859                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     31314797                       # The number of ROB reads
system.cpu.rob.rob_writes                    45403629                       # The number of ROB writes
system.cpu.timesIdled                            1014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          140                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           140                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80305.126671                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80305.126671                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2144709018                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2144709018                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        26707                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          26707                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         2690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 111234.517766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111234.517766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91312.563841                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91312.563841                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    109566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    109566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.366171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.366171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          985                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              985                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     89395000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89395000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.363941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.363941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          979                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         35702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 116109.871245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116109.871245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96120.424569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96120.424569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             22887                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22887                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1487948000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1487948000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.358943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.358943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           12815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12815                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1231591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1231591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.358887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.358887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        12813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12813                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        10485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106309.766904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106309.766904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90645.967910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90645.967910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    551854000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    551854000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.495088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.495088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         5191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          392                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          392                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    435010000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    435010000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.457701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.457701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4799                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks         2409                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2409                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2409                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2409                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        35897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        35897                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35897                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             2690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            46187                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48877                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 111234.517766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113284.571809                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113178.242325                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91312.563841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94628.719055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94454.090689                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1705                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28181                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29886                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    109566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2039802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2149368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.366171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.389850                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.388547                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                985                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18006                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18991                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             394                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 400                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     89395000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1666601000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1755996000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.363941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.381319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.380363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         17612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18591                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            2690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           46187                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48877                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 111234.517766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113284.571809                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113178.242325                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91312.563841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94628.719055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80305.126671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86112.080401                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1705                       # number of overall hits
system.l2.overall_hits::.cpu.data               28181                       # number of overall hits
system.l2.overall_hits::total                   29886                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    109566000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2039802000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2149368000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.366171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.389850                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.388547                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               985                       # number of overall misses
system.l2.overall_misses::.cpu.data             18006                       # number of overall misses
system.l2.overall_misses::total                 18991                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            394                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                400                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     89395000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1666601000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2144709018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3900705018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.363941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.381319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.926775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        17612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        26707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45298                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            27973                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    5                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               27983                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1169                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          41660                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         2482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1569                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.679321                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   817276                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      78.207868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        75.911197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1521.392687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2346.735166                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.371434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.572933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2511                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.613037                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.386963                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     45756                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    817276                       # Number of tag accesses
system.l2.tags.tagsinuse                  4022.246918                       # Cycle average of tags in use
system.l2.tags.total_refs                      122595                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       791                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               32181                       # number of writebacks
system.l2.writebacks::total                     32181                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     135545.88                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                46869.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     32181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     26692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     28119.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       275.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    275.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       195.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      5958448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5958448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           5958448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         107197287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    162466609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             275622344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195861914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5958448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        107197287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    162466609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            471484258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195861914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195861914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         9997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    495.726318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   307.837804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.728459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1535     15.35%     15.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3124     31.25%     46.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          614      6.14%     52.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          453      4.53%     57.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          323      3.23%     60.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          238      2.38%     62.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          301      3.01%     65.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          227      2.27%     68.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3182     31.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9997                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2897536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2898304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2058240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2059584                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        62656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          62656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1127232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      1708416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2898304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2059584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2059584                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        17613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        26694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39922.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43302.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49456.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        62656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1126592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1708288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5958447.965810437687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 107136424.455731496215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 162454436.264976710081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39084002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    762694799                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1320190896                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        32181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   7243363.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2058240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 195734102.737960845232                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 233098667500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1832                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              116581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30490                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1832                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           17613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        26694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        32181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32181                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2153                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.003371577750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.709607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.132983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.553136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1803     98.42%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           20      1.09%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            8      0.44%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   17272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     45286                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45286                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       45286                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 85.54                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    38728                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  226370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   10500333000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2121969697                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1273082197                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.554585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.506713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.306318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              612     33.41%     33.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               71      3.88%     37.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              885     48.31%     85.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               60      3.28%     88.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              201     10.97%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    32181                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32181                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      32181                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                89.21                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   28709                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            464971230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 34693260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       926022570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            373.141081                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     20900250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     127140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6683385500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    727942499                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     925352758                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2030768993                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             20511840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 18439905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       279537120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               157915380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         300558960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1638323880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3923761305                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           9295457492                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               82653480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            445113570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 36685320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1299183330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            404.227346                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     30570250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     162500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5613967500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1010085499                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     849251494                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2849115257                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             25415040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 19498710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       387889440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               165340980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         384150000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1402150500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4250648610                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           9473107756                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               85221720                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       131614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       131614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 131614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           215414635                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          234784352                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45286                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45286    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45286                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41043                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              32473                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32181                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8861                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12813                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32473                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       137539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                145359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       328128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5253376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5581504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10515490000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          173161995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8081997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         138564997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2059776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           130949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006224                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078645                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 130134     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    815      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             130949                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          773                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        96489                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            773                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           82069                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             13178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68078                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2437                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18745                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            40406                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2693                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10485                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
