library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity pj is
    Port (
        clk : in STD_LOGIC;          
        rst : in STD_LOGIC;          
        intext : in STD_LOGIC_VECTOR(7 downto 0);       
        outtext : out STD_LOGIC_VECTOR(7 downto 0) 
    );
end pj;

architecture Behavioral of pj is
    signal encrypted_text : std_logic_vector(7 downto 0);
    signal key : integer := 3;
begin
    process (clk, rst)
    begin
        if rst = '1' then  
            encrypted_text <= (others => '0');
            outtext <= (others => '0');
        elsif rising_edge(clk) then  
            encrypted_text <= std_logic_vector(to_unsigned(to_integer(unsigned(intext)) + key, 8));  
            outtext <= encrypted_text;  
        end if;
    end process;
end Behavioral;